TimeQuest Timing Analyzer report for Angelia
Wed Feb 01 22:26:57 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: '_122MHz'
 14. Slow 1200mV 85C Model Setup: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'LTC2208_122MHz_2'
 16. Slow 1200mV 85C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'PHY_CLK125'
 18. Slow 1200mV 85C Model Setup: 'LTC2208_122MHz'
 19. Slow 1200mV 85C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK'
 22. Slow 1200mV 85C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK_2'
 25. Slow 1200mV 85C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'
 27. Slow 1200mV 85C Model Hold: '_122MHz'
 28. Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK'
 29. Slow 1200mV 85C Model Hold: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Hold: 'LTC2208_122MHz'
 31. Slow 1200mV 85C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 85C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK_2'
 34. Slow 1200mV 85C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 85C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 85C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 85C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 85C Model Hold: 'PHY_CLK125'
 40. Slow 1200mV 85C Model Hold: 'LTC2208_122MHz_2'
 41. Slow 1200mV 85C Model Recovery: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 85C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 85C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 85C Model Recovery: 'PHY_RX_CLOCK_2'
 45. Slow 1200mV 85C Model Removal: 'PHY_RX_CLOCK_2'
 46. Slow 1200mV 85C Model Removal: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 85C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 85C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 85C Model Metastability Summary
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: '_122MHz'
 57. Slow 1200mV 0C Model Setup: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Setup: 'PHY_CLK125'
 59. Slow 1200mV 0C Model Setup: 'LTC2208_122MHz'
 60. Slow 1200mV 0C Model Setup: 'LTC2208_122MHz_2'
 61. Slow 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'
 62. Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK'
 63. Slow 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Slow 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
 67. Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK_2'
 68. Slow 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Slow 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'
 70. Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK'
 71. Slow 1200mV 0C Model Hold: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Hold: '_122MHz'
 73. Slow 1200mV 0C Model Hold: 'LTC2208_122MHz'
 74. Slow 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
 75. Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK_2'
 76. Slow 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
 77. Slow 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'
 78. Slow 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'
 80. Slow 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
 81. Slow 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'
 82. Slow 1200mV 0C Model Hold: 'PHY_CLK125'
 83. Slow 1200mV 0C Model Hold: 'LTC2208_122MHz_2'
 84. Slow 1200mV 0C Model Recovery: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
 85. Slow 1200mV 0C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
 86. Slow 1200mV 0C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
 87. Slow 1200mV 0C Model Recovery: 'PHY_RX_CLOCK_2'
 88. Slow 1200mV 0C Model Removal: 'PHY_RX_CLOCK_2'
 89. Slow 1200mV 0C Model Removal: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
 90. Slow 1200mV 0C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
 91. Slow 1200mV 0C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
 92. Slow 1200mV 0C Model Metastability Summary
 93. Fast 1200mV 0C Model Setup Summary
 94. Fast 1200mV 0C Model Hold Summary
 95. Fast 1200mV 0C Model Recovery Summary
 96. Fast 1200mV 0C Model Removal Summary
 97. Fast 1200mV 0C Model Minimum Pulse Width Summary
 98. Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK'
 99. Fast 1200mV 0C Model Setup: 'PHY_CLK125'
100. Fast 1200mV 0C Model Setup: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Setup: '_122MHz'
103. Fast 1200mV 0C Model Setup: 'LTC2208_122MHz_2'
104. Fast 1200mV 0C Model Setup: 'LTC2208_122MHz'
105. Fast 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'
106. Fast 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
107. Fast 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
109. Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK_2'
110. Fast 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'
111. Fast 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'
112. Fast 1200mV 0C Model Hold: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Hold: '_122MHz'
114. Fast 1200mV 0C Model Hold: 'LTC2208_122MHz'
115. Fast 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
116. Fast 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'
117. Fast 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
118. Fast 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
119. Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK'
120. Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK_2'
121. Fast 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'
122. Fast 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'
123. Fast 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'
124. Fast 1200mV 0C Model Hold: 'LTC2208_122MHz_2'
125. Fast 1200mV 0C Model Hold: 'PHY_CLK125'
126. Fast 1200mV 0C Model Recovery: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
127. Fast 1200mV 0C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
128. Fast 1200mV 0C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
129. Fast 1200mV 0C Model Recovery: 'PHY_RX_CLOCK_2'
130. Fast 1200mV 0C Model Removal: 'PHY_RX_CLOCK_2'
131. Fast 1200mV 0C Model Removal: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'
132. Fast 1200mV 0C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'
133. Fast 1200mV 0C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'
134. Fast 1200mV 0C Model Metastability Summary
135. Multicorner Timing Analysis Summary
136. Board Trace Model Assignments
137. Input Transition Times
138. Signal Integrity Metrics (Slow 1200mv 0c Model)
139. Signal Integrity Metrics (Slow 1200mv 85c Model)
140. Signal Integrity Metrics (Fast 1200mv 0c Model)
141. Setup Transfers
142. Hold Transfers
143. Recovery Transfers
144. Removal Transfers
145. Report TCCS
146. Report RSKM
147. Unconstrained Paths Summary
148. Clock Status Summary
149. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Angelia                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C8                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Angelia.sdc   ; OK     ; Wed Feb 01 22:26:27 2017 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------+-----------+------------+--------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period    ; Frequency  ; Rise   ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                  ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+-----------+------------+--------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------------+
; _122MHz                                                     ; Base      ; 8.138     ; 122.88 MHz ; 0.000  ; 4.069     ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { _122MHz }                                                     ;
; CBCLK                                                       ; Generated ; 325.520   ; 3.07 MHz   ; 81.380 ; 244.140   ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]       ; { CBCLK }                                                       ;
; CLRCIN                                                      ; Generated ; 20833.280 ; 0.05 MHz   ; 0.000  ; 10416.640 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]       ; { CLRCIN }                                                      ;
; CLRCOUT                                                     ; Generated ; 20833.280 ; 0.05 MHz   ; 0.000  ; 10416.640 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]       ; { CLRCOUT }                                                     ;
; CMCLK                                                       ; Generated ; 81.380    ; 12.29 MHz  ; 0.000  ; 40.690    ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]       ; { CMCLK }                                                       ;
; LTC2208_122MHz                                              ; Base      ; 8.138     ; 122.88 MHz ; 0.000  ; 4.069     ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { LTC2208_122MHz }                                              ;
; LTC2208_122MHz_2                                            ; Base      ; 8.138     ; 122.88 MHz ; 0.000  ; 4.069     ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { LTC2208_122MHz_2 }                                            ;
; OSC_10MHZ                                                   ; Base      ; 100.000   ; 10.0 MHz   ; 0.000  ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { OSC_10MHZ }                                                   ;
; PHY_CLK125                                                  ; Base      ; 8.000     ; 125.0 MHz  ; 0.000  ; 4.000     ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { PHY_CLK125 }                                                  ;
; PHY_RX_CLOCK                                                ; Base      ; 40.000    ; 25.0 MHz   ; 0.000  ; 20.000    ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { PHY_RX_CLOCK }                                                ;
; PHY_RX_CLOCK_2                                              ; Generated ; 80.000    ; 12.5 MHz   ; 0.000  ; 40.000    ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; PHY_RX_CLOCK                                            ; PHY_RX_CLOCK                                                  ; { PHY_RX_CLOCK_2 }                                              ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 400.000   ; 2.5 MHz    ; 0.000  ; 200.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000    ; 25.0 MHz   ; 0.000  ; 20.000    ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 80.000    ; 12.5 MHz   ; 0.000  ; 40.000    ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; PHY_CLK125                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; Generated ; 20.818    ; 48.03 MHz  ; 0.000  ; 10.409    ; 50.00      ; 110       ; 43          ;       ;        ;           ;            ; false    ; LTC2208_122MHz                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]     ; { PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] }     ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; Generated ; 81.380    ; 12.29 MHz  ; 0.000  ; 40.690    ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; LTC2208_122MHz                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]     ; { PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] }     ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; Generated ; 325.520   ; 3.07 MHz   ; 81.380 ; 244.140   ; 50.00      ; 40        ; 1           ; 90.0  ;        ;           ;            ; false    ; LTC2208_122MHz                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]     ; { PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] }     ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; Generated ; 20833.280 ; 0.05 MHz   ; 0.000  ; 10416.640 ; 50.00      ; 2560      ; 1           ;       ;        ;           ;            ; false    ; LTC2208_122MHz                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]     ; { PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] }     ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; 99.999    ; 10.0 MHz   ; 0.000  ; 49.999    ; 50.00      ; 1536      ; 125         ;       ;        ;           ;            ; false    ; _122MHz                                                 ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]        ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] }        ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 8.138     ; 122.88 MHz ; 0.339  ; 4.408     ; 50.00      ; 1         ; 1           ; 15.0  ;        ;           ;            ; false    ; _122MHz                                                 ; SHIFT_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] }      ;
; virt_122MHz                                                 ; Virtual   ; 8.138     ; 122.88 MHz ; 0.000  ; 4.069     ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { }                                                             ;
; virt_122MHz_2                                               ; Virtual   ; 8.138     ; 122.88 MHz ; 0.000  ; 4.069     ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { }                                                             ;
; virt_CBCLK                                                  ; Virtual   ; 325.520   ; 3.07 MHz   ; 0.000  ; 162.760   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { }                                                             ;
; virt_PHY_RX_CLOCK                                           ; Virtual   ; 8.000     ; 125.0 MHz  ; 0.000  ; 4.000     ;            ;           ;             ;       ;        ;           ;            ;          ;                                                         ;                                                               ; { }                                                             ;
+-------------------------------------------------------------+-----------+-----------+------------+--------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 17.35 MHz  ; 17.35 MHz       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 18.87 MHz  ; 18.87 MHz       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 22.06 MHz  ; 22.06 MHz       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ;                                                               ;
; 23.68 MHz  ; 23.68 MHz       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ;                                                               ;
; 26.85 MHz  ; 26.85 MHz       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 33.36 MHz  ; 33.36 MHz       ; PHY_RX_CLOCK_2                                              ;                                                               ;
; 83.43 MHz  ; 63.75 MHz       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; limit due to minimum port rate restriction (tmin)             ;
; 84.35 MHz  ; 84.35 MHz       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ;                                                               ;
; 133.3 MHz  ; 133.3 MHz       ; LTC2208_122MHz                                              ;                                                               ;
; 135.01 MHz ; 135.01 MHz      ; _122MHz                                                     ;                                                               ;
; 140.29 MHz ; 140.29 MHz      ; LTC2208_122MHz_2                                            ;                                                               ;
; 182.02 MHz ; 182.02 MHz      ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ;                                                               ;
; 220.56 MHz ; 220.56 MHz      ; PHY_RX_CLOCK                                                ;                                                               ;
; 268.82 MHz ; 250.0 MHz       ; PHY_CLK125                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; _122MHz                                                     ; 0.345     ; 0.000         ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.764     ; 0.000         ;
; LTC2208_122MHz_2                                            ; 1.010     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 1.058     ; 0.000         ;
; PHY_CLK125                                                  ; 1.122     ; 0.000         ;
; LTC2208_122MHz                                              ; 1.174     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.651     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.925     ; 0.000         ;
; PHY_RX_CLOCK                                                ; 2.023     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 8.962     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 11.175    ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 18.296    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 19.576    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 10410.647 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; _122MHz                                                     ; 0.395 ; 0.000         ;
; PHY_RX_CLOCK                                                ; 0.402 ; 0.000         ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.402 ; 0.000         ;
; LTC2208_122MHz                                              ; 0.410 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.420 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.432 ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 0.433 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 0.442 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 0.443 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 0.443 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.443 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0.444 ; 0.000         ;
; PHY_CLK125                                                  ; 0.454 ; 0.000         ;
; LTC2208_122MHz_2                                            ; 0.485 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 14.685 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.222 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 27.844 ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 64.725 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PHY_RX_CLOCK_2                                              ; 3.773  ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 5.318  ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.151  ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.167 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; LTC2208_122MHz                                              ; 3.138     ; 0.000         ;
; LTC2208_122MHz_2                                            ; 3.138     ; 0.000         ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.138     ; 0.000         ;
; _122MHz                                                     ; 3.138     ; 0.000         ;
; PHY_CLK125                                                  ; 3.776     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 9.995     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.655    ; 0.000         ;
; PHY_RX_CLOCK                                                ; 19.672    ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 39.488    ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.641    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 40.365    ; 0.000         ;
; CMCLK                                                       ; 65.694    ; 0.000         ;
; OSC_10MHZ                                                   ; 96.000    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 162.433   ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 199.676   ; 0.000         ;
; CBCLK                                                       ; 309.834   ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 10416.313 ; 0.000         ;
; CLRCIN                                                      ; 20817.594 ; 0.000         ;
; CLRCOUT                                                     ; 20817.594 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: '_122MHz'                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                         ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.345 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.429      ; 10.133     ;
; 0.366 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 10.120     ;
; 0.408 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 10.080     ;
; 0.454 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 10.032     ;
; 0.521 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.796      ; 10.324     ;
; 0.542 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.804      ; 10.311     ;
; 0.584 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.806      ; 10.271     ;
; 0.630 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.804      ; 10.223     ;
; 0.665 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.855      ; 10.239     ;
; 0.686 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.863      ; 10.226     ;
; 0.703 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.783      ;
; 0.706 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.780      ;
; 0.711 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.435      ; 9.773      ;
; 0.728 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.865      ; 10.186     ;
; 0.743 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.442      ; 9.748      ;
; 0.763 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.725      ;
; 0.774 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.863      ; 10.138     ;
; 0.814 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.674      ;
; 0.825 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.800      ; 10.024     ;
; 0.870 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.618      ;
; 0.879 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.804      ; 9.974      ;
; 0.882 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.604      ;
; 0.882 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.804      ; 9.971      ;
; 0.886 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.435      ; 9.598      ;
; 0.887 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.802      ; 9.964      ;
; 0.887 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.599      ;
; 0.890 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.806      ; 9.965      ;
; 0.893 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.593      ;
; 0.911 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.575      ;
; 0.919 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.570      ;
; 0.919 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.809      ; 9.939      ;
; 0.929 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.559      ;
; 0.931 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.804      ; 9.922      ;
; 0.932 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.554      ;
; 0.935 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.553      ;
; 0.937 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.798      ; 9.910      ;
; 0.937 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.551      ;
; 0.938 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.548      ;
; 0.938 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.548      ;
; 0.939 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.806      ; 9.916      ;
; 0.941 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.545      ;
; 0.945 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.544      ;
; 0.945 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.442      ; 9.546      ;
; 0.959 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.527      ;
; 0.959 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.527      ;
; 0.979 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.804      ; 9.874      ;
; 0.981 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.505      ;
; 0.983 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.435      ; 9.501      ;
; 0.988 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.500      ;
; 0.989 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.499      ;
; 0.990 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.806      ; 9.865      ;
; 0.992 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[0]  ; cpl_cordic:cordic_inst|Y[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.431      ; 9.488      ;
; 0.995 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.493      ;
; 0.995 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.493      ;
; 1.000 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.486      ;
; 1.003 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.802      ; 9.848      ;
; 1.005 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.481      ;
; 1.012 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.429      ; 9.466      ;
; 1.019 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.435      ; 9.465      ;
; 1.023 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.796      ; 9.822      ;
; 1.023 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.863      ; 9.889      ;
; 1.026 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.863      ; 9.886      ;
; 1.029 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.457      ;
; 1.031 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.861      ; 9.879      ;
; 1.033 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.456      ;
; 1.034 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.865      ; 9.880      ;
; 1.036 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.450      ;
; 1.047 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.441      ;
; 1.048 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.429      ; 9.430      ;
; 1.049 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.809      ; 9.809      ;
; 1.050 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.429      ; 9.428      ;
; 1.050 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.436      ;
; 1.051 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.437      ;
; 1.052 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.434      ;
; 1.060 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.435      ; 9.424      ;
; 1.062 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.802      ; 9.789      ;
; 1.063 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.868      ; 9.854      ;
; 1.070 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.796      ; 9.775      ;
; 1.075 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.413      ;
; 1.075 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.863      ; 9.837      ;
; 1.076 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.410      ;
; 1.077 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.409      ;
; 1.077 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.442      ; 9.414      ;
; 1.078 ; CicInterpM5:in2|y5[38]                                                                                                 ; cpl_cordic:cordic_inst|X[0][7]  ; _122MHz                                                 ; _122MHz     ; 12.000       ; -0.103     ; 10.820     ;
; 1.078 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[0]  ; cpl_cordic:cordic_inst|X[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.429      ; 9.400      ;
; 1.081 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.857      ; 9.825      ;
; 1.083 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.442      ; 9.408      ;
; 1.083 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.865      ; 9.831      ;
; 1.084 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.402      ;
; 1.087 ; CicInterpM5:in2|y5[37]                                                                                                 ; cpl_cordic:cordic_inst|X[0][7]  ; _122MHz                                                 ; _122MHz     ; 12.000       ; -0.103     ; 10.811     ;
; 1.088 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.398      ;
; 1.093 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.395      ;
; 1.095 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.807      ; 9.761      ;
; 1.101 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.435      ; 9.383      ;
; 1.107 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.381      ;
; 1.108 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.435      ; 9.376      ;
; 1.112 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.374      ;
; 1.116 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.437      ; 9.370      ;
; 1.118 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.439      ; 9.370      ;
; 1.121 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.807      ; 9.735      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                     ; Launch Clock   ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+
; 0.764 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[6]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.013     ; 5.154      ;
; 0.788 ; temp_ADC[0][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.957     ; 5.186      ;
; 0.817 ; temp_ADC[1][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.938     ; 5.176      ;
; 0.839 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 5.140      ;
; 0.944 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[10]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.020     ; 4.967      ;
; 0.946 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[0]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.012     ; 4.973      ;
; 0.972 ; temp_ADC[0][5]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.940     ; 5.019      ;
; 0.997 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[31]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.962     ; 4.972      ;
; 0.998 ; temp_ADC[1][6]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.959     ; 4.974      ;
; 1.002 ; temp_ADC[1][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.957     ; 4.972      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[3]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[0]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[1]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[2]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[4]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[5]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[6]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[9]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[7]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[8]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[10] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[13] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[11] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[12] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[14] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[15] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.920      ;
; 1.004 ; temp_ADC[1][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.975      ;
; 1.006 ; temp_ADC[0][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.938     ; 4.987      ;
; 1.022 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.971     ; 4.938      ;
; 1.030 ; cpl_cordic:cordic_inst|rounded_I[10] ; DACD[10]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.418     ; 3.493      ;
; 1.037 ; cpl_cordic:cordic_inst|rounded_I[4]  ; DACD[4]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.418     ; 3.486      ;
; 1.043 ; cpl_cordic:cordic_inst|rounded_I[11] ; DACD[11]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.418     ; 3.480      ;
; 1.043 ; cpl_cordic:cordic_inst|rounded_I[6]  ; DACD[6]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.418     ; 3.480      ;
; 1.053 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.926      ;
; 1.058 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.971     ; 4.902      ;
; 1.068 ; temp_ADC[0][7]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.959     ; 4.904      ;
; 1.068 ; temp_ADC[1][4]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.951     ; 4.912      ;
; 1.079 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[6]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.986     ; 4.866      ;
; 1.095 ; cpl_cordic:cordic_inst|rounded_I[13] ; DACD[13]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.418     ; 3.428      ;
; 1.101 ; cpl_cordic:cordic_inst|rounded_I[12] ; DACD[12]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.418     ; 3.422      ;
; 1.111 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[10]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.020     ; 4.800      ;
; 1.115 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_strobe    ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.015     ; 4.801      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[3]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[0]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[1]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[2]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[4]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[5]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[6]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[9]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[7]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[8]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[10] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[13] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[11] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[12] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[14] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.128 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[15] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.007     ; 4.796      ;
; 1.132 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][16]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.847      ;
; 1.137 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[15]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.971     ; 4.823      ;
; 1.143 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[29]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.962     ; 4.826      ;
; 1.149 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.020     ; 4.762      ;
; 1.169 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.020     ; 4.742      ;
; 1.170 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][10]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.956     ; 4.805      ;
; 1.173 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[30]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.962     ; 4.796      ;
; 1.194 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[9]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.971     ; 4.766      ;
; 1.195 ; temp_ADC[1][5]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.940     ; 4.796      ;
; 1.212 ; temp_ADC[1][6]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.959     ; 4.760      ;
; 1.215 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.971     ; 4.745      ;
; 1.218 ; temp_ADC[0][8]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.966     ; 4.747      ;
; 1.219 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.971     ; 4.741      ;
; 1.225 ; temp_ADC[0][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][19]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.957     ; 4.749      ;
; 1.228 ; temp_ADC[1][13]                      ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.751      ;
; 1.238 ; C122_sync_phase_word[0][2]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[31]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.962     ; 4.731      ;
; 1.239 ; temp_ADC[1][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.740      ;
; 1.239 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_strobe    ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.015     ; 4.677      ;
; 1.240 ; temp_ADC[0][4]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.951     ; 4.740      ;
; 1.243 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][18]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.736      ;
; 1.248 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][14]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.731      ;
; 1.248 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[11]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.020     ; 4.663      ;
; 1.254 ; temp_ADC[1][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][19]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.938     ; 4.739      ;
; 1.262 ; temp_ADC[0][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][15]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.957     ; 4.712      ;
; 1.274 ; temp_ADC[1][7]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.959     ; 4.698      ;
; 1.276 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[8]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.012     ; 4.643      ;
; 1.276 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][19]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.703      ;
; 1.282 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[5]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.013     ; 4.636      ;
; 1.282 ; temp_ADC[1][4]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.951     ; 4.698      ;
; 1.289 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[27]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.962     ; 4.680      ;
; 1.291 ; temp_ADC[1][6]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][16]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.959     ; 4.681      ;
; 1.291 ; temp_ADC[1][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][15]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.938     ; 4.702      ;
; 1.300 ; cpl_cordic:cordic_inst|rounded_I[9]  ; DACD[9]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.418     ; 3.223      ;
; 1.304 ; temp_ADC[0][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.957     ; 4.670      ;
; 1.311 ; cpl_cordic:cordic_inst|rounded_I[8]  ; DACD[8]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.418     ; 3.212      ;
; 1.313 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][15]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.666      ;
; 1.314 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.020     ; 4.597      ;
; 1.318 ; temp_ADC[1][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][16]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.952     ; 4.661      ;
; 1.319 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[28]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.962     ; 4.650      ;
; 1.333 ; temp_ADC[1][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.938     ; 4.660      ;
; 1.336 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[15]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.971     ; 4.624      ;
; 1.340 ; temp_ADC[1][0]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.944     ; 4.647      ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LTC2208_122MHz_2'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                     ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 1.010 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 7.298      ;
; 1.029 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 7.279      ;
; 1.156 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 7.152      ;
; 1.157 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 7.262      ;
; 1.170 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 7.138      ;
; 1.175 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 7.133      ;
; 1.193 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.178      ; 7.144      ;
; 1.196 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 7.112      ;
; 1.199 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 7.125      ;
; 1.229 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 7.095      ;
; 1.256 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 7.163      ;
; 1.257 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.604      ; 7.506      ;
; 1.265 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.178      ; 7.072      ;
; 1.267 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.146     ; 6.746      ;
; 1.278 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.604      ; 7.485      ;
; 1.287 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 7.037      ;
; 1.290 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.502      ; 7.371      ;
; 1.295 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 7.029      ;
; 1.302 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 7.006      ;
; 1.303 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 7.116      ;
; 1.316 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.992      ;
; 1.317 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 7.007      ;
; 1.319 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 7.100      ;
; 1.321 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.987      ;
; 1.325 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.999      ;
; 1.337 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.404      ; 7.226      ;
; 1.339 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 7.080      ;
; 1.339 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.178      ; 6.998      ;
; 1.342 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.966      ;
; 1.343 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.981      ;
; 1.345 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.979      ;
; 1.373 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.951      ;
; 1.375 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.949      ;
; 1.402 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 7.017      ;
; 1.403 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.604      ; 7.360      ;
; 1.408 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.502      ; 7.253      ;
; 1.411 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.178      ; 6.926      ;
; 1.424 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.604      ; 7.339      ;
; 1.429 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.307     ; 6.423      ;
; 1.433 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.891      ;
; 1.436 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.502      ; 7.225      ;
; 1.440 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.884      ;
; 1.441 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.883      ;
; 1.448 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.860      ;
; 1.449 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 6.970      ;
; 1.462 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.846      ;
; 1.463 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.861      ;
; 1.464 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[18] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.146     ; 6.549      ;
; 1.465 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 6.954      ;
; 1.467 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[16]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.841      ;
; 1.470 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.854      ;
; 1.471 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.853      ;
; 1.474 ; C122_sync_phase_word[0][0]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[31]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; -0.026     ; 6.629      ;
; 1.474 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.341      ; 7.026      ;
; 1.483 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.404      ; 7.080      ;
; 1.485 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.466      ; 7.140      ;
; 1.485 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 6.934      ;
; 1.485 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.178      ; 6.852      ;
; 1.486 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.838      ;
; 1.488 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.820      ;
; 1.489 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.835      ;
; 1.491 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.833      ;
; 1.500 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.341      ; 7.000      ;
; 1.509 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.604      ; 7.254      ;
; 1.513 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.404      ; 7.050      ;
; 1.516 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.808      ;
; 1.519 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.805      ;
; 1.521 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.803      ;
; 1.548 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 6.871      ;
; 1.549 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.604      ; 7.214      ;
; 1.554 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.502      ; 7.107      ;
; 1.556 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.502      ; 7.105      ;
; 1.557 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.178      ; 6.780      ;
; 1.559 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.604      ; 7.204      ;
; 1.564 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.466      ; 7.061      ;
; 1.568 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.502      ; 7.093      ;
; 1.570 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.604      ; 7.193      ;
; 1.575 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.307     ; 6.277      ;
; 1.579 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.745      ;
; 1.579 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.745      ;
; 1.582 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.502      ; 7.079      ;
; 1.585 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.169     ; 6.405      ;
; 1.586 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.738      ;
; 1.587 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.146     ; 6.426      ;
; 1.587 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.737      ;
; 1.589 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.124      ; 6.694      ;
; 1.594 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[15]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.714      ;
; 1.595 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 6.824      ;
; 1.598 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.502      ; 7.063      ;
; 1.602 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.146     ; 6.411      ;
; 1.605 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.307     ; 6.247      ;
; 1.608 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.700      ;
; 1.609 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[17]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.715      ;
; 1.609 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.715      ;
; 1.610 ; C122_sync_phase_word[0][3]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[31]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; -0.026     ; 6.493      ;
; 1.611 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.260      ; 6.808      ;
; 1.611 ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.064      ; 6.612      ;
; 1.613 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[14]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 6.695      ;
; 1.616 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.708      ;
; 1.617 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.165      ; 6.707      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                   ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                  ; Launch Clock   ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+
; 1.058 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.533     ; 5.360      ;
; 1.063 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.533     ; 5.355      ;
; 1.066 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.533     ; 5.352      ;
; 1.066 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.533     ; 5.352      ;
; 1.067 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.533     ; 5.351      ;
; 1.068 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.533     ; 5.350      ;
; 1.068 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.533     ; 5.350      ;
; 1.203 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.216      ;
; 1.208 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.211      ;
; 1.211 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.208      ;
; 1.211 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.208      ;
; 1.212 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.207      ;
; 1.213 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.206      ;
; 1.213 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.206      ;
; 1.393 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.026      ;
; 1.398 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.021      ;
; 1.401 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.018      ;
; 1.401 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.018      ;
; 1.402 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.017      ;
; 1.403 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.016      ;
; 1.403 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 5.016      ;
; 1.456 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.963      ;
; 1.461 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.958      ;
; 1.464 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.955      ;
; 1.464 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.955      ;
; 1.465 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.954      ;
; 1.466 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.953      ;
; 1.466 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.953      ;
; 1.477 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.937      ;
; 1.482 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.539     ; 4.930      ;
; 1.482 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.932      ;
; 1.485 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.929      ;
; 1.485 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.929      ;
; 1.486 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.928      ;
; 1.487 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.539     ; 4.925      ;
; 1.487 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.927      ;
; 1.487 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.927      ;
; 1.490 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.539     ; 4.922      ;
; 1.490 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.539     ; 4.922      ;
; 1.490 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.540     ; 4.921      ;
; 1.491 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.539     ; 4.921      ;
; 1.492 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.539     ; 4.920      ;
; 1.492 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.539     ; 4.920      ;
; 1.495 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.540     ; 4.916      ;
; 1.498 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.540     ; 4.913      ;
; 1.498 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.540     ; 4.913      ;
; 1.499 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.540     ; 4.912      ;
; 1.500 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.540     ; 4.911      ;
; 1.500 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.540     ; 4.911      ;
; 1.558 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.833      ;
; 1.563 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.828      ;
; 1.566 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.825      ;
; 1.566 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.825      ;
; 1.567 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.824      ;
; 1.568 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.823      ;
; 1.568 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.823      ;
; 1.582 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.563     ; 4.806      ;
; 1.587 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.563     ; 4.801      ;
; 1.590 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.563     ; 4.798      ;
; 1.590 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.563     ; 4.798      ;
; 1.591 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.563     ; 4.797      ;
; 1.592 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.563     ; 4.796      ;
; 1.592 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.563     ; 4.796      ;
; 1.693 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.698      ;
; 1.698 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.693      ;
; 1.701 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.690      ;
; 1.701 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.690      ;
; 1.702 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.689      ;
; 1.703 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.688      ;
; 1.703 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.560     ; 4.688      ;
; 1.832 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.588      ;
; 1.837 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.583      ;
; 1.840 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.580      ;
; 1.840 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.580      ;
; 1.841 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.579      ;
; 1.842 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.578      ;
; 1.842 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.578      ;
; 1.873 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.541      ;
; 1.878 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.536      ;
; 1.881 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.533      ;
; 1.881 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.533      ;
; 1.882 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.532      ;
; 1.883 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.531      ;
; 1.883 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.537     ; 4.531      ;
; 1.893 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.524     ; 4.534      ;
; 1.898 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.524     ; 4.529      ;
; 1.901 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.524     ; 4.526      ;
; 1.901 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.524     ; 4.526      ;
; 1.902 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.524     ; 4.525      ;
; 1.903 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.524     ; 4.524      ;
; 1.903 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.524     ; 4.524      ;
; 1.919 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.500      ;
; 1.924 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.495      ;
; 1.927 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.492      ;
; 1.927 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.492      ;
; 1.928 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.491      ;
; 1.929 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.490      ;
; 1.929 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.532     ; 4.490      ;
; 2.029 ; C122_freq_max[3]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.391      ;
; 2.034 ; C122_freq_max[3]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.531     ; 4.386      ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_CLK125'                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node        ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.122 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_TX_CLOCK   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 6.000        ; 4.470      ; 7.748      ;
; 1.262 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_TX_CLOCK   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 6.000        ; 4.470      ; 7.608      ;
; 1.977 ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                   ; PHY_TX_EN      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.382     ; 4.041      ;
; 2.013 ; Tx_MAC:Tx_MAC_inst|TD[3]                                    ; PHY_TX[3]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.402     ; 3.985      ;
; 2.021 ; Tx_MAC:Tx_MAC_inst|TD[0]                                    ; PHY_TX[0]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.394     ; 3.985      ;
; 2.035 ; Tx_MAC:Tx_MAC_inst|TD[1]                                    ; PHY_TX[1]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.350     ; 4.015      ;
; 2.040 ; Tx_MAC:Tx_MAC_inst|TD[2]                                    ; PHY_TX[2]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.350     ; 4.010      ;
; 4.280 ; HB_counter[1]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.633      ;
; 4.300 ; HB_counter[1]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.613      ;
; 4.370 ; HB_counter[2]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.543      ;
; 4.426 ; HB_counter[1]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.487      ;
; 4.446 ; HB_counter[1]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.467      ;
; 4.465 ; HB_counter[0]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.448      ;
; 4.481 ; HB_counter[0]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.432      ;
; 4.512 ; HB_counter[4]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.401      ;
; 4.516 ; HB_counter[2]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.397      ;
; 4.546 ; HB_counter[2]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.367      ;
; 4.572 ; HB_counter[1]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.341      ;
; 4.592 ; HB_counter[1]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.321      ;
; 4.603 ; HB_counter[3]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.310      ;
; 4.611 ; HB_counter[0]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.302      ;
; 4.627 ; HB_counter[0]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.286      ;
; 4.629 ; HB_counter[3]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.284      ;
; 4.658 ; HB_counter[6]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.255      ;
; 4.658 ; HB_counter[4]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.255      ;
; 4.662 ; HB_counter[2]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.251      ;
; 4.688 ; HB_counter[4]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.225      ;
; 4.692 ; HB_counter[2]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.221      ;
; 4.718 ; HB_counter[1]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.195      ;
; 4.738 ; HB_counter[1]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.175      ;
; 4.749 ; HB_counter[3]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.164      ;
; 4.756 ; HB_counter[5]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.157      ;
; 4.757 ; HB_counter[0]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.156      ;
; 4.772 ; HB_counter[5]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.141      ;
; 4.773 ; HB_counter[0]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.140      ;
; 4.775 ; HB_counter[3]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.138      ;
; 4.804 ; HB_counter[6]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.109      ;
; 4.804 ; HB_counter[4]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.109      ;
; 4.807 ; HB_counter[8]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.106      ;
; 4.808 ; HB_counter[2]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.105      ;
; 4.834 ; HB_counter[6]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.079      ;
; 4.834 ; HB_counter[4]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.079      ;
; 4.838 ; HB_counter[2]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.075      ;
; 4.864 ; HB_counter[1]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.049      ;
; 4.884 ; HB_counter[1]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.029      ;
; 4.895 ; HB_counter[3]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.018      ;
; 4.902 ; HB_counter[7]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.011      ;
; 4.902 ; HB_counter[5]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.011      ;
; 4.903 ; HB_counter[0]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 3.010      ;
; 4.918 ; HB_counter[7]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.995      ;
; 4.918 ; HB_counter[5]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.995      ;
; 4.919 ; HB_counter[0]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.994      ;
; 4.921 ; HB_counter[3]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.992      ;
; 4.950 ; HB_counter[6]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.963      ;
; 4.950 ; HB_counter[4]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.963      ;
; 4.953 ; HB_counter[8]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.960      ;
; 4.954 ; HB_counter[10]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.959      ;
; 4.954 ; HB_counter[2]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.959      ;
; 4.980 ; HB_counter[6]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.933      ;
; 4.980 ; HB_counter[4]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.933      ;
; 4.983 ; HB_counter[8]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.930      ;
; 4.984 ; HB_counter[2]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.929      ;
; 5.010 ; HB_counter[1]                                               ; HB_counter[14] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.903      ;
; 5.030 ; HB_counter[1]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.883      ;
; 5.041 ; HB_counter[3]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.872      ;
; 5.048 ; HB_counter[9]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.865      ;
; 5.048 ; HB_counter[7]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.865      ;
; 5.048 ; HB_counter[5]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.865      ;
; 5.049 ; HB_counter[0]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.864      ;
; 5.064 ; HB_counter[9]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.849      ;
; 5.064 ; HB_counter[7]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.849      ;
; 5.064 ; HB_counter[5]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.849      ;
; 5.065 ; HB_counter[0]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.848      ;
; 5.067 ; HB_counter[3]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.846      ;
; 5.096 ; HB_counter[6]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.817      ;
; 5.096 ; HB_counter[4]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.817      ;
; 5.099 ; HB_counter[8]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.814      ;
; 5.100 ; HB_counter[10]                                              ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.813      ;
; 5.100 ; HB_counter[2]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.813      ;
; 5.101 ; HB_counter[12]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.812      ;
; 5.126 ; HB_counter[6]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.787      ;
; 5.126 ; HB_counter[4]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.787      ;
; 5.129 ; HB_counter[8]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.784      ;
; 5.130 ; HB_counter[10]                                              ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.783      ;
; 5.130 ; HB_counter[2]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.783      ;
; 5.152 ; HB_counter[1]                                               ; HB_counter[12] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.092     ; 2.757      ;
; 5.176 ; HB_counter[1]                                               ; HB_counter[13] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.737      ;
; 5.187 ; HB_counter[3]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.726      ;
; 5.194 ; HB_counter[9]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.719      ;
; 5.194 ; HB_counter[7]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.719      ;
; 5.194 ; HB_counter[5]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.719      ;
; 5.195 ; HB_counter[11]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.718      ;
; 5.195 ; HB_counter[0]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.718      ;
; 5.210 ; HB_counter[9]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.703      ;
; 5.210 ; HB_counter[7]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.703      ;
; 5.210 ; HB_counter[5]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.703      ;
; 5.211 ; HB_counter[11]                                              ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.702      ;
; 5.211 ; HB_counter[0]                                               ; HB_counter[14] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.702      ;
; 5.213 ; HB_counter[3]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.088     ; 2.700      ;
; 5.239 ; HB_counter[14]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.092     ; 2.670      ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'LTC2208_122MHz'                                                                                                                                                  ;
+-------+--------------------------------------+-----------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                     ; Launch Clock                                            ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][16] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][17] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][18] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][19] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][20] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][21] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][22] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][23] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][24] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][25] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][26] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][27] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][28] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][29] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][30] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.174 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][31] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.724     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][0]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][1]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][2]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][3]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][4]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][5]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][6]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][7]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][8]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][9]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][10] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][11] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][12] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][13] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][14] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.179 ; cdc_sync:freq3|sigb[28]~_Duplicate_2 ; C122_sync_phase_word[2][15] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.723     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][16] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][17] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][18] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][19] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][20] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][21] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][22] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][23] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][24] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][25] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][26] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][27] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][28] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][29] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][30] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.282 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][31] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.103     ; 13.616     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][0]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][1]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][2]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][3]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][4]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][5]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][6]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][7]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][8]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][9]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][10] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][11] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][12] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][13] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][14] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.287 ; cdc_sync:freq3|sigb[30]~_Duplicate_2 ; C122_sync_phase_word[2][15] ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.099     ; 13.615     ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][23] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][24] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][25] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][26] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][27] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][28] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][29] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][30] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.297 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][31] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.968      ; 9.730      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][11] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.306 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.966      ; 9.719      ;
; 1.309 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.965      ; 9.715      ;
; 1.309 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.965      ; 9.715      ;
; 1.309 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.965      ; 9.715      ;
; 1.309 ; pulsegen:pulse|p1                    ; C122_sync_phase_word[1][3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.965      ; 9.715      ;
; 1.311 ; cdc_sync:freq1|sigb[26]~_Duplicate_2 ; C122_sync_phase_word[0][0]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.052     ; 13.638     ;
; 1.311 ; cdc_sync:freq1|sigb[26]~_Duplicate_2 ; C122_sync_phase_word[0][1]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.052     ; 13.638     ;
; 1.311 ; cdc_sync:freq1|sigb[26]~_Duplicate_2 ; C122_sync_phase_word[0][2]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.052     ; 13.638     ;
; 1.311 ; cdc_sync:freq1|sigb[26]~_Duplicate_2 ; C122_sync_phase_word[0][3]  ; LTC2208_122MHz                                          ; LTC2208_122MHz ; 15.000       ; -0.052     ; 13.638     ;
+-------+--------------------------------------+-----------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.651 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.792     ; 7.537      ;
; 1.919 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.792     ; 7.269      ;
; 2.048 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.845     ; 7.087      ;
; 2.245 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.790     ; 6.945      ;
; 2.491 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.791     ; 6.698      ;
; 2.850 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.791     ; 6.339      ;
; 2.866 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.791     ; 6.323      ;
; 3.009 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.791     ; 6.180      ;
; 3.273 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SCE  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.780     ; 5.927      ;
; 5.909 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.953      ;
; 6.262 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.600      ;
; 6.316 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.546      ;
; 6.372 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.490      ;
; 6.472 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.390      ;
; 6.492 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.370      ;
; 6.524 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 6.324      ;
; 6.600 ; Rx_MAC:Rx_MAC_inst|num_blocks[6]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.262      ;
; 6.644 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DCLK ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; 0.000      ; 7.336      ;
; 6.656 ; Rx_MAC:Rx_MAC_inst|num_blocks[11]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.206      ;
; 6.671 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.191      ;
; 6.679 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DCLK ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; 0.000      ; 7.301      ;
; 6.703 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.159      ;
; 6.783 ; Rx_MAC:Rx_MAC_inst|num_blocks[2]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.079      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.794 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 6.052      ;
; 6.846 ; Rx_MAC:Rx_MAC_inst|num_blocks[9]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 6.016      ;
; 6.854 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.994      ;
; 6.854 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.994      ;
; 6.854 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.994      ;
; 6.854 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.994      ;
; 6.854 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.994      ;
; 6.854 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.994      ;
; 6.863 ; Rx_MAC:Rx_MAC_inst|num_blocks[13]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.999      ;
; 6.866 ; Rx_MAC:Rx_MAC_inst|erase                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.071     ; 6.004      ;
; 6.867 ; Rx_MAC:Rx_MAC_inst|num_blocks[8]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.995      ;
; 6.871 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.977      ;
; 6.883 ; Rx_MAC:Rx_MAC_inst|num_blocks[12]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.979      ;
; 6.931 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.917      ;
; 6.987 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.861      ;
; 6.996 ; Rx_MAC:Rx_MAC_inst|num_blocks[10]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.866      ;
; 7.004 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.858      ;
; 7.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.838      ;
; 7.078 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.784      ;
; 7.087 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.761      ;
; 7.107 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.741      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.748      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.114 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.732      ;
; 7.134 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.728      ;
; 7.151 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.711      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.201 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.645      ;
; 7.207 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.641      ;
; 7.207 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.641      ;
; 7.207 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.641      ;
; 7.207 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.641      ;
; 7.207 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.641      ;
; 7.207 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.641      ;
; 7.215 ; Rx_MAC:Rx_MAC_inst|num_blocks[6]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.633      ;
; 7.234 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.628      ;
; 7.249 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.613      ;
; 7.254 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.079     ; 5.608      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.257 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.095     ; 5.589      ;
; 7.261 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.587      ;
; 7.261 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.587      ;
; 7.261 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.587      ;
; 7.261 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.587      ;
; 7.261 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.587      ;
; 7.261 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.587      ;
; 7.271 ; Rx_MAC:Rx_MAC_inst|num_blocks[11]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.577      ;
; 7.317 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -7.093     ; 5.531      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.925  ; PHY_MDIO                           ; MDIO:MDIO_inst|temp_reg_data[0]           ; PHY_CLK125                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.377     ; 4.007      ;
; 27.386 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.031     ; 5.524      ;
; 27.386 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.031     ; 5.524      ;
; 27.386 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.031     ; 5.524      ;
; 27.386 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.031     ; 5.524      ;
; 27.386 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.031     ; 5.524      ;
; 27.386 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.031     ; 5.524      ;
; 27.386 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.031     ; 5.524      ;
; 28.328 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.023     ; 4.590      ;
; 28.550 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|SI                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.023     ; 4.368      ;
; 29.293 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.022     ; 3.626      ;
; 29.664 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|CS                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.024     ; 3.253      ;
; 31.166 ; Rx_MAC:Rx_MAC_inst|IP_to_write[0]  ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 1.755      ;
; 31.650 ; Rx_MAC:Rx_MAC_inst|IP_to_write[14] ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 1.271      ;
; 31.670 ; Rx_MAC:Rx_MAC_inst|IP_to_write[8]  ; EEPROM:EEPROM_inst|EEPROM_write[8]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.250      ;
; 31.672 ; Rx_MAC:Rx_MAC_inst|IP_to_write[21] ; EEPROM:EEPROM_inst|EEPROM_write[21]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.248      ;
; 31.673 ; Rx_MAC:Rx_MAC_inst|IP_to_write[23] ; EEPROM:EEPROM_inst|EEPROM_write[23]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.247      ;
; 31.674 ; Rx_MAC:Rx_MAC_inst|IP_to_write[3]  ; EEPROM:EEPROM_inst|EEPROM_write[3]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.246      ;
; 31.674 ; Rx_MAC:Rx_MAC_inst|IP_to_write[2]  ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.246      ;
; 31.675 ; Rx_MAC:Rx_MAC_inst|IP_to_write[17] ; EEPROM:EEPROM_inst|EEPROM_write[17]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.245      ;
; 31.676 ; Rx_MAC:Rx_MAC_inst|IP_to_write[27] ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.244      ;
; 31.727 ; Rx_MAC:Rx_MAC_inst|IP_to_write[26] ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.193      ;
; 31.850 ; Rx_MAC:Rx_MAC_inst|IP_to_write[31] ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.070      ;
; 31.853 ; Rx_MAC:Rx_MAC_inst|IP_to_write[6]  ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.067      ;
; 31.853 ; Rx_MAC:Rx_MAC_inst|IP_to_write[20] ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.067      ;
; 31.854 ; Rx_MAC:Rx_MAC_inst|IP_to_write[12] ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 1.067      ;
; 31.854 ; Rx_MAC:Rx_MAC_inst|IP_to_write[29] ; EEPROM:EEPROM_inst|EEPROM_write[29]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.066      ;
; 31.855 ; Rx_MAC:Rx_MAC_inst|IP_to_write[30] ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 1.065      ;
; 31.855 ; Rx_MAC:Rx_MAC_inst|IP_to_write[9]  ; EEPROM:EEPROM_inst|EEPROM_write[9]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 1.066      ;
; 31.856 ; Rx_MAC:Rx_MAC_inst|IP_to_write[16] ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 1.065      ;
; 31.856 ; Rx_MAC:Rx_MAC_inst|IP_to_write[11] ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 1.065      ;
; 32.036 ; Rx_MAC:Rx_MAC_inst|IP_to_write[4]  ; EEPROM:EEPROM_inst|EEPROM_write[4]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.884      ;
; 32.036 ; Rx_MAC:Rx_MAC_inst|IP_to_write[19] ; EEPROM:EEPROM_inst|EEPROM_write[19]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.884      ;
; 32.037 ; Rx_MAC:Rx_MAC_inst|IP_to_write[24] ; EEPROM:EEPROM_inst|EEPROM_write[24]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.883      ;
; 32.038 ; Rx_MAC:Rx_MAC_inst|IP_to_write[5]  ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.882      ;
; 32.038 ; Rx_MAC:Rx_MAC_inst|IP_to_write[13] ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 0.883      ;
; 32.038 ; Rx_MAC:Rx_MAC_inst|IP_to_write[18] ; EEPROM:EEPROM_inst|EEPROM_write[18]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.882      ;
; 32.038 ; Rx_MAC:Rx_MAC_inst|IP_to_write[25] ; EEPROM:EEPROM_inst|EEPROM_write[25]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.882      ;
; 32.039 ; Rx_MAC:Rx_MAC_inst|IP_to_write[1]  ; EEPROM:EEPROM_inst|EEPROM_write[1]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.881      ;
; 32.039 ; Rx_MAC:Rx_MAC_inst|IP_to_write[7]  ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.881      ;
; 32.039 ; Rx_MAC:Rx_MAC_inst|IP_to_write[10] ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 0.882      ;
; 32.039 ; Rx_MAC:Rx_MAC_inst|IP_to_write[15] ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.020     ; 0.882      ;
; 32.039 ; Rx_MAC:Rx_MAC_inst|IP_to_write[22] ; EEPROM:EEPROM_inst|EEPROM_write[22]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.881      ;
; 32.039 ; Rx_MAC:Rx_MAC_inst|IP_to_write[28] ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -7.021     ; 0.881      ;
; 34.064 ; read_PHY                           ; MDIO:MDIO_inst|address2[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 5.641      ;
; 34.079 ; read_PHY                           ; MDIO:MDIO_inst|address2[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 5.626      ;
; 34.083 ; read_PHY                           ; MDIO:MDIO_inst|address2[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 5.622      ;
; 34.783 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[4]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.922      ;
; 34.783 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[3]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.922      ;
; 34.783 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.922      ;
; 34.783 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[1]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.922      ;
; 34.855 ; read_PHY                           ; MDIO:MDIO_inst|read_count[2]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.850      ;
; 34.855 ; read_PHY                           ; MDIO:MDIO_inst|read_count[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.850      ;
; 34.855 ; read_PHY                           ; MDIO:MDIO_inst|read_count[1]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.850      ;
; 34.855 ; read_PHY                           ; MDIO:MDIO_inst|read_count[3]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.850      ;
; 34.855 ; read_PHY                           ; MDIO:MDIO_inst|read_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 4.850      ;
; 35.066 ; write_PHY                          ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.287     ; 4.648      ;
; 35.066 ; write_PHY                          ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.287     ; 4.648      ;
; 35.182 ; write_PHY                          ; MDIO:MDIO_inst|preamble[4]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.286     ; 4.533      ;
; 35.182 ; write_PHY                          ; MDIO:MDIO_inst|preamble[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.286     ; 4.533      ;
; 35.182 ; write_PHY                          ; MDIO:MDIO_inst|preamble[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.286     ; 4.533      ;
; 35.182 ; write_PHY                          ; MDIO:MDIO_inst|preamble[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.286     ; 4.533      ;
; 35.182 ; write_PHY                          ; MDIO:MDIO_inst|preamble[3]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.286     ; 4.533      ;
; 35.182 ; write_PHY                          ; MDIO:MDIO_inst|preamble[5]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.286     ; 4.533      ;
; 35.182 ; write_PHY                          ; MDIO:MDIO_inst|preamble[6]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.286     ; 4.533      ;
; 35.270 ; write_PHY                          ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.287     ; 4.444      ;
; 35.557 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.301     ; 4.143      ;
; 35.557 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[0]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.301     ; 4.143      ;
; 35.557 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.301     ; 4.143      ;
; 35.557 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.301     ; 4.143      ;
; 35.557 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.301     ; 4.143      ;
; 35.557 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[5]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.301     ; 4.143      ;
; 35.682 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.282     ; 4.037      ;
; 35.682 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.282     ; 4.037      ;
; 35.682 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[1]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.282     ; 4.037      ;
; 35.682 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[2]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.282     ; 4.037      ;
; 35.682 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[3]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.282     ; 4.037      ;
; 36.306 ; write_PHY                          ; MDIO:MDIO_inst|write[0]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.284     ; 3.411      ;
; 36.312 ; write_PHY                          ; MDIO:MDIO_inst|MDIO                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.283     ; 3.406      ;
; 36.608 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[0]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.296     ; 3.097      ;
; 36.746 ; read_PHY                           ; MDIO:MDIO_inst|read[0]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.300     ; 2.955      ;
; 37.031 ; read_PHY                           ; MDIO:MDIO_inst|read_done                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.300     ; 2.670      ;
; 37.277 ; write_PHY                          ; MDIO:MDIO_inst|write_done                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.283     ; 2.441      ;
; 73.372 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.216     ; 6.413      ;
; 73.372 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.216     ; 6.413      ;
; 73.372 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.216     ; 6.413      ;
; 73.419 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.365      ;
; 73.419 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.365      ;
; 73.419 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.365      ;
; 73.419 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[12]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.365      ;
; 73.419 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.365      ;
; 73.419 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[9]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.365      ;
; 73.467 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.216     ; 6.318      ;
; 73.467 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.216     ; 6.318      ;
; 73.467 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.216     ; 6.318      ;
; 73.514 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.270      ;
; 73.514 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.270      ;
; 73.514 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.270      ;
; 73.514 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[12]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.270      ;
; 73.514 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.217     ; 6.270      ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.023  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 3.687      ;
; 2.023  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 3.687      ;
; 2.023  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 3.687      ;
; 2.023  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 3.687      ;
; 2.671  ; PHY_RX[1]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.224      ; 3.034      ;
; 2.701  ; PHY_RX[2]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.224      ; 3.004      ;
; 2.867  ; PHY_RX[1]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 2.843      ;
; 2.876  ; PHY_RX[2]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 2.834      ;
; 2.915  ; PHY_RX[0]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.224      ; 2.790      ;
; 2.938  ; PHY_RX[3]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.224      ; 2.767      ;
; 2.947  ; PHY_RX[0]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 2.763      ;
; 3.005  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                      ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 2.705      ;
; 3.290  ; PHY_RX[3]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 3.229      ; 2.420      ;
; 35.466 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.493      ;
; 35.466 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.493      ;
; 35.467 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.492      ;
; 35.493 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.466      ;
; 35.570 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.389      ;
; 35.570 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.389      ;
; 35.570 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.389      ;
; 35.570 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.389      ;
; 35.570 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.389      ;
; 35.570 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.389      ;
; 35.570 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.389      ;
; 35.725 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.234      ;
; 35.768 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.191      ;
; 35.768 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.191      ;
; 35.768 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.042     ; 4.191      ;
; 35.786 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.362      ; 4.624      ;
; 35.786 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.362      ; 4.624      ;
; 35.787 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.368      ; 4.629      ;
; 36.067 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.845      ;
; 36.067 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.845      ;
; 36.067 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.845      ;
; 36.086 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.826      ;
; 36.094 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.818      ;
; 36.094 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.818      ;
; 36.094 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.818      ;
; 36.113 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.799      ;
; 36.135 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.777      ;
; 36.135 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.777      ;
; 36.135 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.777      ;
; 36.135 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.777      ;
; 36.135 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.777      ;
; 36.135 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.777      ;
; 36.135 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.777      ;
; 36.162 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.750      ;
; 36.162 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.750      ;
; 36.162 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.750      ;
; 36.162 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.750      ;
; 36.162 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.750      ;
; 36.162 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.750      ;
; 36.162 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.750      ;
; 36.297 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.615      ;
; 36.324 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.588      ;
; 36.330 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.582      ;
; 36.330 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.582      ;
; 36.330 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.582      ;
; 36.349 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.563      ;
; 36.366 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.321      ; 4.003      ;
; 36.366 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.315      ; 3.997      ;
; 36.366 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.315      ; 3.997      ;
; 36.369 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.543      ;
; 36.369 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.543      ;
; 36.369 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.543      ;
; 36.393 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.321      ; 3.976      ;
; 36.393 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.315      ; 3.970      ;
; 36.393 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.315      ; 3.970      ;
; 36.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.516      ;
; 36.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.516      ;
; 36.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.516      ;
; 36.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.514      ;
; 36.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.514      ;
; 36.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.514      ;
; 36.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.514      ;
; 36.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.514      ;
; 36.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.514      ;
; 36.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.514      ;
; 36.447 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.465      ;
; 36.447 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.465      ;
; 36.447 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.465      ;
; 36.448 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.976      ;
; 36.448 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.976      ;
; 36.448 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.976      ;
; 36.466 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.446      ;
; 36.467 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.957      ;
; 36.508 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.916      ;
; 36.508 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.916      ;
; 36.509 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.915      ;
; 36.515 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.397      ;
; 36.515 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.397      ;
; 36.515 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.397      ;
; 36.515 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.397      ;
; 36.515 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.397      ;
; 36.515 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.397      ;
; 36.515 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.089     ; 3.397      ;
; 36.516 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.908      ;
; 36.516 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.908      ;
; 36.516 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.908      ;
; 36.516 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.577     ; 2.908      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.962  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.324      ; 12.228     ;
; 9.068  ; cdc_mcp:MDC[0].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.331      ; 12.129     ;
; 9.098  ; cdc_mcp:MDC[1].IQ_sync|b_data[11]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 12.055     ;
; 9.255  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.325      ; 11.936     ;
; 9.296  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.324      ; 11.894     ;
; 9.310  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.324      ; 11.880     ;
; 9.337  ; cdc_mcp:MDC[0].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.332      ; 11.861     ;
; 9.345  ; cdc_mcp:MDC[1].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.286      ; 11.807     ;
; 9.501  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.325      ; 11.690     ;
; 9.594  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.325      ; 11.597     ;
; 9.608  ; cdc_mcp:MDC[1].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 11.545     ;
; 9.749  ; cdc_mcp:MDC[1].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.286      ; 11.403     ;
; 9.793  ; cdc_mcp:MDC[0].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.331      ; 11.404     ;
; 9.892  ; cdc_mcp:MDC[0].IQ_sync|b_data[25]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.331      ; 11.305     ;
; 9.947  ; cdc_mcp:MDC[0].IQ_sync|b_data[4]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.324      ; 11.243     ;
; 9.956  ; cdc_mcp:MDC[0].IQ_sync|b_data[17]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.331      ; 11.241     ;
; 9.971  ; cdc_mcp:MDC[0].IQ_sync|b_data[36]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.324      ; 11.219     ;
; 10.017 ; cdc_mcp:MDC[0].IQ_sync|b_data[11]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.333      ; 11.182     ;
; 10.052 ; cdc_mcp:MDC[4].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.296      ; 11.110     ;
; 10.252 ; cdc_mcp:MDC[3].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.319      ; 10.933     ;
; 10.281 ; cdc_mcp:MDC[1].IQ_sync|b_data[20]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.286      ; 10.871     ;
; 10.322 ; cdc_mcp:MDC[1].IQ_sync|b_data[25]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.286      ; 10.830     ;
; 10.400 ; cdc_mcp:MDC[4].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.297      ; 10.763     ;
; 10.447 ; cdc_mcp:MDC[3].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.313      ; 10.732     ;
; 10.577 ; cdc_mcp:MDC[1].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.334      ; 10.623     ;
; 10.686 ; cdc_mcp:MDC[4].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 10.467     ;
; 10.739 ; cdc_mcp:MDC[1].IQ_sync|b_data[17]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.286      ; 10.413     ;
; 10.768 ; cdc_mcp:MDC[1].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 10.392     ;
; 10.890 ; cdc_mcp:MDC[1].IQ_sync|b_data[37]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.286      ; 10.262     ;
; 10.894 ; cdc_mcp:MDC[0].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.334      ; 10.306     ;
; 10.906 ; cdc_mcp:MDC[0].IQ_sync|b_data[21]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.324      ; 10.284     ;
; 10.911 ; cdc_mcp:MDC[2].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.296      ; 10.251     ;
; 10.917 ; cdc_mcp:MDC[3].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.328      ; 10.277     ;
; 10.957 ; cdc_mcp:MDC[4].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 10.196     ;
; 10.993 ; cdc_mcp:MDC[1].IQ_sync|b_data[36]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.319      ; 10.192     ;
; 11.016 ; cdc_mcp:MDC[0].IQ_sync|b_data[20]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.331      ; 10.181     ;
; 11.019 ; cdc_mcp:MDC[3].IQ_sync|b_data[18]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.321      ; 10.168     ;
; 11.081 ; cdc_mcp:MDC[3].IQ_sync|b_data[42]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.315      ; 10.100     ;
; 11.102 ; cdc_mcp:MDC[3].IQ_sync|b_data[2]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.314      ; 10.078     ;
; 11.105 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.104     ; 9.610      ;
; 11.123 ; cdc_mcp:MDC[2].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.314      ; 10.057     ;
; 11.124 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.106     ; 9.589      ;
; 11.124 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[7]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.106     ; 9.589      ;
; 11.124 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[5]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.106     ; 9.589      ;
; 11.124 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[6]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.106     ; 9.589      ;
; 11.124 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.106     ; 9.589      ;
; 11.124 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[4]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.106     ; 9.589      ;
; 11.124 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[2]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.106     ; 9.589      ;
; 11.124 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.106     ; 9.589      ;
; 11.150 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_START                                                                                                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.104     ; 9.565      ;
; 11.166 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_IDLE                                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.104     ; 9.549      ;
; 11.169 ; cdc_mcp:MDC[3].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.314      ; 10.011     ;
; 11.181 ; cdc_mcp:MDC[4].IQ_sync|b_data[35]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 9.972      ;
; 11.206 ; cdc_mcp:MDC[3].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.318      ; 9.978      ;
; 11.230 ; cdc_mcp:MDC[0].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.335      ; 9.971      ;
; 11.285 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.464     ; 9.070      ;
; 11.289 ; cdc_mcp:MDC[1].IQ_sync|b_data[4]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.319      ; 9.896      ;
; 11.303 ; cdc_mcp:MDC[0].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.332      ; 9.895      ;
; 11.304 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.466     ; 9.049      ;
; 11.304 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[7]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.466     ; 9.049      ;
; 11.304 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[5]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.466     ; 9.049      ;
; 11.304 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[6]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.466     ; 9.049      ;
; 11.304 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.466     ; 9.049      ;
; 11.304 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[4]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.466     ; 9.049      ;
; 11.304 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[2]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.466     ; 9.049      ;
; 11.304 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.466     ; 9.049      ;
; 11.318 ; cdc_mcp:MDC[1].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.286      ; 9.834      ;
; 11.330 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_START                                                                                                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.464     ; 9.025      ;
; 11.346 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_IDLE                                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.464     ; 9.009      ;
; 11.383 ; cdc_mcp:MDC[1].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 9.777      ;
; 11.460 ; cdc_mcp:MDC[1].IQ_sync|b_data[21]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.319      ; 9.725      ;
; 11.537 ; cdc_mcp:MDC[4].IQ_sync|b_data[2]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.315      ; 9.644      ;
; 11.544 ; cdc_mcp:MDC[3].IQ_sync|b_data[5]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.313      ; 9.635      ;
; 11.633 ; cdc_mcp:MDC[1].IQ_sync|b_data[10]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 9.520      ;
; 11.634 ; cdc_mcp:MDC[4].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 9.519      ;
; 11.635 ; cdc_mcp:MDC[0].IQ_sync|b_data[10]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.332      ; 9.563      ;
; 11.648 ; cdc_mcp:MDC[1].IQ_sync|b_data[42]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 9.505      ;
; 11.680 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.151     ; 8.988      ;
; 11.681 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.151     ; 8.987      ;
; 11.688 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.151     ; 8.980      ;
; 11.720 ; cdc_mcp:MDC[6].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.309      ; 9.455      ;
; 11.740 ; cdc_mcp:MDC[4].IQ_sync|b_data[7]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.298      ; 9.424      ;
; 11.745 ; cdc_mcp:MDC[3].IQ_sync|b_data[30]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.297      ; 9.418      ;
; 11.751 ; cdc_mcp:MDC[0].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.324      ; 9.439      ;
; 11.785 ; cdc_mcp:MDC[0].IQ_sync|b_data[3]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.325      ; 9.406      ;
; 11.881 ; cdc_mcp:MDC[1].IQ_sync|b_data[35]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 9.279      ;
; 11.899 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.127     ; 8.793      ;
; 11.899 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.127     ; 8.793      ;
; 11.899 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.133     ; 8.787      ;
; 11.899 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[22]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.133     ; 8.787      ;
; 11.899 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.127     ; 8.793      ;
; 11.899 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.133     ; 8.787      ;
; 11.899 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[18]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.133     ; 8.787      ;
; 11.899 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.127     ; 8.793      ;
; 11.902 ; cdc_mcp:MDC[4].IQ_sync|b_data[34]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.297      ; 9.261      ;
; 11.924 ; cdc_mcp:MDC[0].IQ_sync|b_data[42]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.325      ; 9.267      ;
; 11.927 ; IF_last_chan[0]                                                                                                                                         ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.158     ; 8.734      ;
; 11.928 ; IF_Rx_ctrl_0[6]                                                                                                                                         ; IF_frequency[1][12]                                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 8.831      ;
; 11.928 ; IF_Rx_ctrl_0[6]                                                                                                                                         ; IF_frequency[1][15]                                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 8.831      ;
; 11.928 ; IF_Rx_ctrl_0[6]                                                                                                                                         ; IF_frequency[1][1]                                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 8.831      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 11.175 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.138     ; 28.688     ;
; 11.360 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 28.403     ;
; 11.424 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.138     ; 28.439     ;
; 11.434 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 28.311     ;
; 11.465 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8]   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.231     ; 8.305      ;
; 11.699 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 28.064     ;
; 11.746 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2]   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 8.026      ;
; 11.793 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 27.970     ;
; 11.863 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.150     ; 27.988     ;
; 11.891 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[4]   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 7.881      ;
; 11.932 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5]   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 7.840      ;
; 11.990 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.236     ; 27.775     ;
; 12.024 ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.236     ; 27.741     ;
; 12.029 ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 27.732     ;
; 12.045 ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 27.718     ;
; 12.093 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.250     ; 27.658     ;
; 12.108 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.268     ; 27.625     ;
; 12.112 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.150     ; 27.739     ;
; 12.172 ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 27.591     ;
; 12.219 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[6]   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 7.585      ;
; 12.235 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.145     ; 27.621     ;
; 12.267 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7]   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.197     ; 7.537      ;
; 12.269 ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 27.494     ;
; 12.283 ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 27.478     ;
; 12.290 ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 27.471     ;
; 12.362 ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 27.383     ;
; 12.387 ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 27.374     ;
; 12.387 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.250     ; 27.364     ;
; 12.423 ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 27.346     ;
; 12.465 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.245     ; 27.291     ;
; 12.480 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.263     ; 27.258     ;
; 12.484 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.145     ; 27.372     ;
; 12.488 ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 27.275     ;
; 12.490 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.137     ; 27.374     ;
; 12.491 ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 27.254     ;
; 12.502 ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 27.265     ;
; 12.533 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.250     ; 27.218     ;
; 12.562 ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 27.183     ;
; 12.572 ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 27.195     ;
; 12.638 ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 27.123     ;
; 12.641 ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 27.126     ;
; 12.648 ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 27.121     ;
; 12.668 ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 27.077     ;
; 12.684 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.248     ; 27.069     ;
; 12.687 ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.236     ; 27.078     ;
; 12.700 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.200     ; 7.101      ;
; 12.712 ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.248     ; 27.041     ;
; 12.717 ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.252     ; 27.032     ;
; 12.720 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.237     ; 27.044     ;
; 12.720 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[2]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.268     ; 27.013     ;
; 12.728 ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 27.017     ;
; 12.733 ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.250     ; 27.018     ;
; 12.735 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[7]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.255     ; 27.011     ;
; 12.738 ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 27.031     ;
; 12.739 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.137     ; 27.125     ;
; 12.748 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.150     ; 27.103     ;
; 12.759 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.245     ; 26.997     ;
; 12.767 ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 27.002     ;
; 12.768 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.245     ; 26.988     ;
; 12.860 ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.250     ; 26.891     ;
; 12.883 ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 26.884     ;
; 12.903 ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 26.842     ;
; 12.954 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8]   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.242     ; 6.805      ;
; 12.963 ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.250     ; 26.788     ;
; 12.965 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.243     ; 26.793     ;
; 12.976 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.138     ; 26.887     ;
; 12.978 ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.252     ; 26.771     ;
; 12.980 ; EEPROM:EEPROM_inst|This_MAC[13]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.254     ; 26.767     ;
; 12.996 ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.252     ; 26.753     ;
; 13.014 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.237     ; 26.750     ;
; 13.036 ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.268     ; 26.697     ;
; 13.037 ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.246     ; 26.718     ;
; 13.057 ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 26.712     ;
; 13.074 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.150     ; 26.777     ;
; 13.084 ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.243     ; 26.674     ;
; 13.089 ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.247     ; 26.665     ;
; 13.090 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[0]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.145     ; 26.766     ;
; 13.101 ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.252     ; 26.648     ;
; 13.101 ; EEPROM:EEPROM_inst|This_IP[11]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 26.644     ;
; 13.105 ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.245     ; 26.651     ;
; 13.111 ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.244     ; 26.646     ;
; 13.112 ; EEPROM:EEPROM_inst|This_IP[27]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 26.655     ;
; 13.123 ; EEPROM:EEPROM_inst|This_IP[25]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.234     ; 26.644     ;
; 13.155 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.237     ; 26.609     ;
; 13.176 ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.250     ; 26.575     ;
; 13.184 ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.268     ; 26.549     ;
; 13.206 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 26.557     ;
; 13.206 ; EEPROM:EEPROM_inst|This_IP[22]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 26.563     ;
; 13.215 ; EEPROM:EEPROM_inst|This_IP[9]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.254     ; 26.532     ;
; 13.218 ; EEPROM:EEPROM_inst|This_IP[7]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 26.527     ;
; 13.221 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.256     ; 26.524     ;
; 13.225 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.138     ; 26.638     ;
; 13.232 ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.245     ; 26.524     ;
; 13.235 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2]   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.240     ; 6.526      ;
; 13.260 ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.246     ; 26.495     ;
; 13.270 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[5]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.138     ; 26.593     ;
; 13.299 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[1]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.503      ;
; 13.299 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[0]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.503      ;
; 13.299 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[2]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.199     ; 6.503      ;
; 13.302 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.250     ; 26.449     ;
+--------+-----------------------------------------+-----------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PHY_RX_CLOCK_2'                                                                                                                                                                          ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                      ; Launch Clock                                                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; 18.296 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 6.267      ; 7.882      ;
; 18.296 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 6.267      ; 7.882      ;
; 18.296 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 6.267      ; 7.882      ;
; 18.296 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 6.267      ; 7.882      ;
; 18.844 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 6.275      ; 7.342      ;
; 22.231 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 6.268      ; 3.948      ;
; 25.013 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 14.832     ;
; 25.013 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 14.832     ;
; 25.013 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 14.832     ;
; 25.013 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 14.832     ;
; 25.561 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.138     ; 14.292     ;
; 25.600 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.672     ; 13.719     ;
; 25.600 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.672     ; 13.719     ;
; 25.600 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.672     ; 13.719     ;
; 25.600 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.672     ; 13.719     ;
; 25.894 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.595     ; 13.502     ;
; 25.894 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.595     ; 13.502     ;
; 25.894 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.595     ; 13.502     ;
; 25.894 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.595     ; 13.502     ;
; 26.042 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|left_shift[8]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 13.826     ;
; 26.043 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|left_shift[9]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 13.825     ;
; 26.047 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.798     ;
; 26.104 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.142     ; 13.745     ;
; 26.104 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.142     ; 13.745     ;
; 26.104 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.142     ; 13.745     ;
; 26.104 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.142     ; 13.745     ;
; 26.148 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.664     ; 13.179     ;
; 26.198 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 13.648     ;
; 26.198 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 13.648     ;
; 26.198 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 13.648     ;
; 26.198 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.145     ; 13.648     ;
; 26.213 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 13.631     ;
; 26.213 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 13.631     ;
; 26.213 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 13.631     ;
; 26.213 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 13.631     ;
; 26.335 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.512     ;
; 26.335 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.512     ;
; 26.335 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.512     ;
; 26.335 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.512     ;
; 26.442 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.587     ; 12.962     ;
; 26.514 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[42]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 13.312     ;
; 26.514 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[41]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 13.312     ;
; 26.630 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.217     ;
; 26.630 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.217     ;
; 26.630 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.217     ;
; 26.630 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.217     ;
; 26.652 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.134     ; 13.205     ;
; 26.673 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.172     ;
; 26.673 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.172     ;
; 26.673 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.172     ;
; 26.673 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.172     ;
; 26.673 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.172     ;
; 26.673 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.172     ;
; 26.673 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.172     ;
; 26.683 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.139     ; 13.169     ;
; 26.700 ; Rx_MAC:Rx_MAC_inst|PHY_output[107]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.147     ;
; 26.700 ; Rx_MAC:Rx_MAC_inst|PHY_output[107]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.147     ;
; 26.700 ; Rx_MAC:Rx_MAC_inst|PHY_output[107]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.147     ;
; 26.700 ; Rx_MAC:Rx_MAC_inst|PHY_output[107]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 13.147     ;
; 26.704 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.635     ; 12.652     ;
; 26.704 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.635     ; 12.652     ;
; 26.704 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.635     ; 12.652     ;
; 26.704 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.635     ; 12.652     ;
; 26.734 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.096     ;
; 26.734 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.096     ;
; 26.734 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.096     ;
; 26.734 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.096     ;
; 26.734 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.096     ;
; 26.734 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.096     ;
; 26.734 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.096     ;
; 26.746 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.137     ; 13.108     ;
; 26.779 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|left_shift[8]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 13.089     ;
; 26.780 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|left_shift[9]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.123     ; 13.088     ;
; 26.784 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.146     ; 13.061     ;
; 26.785 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.045     ;
; 26.785 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.045     ;
; 26.785 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.045     ;
; 26.785 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.045     ;
; 26.785 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.045     ;
; 26.785 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.045     ;
; 26.785 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.161     ; 13.045     ;
; 26.837 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[2]            ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.172     ; 12.982     ;
; 26.837 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[10]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.172     ; 12.982     ;
; 26.883 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.136     ; 12.972     ;
; 26.939 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[2]                   ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 12.894     ;
; 26.939 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[2]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 12.894     ;
; 26.939 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[34]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 12.894     ;
; 26.939 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[10]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 12.894     ;
; 26.939 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[42]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 12.894     ;
; 26.939 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[7]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 12.894     ;
; 26.939 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[30]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.158     ; 12.894     ;
; 26.950 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 12.894     ;
; 26.950 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 12.894     ;
; 26.950 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 12.894     ;
; 26.950 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.147     ; 12.894     ;
; 26.952 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[47]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.144     ; 12.895     ;
; 26.967 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[32]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.152     ; 12.872     ;
; 26.967 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[35]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.152     ; 12.872     ;
; 26.974 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[16]            ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 12.885     ;
; 26.974 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_IP[17]            ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.132     ; 12.885     ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 19.576 ; Attenuator:Attenuator_ADC2|ATTN_LE                      ; ATTN_LE_2                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -4.735     ; 6.359      ;
; 19.699 ; Attenuator:Attenuator_ADC2|ATTN_DATA                    ; ATTN_DATA_2                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -4.735     ; 6.236      ;
; 20.124 ; Attenuator:Attenuator_ADC1|ATTN_LE                      ; ATTN_LE                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -4.725     ; 5.821      ;
; 20.814 ; Attenuator:Attenuator_ADC1|ATTN_DATA                    ; ATTN_DATA                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -4.725     ; 5.131      ;
; 30.099 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.293     ; 10.299     ;
; 30.457 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.234     ; 10.000     ;
; 30.677 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.293     ; 9.721      ;
; 31.035 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.234     ; 9.422      ;
; 31.279 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.293     ; 9.119      ;
; 31.466 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.284     ; 8.941      ;
; 31.637 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.234     ; 8.820      ;
; 31.824 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.225     ; 8.642      ;
; 31.872 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.284     ; 8.535      ;
; 32.230 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.225     ; 8.236      ;
; 32.292 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.284     ; 8.115      ;
; 32.650 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.225     ; 7.816      ;
; 33.229 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.301     ; 7.161      ;
; 33.310 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.301     ; 7.080      ;
; 33.313 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.301     ; 7.077      ;
; 33.321 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.301     ; 7.069      ;
; 33.421 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.242     ; 7.028      ;
; 33.478 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.301     ; 6.912      ;
; 33.668 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.242     ; 6.781      ;
; 33.671 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.242     ; 6.778      ;
; 33.679 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.242     ; 6.770      ;
; 33.801 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.289     ; 6.601      ;
; 33.836 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.242     ; 6.613      ;
; 34.023 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.289     ; 6.379      ;
; 34.026 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.289     ; 6.376      ;
; 34.027 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.289     ; 6.375      ;
; 34.159 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.230     ; 6.302      ;
; 34.381 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.230     ; 6.080      ;
; 34.384 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.230     ; 6.077      ;
; 34.385 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.230     ; 6.076      ;
; 34.530 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.289     ; 5.872      ;
; 34.888 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.230     ; 5.573      ;
; 40.208 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; pulsegen:pulse|p1                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; 4.523      ; 5.006      ;
; 40.269 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; pulsegen:pulse|p1                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; 4.523      ; 4.945      ;
; 49.763 ; TLV320_SPI:TLV|nCS                                      ; nCS                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.820     ; 6.777      ;
; 50.724 ; TLV320_SPI:TLV|MOSI                                     ; MOSI                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.820     ; 5.816      ;
; 60.266 ; Attenuator:Attenuator_ADC2|ATTN_LE                      ; ATTN_LE_2                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.735     ; 6.359      ;
; 60.389 ; Attenuator:Attenuator_ADC2|ATTN_DATA                    ; ATTN_DATA_2                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.735     ; 6.236      ;
; 60.814 ; Attenuator:Attenuator_ADC1|ATTN_LE                      ; ATTN_LE                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.725     ; 5.821      ;
; 61.504 ; Attenuator:Attenuator_ADC1|ATTN_DATA                    ; ATTN_DATA                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.725     ; 5.131      ;
; 74.297 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.992      ;
; 74.400 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.889      ;
; 74.492 ; TLV320_SPI:TLV|load[2]                                  ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.082     ; 6.807      ;
; 74.536 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.753      ;
; 74.667 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.622      ;
; 74.687 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.598      ;
; 74.850 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.439      ;
; 74.851 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.438      ;
; 74.851 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.438      ;
; 74.858 ; TLV320_SPI:TLV|tlv_timeout[11]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.427      ;
; 74.866 ; TLV320_SPI:TLV|tlv_timeout[6]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.419      ;
; 74.867 ; TLV320_SPI:TLV|tlv_timeout[10]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.418      ;
; 74.953 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.336      ;
; 74.954 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.335      ;
; 74.954 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.335      ;
; 75.066 ; TLV320_SPI:TLV|tlv_timeout[7]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.219      ;
; 75.068 ; TLV320_SPI:TLV|tlv_timeout[9]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.217      ;
; 75.089 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.200      ;
; 75.090 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.199      ;
; 75.090 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.199      ;
; 75.110 ; TLV320_SPI:TLV|tlv_timeout[2]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.175      ;
; 75.119 ; TLV320_SPI:TLV|tlv_timeout[0]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.166      ;
; 75.147 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|SSCK                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.142      ;
; 75.147 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|nCS                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.142      ;
; 75.147 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0011                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.142      ;
; 75.147 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0010                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.142      ;
; 75.147 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0101                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.142      ;
; 75.147 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0001                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.142      ;
; 75.147 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0000                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.142      ;
; 75.147 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0100                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.142      ;
; 75.200 ; TLV320_SPI:TLV|tlv_timeout[4]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.085      ;
; 75.202 ; TLV320_SPI:TLV|tlv_timeout[8]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.083      ;
; 75.220 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.069      ;
; 75.221 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.068      ;
; 75.221 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.068      ;
; 75.240 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.045      ;
; 75.241 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.044      ;
; 75.241 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 6.044      ;
; 75.250 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|SSCK                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.039      ;
; 75.250 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|nCS                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.039      ;
; 75.250 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0011                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.039      ;
; 75.250 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0010                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.039      ;
; 75.250 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0101                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.039      ;
; 75.250 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0001                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.039      ;
; 75.250 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0000                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.039      ;
; 75.250 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0100                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.039      ;
; 75.278 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.092     ; 6.011      ;
; 75.319 ; TLV320_SPI:TLV|tlv_timeout[3]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.096     ; 5.966      ;
; 75.330 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_boost                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.107     ; 5.944      ;
; 75.330 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.107     ; 5.944      ;
; 75.330 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[4]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.107     ; 5.944      ;
; 75.330 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.107     ; 5.944      ;
; 75.330 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[1]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.107     ; 5.944      ;
; 75.330 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.107     ; 5.944      ;
; 75.330 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[3]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.107     ; 5.944      ;
; 75.354 ; TLV320_SPI:TLV|load[3]                                  ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.082     ; 5.945      ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                           ; To Node                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[23] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.647 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.050     ; 5.944      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10410.975 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.168     ; 5.498      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10411.126 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[11] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.042     ; 5.473      ;
; 10412.596 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.194     ; 3.851      ;
; 10413.040 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.124     ; 3.477      ;
; 10414.402 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.172     ; 2.067      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[12]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[9]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[10]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[11]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[14]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[13]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[15]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[17]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.186 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[16]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 8.001      ;
; 20825.255 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.088     ; 7.938      ;
; 20825.255 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.088     ; 7.938      ;
; 20825.255 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.088     ; 7.938      ;
; 20825.255 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.088     ; 7.938      ;
; 20825.255 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.088     ; 7.938      ;
; 20825.255 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.088     ; 7.938      ;
; 20825.255 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.088     ; 7.938      ;
; 20825.255 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.088     ; 7.938      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[7]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[0]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[2]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[3]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[4]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[5]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[6]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[8]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.258 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[1]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.932      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[15]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[5]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[9]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[6]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[7]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[8]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[10]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[11]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[14]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[12]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.442 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[13]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.087     ; 7.752      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[12]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[9]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[10]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[11]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[14]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[13]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[15]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[17]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.453 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[16]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.094     ; 7.734      ;
; 20825.525 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[7]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.665      ;
; 20825.525 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[0]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.665      ;
; 20825.525 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[2]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.665      ;
; 20825.525 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[3]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.665      ;
; 20825.525 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[4]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.665      ;
; 20825.525 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[5]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.665      ;
; 20825.525 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[6]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.091     ; 7.665      ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: '_122MHz'                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; C122_fir_i[7]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.144      ;
; 0.396 ; C122_fir_i[8]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.145      ;
; 0.398 ; C122_fir_q[8]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.147      ;
; 0.400 ; C122_fir_i[3]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.149      ;
; 0.400 ; C122_fir_i[14]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.152      ;
; 0.402 ; C122_fir_q[13]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.151      ;
; 0.403 ; C122_fir_i[9]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.152      ;
; 0.405 ; C122_fir_i[4]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.154      ;
; 0.407 ; C122_fir_q[11]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.156      ;
; 0.408 ; C122_fir_i[6]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.160      ;
; 0.409 ; C122_fir_q[3]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.161      ;
; 0.413 ; C122_fir_q[4]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.162      ;
; 0.414 ; C122_fir_i[15]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.166      ;
; 0.417 ; C122_fir_q[10]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.166      ;
; 0.418 ; C122_fir_i[10]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.170      ;
; 0.419 ; C122_fir_q[6]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.168      ;
; 0.419 ; C122_fir_i[11]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.168      ;
; 0.423 ; C122_fir_q[9]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.175      ;
; 0.429 ; FirInterp8_1024:fi|caddr[0]      ; FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_8j91:auto_generated|ram_block1a0~porta_address_reg0   ; _122MHz      ; _122MHz     ; 0.000        ; 0.490      ; 1.173      ;
; 0.430 ; C122_fir_q[7]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.182      ;
; 0.434 ; C122_fir_q[15]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.496      ; 1.184      ;
; 0.434 ; C122_fir_i[0]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.186      ;
; 0.434 ; C122_fir_i[5]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.186      ;
; 0.437 ; C122_fir_i[13]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.186      ;
; 0.438 ; C122_fir_q[1]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.190      ;
; 0.443 ; FirInterp8_1024:fi|waddr[0]      ; FirInterp8_1024:fi|waddr[0]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; FirInterp8_1024:fi|we            ; FirInterp8_1024:fi|we                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; FirInterp8_1024:fi|req           ; FirInterp8_1024:fi|req                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; FirInterp8_1024:fi|phase[1]      ; FirInterp8_1024:fi|phase[1]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; FirInterp8_1024:fi|phase[0]      ; FirInterp8_1024:fi|phase[0]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; FirInterp8_1024:fi|phase[2]      ; FirInterp8_1024:fi|phase[2]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; FirInterp8_1024:fi|rstate.rWait  ; FirInterp8_1024:fi|rstate.rWait                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; FirInterp8_1024:fi|rstate.rRun   ; FirInterp8_1024:fi|rstate.rRun                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.746      ;
; 0.454 ; C122_fir_i[12]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.203      ;
; 0.454 ; FirInterp8_1024:fi|waddr[1]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz      ; _122MHz     ; 0.000        ; 0.491      ; 1.199      ;
; 0.456 ; CicInterpM5:in2|counter[8]       ; CicInterpM5:in2|counter[8]                                                                                                           ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.758      ;
; 0.459 ; PWM_count[0]                     ; PWM_count[0]                                                                                                                         ; _122MHz      ; _122MHz     ; 0.000        ; 0.087      ; 0.758      ;
; 0.460 ; FirInterp8_1024:fi|waddr[3]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz      ; _122MHz     ; 0.000        ; 0.491      ; 1.205      ;
; 0.462 ; C122_fir_i[1]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.498      ; 1.214      ;
; 0.463 ; C122_fir_q[12]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.495      ; 1.212      ;
; 0.474 ; cpl_cordic:cordic_inst|Z[16][1]  ; cpl_cordic:cordic_inst|Z[17][2]                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.776      ;
; 0.483 ; CicInterpM5:in2|dx3[22]          ; CicInterpM5:in2|x4[23]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.784      ;
; 0.491 ; cdc_sync:Tx_Q|q1[1]              ; cdc_sync:Tx_Q|sigb[1]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; cdc_sync:Tx_Q|q1[10]             ; cdc_sync:Tx_Q|sigb[10]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; cdc_sync:Tx_Q|q1[11]             ; cdc_sync:Tx_Q|sigb[11]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; cdc_sync:Tx_I|sigb[10]           ; C122_fir_i[10]                                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; cdc_sync:Tx_I|q1[13]             ; cdc_sync:Tx_I|sigb[13]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.794      ;
; 0.492 ; cdc_sync:Tx_I|q1[1]              ; cdc_sync:Tx_I|sigb[1]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; cdc_sync:Tx_I|q1[3]              ; cdc_sync:Tx_I|sigb[3]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; cdc_sync:Tx_I|q1[5]              ; cdc_sync:Tx_I|sigb[5]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; FirInterp8_1024:fi|rstate.rAddrA ; FirInterp8_1024:fi|rstate.rAddrB                                                                                                     ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; cpl_cordic:cordic_inst|Z[7][1]   ; cpl_cordic:cordic_inst|Z[8][1]                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; cpl_cordic:cordic_inst|Z[6][1]   ; cpl_cordic:cordic_inst|Z[7][1]                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; cpl_cordic:cordic_inst|Z[7][2]   ; cpl_cordic:cordic_inst|Z[8][2]                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.794      ;
; 0.493 ; FirInterp8_1024:fi|y_real[4]     ; CicInterpM5:in2|x0[4]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; cdc_sync:Tx_I|q1[8]              ; cdc_sync:Tx_I|sigb[8]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; cdc_sync:Tx_I|q1[11]             ; cdc_sync:Tx_I|sigb[11]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; cpl_cordic:cordic_inst|Z[13][0]  ; cpl_cordic:cordic_inst|Z[14][0]                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; FirInterp8_1024:fi|y_imag[15]    ; CicInterpM5:in2|q0[15]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; FirInterp8_1024:fi|y_imag[13]    ; CicInterpM5:in2|q0[13]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; FirInterp8_1024:fi|y_imag[10]    ; CicInterpM5:in2|q0[10]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; cdc_sync:Tx_Q|q1[0]              ; cdc_sync:Tx_Q|sigb[0]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; cdc_sync:Tx_Q|sigb[2]            ; C122_fir_q[2]                                                                                                                        ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; cdc_sync:Tx_Q|q1[14]             ; cdc_sync:Tx_Q|sigb[14]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.797      ;
; 0.494 ; cdc_sync:Tx_I|q1[2]              ; cdc_sync:Tx_I|sigb[2]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; cdc_sync:Tx_I|q1[6]              ; cdc_sync:Tx_I|sigb[6]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; cdc_sync:Tx_I|q1[9]              ; cdc_sync:Tx_I|sigb[9]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; cdc_sync:Tx_I|q1[15]             ; cdc_sync:Tx_I|sigb[15]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; cpl_cordic:cordic_inst|Z[13][1]  ; cpl_cordic:cordic_inst|Z[14][1]                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.796      ;
; 0.495 ; cdc_sync:Tx_Q|sigb[5]            ; C122_fir_q[5]                                                                                                                        ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.796      ;
; 0.495 ; cdc_sync:Tx_Q|q1[15]             ; cdc_sync:Tx_Q|sigb[15]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.797      ;
; 0.501 ; CicInterpM5:in2|y4[53]           ; CicInterpM5:in2|y4[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; CicInterpM5:in2|y3[53]           ; CicInterpM5:in2|y3[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; CicInterpM5:in2|y2[53]           ; CicInterpM5:in2|y2[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; CicInterpM5:in2|s4[53]           ; CicInterpM5:in2|s4[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; CicInterpM5:in2|s3[53]           ; CicInterpM5:in2|s3[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.802      ;
; 0.502 ; CicInterpM5:in2|s5[53]           ; CicInterpM5:in2|s5[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.088      ; 0.802      ;
; 0.502 ; CicInterpM5:in2|s2[53]           ; CicInterpM5:in2|s2[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.088      ; 0.802      ;
; 0.508 ; FirInterp8_1024:fi|waddr[5]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz      ; _122MHz     ; 0.000        ; 0.491      ; 1.253      ;
; 0.515 ; CicInterpM5:in2|q0[14]           ; CicInterpM5:in2|dq0[14]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.818      ;
; 0.516 ; CicInterpM5:in2|q0[19]           ; CicInterpM5:in2|dq0[19]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.818      ;
; 0.516 ; CicInterpM5:in2|q0[8]            ; CicInterpM5:in2|dq0[8]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CicInterpM5:in2|q0[2]            ; CicInterpM5:in2|dq0[2]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.818      ;
; 0.517 ; CicInterpM5:in2|q0[18]           ; CicInterpM5:in2|dq0[18]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CicInterpM5:in2|q0[11]           ; CicInterpM5:in2|dq0[11]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CicInterpM5:in2|q0[9]            ; CicInterpM5:in2|dq0[9]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CicInterpM5:in2|q1[5]            ; CicInterpM5:in2|dq1[5]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CicInterpM5:in2|q0[1]            ; CicInterpM5:in2|dq0[1]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CicInterpM5:in2|x0[18]           ; CicInterpM5:in2|dx0[18]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.819      ;
; 0.518 ; CicInterpM5:in2|q4[22]           ; CicInterpM5:in2|dq4[22]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.089      ; 0.819      ;
; 0.518 ; CicInterpM5:in2|q1[20]           ; CicInterpM5:in2|dq1[20]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CicInterpM5:in2|q1[9]            ; CicInterpM5:in2|dq1[9]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CicInterpM5:in2|q0[4]            ; CicInterpM5:in2|dq0[4]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CicInterpM5:in2|x0[17]           ; CicInterpM5:in2|dx0[17]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CicInterpM5:in2|x0[7]            ; CicInterpM5:in2|dx0[7]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CicInterpM5:in2|x0[5]            ; CicInterpM5:in2|dx0[5]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.820      ;
; 0.519 ; CicInterpM5:in2|q1[16]           ; CicInterpM5:in2|dq1[16]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.821      ;
; 0.519 ; CicInterpM5:in2|q1[11]           ; CicInterpM5:in2|dq1[11]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.821      ;
; 0.519 ; CicInterpM5:in2|q4[8]            ; CicInterpM5:in2|dq4[8]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.821      ;
; 0.519 ; FirInterp8_1024:fi|phase[1]      ; FirInterp8_1024:fi|caddr[1]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.090      ; 0.821      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock   ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; 0.402 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 1.162      ;
; 0.424 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 1.184      ;
; 0.435 ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.170     ; 0.758      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.746      ;
; 0.459 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.087      ; 0.758      ;
; 0.462 ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.170     ; 0.785      ;
; 0.473 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.109      ; 0.794      ;
; 0.475 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.109      ; 0.796      ;
; 0.475 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.109      ; 0.796      ;
; 0.476 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.777      ;
; 0.488 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.789      ;
; 0.501 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.802      ;
; 0.501 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.802      ;
; 0.504 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.805      ;
; 0.518 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[5]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.819      ;
; 0.519 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.820      ;
; 0.616 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.917      ;
; 0.630 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.931      ;
; 0.646 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.947      ;
; 0.671 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.109      ; 0.992      ;
; 0.671 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.109      ; 0.992      ;
; 0.672 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.109      ; 0.993      ;
; 0.697 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.998      ;
; 0.698 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 0.999      ;
; 0.708 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.009      ;
; 0.708 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.009      ;
; 0.724 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.025      ;
; 0.725 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.026      ;
; 0.766 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.067      ;
; 0.769 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.070      ;
; 0.775 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.076      ;
; 0.780 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.081      ;
; 0.786 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.087      ;
; 0.788 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.089      ;
; 0.788 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.089      ;
; 0.828 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.129      ;
; 0.881 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.182      ;
; 0.904 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.205      ;
; 0.905 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.206      ;
; 0.905 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.206      ;
; 0.993 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 1.753      ;
; 1.096 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 1.856      ;
; 1.125 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 1.885      ;
; 1.204 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.505      ;
; 1.212 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.513      ;
; 1.246 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 2.006      ;
; 1.247 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.548      ;
; 1.247 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.548      ;
; 1.247 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.548      ;
; 1.276 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.577      ;
; 1.277 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.578      ;
; 1.277 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.089      ; 1.578      ;
; 1.296 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 1.598      ;
; 1.403 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.083      ; 1.698      ;
; 1.438 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.083      ; 1.733      ;
; 1.530 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 1.822      ;
; 1.560 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.087      ; 1.859      ;
; 1.560 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.087      ; 1.859      ;
; 1.560 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.087      ; 1.859      ;
; 1.560 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.087      ; 1.859      ;
; 1.560 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 1.852      ;
; 1.575 ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.560      ; 2.389      ;
; 1.578 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 2.338      ;
; 1.586 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 2.346      ;
; 1.601 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.090      ; 1.903      ;
; 1.607 ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.560      ; 2.421      ;
; 1.623 ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.560      ; 2.437      ;
; 1.628 ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.560      ; 2.442      ;
; 1.707 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 1.999      ;
; 1.739 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 2.031      ;
; 1.848 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 2.608      ;
; 1.876 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 2.168      ;
; 1.906 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 2.198      ;
; 1.999 ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.555      ; 2.808      ;
; 2.007 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 2.767      ;
; 2.023 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 2.319      ;
; 2.023 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 2.315      ;
; 2.053 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 2.349      ;
; 2.053 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 2.345      ;
; 2.071 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.510      ; 2.835      ;
; 2.079 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.510      ; 2.843      ;
; 2.162 ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.555      ; 2.971      ;
; 2.180 ; PHY_RX[3]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                           ; PHY_CLK125     ; PHY_RX_CLOCK ; -4.000       ; 3.351      ; 2.283      ;
; 2.200 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 2.496      ;
; 2.200 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 2.492      ;
; 2.230 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 2.990      ;
; 2.232 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 2.528      ;
; 2.232 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.038      ; 2.524      ;
; 2.247 ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.555      ; 3.056      ;
; 2.260 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 2.554      ;
; 2.260 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 2.554      ;
; 2.260 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 2.554      ;
; 2.260 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.082      ; 2.554      ;
; 2.279 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.379     ; 2.112      ;
; 2.291 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.506      ; 3.051      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.402 ; receiver:receiver_inst0|firX8R8:fir2|waddr[3]                                                               ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.158      ;
; 0.422 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.164      ;
; 0.423 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.172      ;
; 0.423 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.172      ;
; 0.425 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.168      ;
; 0.426 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.169      ;
; 0.426 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.168      ;
; 0.427 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.170      ;
; 0.427 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.171      ;
; 0.429 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.172      ;
; 0.429 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.171      ;
; 0.430 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.173      ;
; 0.431 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.174      ;
; 0.431 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.172      ;
; 0.433 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.176      ;
; 0.437 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.180      ;
; 0.440 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.189      ;
; 0.441 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.184      ;
; 0.442 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.186      ;
; 0.442 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.183      ;
; 0.445 ; receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                               ; receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                                                                             ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; receiver:receiver_inst0|firX8R8:fir2|wstate[3]                                                              ; receiver:receiver_inst0|firX8R8:fir2|wstate[3]                                                                                                            ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                              ; receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                                                                            ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.183      ;
; 0.456 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.198      ;
; 0.457 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.198      ;
; 0.458 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.201      ;
; 0.458 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.199      ;
; 0.459 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.202      ;
; 0.459 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.202      ;
; 0.460 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.203      ;
; 0.460 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.201      ;
; 0.460 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.201      ;
; 0.461 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.204      ;
; 0.462 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.205      ;
; 0.463 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.205      ;
; 0.464 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.213      ;
; 0.464 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.207      ;
; 0.464 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.207      ;
; 0.464 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.207      ;
; 0.465 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.209      ;
; 0.465 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.207      ;
; 0.466 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.207      ;
; 0.466 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.207      ;
; 0.467 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.210      ;
; 0.469 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.211      ;
; 0.470 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.207      ;
; 0.473 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.210      ;
; 0.476 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.213      ;
; 0.477 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.219      ;
; 0.477 ; receiver:receiver_inst0|cordic:cordic_inst|Z[16][2]                                                         ; receiver:receiver_inst0|cordic:cordic_inst|Z[17][2]                                                                                                       ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.779      ;
; 0.479 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.216      ;
; 0.481 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.218      ;
; 0.487 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.231      ;
; 0.496 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.239      ;
; 0.499 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.163      ;
; 0.499 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.171      ;
; 0.499 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.163      ;
; 0.501 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.165      ;
; 0.501 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.173      ;
; 0.501 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.165      ;
; 0.501 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.165      ;
; 0.502 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.166      ;
; 0.504 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.168      ;
; 0.504 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.168      ;
; 0.504 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.169      ;
; 0.504 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.169      ;
; 0.505 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.170      ;
; 0.506 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.170      ;
; 0.506 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.170      ;
; 0.507 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.178      ;
; 0.507 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.171      ;
; 0.509 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.173      ;
; 0.512 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.176      ;
; 0.512 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.176      ;
; 0.512 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.176      ;
; 0.512 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.176      ;
; 0.513 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.250      ;
; 0.514 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.178      ;
; 0.516 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.180      ;
; 0.517 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]              ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.818      ;
; 0.520 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.820      ;
; 0.521 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]              ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.821      ;
; 0.521 ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.821      ;
; 0.528 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.193      ;
; 0.528 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[39] ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[39]                                                          ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.827      ;
; 0.528 ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[39] ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[39]                                                          ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.827      ;
; 0.528 ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]  ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.827      ;
; 0.529 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.193      ;
; 0.530 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.195      ;
; 0.530 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.202      ;
; 0.536 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.207      ;
; 0.538 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.202      ;
; 0.538 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.202      ;
; 0.539 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.203      ;
; 0.541 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.205      ;
; 0.542 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 1.206      ;
; 0.544 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.209      ;
; 0.545 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.210      ;
; 0.545 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.217      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LTC2208_122MHz'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.410 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|wrptr_g[10]                                                 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21~porta_address_reg0         ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.492      ; 1.156      ;
; 0.420 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.168      ;
; 0.420 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.168      ;
; 0.422 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.170      ;
; 0.422 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.170      ;
; 0.423 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.171      ;
; 0.424 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.484      ; 1.162      ;
; 0.425 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.167      ;
; 0.426 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.168      ;
; 0.426 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.174      ;
; 0.427 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.169      ;
; 0.427 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.163      ;
; 0.428 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.176      ;
; 0.428 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.176      ;
; 0.429 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.177      ;
; 0.430 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.484      ; 1.168      ;
; 0.431 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.167      ;
; 0.431 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[3]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.489      ; 1.174      ;
; 0.431 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.179      ;
; 0.432 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.180      ;
; 0.432 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[4]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.168      ;
; 0.434 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[5]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.170      ;
; 0.434 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[4]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_h591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.170      ;
; 0.434 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.170      ;
; 0.436 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[1]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.489      ; 1.179      ;
; 0.436 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.184      ;
; 0.437 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.481      ; 1.172      ;
; 0.437 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.179      ;
; 0.438 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.174      ;
; 0.438 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.180      ;
; 0.438 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[5]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.174      ;
; 0.439 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.181      ;
; 0.439 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.181      ;
; 0.440 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[8]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.490      ; 1.184      ;
; 0.441 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.484      ; 1.179      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a14                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a14                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a12                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a12                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a13                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a13                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a11                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a11                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a10                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a10                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a9                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a9                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a8                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a8                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a6                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a6                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a7                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a7                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a2                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a2                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.481      ; 1.177      ;
; 0.443 ; sp_rcv_ctrl:SPC|state                                                                                                                                ; sp_rcv_ctrl:SPC|state                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a5                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a5                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a4                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a4                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a3                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a3                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a0                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a0                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a1                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a1                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.179      ;
; 0.443 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.481      ; 1.178      ;
; 0.443 ; receiver2:receiver_inst3|firX4R4:fir2|waddr[0]                                                                                                       ; receiver2:receiver_inst3|firX4R4:fir2|waddr[0]                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; receiver2:receiver_inst3|firX4R4:fir2|wstate[2]                                                                                                      ; receiver2:receiver_inst3|firX4R4:fir2|wstate[2]                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; receiver2:receiver_inst3|firX4R4:fir2|wstate[1]                                                                                                      ; receiver2:receiver_inst3|firX4R4:fir2|wstate[1]                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.185      ;
; 0.445 ; cdc_mcp:MDC[1].IQ_sync|a_rdy                                                                                                                         ; cdc_mcp:MDC[1].IQ_sync|a_rdy                                                                                                                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; cdc_mcp:MDC[2].IQ_sync|a_rdy                                                                                                                         ; cdc_mcp:MDC[2].IQ_sync|a_rdy                                                                                                                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; cdc_mcp:MDC[3].IQ_sync|a_rdy                                                                                                                         ; cdc_mcp:MDC[3].IQ_sync|a_rdy                                                                                                                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.181      ;
; 0.445 ; receiver2:receiver_inst3|firX2R2:fir3|wstate[2]                                                                                                      ; receiver2:receiver_inst3|firX2R2:fir3|wstate[2]                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.481      ; 1.180      ;
; 0.445 ; receiver:receiver_inst2|firX8R8:fir2|waddr[0]                                                                                                        ; receiver:receiver_inst2|firX8R8:fir2|waddr[0]                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; receiver:receiver_inst2|firX8R8:fir2|wstate[3]                                                                                                       ; receiver:receiver_inst2|firX8R8:fir2|wstate[3]                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; receiver:receiver_inst2|firX8R8:fir2|wstate[1]                                                                                                       ; receiver:receiver_inst2|firX8R8:fir2|wstate[1]                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.089      ; 0.746      ;
; 0.451 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.187      ;
; 0.451 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[7]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.489      ; 1.194      ;
; 0.453 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.485      ; 1.192      ;
; 0.454 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[3]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.402      ; 1.110      ;
; 0.454 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[7]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.402      ; 1.110      ;
; 0.454 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.202      ;
; 0.455 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.481      ; 1.190      ;
; 0.455 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[7]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_h591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.191      ;
; 0.457 ; receiver2:receiver_inst3|firX2R2:fir3|waddr[0]                                                                                                       ; receiver2:receiver_inst3|firX2R2:fir3|waddr[0]                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.089      ; 0.758      ;
; 0.457 ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.481      ; 1.192      ;
; 0.458 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.485      ; 1.197      ;
; 0.458 ; receiver:receiver_inst2|varcic:varcic_inst_I1|out_data[14]                                                                                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.489      ; 1.201      ;
; 0.458 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.206      ;
; 0.459 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[2]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.402      ; 1.115      ;
; 0.460 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[7]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.485      ; 1.199      ;
; 0.462 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.210      ;
; 0.463 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.484      ; 1.201      ;
; 0.463 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[6]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.489      ; 1.206      ;
; 0.463 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.205      ;
; 0.464 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[2]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.489      ; 1.207      ;
; 0.464 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.206      ;
; 0.465 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.207      ;
; 0.466 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.494      ; 1.214      ;
; 0.466 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.202      ;
; 0.467 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.203      ;
; 0.467 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.209      ;
; 0.467 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.209      ;
; 0.468 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.204      ;
; 0.468 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.210      ;
; 0.469 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.484      ; 1.207      ;
; 0.469 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[7]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.482      ; 1.205      ;
; 0.470 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe17|dffe18a[6] ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe17|dffe19a[6]        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.112      ; 0.794      ;
; 0.470 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.488      ; 1.212      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.420 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.092      ;
; 0.442 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[13]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[13]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; reset                                                                                                                                                          ; reset                                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; start_up[0]                                                                                                                                                    ; start_up[0]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; read_IP_address                                                                                                                                                ; read_IP_address                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_MAC:Tx_MAC_inst|interframe[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[0]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_MAC:Tx_MAC_inst|interframe[1]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[1]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Tx_MAC:Tx_MAC_inst|interframe[3]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[3]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.455 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.422      ; 1.131      ;
; 0.456 ; sp_delay[0]                                                                                                                                                    ; sp_delay[0]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.758      ;
; 0.469 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[9]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[9]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.113      ; 0.794      ;
; 0.470 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[14]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[14]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.112      ; 0.794      ;
; 0.470 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 0.793      ;
; 0.471 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 0.794      ;
; 0.472 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[11]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.110      ; 0.794      ;
; 0.473 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a2                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.777      ;
; 0.475 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.795      ;
; 0.475 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 0.795      ;
; 0.477 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.779      ;
; 0.478 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 0.801      ;
; 0.481 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.111      ; 0.804      ;
; 0.485 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.787      ;
; 0.488 ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.791      ;
; 0.491 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[5]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.794      ;
; 0.493 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[13]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[13]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.795      ;
; 0.499 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[24]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.802      ;
; 0.500 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.804      ;
; 0.501 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.804      ;
; 0.501 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.804      ;
; 0.512 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.420      ; 1.186      ;
; 0.513 ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; DHCP:DHCP_inst|DHCP_discover                                                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.817      ;
; 0.514 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.816      ;
; 0.516 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|addr_store_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.820      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.432 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.168      ;
; 0.433 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.169      ;
; 0.443 ; Led_control:Control_LED0|LED                                                                                                                                                                                 ; Led_control:Control_LED0|LED                                                                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Led_control:Control_LED0|swap[0]                                                                                                                                                                             ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Led_control:Control_LED0|swap[1]                                                                                                                                                                             ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_full      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Led_control:Control_LED1|LED                                                                                                                                                                                 ; Led_control:Control_LED1|LED                                                                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Led_control:Control_LED1|swap[1]                                                                                                                                                                             ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Led_control:Control_LED1|swap[0]                                                                                                                                                                             ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; ping_reply                                                                                                                                                                                                   ; ping_reply                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Send_ARP                                                                                                                                                                                                     ; Send_ARP                                                                                                                                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; state.ARP                                                                                                                                                                                                    ; state.ARP                                                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; state.IDLE                                                                                                                                                                                                   ; state.IDLE                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; state.PING                                                                                                                                                                                                   ; state.PING                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.181      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                         ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                           ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                           ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.447 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.450 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.186      ;
; 0.456 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.758      ;
; 0.456 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.758      ;
; 0.458 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.758      ;
; 0.458 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.758      ;
; 0.459 ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                           ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.758      ;
; 0.472 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 0.794      ;
; 0.473 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 0.795      ;
; 0.474 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.776      ;
; 0.475 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.211      ;
; 0.475 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.211      ;
; 0.475 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 0.797      ;
; 0.475 ; Led_control:Control_LED0|swap[0]                                                                                                                                                                             ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.778      ;
; 0.476 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.777      ;
; 0.481 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.783      ;
; 0.485 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 1.147      ;
; 0.485 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.785      ;
; 0.485 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.785      ;
; 0.486 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.786      ;
; 0.487 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.789      ;
; 0.491 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[8]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.793      ;
; 0.492 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.794      ;
; 0.493 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.794      ;
; 0.495 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.797      ;
; 0.500 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.802      ;
; 0.501 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.803      ;
; 0.502 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.804      ;
; 0.508 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.809      ;
; 0.515 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.251      ;
; 0.518 ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                           ; Tx_MAC:Tx_MAC_inst|sync_TD[0]                                                                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.817      ;
; 0.519 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.819      ;
; 0.520 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.820      ;
; 0.520 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.820      ;
; 0.521 ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                           ; Tx_MAC:Tx_MAC_inst|sync_TD[3]                                                                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.820      ;
; 0.544 ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.844      ;
; 0.547 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|statreg_int[2]                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.849      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.433 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.168      ;
; 0.442 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[0]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.480      ; 1.176      ;
; 0.442 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[2]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.479      ; 1.175      ;
; 0.443 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.178      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|left_shift[8]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[8]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|left_shift[9]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[9]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|seq_error                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|seq_error                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|write_IP                                                                                                                                            ; Rx_MAC:Rx_MAC_inst|write_IP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.GET_TYPE                                                                                                                               ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.GET_TYPE                                                                                                                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START                                                                                                                                  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP_DONE                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP_DONE                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|left_shift[6]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[6]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|left_shift[7]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[7]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|left_shift[5]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[5]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ARP                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ARP                                                                                                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|ping_request                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|ping_request                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable                                                                                                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.METIS_DISCOVERY                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.METIS_DISCOVERY                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Rx_MAC:Rx_MAC_inst|ARP_request                                                                                                                                         ; Rx_MAC:Rx_MAC_inst|ARP_request                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING                                                                                                                                   ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.746      ;
; 0.455 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[6]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.480      ; 1.189      ;
; 0.464 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[1]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.480      ; 1.198      ;
; 0.465 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.200      ;
; 0.465 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a10~porta_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.477      ; 1.196      ;
; 0.471 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[2]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[2]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.111      ; 0.794      ;
; 0.472 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[0]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[0]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.111      ; 0.795      ;
; 0.474 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[4]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[4]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.111      ; 0.797      ;
; 0.476 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[0]                               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.778      ;
; 0.483 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.218      ;
; 0.484 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a3~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.485      ; 1.223      ;
; 0.486 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[10]                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.480      ; 1.220      ;
; 0.488 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[8]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.479      ; 1.221      ;
; 0.493 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.793      ;
; 0.493 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.228      ;
; 0.493 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[8]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[8]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[5]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[5]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.793      ;
; 0.493 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[4]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[4]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[15]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[15]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.794      ;
; 0.494 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[2]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[2]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[7]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[7]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[0]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[0]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[6]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[6]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[3]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[3]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[12]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[12]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[9]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[9]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[13]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[13]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.794      ;
; 0.495 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[3]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.479      ; 1.228      ;
; 0.495 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[18]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[18]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.795      ;
; 0.498 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[8]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.481      ; 1.233      ;
; 0.500 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                       ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.802      ;
; 0.501 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                       ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.803      ;
; 0.502 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.090      ; 0.804      ;
; 0.506 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[7]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.479      ; 1.239      ;
; 0.509 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a0                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.089      ; 0.810      ;
; 0.516 ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.091      ; 0.819      ;
; 0.518 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                        ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.818      ;
; 0.518 ; Rx_MAC:Rx_MAC_inst|PC_MAC[14]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[14]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.818      ;
; 0.518 ; Rx_MAC:Rx_MAC_inst|PC_IP[26]                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|temp_PC_IP[26]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.818      ;
; 0.518 ; Rx_MAC:Rx_MAC_inst|Port[4]                                                                                                                                             ; Rx_MAC:Rx_MAC_inst|temp_Port[4]                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.818      ;
; 0.519 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[8]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[8]                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; Rx_MAC:Rx_MAC_inst|PC_IP[10]                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|temp_PC_IP[10]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; Rx_MAC:Rx_MAC_inst|PC_MAC[12]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[12]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.819      ;
; 0.519 ; Rx_MAC:Rx_MAC_inst|PC_MAC[40]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[40]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.088      ; 0.819      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.442 ; Led_flash:Flash_LED5|LED                                                                                                                          ; Led_flash:Flash_LED5|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; Led_flash:Flash_LED1|LED                                                                                                                          ; Led_flash:Flash_LED1|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; Led_flash:Flash_LED8|LED                                                                                                                          ; Led_flash:Flash_LED8|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; Led_flash:Flash_LED9|LED                                                                                                                          ; Led_flash:Flash_LED9|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Led_flash:Flash_LED2|LED                                                                                                                          ; Led_flash:Flash_LED2|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; debounce:de_PTT|count[3]                                                                                                                          ; debounce:de_PTT|count[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Angelia_Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                             ; Angelia_Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; Led_flash:Flash_LED6|LED                                                                                                                          ; Led_flash:Flash_LED6|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; Led_flash:Flash_LED3|LED                                                                                                                          ; Led_flash:Flash_LED3|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Led_flash:Flash_LED10|LED                                                                                                                         ; Led_flash:Flash_LED10|LED                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; keyer_mode                                                                                                                                        ; keyer_mode                                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                         ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                         ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; IF_SYNC_state.SYNC_START                                                                                                                          ; IF_SYNC_state.SYNC_START                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; IF_SYNC_state.SYNC_IDLE                                                                                                                           ; IF_SYNC_state.SYNC_IDLE                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; IF_PWM_state.PWM_IDLE                                                                                                                             ; IF_PWM_state.PWM_IDLE                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; IF_SYNC_state.SYNC_FINISH                                                                                                                         ; IF_SYNC_state.SYNC_FINISH                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|clean_pb                                                                                                                          ; debounce:de_dot|clean_pb                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[18]                                                                                                                         ; debounce:de_dot|count[18]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[1]                                                                                                                          ; debounce:de_dot|count[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[8]                                                                                                                          ; debounce:de_dot|count[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[9]                                                                                                                          ; debounce:de_dot|count[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[10]                                                                                                                         ; debounce:de_dot|count[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[11]                                                                                                                         ; debounce:de_dot|count[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[12]                                                                                                                         ; debounce:de_dot|count[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[13]                                                                                                                         ; debounce:de_dot|count[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[14]                                                                                                                         ; debounce:de_dot|count[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[15]                                                                                                                         ; debounce:de_dot|count[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[16]                                                                                                                         ; debounce:de_dot|count[16]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dot|count[17]                                                                                                                         ; debounce:de_dot|count[17]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|clean_pb                                                                                                                          ; debounce:de_PTT|clean_pb                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[18]                                                                                                                         ; debounce:de_PTT|count[18]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[0]                                                                                                                          ; debounce:de_PTT|count[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[1]                                                                                                                          ; debounce:de_PTT|count[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[2]                                                                                                                          ; debounce:de_PTT|count[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[4]                                                                                                                          ; debounce:de_PTT|count[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[5]                                                                                                                          ; debounce:de_PTT|count[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[6]                                                                                                                          ; debounce:de_PTT|count[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[7]                                                                                                                          ; debounce:de_PTT|count[7]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[8]                                                                                                                          ; debounce:de_PTT|count[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[9]                                                                                                                          ; debounce:de_PTT|count[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[10]                                                                                                                         ; debounce:de_PTT|count[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[11]                                                                                                                         ; debounce:de_PTT|count[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[12]                                                                                                                         ; debounce:de_PTT|count[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[13]                                                                                                                         ; debounce:de_PTT|count[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[14]                                                                                                                         ; debounce:de_PTT|count[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[15]                                                                                                                         ; debounce:de_PTT|count[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[16]                                                                                                                         ; debounce:de_PTT|count[16]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_PTT|count[17]                                                                                                                         ; debounce:de_PTT|count[17]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|clean_pb                                                                                                                         ; debounce:de_dash|clean_pb                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[18]                                                                                                                        ; debounce:de_dash|count[18]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[0]                                                                                                                         ; debounce:de_dash|count[0]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[1]                                                                                                                         ; debounce:de_dash|count[1]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[2]                                                                                                                         ; debounce:de_dash|count[2]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[3]                                                                                                                         ; debounce:de_dash|count[3]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[4]                                                                                                                         ; debounce:de_dash|count[4]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[5]                                                                                                                         ; debounce:de_dash|count[5]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[6]                                                                                                                         ; debounce:de_dash|count[6]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[7]                                                                                                                         ; debounce:de_dash|count[7]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[8]                                                                                                                         ; debounce:de_dash|count[8]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[9]                                                                                                                         ; debounce:de_dash|count[9]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[10]                                                                                                                        ; debounce:de_dash|count[10]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[11]                                                                                                                        ; debounce:de_dash|count[11]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[12]                                                                                                                        ; debounce:de_dash|count[12]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[13]                                                                                                                        ; debounce:de_dash|count[13]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[14]                                                                                                                        ; debounce:de_dash|count[14]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[15]                                                                                                                        ; debounce:de_dash|count[15]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[16]                                                                                                                        ; debounce:de_dash|count[16]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; debounce:de_dash|count[17]                                                                                                                        ; debounce:de_dash|count[17]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10         ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                              ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; common_Merc_freq                                                                                                                                  ; common_Merc_freq                                                                                                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; debounce:de_dot|count[0]                                                                                                                          ; debounce:de_dot|count[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; debounce:de_dot|count[2]                                                                                                                          ; debounce:de_dot|count[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; debounce:de_dot|count[3]                                                                                                                          ; debounce:de_dot|count[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; debounce:de_dot|count[4]                                                                                                                          ; debounce:de_dot|count[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                            ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.443 ; audio_I2S:audio_I2S_inst|state.00010 ; audio_I2S:audio_I2S_inst|state.00010 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_I2S:audio_I2S_inst|state.00000 ; audio_I2S:audio_I2S_inst|state.00000 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; mic_I2S:mic_I2S_inst|TX_state[0]     ; mic_I2S:mic_I2S_inst|TX_state[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[10]       ; Angelia_ADC:ADC_SPI|temp_1[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[10]       ; Angelia_ADC:ADC_SPI|temp_2[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_5[10]       ; Angelia_ADC:ADC_SPI|temp_5[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[10]       ; Angelia_ADC:ADC_SPI|temp_4[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[2]        ; Angelia_ADC:ADC_SPI|temp_4[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[2]        ; Angelia_ADC:ADC_SPI|temp_3[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[11]       ; Angelia_ADC:ADC_SPI|temp_2[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[11]       ; Angelia_ADC:ADC_SPI|temp_4[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_5[11]       ; Angelia_ADC:ADC_SPI|temp_5[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[11]       ; Angelia_ADC:ADC_SPI|temp_1[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[3]        ; Angelia_ADC:ADC_SPI|temp_3[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_6[3]        ; Angelia_ADC:ADC_SPI|temp_6[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[3]        ; Angelia_ADC:ADC_SPI|temp_1[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[3]        ; Angelia_ADC:ADC_SPI|temp_4[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[3]        ; Angelia_ADC:ADC_SPI|temp_2[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[6]        ; Angelia_ADC:ADC_SPI|temp_3[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[6]        ; Angelia_ADC:ADC_SPI|temp_2[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[6]        ; Angelia_ADC:ADC_SPI|temp_4[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_5[6]        ; Angelia_ADC:ADC_SPI|temp_5[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_6[6]        ; Angelia_ADC:ADC_SPI|temp_6[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[6]        ; Angelia_ADC:ADC_SPI|temp_1[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[7]        ; Angelia_ADC:ADC_SPI|temp_3[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[7]        ; Angelia_ADC:ADC_SPI|temp_2[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[7]        ; Angelia_ADC:ADC_SPI|temp_1[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_5[7]        ; Angelia_ADC:ADC_SPI|temp_5[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_6[7]        ; Angelia_ADC:ADC_SPI|temp_6[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[7]        ; Angelia_ADC:ADC_SPI|temp_4[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_5[8]        ; Angelia_ADC:ADC_SPI|temp_5[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[8]        ; Angelia_ADC:ADC_SPI|temp_4[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[8]        ; Angelia_ADC:ADC_SPI|temp_2[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_6[8]        ; Angelia_ADC:ADC_SPI|temp_6[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[8]        ; Angelia_ADC:ADC_SPI|temp_3[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[8]        ; Angelia_ADC:ADC_SPI|temp_1[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[0]        ; Angelia_ADC:ADC_SPI|temp_1[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[0]        ; Angelia_ADC:ADC_SPI|temp_3[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_5[0]        ; Angelia_ADC:ADC_SPI|temp_5[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[0]        ; Angelia_ADC:ADC_SPI|temp_2[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[0]        ; Angelia_ADC:ADC_SPI|temp_4[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_5[9]        ; Angelia_ADC:ADC_SPI|temp_5[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[9]        ; Angelia_ADC:ADC_SPI|temp_4[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[9]        ; Angelia_ADC:ADC_SPI|temp_2[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[9]        ; Angelia_ADC:ADC_SPI|temp_1[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[1]        ; Angelia_ADC:ADC_SPI|temp_4[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[1]        ; Angelia_ADC:ADC_SPI|temp_3[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[4]        ; Angelia_ADC:ADC_SPI|temp_4[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[4]        ; Angelia_ADC:ADC_SPI|temp_2[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[4]        ; Angelia_ADC:ADC_SPI|temp_3[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_6[4]        ; Angelia_ADC:ADC_SPI|temp_6[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[4]        ; Angelia_ADC:ADC_SPI|temp_1[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_3[5]        ; Angelia_ADC:ADC_SPI|temp_3[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_6[5]        ; Angelia_ADC:ADC_SPI|temp_6[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_4[5]        ; Angelia_ADC:ADC_SPI|temp_4[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_2[5]        ; Angelia_ADC:ADC_SPI|temp_2[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|temp_1[5]        ; Angelia_ADC:ADC_SPI|temp_1[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; Angelia_ADC:ADC_SPI|ADC_address[12]  ; Angelia_ADC:ADC_SPI|ADC_address[12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; SPI:Alex_SPI_Tx|Tx_load_strobe       ; SPI:Alex_SPI_Tx|Tx_load_strobe       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; SPI:Alex_SPI_Tx|Rx_load_strobe       ; SPI:Alex_SPI_Tx|Rx_load_strobe       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; SPI:Alex_SPI_Tx|SPI_clock            ; SPI:Alex_SPI_Tx|SPI_clock            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; SPI:Alex_SPI_Tx|SPI_data             ; SPI:Alex_SPI_Tx|SPI_data             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|nCS              ; Angelia_ADC:ADC_SPI|nCS              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|MOSI             ; Angelia_ADC:ADC_SPI|MOSI             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_6[10]       ; Angelia_ADC:ADC_SPI|temp_6[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_3[10]       ; Angelia_ADC:ADC_SPI|temp_3[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_5[2]        ; Angelia_ADC:ADC_SPI|temp_5[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_1[2]        ; Angelia_ADC:ADC_SPI|temp_1[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_6[2]        ; Angelia_ADC:ADC_SPI|temp_6[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_2[2]        ; Angelia_ADC:ADC_SPI|temp_2[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_6[11]       ; Angelia_ADC:ADC_SPI|temp_6[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_3[11]       ; Angelia_ADC:ADC_SPI|temp_3[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_5[3]        ; Angelia_ADC:ADC_SPI|temp_5[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_6[0]        ; Angelia_ADC:ADC_SPI|temp_6[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_6[9]        ; Angelia_ADC:ADC_SPI|temp_6[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_3[9]        ; Angelia_ADC:ADC_SPI|temp_3[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_2[1]        ; Angelia_ADC:ADC_SPI|temp_2[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_5[1]        ; Angelia_ADC:ADC_SPI|temp_5[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_1[1]        ; Angelia_ADC:ADC_SPI|temp_1[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_6[1]        ; Angelia_ADC:ADC_SPI|temp_6[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_5[4]        ; Angelia_ADC:ADC_SPI|temp_5[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|temp_5[5]        ; Angelia_ADC:ADC_SPI|temp_5[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|SCLK             ; Angelia_ADC:ADC_SPI|SCLK             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|bit_cnt[1]       ; Angelia_ADC:ADC_SPI|bit_cnt[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|bit_cnt[2]       ; Angelia_ADC:ADC_SPI|bit_cnt[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|bit_cnt[3]       ; Angelia_ADC:ADC_SPI|bit_cnt[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; Angelia_ADC:ADC_SPI|bit_cnt[0]       ; Angelia_ADC:ADC_SPI|bit_cnt[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.457 ; Angelia_ADC:ADC_SPI|ADC_address[13]  ; Angelia_ADC:ADC_SPI|ADC_address[13]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.758      ;
; 0.492 ; Angelia_ADC:ADC_SPI|ADC_state.001    ; Angelia_ADC:ADC_SPI|MOSI             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.792      ;
; 0.493 ; Angelia_ADC:ADC_SPI|temp_2[11]       ; Angelia_ADC:ADC_SPI|AIN2[11]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Angelia_ADC:ADC_SPI|temp_6[3]        ; Angelia_ADC:ADC_SPI|AIN6[3]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Angelia_ADC:ADC_SPI|temp_3[6]        ; Angelia_ADC:ADC_SPI|AIN3[6]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Angelia_ADC:ADC_SPI|temp_6[6]        ; Angelia_ADC:ADC_SPI|AIN6[6]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Angelia_ADC:ADC_SPI|temp_3[7]        ; Angelia_ADC:ADC_SPI|AIN3[7]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Angelia_ADC:ADC_SPI|temp_1[7]        ; Angelia_ADC:ADC_SPI|AIN1[7]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Angelia_ADC:ADC_SPI|temp_2[9]        ; Angelia_ADC:ADC_SPI|AIN2[9]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Angelia_ADC:ADC_SPI|temp_6[5]        ; Angelia_ADC:ADC_SPI|AIN6[5]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; Angelia_ADC:ADC_SPI|ADC_state.001    ; Angelia_ADC:ADC_SPI|nCS              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.793      ;
; 0.494 ; cdc_sync:SPI_Alex|q1[30]             ; cdc_sync:SPI_Alex|sigb[30]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; cdc_sync:SPI_Alex|q1[2]              ; cdc_sync:SPI_Alex|sigb[2]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.795      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.443 ; iambic:iambic_inst|key_state.LETTERSPACE  ; iambic:iambic_inst|key_state.LETTERSPACE                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; profile:profile_CW|prof_state.0001        ; profile:profile_CW|prof_state.0001                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; profile:profile_CW|prof_state.0000        ; profile:profile_CW|prof_state.0000                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; profile:profile_CW|prof_state.0011        ; profile:profile_CW|prof_state.0011                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; iambic:iambic_inst|key_state.SENDDASH     ; iambic:iambic_inst|key_state.SENDDASH                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; iambic:iambic_inst|key_state.DASHDELAY    ; iambic:iambic_inst|key_state.DASHDELAY                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; iambic:iambic_inst|key_state.SENDDOT      ; iambic:iambic_inst|key_state.SENDDOT                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; iambic:iambic_inst|key_state.DOTDELAY     ; iambic:iambic_inst|key_state.DOTDELAY                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|dash_memory                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; iambic:iambic_inst|dot_memory             ; iambic:iambic_inst|dot_memory                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; profile:profile_sidetone|prof_state.0000  ; profile:profile_sidetone|prof_state.0000                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; profile:profile_sidetone|prof_state.0010  ; profile:profile_sidetone|prof_state.0010                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; profile:profile_sidetone|prof_state.0100  ; profile:profile_sidetone|prof_state.0100                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; profile:profile_CW|hang_state             ; profile:profile_CW|hang_state                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.088      ; 0.746      ;
; 0.452 ; sidetone:sidetone_inst|Accumulator[18]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.212      ;
; 0.454 ; sidetone:sidetone_inst|Accumulator[19]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.214      ;
; 0.493 ; profile:profile_CW|prof_state.0001        ; profile:profile_CW|prof_state.0010                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 0.795      ;
; 0.651 ; sidetone:sidetone_inst|Accumulator[17]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.411      ;
; 0.679 ; sidetone:sidetone_inst|Accumulator[22]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.439      ;
; 0.725 ; iambic:iambic_inst|key_state.SENDDOT      ; iambic:iambic_inst|key_state.DOTDELAY                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.027      ;
; 0.727 ; sidetone:sidetone_inst|Accumulator[11]    ; sidetone:sidetone_inst|Accumulator[11]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.028      ;
; 0.728 ; sidetone:sidetone_inst|Accumulator[9]     ; sidetone:sidetone_inst|Accumulator[9]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.029      ;
; 0.728 ; sidetone:sidetone_inst|Accumulator[7]     ; sidetone:sidetone_inst|Accumulator[7]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.029      ;
; 0.729 ; sidetone:sidetone_inst|Accumulator[15]    ; sidetone:sidetone_inst|Accumulator[15]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.030      ;
; 0.729 ; sidetone:sidetone_inst|Accumulator[13]    ; sidetone:sidetone_inst|Accumulator[13]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.030      ;
; 0.730 ; sidetone:sidetone_inst|Accumulator[5]     ; sidetone:sidetone_inst|Accumulator[5]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.031      ;
; 0.730 ; sidetone:sidetone_inst|Accumulator[3]     ; sidetone:sidetone_inst|Accumulator[3]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.031      ;
; 0.730 ; sidetone:sidetone_inst|Accumulator[2]     ; sidetone:sidetone_inst|Accumulator[2]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.031      ;
; 0.731 ; sidetone:sidetone_inst|Accumulator[14]    ; sidetone:sidetone_inst|Accumulator[14]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.032      ;
; 0.731 ; sidetone:sidetone_inst|Accumulator[12]    ; sidetone:sidetone_inst|Accumulator[12]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.032      ;
; 0.731 ; sidetone:sidetone_inst|Accumulator[8]     ; sidetone:sidetone_inst|Accumulator[8]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.032      ;
; 0.732 ; sidetone:sidetone_inst|Accumulator[6]     ; sidetone:sidetone_inst|Accumulator[6]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.033      ;
; 0.732 ; sidetone:sidetone_inst|Accumulator[4]     ; sidetone:sidetone_inst|Accumulator[4]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.033      ;
; 0.734 ; iambic:iambic_inst|key_state.PREDOT       ; iambic:iambic_inst|key_state.SENDDOT                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.035      ;
; 0.736 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.DOTHELD                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.039      ;
; 0.739 ; iambic:iambic_inst|key_state.PREDASH      ; iambic:iambic_inst|key_state.SENDDASH                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.041      ;
; 0.745 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.00000                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.048      ;
; 0.746 ; profile:profile_CW|prof_state.0100        ; profile:profile_CW|enable_hang                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.048      ;
; 0.748 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.PREDASH                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.051      ;
; 0.749 ; sidetone:sidetone_inst|Accumulator[1]     ; sidetone:sidetone_inst|Accumulator[1]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.050      ;
; 0.753 ; profile:profile_CW|timer[3]               ; profile:profile_CW|timer[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.054      ;
; 0.753 ; iambic:iambic_inst|delay[8]               ; iambic:iambic_inst|delay[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.056      ;
; 0.754 ; profile:profile_CW|timer[1]               ; profile:profile_CW|timer[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.055      ;
; 0.754 ; profile:profile_CW|timer[5]               ; profile:profile_CW|timer[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.055      ;
; 0.754 ; profile:profile_CW|timer[11]              ; profile:profile_CW|timer[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.055      ;
; 0.754 ; profile:profile_CW|timer[13]              ; profile:profile_CW|timer[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.055      ;
; 0.755 ; profile:profile_CW|timer[15]              ; profile:profile_CW|timer[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.056      ;
; 0.755 ; iambic:iambic_inst|delay[13]              ; iambic:iambic_inst|delay[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.057      ;
; 0.755 ; profile:profile_CW|hang_timer[3]          ; profile:profile_CW|hang_timer[3]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.054      ;
; 0.756 ; profile:profile_CW|timer[2]               ; profile:profile_CW|timer[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.057      ;
; 0.756 ; profile:profile_CW|timer[6]               ; profile:profile_CW|timer[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.057      ;
; 0.756 ; profile:profile_CW|timer[7]               ; profile:profile_CW|timer[7]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.057      ;
; 0.756 ; profile:profile_CW|timer[9]               ; profile:profile_CW|timer[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.057      ;
; 0.756 ; sidetone:sidetone_inst|Accumulator[22]    ; sidetone:sidetone_inst|Accumulator[22]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.057      ;
; 0.756 ; sidetone:sidetone_inst|Accumulator[18]    ; sidetone:sidetone_inst|Accumulator[18]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.057      ;
; 0.756 ; profile:profile_CW|hang_timer[1]          ; profile:profile_CW|hang_timer[1]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.055      ;
; 0.756 ; profile:profile_CW|hang_timer[5]          ; profile:profile_CW|hang_timer[5]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.055      ;
; 0.756 ; profile:profile_CW|hang_timer[11]         ; profile:profile_CW|hang_timer[11]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.055      ;
; 0.756 ; profile:profile_CW|hang_timer[13]         ; profile:profile_CW|hang_timer[13]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.055      ;
; 0.757 ; profile:profile_CW|timer[14]              ; profile:profile_CW|timer[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.058      ;
; 0.757 ; profile:profile_CW|timer[4]               ; profile:profile_CW|timer[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.058      ;
; 0.757 ; sidetone:sidetone_inst|Accumulator[16]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.517      ;
; 0.757 ; profile:profile_CW|hang_timer[15]         ; profile:profile_CW|hang_timer[15]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.056      ;
; 0.758 ; profile:profile_CW|timer[8]               ; profile:profile_CW|timer[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.059      ;
; 0.758 ; profile:profile_CW|timer[10]              ; profile:profile_CW|timer[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.059      ;
; 0.758 ; profile:profile_CW|timer[12]              ; profile:profile_CW|timer[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.059      ;
; 0.758 ; sidetone:sidetone_inst|Accumulator[21]    ; sidetone:sidetone_inst|Accumulator[21]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.059      ;
; 0.758 ; profile:profile_CW|hang_timer[2]          ; profile:profile_CW|hang_timer[2]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.057      ;
; 0.758 ; profile:profile_CW|hang_timer[9]          ; profile:profile_CW|hang_timer[9]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.057      ;
; 0.758 ; profile:profile_CW|hang_timer[6]          ; profile:profile_CW|hang_timer[6]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.057      ;
; 0.758 ; profile:profile_CW|hang_timer[7]          ; profile:profile_CW|hang_timer[7]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.057      ;
; 0.759 ; sidetone:sidetone_inst|Accumulator[23]    ; sidetone:sidetone_inst|Accumulator[23]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.060      ;
; 0.759 ; profile:profile_CW|hang_timer[4]          ; profile:profile_CW|hang_timer[4]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.058      ;
; 0.759 ; profile:profile_CW|hang_timer[14]         ; profile:profile_CW|hang_timer[14]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.058      ;
; 0.760 ; iambic:iambic_inst|delay[3]               ; iambic:iambic_inst|delay[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.063      ;
; 0.760 ; iambic:iambic_inst|delay[6]               ; iambic:iambic_inst|delay[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.063      ;
; 0.760 ; iambic:iambic_inst|delay[9]               ; iambic:iambic_inst|delay[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.062      ;
; 0.760 ; profile:profile_CW|hang_timer[8]          ; profile:profile_CW|hang_timer[8]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.059      ;
; 0.760 ; profile:profile_CW|hang_timer[10]         ; profile:profile_CW|hang_timer[10]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.059      ;
; 0.760 ; profile:profile_CW|hang_timer[12]         ; profile:profile_CW|hang_timer[12]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.059      ;
; 0.761 ; iambic:iambic_inst|delay[11]              ; iambic:iambic_inst|delay[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.063      ;
; 0.761 ; iambic:iambic_inst|delay[1]               ; iambic:iambic_inst|delay[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.064      ;
; 0.762 ; iambic:iambic_inst|delay[12]              ; iambic:iambic_inst|delay[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.064      ;
; 0.762 ; iambic:iambic_inst|delay[10]              ; iambic:iambic_inst|delay[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.064      ;
; 0.763 ; iambic:iambic_inst|delay[14]              ; iambic:iambic_inst|delay[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.065      ;
; 0.766 ; iambic:iambic_inst|delay[17]              ; iambic:iambic_inst|delay[17]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.068      ;
; 0.767 ; iambic:iambic_inst|key_state.SENDDASH     ; iambic:iambic_inst|key_state.DASHDELAY                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.068      ;
; 0.768 ; iambic:iambic_inst|delay[4]               ; iambic:iambic_inst|delay[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.071      ;
; 0.768 ; iambic:iambic_inst|delay[5]               ; iambic:iambic_inst|delay[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.071      ;
; 0.770 ; iambic:iambic_inst|delay[15]              ; iambic:iambic_inst|delay[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.072      ;
; 0.774 ; iambic:iambic_inst|delay[16]              ; iambic:iambic_inst|delay[16]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.090      ; 1.076      ;
; 0.778 ; profile:profile_CW|timer[0]               ; profile:profile_CW|timer[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.079      ;
; 0.780 ; profile:profile_CW|hang_timer[0]          ; profile:profile_CW|hang_timer[0]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 1.079      ;
; 0.786 ; iambic:iambic_inst|delay[0]               ; iambic:iambic_inst|delay[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 1.089      ;
; 0.789 ; sidetone:sidetone_inst|Accumulator[23]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.549      ;
; 0.795 ; profile:profile_sidetone|profile_count[3] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.518      ;
; 0.801 ; profile:profile_sidetone|profile_count[7] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.524      ;
; 0.801 ; sidetone:sidetone_inst|Accumulator[21]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.506      ; 1.561      ;
; 0.805 ; profile:profile_sidetone|profile_count[2] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.528      ;
; 0.837 ; profile:profile_sidetone|profile_count[0] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.469      ; 1.560      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.443 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|read[2]                    ; MDIO:MDIO_inst|read[2]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.746      ;
; 0.459 ; MDIO:MDIO_inst|read[0]                    ; MDIO:MDIO_inst|read[0]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.758      ;
; 0.491 ; EEPROM:EEPROM_inst|EEPROM_write[29]       ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.793      ;
; 0.492 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.797      ;
; 0.494 ; MDIO:MDIO_inst|temp_reg_data[2]           ; MDIO:MDIO_inst|temp_reg_data[3]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.794      ;
; 0.494 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.794      ;
; 0.495 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; MDIO:MDIO_inst|temp_reg_data[1]           ; MDIO:MDIO_inst|temp_reg_data[2]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.795      ;
; 0.496 ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.798      ;
; 0.517 ; EEPROM:EEPROM_inst|This_MAC[17]           ; EEPROM:EEPROM_inst|This_MAC[18]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.519 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.819      ;
; 0.530 ; EEPROM:EEPROM_inst|This_MAC[28]           ; EEPROM:EEPROM_inst|This_MAC[29]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.833      ;
; 0.534 ; EEPROM:EEPROM_inst|This_MAC[27]           ; EEPROM:EEPROM_inst|This_MAC[28]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.837      ;
; 0.539 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.842      ;
; 0.546 ; EEPROM:EEPROM_inst|EEPROM[2]              ; EEPROM:EEPROM_inst|EEPROM[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.848      ;
; 0.561 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.861      ;
; 0.631 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.631 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.933      ;
; 0.632 ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.934      ;
; 0.633 ; EEPROM:EEPROM_inst|EEPROM_read[13]        ; EEPROM:EEPROM_inst|EEPROM_read[14]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; EEPROM:EEPROM_inst|EEPROM_read[6]         ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; EEPROM:EEPROM_inst|EEPROM_read[4]         ; EEPROM:EEPROM_inst|EEPROM_read[5]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.936      ;
; 0.633 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.935      ;
; 0.634 ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.936      ;
; 0.635 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.938      ;
; 0.636 ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.938      ;
; 0.636 ; MDIO:MDIO_inst|temp_address[1]            ; MDIO:MDIO_inst|temp_address[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.936      ;
; 0.637 ; EEPROM:EEPROM_inst|EEPROM_write[25]       ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.940      ;
; 0.637 ; MDIO:MDIO_inst|temp_address[3]            ; MDIO:MDIO_inst|temp_address[4]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.937      ;
; 0.637 ; MDIO:MDIO_inst|temp_address[2]            ; MDIO:MDIO_inst|temp_address[3]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.937      ;
; 0.643 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[1]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.943      ;
; 0.654 ; EEPROM:EEPROM_inst|This_IP[19]            ; EEPROM:EEPROM_inst|This_IP[20]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.956      ;
; 0.655 ; EEPROM:EEPROM_inst|This_IP[5]             ; EEPROM:EEPROM_inst|This_IP[6]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.957      ;
; 0.656 ; EEPROM:EEPROM_inst|This_IP[30]            ; EEPROM:EEPROM_inst|This_IP[31]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.958      ;
; 0.657 ; EEPROM:EEPROM_inst|This_IP[20]            ; EEPROM:EEPROM_inst|This_IP[21]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.959      ;
; 0.657 ; EEPROM:EEPROM_inst|This_IP[29]            ; EEPROM:EEPROM_inst|This_IP[30]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.959      ;
; 0.658 ; EEPROM:EEPROM_inst|This_IP[14]            ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.960      ;
; 0.659 ; EEPROM:EEPROM_inst|This_IP[13]            ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.961      ;
; 0.662 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.965      ;
; 0.664 ; EEPROM:EEPROM_inst|This_IP[9]             ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.966      ;
; 0.666 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.968      ;
; 0.667 ; EEPROM:EEPROM_inst|This_IP[23]            ; EEPROM:EEPROM_inst|This_IP[24]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.969      ;
; 0.671 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.973      ;
; 0.672 ; EEPROM:EEPROM_inst|This_IP[27]            ; EEPROM:EEPROM_inst|This_IP[28]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.974      ;
; 0.678 ; EEPROM:EEPROM_inst|EEPROM_read[5]         ; EEPROM:EEPROM_inst|EEPROM_read[6]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.981      ;
; 0.679 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.981      ;
; 0.680 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.982      ;
; 0.689 ; MDIO:MDIO_inst|read_count[4]              ; MDIO:MDIO_inst|read_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.988      ;
; 0.702 ; EEPROM:EEPROM_inst|This_IP[8]             ; EEPROM:EEPROM_inst|This_IP[9]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.003      ;
; 0.702 ; EEPROM:EEPROM_inst|This_MAC[22]           ; EEPROM:EEPROM_inst|This_MAC[23]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.006      ;
; 0.702 ; EEPROM:EEPROM_inst|This_MAC[21]           ; EEPROM:EEPROM_inst|This_MAC[22]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.006      ;
; 0.712 ; EEPROM:EEPROM_inst|This_MAC[16]           ; EEPROM:EEPROM_inst|This_MAC[17]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.015      ;
; 0.714 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.017      ;
; 0.714 ; EEPROM:EEPROM_inst|This_MAC[34]           ; EEPROM:EEPROM_inst|This_MAC[35]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.017      ;
; 0.715 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.017      ;
; 0.715 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.018      ;
; 0.715 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.018      ;
; 0.716 ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; EEPROM:EEPROM_inst|EEPROM_write[17]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.020      ;
; 0.716 ; MDIO:MDIO_inst|temp_reg_data[3]           ; MDIO:MDIO_inst|temp_reg_data[4]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.016      ;
; 0.721 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.023      ;
; 0.721 ; EEPROM:EEPROM_inst|This_MAC[33]           ; EEPROM:EEPROM_inst|This_MAC[34]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.024      ;
; 0.721 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.024      ;
; 0.723 ; EEPROM:EEPROM_inst|This_MAC[8]            ; EEPROM:EEPROM_inst|This_MAC[9]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.026      ;
; 0.725 ; EEPROM:EEPROM_inst|This_MAC[5]            ; EEPROM:EEPROM_inst|This_MAC[6]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.027      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                  ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.444 ; TLV320_SPI:TLV|SSCK                     ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; TLV320_SPI:TLV|MOSI                     ; TLV320_SPI:TLV|MOSI                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; TLV320_SPI:TLV|bit_cnt[0]               ; TLV320_SPI:TLV|bit_cnt[0]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; TLV320_SPI:TLV|bit_cnt[1]               ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; TLV320_SPI:TLV|TLV.0101                 ; TLV320_SPI:TLV|TLV.0101                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; TLV320_SPI:TLV|bit_cnt[3]               ; TLV320_SPI:TLV|bit_cnt[3]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; TLV320_SPI:TLV|bit_cnt[2]               ; TLV320_SPI:TLV|bit_cnt[2]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[0]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; TLV320_SPI:TLV|load[1]                  ; TLV320_SPI:TLV|load[1]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; TLV320_SPI:TLV|load[2]                  ; TLV320_SPI:TLV|load[2]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; TLV320_SPI:TLV|load[3]                  ; TLV320_SPI:TLV|load[3]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.746      ;
; 0.447 ; Attenuator:Attenuator_ADC2|ATTN_LE      ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; Attenuator:Attenuator_ADC2|bit_count[2] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; Attenuator:Attenuator_ADC2|bit_count[1] ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.448 ; Attenuator:Attenuator_ADC1|ATTN_LE      ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Attenuator:Attenuator_ADC1|bit_count[2] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Attenuator:Attenuator_ADC1|bit_count[1] ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.457 ; TLV320_SPI:TLV|tlv_timeout[0]           ; TLV320_SPI:TLV|tlv_timeout[0]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.758      ;
; 0.459 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.758      ;
; 0.460 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.758      ;
; 0.517 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[1]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.818      ;
; 0.520 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.819      ;
; 0.541 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.840      ;
; 0.542 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.841      ;
; 0.543 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.842      ;
; 0.544 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.842      ;
; 0.551 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.849      ;
; 0.554 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.852      ;
; 0.698 ; TLV320_SPI:TLV|TLV.0001                 ; TLV320_SPI:TLV|TLV.0010                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.000      ;
; 0.701 ; TLV320_SPI:TLV|bit_cnt[0]               ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.003      ;
; 0.703 ; TLV320_SPI:TLV|TLV.0011                 ; TLV320_SPI:TLV|TLV.0100                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.005      ;
; 0.705 ; TLV320_SPI:TLV|TLV.0010                 ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.007      ;
; 0.735 ; TLV320_SPI:TLV|tlv_timeout[14]          ; TLV320_SPI:TLV|tlv_timeout[14]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.037      ;
; 0.735 ; TLV320_SPI:TLV|tlv_timeout[12]          ; TLV320_SPI:TLV|tlv_timeout[12]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.037      ;
; 0.735 ; TLV320_SPI:TLV|tlv_timeout[10]          ; TLV320_SPI:TLV|tlv_timeout[10]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.036      ;
; 0.736 ; TLV320_SPI:TLV|tlv_timeout[18]          ; TLV320_SPI:TLV|tlv_timeout[18]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.038      ;
; 0.736 ; TLV320_SPI:TLV|tlv_timeout[15]          ; TLV320_SPI:TLV|tlv_timeout[15]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.038      ;
; 0.736 ; TLV320_SPI:TLV|tlv_timeout[13]          ; TLV320_SPI:TLV|tlv_timeout[13]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.038      ;
; 0.736 ; TLV320_SPI:TLV|tlv_timeout[11]          ; TLV320_SPI:TLV|tlv_timeout[11]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.037      ;
; 0.736 ; TLV320_SPI:TLV|tlv_timeout[9]           ; TLV320_SPI:TLV|tlv_timeout[9]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.037      ;
; 0.736 ; TLV320_SPI:TLV|tlv_timeout[8]           ; TLV320_SPI:TLV|tlv_timeout[8]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.037      ;
; 0.736 ; TLV320_SPI:TLV|tlv_timeout[2]           ; TLV320_SPI:TLV|tlv_timeout[2]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.037      ;
; 0.737 ; TLV320_SPI:TLV|tlv_timeout[16]          ; TLV320_SPI:TLV|tlv_timeout[16]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.039      ;
; 0.737 ; TLV320_SPI:TLV|tlv_timeout[7]           ; TLV320_SPI:TLV|tlv_timeout[7]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.038      ;
; 0.737 ; TLV320_SPI:TLV|tlv_timeout[6]           ; TLV320_SPI:TLV|tlv_timeout[6]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.038      ;
; 0.738 ; TLV320_SPI:TLV|tlv_timeout[20]          ; TLV320_SPI:TLV|tlv_timeout[20]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.040      ;
; 0.738 ; TLV320_SPI:TLV|tlv_timeout[17]          ; TLV320_SPI:TLV|tlv_timeout[17]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.040      ;
; 0.738 ; TLV320_SPI:TLV|tlv_timeout[4]           ; TLV320_SPI:TLV|tlv_timeout[4]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.039      ;
; 0.740 ; TLV320_SPI:TLV|tlv_timeout[3]           ; TLV320_SPI:TLV|tlv_timeout[3]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.041      ;
; 0.740 ; TLV320_SPI:TLV|tlv_timeout[21]          ; TLV320_SPI:TLV|tlv_timeout[21]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.042      ;
; 0.740 ; TLV320_SPI:TLV|tlv_timeout[23]          ; TLV320_SPI:TLV|tlv_timeout[23]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.042      ;
; 0.740 ; TLV320_SPI:TLV|tlv_timeout[19]          ; TLV320_SPI:TLV|tlv_timeout[19]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.042      ;
; 0.740 ; TLV320_SPI:TLV|TLV.0001                 ; TLV320_SPI:TLV|MOSI                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.042      ;
; 0.755 ; TLV320_SPI:TLV|tlv_timeout[22]          ; TLV320_SPI:TLV|tlv_timeout[22]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.057      ;
; 0.756 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.052      ;
; 0.757 ; TLV320_SPI:TLV|tlv_timeout[5]           ; TLV320_SPI:TLV|tlv_timeout[5]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.058      ;
; 0.757 ; TLV320_SPI:TLV|tlv_timeout[1]           ; TLV320_SPI:TLV|tlv_timeout[1]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.058      ;
; 0.757 ; TLV320_SPI:TLV|tlv_timeout[0]           ; TLV320_SPI:TLV|tlv_timeout[1]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.058      ;
; 0.759 ; TLV320_SPI:TLV|bit_cnt[3]               ; TLV320_SPI:TLV|TLV.0001                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.061      ;
; 0.761 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.768 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.064      ;
; 0.776 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.075      ;
; 0.783 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.081      ;
; 0.785 ; Attenuator:Attenuator_ADC1|bit_count[1] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.083      ;
; 0.797 ; TLV320_SPI:TLV|TLV.0100                 ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.099      ;
; 0.806 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.104      ;
; 0.807 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.105      ;
; 0.811 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.109      ;
; 0.815 ; TLV320_SPI:TLV|TLV.0011                 ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.117      ;
; 0.815 ; Attenuator:Attenuator_ADC2|bit_count[1] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.114      ;
; 0.816 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.114      ;
; 0.817 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.115      ;
; 0.821 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.119      ;
; 0.821 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.120      ;
; 0.825 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.124      ;
; 0.830 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.129      ;
; 0.832 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.131      ;
; 0.843 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.142      ;
; 0.846 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.144      ;
; 0.847 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.146      ;
; 0.851 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.150      ;
; 0.853 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.152      ;
; 0.863 ; TLV320_SPI:TLV|TLV.0101                 ; TLV320_SPI:TLV|TLV.0000                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.165      ;
; 0.898 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[3]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.199      ;
; 0.899 ; TLV320_SPI:TLV|TLV.0010                 ; TLV320_SPI:TLV|TLV.0011                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.201      ;
; 0.905 ; TLV320_SPI:TLV|TLV.0100                 ; TLV320_SPI:TLV|TLV.0001                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.207      ;
; 0.915 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[2]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.216      ;
; 0.925 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[3]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.227      ;
; 0.926 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[0]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.228      ;
; 0.926 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[2]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.228      ;
; 0.947 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|state[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.245      ;
; 0.965 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.264      ;
; 0.974 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|state[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.272      ;
; 0.983 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.282      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PHY_CLK125'                                                                      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 0.758      ;
; 0.498 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 0.802      ;
; 0.724 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.028      ;
; 0.725 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.029      ;
; 0.725 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.029      ;
; 0.725 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.029      ;
; 0.725 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.029      ;
; 0.726 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.030      ;
; 0.726 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.030      ;
; 0.727 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.031      ;
; 0.727 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.031      ;
; 0.727 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.031      ;
; 0.727 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.031      ;
; 0.728 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.728 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.032      ;
; 0.729 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.033      ;
; 0.729 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.033      ;
; 0.729 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.033      ;
; 0.730 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.034      ;
; 0.730 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.034      ;
; 0.746 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.050      ;
; 0.940 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.244      ;
; 1.075 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.383      ;
; 1.080 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.080 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.080 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.080 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.080 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.384      ;
; 1.081 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.385      ;
; 1.081 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.385      ;
; 1.081 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.385      ;
; 1.082 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.386      ;
; 1.082 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.386      ;
; 1.082 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.386      ;
; 1.088 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.392      ;
; 1.089 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.089 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.393      ;
; 1.090 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.394      ;
; 1.090 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.394      ;
; 1.090 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.394      ;
; 1.091 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.395      ;
; 1.091 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.395      ;
; 1.094 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.402      ;
; 1.097 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.401      ;
; 1.098 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.098 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.098 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.098 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.098 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.402      ;
; 1.099 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.403      ;
; 1.099 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.403      ;
; 1.099 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.403      ;
; 1.100 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.404      ;
; 1.100 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.404      ;
; 1.206 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.514      ;
; 1.210 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.514      ;
; 1.210 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.514      ;
; 1.211 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.515      ;
; 1.211 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.515      ;
; 1.211 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.515      ;
; 1.212 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.516      ;
; 1.212 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.516      ;
; 1.212 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.516      ;
; 1.213 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.517      ;
; 1.213 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.517      ;
; 1.215 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.523      ;
; 1.216 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.524      ;
; 1.220 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.524      ;
; 1.220 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.524      ;
; 1.220 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.524      ;
; 1.220 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.524      ;
; 1.221 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.525      ;
; 1.221 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.525      ;
; 1.221 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.525      ;
; 1.222 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.526      ;
; 1.222 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.526      ;
; 1.225 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.533      ;
; 1.228 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.532      ;
; 1.229 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.229 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.229 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.229 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.229 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.533      ;
; 1.230 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.534      ;
; 1.230 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.534      ;
; 1.230 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.534      ;
; 1.231 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.535      ;
; 1.234 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.542      ;
; 1.234 ; HB_counter[9]  ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.096      ; 1.542      ;
; 1.237 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.541      ;
; 1.238 ; HB_counter[0]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.092      ; 1.542      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'LTC2208_122MHz_2'                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.485 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                              ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst1|firX8R8:fir2|wstate[3]                                                              ; receiver:receiver_inst1|firX8R8:fir2|wstate[3]                                                              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst1|firX8R8:fir2|waddr[0]                                                               ; receiver:receiver_inst1|firX8R8:fir2|waddr[0]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.746      ;
; 0.547 ; cdc_sync:freq7|q1[28]                                                                                       ; cdc_sync:freq7|sigb[28]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.060      ; 0.819      ;
; 0.548 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 0.818      ;
; 0.548 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 0.819      ;
; 0.548 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 0.819      ;
; 0.548 ; cdc_sync:freq2|q1[7]                                                                                        ; cdc_sync:freq2|sigb[7]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 0.819      ;
; 0.548 ; cdc_sync:freq2|q1[20]                                                                                       ; cdc_sync:freq2|sigb[20]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.060      ; 0.820      ;
; 0.548 ; cdc_sync:freq7|q1[25]                                                                                       ; cdc_sync:freq7|sigb[25]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.060      ; 0.820      ;
; 0.548 ; cdc_sync:freq6|q1[3]                                                                                        ; cdc_sync:freq6|sigb[3]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 0.818      ;
; 0.549 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 0.819      ;
; 0.550 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[40]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[40]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.819      ;
; 0.550 ; cdc_sync:freq7|q1[6]                                                                                        ; cdc_sync:freq7|sigb[6]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 0.820      ;
; 0.551 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.060      ; 0.823      ;
; 0.551 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                    ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                   ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; cdc_sync:freq2|q1[6]                                                                                        ; cdc_sync:freq2|sigb[6]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; cdc_sync:freq6|q1[29]                                                                                       ; cdc_sync:freq6|sigb[29]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; cdc_sync:freq6|q1[26]                                                                                       ; cdc_sync:freq6|sigb[26]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.820      ;
; 0.551 ; cdc_sync:freq6|q1[25]                                                                                       ; cdc_sync:freq6|sigb[25]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 0.822      ;
; 0.551 ; cdc_sync:freq6|q1[9]                                                                                        ; cdc_sync:freq6|sigb[9]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.820      ;
; 0.552 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.821      ;
; 0.552 ; cdc_sync:freq6|q1[1]                                                                                        ; cdc_sync:freq6|sigb[1]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.821      ;
; 0.620 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.451      ; 1.283      ;
; 0.668 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30]       ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]       ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.112      ; 0.992      ;
; 0.682 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.503      ; 1.397      ;
; 0.689 ; cdc_sync:freq7|q1[22]                                                                                       ; cdc_sync:freq7|sigb[22]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.060      ; 0.961      ;
; 0.689 ; cdc_sync:freq7|q1[29]                                                                                       ; cdc_sync:freq7|sigb[29]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 0.960      ;
; 0.690 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[44]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.099      ; 1.001      ;
; 0.690 ; cdc_sync:freq7|q1[30]                                                                                       ; cdc_sync:freq7|sigb[30]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.060      ; 0.962      ;
; 0.690 ; cdc_sync:freq7|q1[12]                                                                                       ; cdc_sync:freq7|sigb[12]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 0.961      ;
; 0.691 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.503      ; 1.406      ;
; 0.691 ; cdc_sync:freq7|q1[8]                                                                                        ; cdc_sync:freq7|sigb[8]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 0.962      ;
; 0.691 ; cdc_sync:freq2|q1[0]                                                                                        ; cdc_sync:freq2|sigb[0]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.960      ;
; 0.691 ; cdc_sync:freq6|q1[5]                                                                                        ; cdc_sync:freq6|sigb[5]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 0.961      ;
; 0.692 ; cdc_sync:freq6|q1[27]                                                                                       ; cdc_sync:freq6|sigb[27]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.961      ;
; 0.692 ; cdc_sync:freq6|q1[13]                                                                                       ; cdc_sync:freq6|sigb[13]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 0.960      ;
; 0.694 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Rmult[27]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[15]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.379      ; 1.285      ;
; 0.694 ; cdc_sync:freq7|q1[0]                                                                                        ; cdc_sync:freq7|sigb[0]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 0.962      ;
; 0.695 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.099      ; 1.006      ;
; 0.699 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.079      ; 0.990      ;
; 0.710 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Rmult[35]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[23]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.979      ;
; 0.716 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.977      ;
; 0.716 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.977      ;
; 0.716 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.977      ;
; 0.717 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.978      ;
; 0.717 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.978      ;
; 0.720 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[41]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 0.990      ;
; 0.720 ; receiver:receiver_inst1|cordic:cordic_inst|Z[9][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[10][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 0.991      ;
; 0.721 ; receiver:receiver_inst1|cordic:cordic_inst|Z[3][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[4][0]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 0.991      ;
; 0.721 ; receiver:receiver_inst1|cordic:cordic_inst|Z[2][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[3][0]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 0.991      ;
; 0.722 ; receiver:receiver_inst1|cordic:cordic_inst|Z[7][1]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[8][1]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 0.991      ;
; 0.723 ; receiver:receiver_inst1|cordic:cordic_inst|Z[14][0]                                                         ; receiver:receiver_inst1|cordic:cordic_inst|Z[15][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 0.991      ;
; 0.723 ; receiver:receiver_inst1|cordic:cordic_inst|Z[13][0]                                                         ; receiver:receiver_inst1|cordic:cordic_inst|Z[14][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 0.991      ;
; 0.733 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.079      ; 1.024      ;
; 0.735 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.996      ;
; 0.735 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.996      ;
; 0.735 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.996      ;
; 0.735 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.049      ; 0.996      ;
; 0.735 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.079      ; 1.026      ;
; 0.735 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.079      ; 1.026      ;
; 0.736 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                  ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                   ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.683      ; 1.631      ;
; 0.736 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[43]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[43]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.250      ; 1.198      ;
; 0.739 ; receiver:receiver_inst1|cordic:cordic_inst|X[18][21]                                                        ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30]       ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.478      ; 1.429      ;
; 0.742 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]       ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.395      ; 1.349      ;
; 0.747 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 1.017      ;
; 0.747 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.250      ; 1.209      ;
; 0.747 ; cdc_sync:freq7|q1[23]                                                                                       ; cdc_sync:freq7|sigb[23]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 1.016      ;
; 0.749 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 1.019      ;
; 0.750 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[44]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.024      ; 0.986      ;
; 0.750 ; cdc_sync:freq2|q1[9]                                                                                        ; cdc_sync:freq2|sigb[9]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.055      ; 1.017      ;
; 0.751 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]       ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.316      ; 1.279      ;
; 0.752 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 1.020      ;
; 0.753 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.055      ; 1.020      ;
; 0.755 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.047      ; 1.014      ;
; 0.757 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[1]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[1]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.060      ; 1.029      ;
; 0.757 ; receiver:receiver_inst1|cordic:cordic_inst|Z[0][3]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[1][3]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.061      ; 1.030      ;
; 0.757 ; receiver:receiver_inst1|cordic:cordic_inst|Z[0][1]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[1][1]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.061      ; 1.030      ;
; 0.759 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Imult[31]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Iaccum[19]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 1.030      ;
; 0.759 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.998      ;
; 0.759 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 1.029      ;
; 0.759 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 1.029      ;
; 0.759 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 1.029      ;
; 0.759 ; receiver:receiver_inst1|cordic:cordic_inst|Z[0][4]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[1][4]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.061      ; 1.032      ;
; 0.760 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 1.030      ;
; 0.760 ; receiver:receiver_inst1|cordic:cordic_inst|Z[0][2]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[1][2]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.061      ; 1.033      ;
; 0.761 ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Rmult[30]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Raccum[18]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.060      ; 1.033      ;
; 0.761 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[9]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 1.030      ;
; 0.761 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[7]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 1.031      ;
; 0.761 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 1.029      ;
; 0.761 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[1]                   ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 1.029      ;
; 0.761 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[7]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.058      ; 1.031      ;
; 0.761 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 1.029      ;
; 0.762 ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Imult[23]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Iaccum[11]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 1.033      ;
; 0.762 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                   ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.056      ; 1.030      ;
; 0.762 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 1.031      ;
; 0.762 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[4]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[4]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 1.031      ;
; 0.763 ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Imult[30]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Iaccum[18]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.059      ; 1.034      ;
; 0.763 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Imult[25]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Iaccum[13]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.057      ; 1.032      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[1]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[0]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[3]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[5]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[2]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[9]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[7]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[4]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.062     ; 6.072      ;
; 14.685 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.061     ; 6.073      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[8]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[10]                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[6]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[1]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.072     ; 6.061      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[4]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 6.058      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[7]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 6.058      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 6.058      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[6]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.072     ; 6.061      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[9]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 6.058      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[10]                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[8]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.072     ; 6.061      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[2]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.059     ; 6.074      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[5]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 6.073      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 6.073      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 6.073      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[3]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.079     ; 6.054      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[0]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 6.058      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 6.073      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 6.073      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 6.058      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.073     ; 6.060      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 6.058      ;
; 14.686 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 6.058      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                               ; Launch Clock   ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+
; 25.222 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a16                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.649     ; 7.985      ;
; 25.222 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a24                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.639     ; 7.995      ;
; 25.222 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.639     ; 7.995      ;
; 25.222 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a2                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.633     ; 8.001      ;
; 25.222 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a26                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.633     ; 8.001      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a20                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.647     ; 7.986      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a8                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.632     ; 8.001      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a0                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.649     ; 7.984      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a17                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.656     ; 7.977      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a9                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.651     ; 7.982      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a1                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.648     ; 7.985      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a25                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.664     ; 7.969      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a22                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.640     ; 7.993      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a6                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.642     ; 7.991      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a18                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.634     ; 7.999      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a10                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.663     ; 7.970      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a15                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.648     ; 7.985      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a23                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.655     ; 7.978      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a7                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.655     ; 7.978      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a31                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.650     ; 7.983      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a19                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.658     ; 7.975      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a11                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.661     ; 7.972      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a3                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.645     ; 7.988      ;
; 25.223 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a27                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.655     ; 7.978      ;
; 25.233 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a4                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.634     ; 7.989      ;
; 25.234 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a30                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.641     ; 7.981      ;
; 25.235 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a12                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.630     ; 7.991      ;
; 25.235 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a28                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.630     ; 7.991      ;
; 25.235 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a13                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.636     ; 7.985      ;
; 25.235 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a5                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.631     ; 7.990      ;
; 25.235 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a14                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.639     ; 7.982      ;
; 25.236 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a29                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.636     ; 7.984      ;
; 25.347 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a24~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.632     ; 8.009      ;
; 25.347 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.632     ; 8.009      ;
; 25.347 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a7~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.648     ; 7.993      ;
; 25.348 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a20~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.640     ; 8.000      ;
; 25.348 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a22~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.633     ; 8.007      ;
; 25.348 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a23~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.648     ; 7.992      ;
; 25.349 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a17~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.649     ; 7.990      ;
; 25.349 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a1~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.641     ; 7.998      ;
; 25.349 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a10~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.656     ; 7.983      ;
; 25.349 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a3~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.638     ; 8.001      ;
; 25.350 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a25~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.657     ; 7.981      ;
; 25.350 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a6~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.635     ; 8.003      ;
; 25.350 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a11~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.654     ; 7.984      ;
; 25.351 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a16~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.642     ; 7.995      ;
; 25.351 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a8~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.625     ; 8.012      ;
; 25.351 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a0~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.642     ; 7.995      ;
; 25.351 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a18~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.627     ; 8.010      ;
; 25.351 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a2~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.626     ; 8.011      ;
; 25.351 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a26~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.626     ; 8.011      ;
; 25.351 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a31~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.643     ; 7.994      ;
; 25.351 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a19~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.651     ; 7.986      ;
; 25.352 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a9~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.644     ; 7.992      ;
; 25.352 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a15~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.641     ; 7.995      ;
; 25.353 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a27~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.648     ; 7.987      ;
; 25.359 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a13~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.629     ; 8.000      ;
; 25.359 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a29~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.629     ; 8.000      ;
; 25.359 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a14~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.632     ; 7.997      ;
; 25.360 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a4~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.627     ; 8.001      ;
; 25.360 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a30~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.634     ; 7.994      ;
; 25.362 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a12~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.623     ; 8.003      ;
; 25.362 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a28~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.623     ; 8.003      ;
; 25.362 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a5~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.624     ; 8.002      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.960     ; 7.471      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[13]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[14]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[10]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.473      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[9]                                                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.473      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[6]                                                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.473      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[11]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[12]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[5]                                                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.960     ; 7.471      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[8]                                                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.952     ; 7.479      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|addr_store_b[0]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.510 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|addr_store_b[1]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.951     ; 7.480      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.956     ; 7.474      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.957     ; 7.473      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a2                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a0                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a1                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a3                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                          ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.958     ; 7.472      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.957     ; 7.473      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[13]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.957     ; 7.473      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[13] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.957     ; 7.473      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[13] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.957     ; 7.473      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[10] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.957     ; 7.473      ;
; 25.511 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[10] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.957     ; 7.473      ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 27.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.061      ; 12.133     ;
; 27.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.061      ; 12.133     ;
; 27.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.061      ; 12.133     ;
; 27.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.061      ; 12.133     ;
; 27.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.061      ; 12.133     ;
; 27.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.061      ; 12.133     ;
; 27.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.061      ; 12.133     ;
; 27.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.061      ; 12.133     ;
; 27.980 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.068      ; 12.136     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.255     ; 11.574     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.256     ; 11.573     ;
; 28.172 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.257     ; 11.572     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 11.580     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 11.580     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 11.580     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 11.580     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 11.580     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.248     ; 11.580     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.173 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.249     ; 11.579     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.246     ; 11.581     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.246     ; 11.581     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.246     ; 11.581     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.247     ; 11.580     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.246     ; 11.581     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.246     ; 11.581     ;
; 28.174 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.246     ; 11.581     ;
; 28.175 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.263     ; 11.563     ;
; 28.175 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.263     ; 11.563     ;
; 28.650 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.229      ; 11.580     ;
; 28.650 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.229      ; 11.580     ;
; 28.650 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.229      ; 11.580     ;
; 28.650 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.229      ; 11.580     ;
; 28.650 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.229      ; 11.580     ;
; 28.650 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.229      ; 11.580     ;
; 28.650 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.229      ; 11.580     ;
; 28.650 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.229      ; 11.580     ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 64.725 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 15.163     ;
; 64.725 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 15.163     ;
; 64.725 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 15.163     ;
; 64.725 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 15.163     ;
; 64.725 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[2]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.115     ; 15.151     ;
; 64.725 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[1]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.164     ;
; 64.725 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[8]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 15.163     ;
; 64.725 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[9]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 15.163     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 15.170     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 15.170     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 15.170     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 15.170     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[4]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 15.161     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[5]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 15.161     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[3]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 15.161     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[0]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 15.161     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[10]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 15.170     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[11]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 15.170     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[6]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 15.161     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[7]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 15.161     ;
; 64.726 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[13]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 15.161     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[5]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[4]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[14]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[13]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[8]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[11]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[12]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[0]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a1                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a2                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity8                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.089     ; 15.175     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 15.174     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.087     ; 15.177     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.094     ; 15.170     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.094     ; 15.170     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.094     ; 15.170     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.094     ; 15.170     ;
; 64.727 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[12]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.091     ; 15.173     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a0                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 64.728 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 15.161     ;
; 65.205 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; 0.391      ; 15.177     ;
; 66.733 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 13.155     ;
; 66.733 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 13.155     ;
; 66.733 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 13.155     ;
; 66.733 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 13.155     ;
; 66.733 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[2]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.115     ; 13.143     ;
; 66.733 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[1]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.102     ; 13.156     ;
; 66.733 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[8]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 13.155     ;
; 66.733 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[9]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.103     ; 13.155     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 13.162     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 13.162     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 13.162     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 13.162     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[4]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 13.153     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[5]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 13.153     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[3]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 13.153     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[0]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 13.153     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[10]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 13.162     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[11]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 13.162     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[6]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 13.153     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[7]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 13.153     ;
; 66.734 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[13]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.104     ; 13.153     ;
; 66.735 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[5]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 13.166     ;
; 66.735 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.090     ; 13.166     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                    ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                ; Launch Clock                                                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; 3.773 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[6]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.016      ; 11.081     ;
; 3.773 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[2]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.016      ; 11.081     ;
; 3.773 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[5]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.016      ; 11.081     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[1]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[0]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[7]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[7]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[4]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[4]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[8]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[8]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[10]                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[10]                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.014      ; 11.080     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[9]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[9]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.014      ; 11.080     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[6]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[2]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[5]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.012      ; 11.078     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.997      ; 11.063     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.999      ; 11.065     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[3]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.013      ; 11.079     ;
; 3.774 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[3]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.014      ; 11.080     ;
; 3.775 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[0]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.016      ; 11.083     ;
; 3.777 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[1]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.003      ; 11.072     ;
; 4.244 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.539      ; 12.075     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.038      ; 12.072     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.038      ; 12.072     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.038      ; 12.072     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.038      ; 12.072     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a0                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a1                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a2                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity8                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.040      ; 12.074     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.038      ; 12.072     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.038      ; 12.072     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.038      ; 12.072     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.026      ; 12.060     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.038      ; 12.072     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.039      ; 12.073     ;
; 4.742 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 7.041      ; 12.075     ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[1]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[9]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[7]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.318 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.647      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[0]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[3]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[5]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[2]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[8]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[10]                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[6]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[4]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[10]                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 5.648      ;
; 5.319 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 5.636      ;
; 5.320 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[4]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.634      ;
; 5.320 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[7]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.634      ;
; 5.320 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.634      ;
; 5.320 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[9]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.634      ;
; 5.320 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[0]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.634      ;
; 5.320 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.634      ;
; 5.320 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.634      ;
; 5.320 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 5.634      ;
; 5.321 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[3]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 5.632      ;
; 5.323 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[2]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 5.654      ;
; 5.323 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[5]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.653      ;
; 5.323 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.653      ;
; 5.323 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.653      ;
; 5.323 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.653      ;
; 5.323 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 5.653      ;
; 5.324 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[1]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 5.642      ;
; 5.324 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[6]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 5.642      ;
; 5.324 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[8]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 5.642      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.151  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.628      ; 9.991      ;
; 9.230  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 9.983      ;
; 9.230  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 9.983      ;
; 9.230  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 9.983      ;
; 9.230  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 9.983      ;
; 9.687  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 9.981      ;
; 9.687  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 9.981      ;
; 9.687  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 9.981      ;
; 9.687  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 9.981      ;
; 9.688  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 10.002     ;
; 9.688  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 10.002     ;
; 9.688  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 10.002     ;
; 9.688  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 10.002     ;
; 9.688  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 10.002     ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 9.987      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_b[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.689  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 9.989      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 9.985      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 9.985      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 9.985      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[0]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[1]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 9.985      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[2]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 9.985      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[3]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 9.985      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[4]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[5]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[6]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[7]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[8]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 9.983      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[9]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 9.985      ;
; 9.690  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[10]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 9.985      ;
; 9.790  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.412      ; 10.456     ;
; 9.792  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.416      ; 10.462     ;
; 9.822  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 10.444     ;
; 9.822  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 10.444     ;
; 9.822  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 10.444     ;
; 9.822  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.411      ; 10.444     ;
; 9.824  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 10.442     ;
; 9.824  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 10.442     ;
; 9.824  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 10.442     ;
; 9.824  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 10.442     ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[26]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[18]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[24]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[6]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[25]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[22]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[14]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.316 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.195      ; 2.743      ;
; 42.378 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.194      ; 2.804      ;
; 42.378 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[27]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.194      ; 2.804      ;
; 42.378 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[21]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.194      ; 2.804      ;
; 42.378 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.194      ; 2.804      ;
; 42.378 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.194      ; 2.804      ;
; 42.378 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[29]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.194      ; 2.804      ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 10.167 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.682      ; 11.081     ;
; 10.167 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.682      ; 11.081     ;
; 10.167 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.682      ; 11.081     ;
; 10.167 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.682      ; 11.081     ;
; 10.167 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.682      ; 11.081     ;
; 10.167 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.682      ; 11.081     ;
; 10.167 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.682      ; 11.081     ;
; 10.167 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.682      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.663 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.081     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 11.081     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 11.081     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 11.081     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 11.081     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.082     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 11.081     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 11.081     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 11.065     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.169      ; 11.065     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.082     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.082     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.082     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.082     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.186      ; 11.082     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.664 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 11.080     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 11.075     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 11.074     ;
; 10.666 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 11.073     ;
; 10.782 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 11.504     ;
; 10.782 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 11.504     ;
; 10.782 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 11.504     ;
; 10.782 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 11.504     ;
; 10.782 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 11.504     ;
; 10.782 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 11.504     ;
; 10.782 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 11.504     ;
; 10.782 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 11.504     ;
; 10.796 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 11.566     ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 230
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.504
Worst Case Available Settling Time: 14.293 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 18.61 MHz  ; 18.61 MHz       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 19.28 MHz  ; 19.28 MHz       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 23.21 MHz  ; 23.21 MHz       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ;                                                               ;
; 24.95 MHz  ; 24.95 MHz       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ;                                                               ;
; 28.31 MHz  ; 28.31 MHz       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 34.66 MHz  ; 34.66 MHz       ; PHY_RX_CLOCK_2                                              ;                                                               ;
; 87.77 MHz  ; 63.75 MHz       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; limit due to minimum port rate restriction (tmin)             ;
; 87.92 MHz  ; 87.92 MHz       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ;                                                               ;
; 139.12 MHz ; 139.12 MHz      ; LTC2208_122MHz                                              ;                                                               ;
; 142.03 MHz ; 142.03 MHz      ; _122MHz                                                     ;                                                               ;
; 151.68 MHz ; 151.68 MHz      ; LTC2208_122MHz_2                                            ;                                                               ;
; 196.19 MHz ; 196.19 MHz      ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ;                                                               ;
; 234.63 MHz ; 234.63 MHz      ; PHY_RX_CLOCK                                                ;                                                               ;
; 299.4 MHz  ; 250.0 MHz       ; PHY_CLK125                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; _122MHz                                                     ; 0.403     ; 0.000         ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1.242     ; 0.000         ;
; PHY_CLK125                                                  ; 1.354     ; 0.000         ;
; LTC2208_122MHz                                              ; 1.434     ; 0.000         ;
; LTC2208_122MHz_2                                            ; 1.545     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 1.725     ; 0.000         ;
; PHY_RX_CLOCK                                                ; 1.875     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.598     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.803     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 9.444     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 11.827    ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 17.894    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 20.647    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 10410.943 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK                                                ; 0.371 ; 0.000         ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.377 ; 0.000         ;
; _122MHz                                                     ; 0.383 ; 0.000         ;
; LTC2208_122MHz                                              ; 0.384 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.391 ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 0.392 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 0.392 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 0.392 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.392 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 0.393 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.393 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0.394 ; 0.000         ;
; PHY_CLK125                                                  ; 0.407 ; 0.000         ;
; LTC2208_122MHz_2                                            ; 0.430 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 15.143 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 26.570 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 28.599 ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 65.810 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK_2                                              ; 3.437 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 4.741 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.149 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.126 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; LTC2208_122MHz                                              ; 3.138     ; 0.000         ;
; LTC2208_122MHz_2                                            ; 3.138     ; 0.000         ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.138     ; 0.000         ;
; _122MHz                                                     ; 3.138     ; 0.000         ;
; PHY_CLK125                                                  ; 3.788     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 10.003    ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.638    ; 0.000         ;
; PHY_RX_CLOCK                                                ; 19.687    ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 39.471    ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.622    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 40.371    ; 0.000         ;
; CMCLK                                                       ; 65.694    ; 0.000         ;
; OSC_10MHZ                                                   ; 96.000    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 162.439   ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 199.681   ; 0.000         ;
; CBCLK                                                       ; 309.834   ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 10416.318 ; 0.000         ;
; CLRCIN                                                      ; 20817.594 ; 0.000         ;
; CLRCOUT                                                     ; 20817.594 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: '_122MHz'                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                         ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.403 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.108      ; 9.755      ;
; 0.484 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.680      ;
; 0.524 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 9.642      ;
; 0.548 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.616      ;
; 0.560 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.434      ; 9.924      ;
; 0.641 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.849      ;
; 0.681 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.442      ; 9.811      ;
; 0.705 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.785      ;
; 0.723 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.501      ; 9.828      ;
; 0.764 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.400      ;
; 0.804 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.360      ;
; 0.804 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.507      ; 9.753      ;
; 0.813 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.351      ;
; 0.830 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.120      ; 9.340      ;
; 0.844 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.509      ; 9.715      ;
; 0.868 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.507      ; 9.689      ;
; 0.872 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 9.294      ;
; 0.902 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 9.264      ;
; 0.921 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.569      ;
; 0.961 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.529      ;
; 0.970 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.520      ;
; 0.980 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.112      ; 9.182      ;
; 0.987 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.446      ; 9.509      ;
; 1.010 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.118      ; 9.158      ;
; 1.019 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.118      ; 9.149      ;
; 1.025 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.436      ; 9.461      ;
; 1.029 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.442      ; 9.463      ;
; 1.039 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.451      ;
; 1.047 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 9.119      ;
; 1.048 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.116      ;
; 1.051 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.442      ; 9.441      ;
; 1.052 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.112      ;
; 1.059 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.442      ; 9.433      ;
; 1.060 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.120      ; 9.110      ;
; 1.061 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.103      ;
; 1.061 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.103      ;
; 1.068 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.096      ;
; 1.076 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.088      ;
; 1.079 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.438      ; 9.409      ;
; 1.084 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.507      ; 9.473      ;
; 1.086 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.078      ;
; 1.091 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.073      ;
; 1.097 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 9.069      ;
; 1.107 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.434      ; 9.377      ;
; 1.116 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 9.050      ;
; 1.121 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.112      ; 9.041      ;
; 1.124 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.507      ; 9.433      ;
; 1.125 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[0]  ; cpl_cordic:cordic_inst|Y[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.110      ; 9.035      ;
; 1.126 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 9.040      ;
; 1.127 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.108      ; 9.031      ;
; 1.127 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.037      ;
; 1.128 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.036      ;
; 1.133 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.507      ; 9.424      ;
; 1.137 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.118      ; 9.031      ;
; 1.137 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.438      ; 9.351      ;
; 1.138 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 9.026      ;
; 1.145 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 9.021      ;
; 1.150 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.513      ; 9.413      ;
; 1.153 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.112      ; 9.009      ;
; 1.157 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.438      ; 9.331      ;
; 1.166 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.998      ;
; 1.166 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.998      ;
; 1.167 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.444      ; 9.327      ;
; 1.170 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 8.996      ;
; 1.170 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.320      ;
; 1.175 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.989      ;
; 1.176 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.444      ; 9.318      ;
; 1.187 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 8.979      ;
; 1.188 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.108      ; 8.970      ;
; 1.188 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.503      ; 9.365      ;
; 1.191 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.973      ;
; 1.192 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.509      ; 9.367      ;
; 1.197 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 8.969      ;
; 1.200 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.446      ; 9.296      ;
; 1.202 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.507      ; 9.355      ;
; 1.203 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.434      ; 9.281      ;
; 1.207 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[0]  ; cpl_cordic:cordic_inst|X[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.108      ; 8.951      ;
; 1.209 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.955      ;
; 1.214 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.509      ; 9.345      ;
; 1.216 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|X[0][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.108      ; 8.942      ;
; 1.218 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.272      ;
; 1.219 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 8.947      ;
; 1.222 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.509      ; 9.337      ;
; 1.249 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 8.917      ;
; 1.251 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.112      ; 8.911      ;
; 1.261 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.903      ;
; 1.264 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.900      ;
; 1.265 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.899      ;
; 1.270 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.501      ; 9.281      ;
; 1.276 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|Y[0][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.888      ;
; 1.276 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.112      ; 8.886      ;
; 1.279 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.120      ; 8.891      ;
; 1.284 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.440      ; 9.206      ;
; 1.287 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.118      ; 8.881      ;
; 1.289 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.120      ; 8.881      ;
; 1.289 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|Y[0][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.875      ;
; 1.294 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.444      ; 9.200      ;
; 1.296 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|X[0][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.116      ; 8.870      ;
; 1.300 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.505      ; 9.255      ;
; 1.301 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 2.114      ; 8.863      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                     ; Launch Clock   ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+
; 1.242 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[6]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.796     ; 4.894      ;
; 1.355 ; cpl_cordic:cordic_inst|rounded_I[4]  ; DACD[4]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 3.359      ;
; 1.364 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[10]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.803     ; 4.765      ;
; 1.367 ; cpl_cordic:cordic_inst|rounded_I[10] ; DACD[10]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 3.347      ;
; 1.368 ; cpl_cordic:cordic_inst|rounded_I[6]  ; DACD[6]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 3.346      ;
; 1.374 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[0]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.795     ; 4.763      ;
; 1.393 ; cpl_cordic:cordic_inst|rounded_I[11] ; DACD[11]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 3.321      ;
; 1.430 ; cpl_cordic:cordic_inst|rounded_I[13] ; DACD[13]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 3.284      ;
; 1.436 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.762      ;
; 1.437 ; cpl_cordic:cordic_inst|rounded_I[12] ; DACD[12]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 3.277      ;
; 1.441 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.757     ; 4.734      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[3]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[0]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[1]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[2]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[4]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[5]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[6]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[9]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[7]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[8]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[10] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[13] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[11] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[12] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[14] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.443 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[15] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.698      ;
; 1.465 ; temp_ADC[0][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.736     ; 4.731      ;
; 1.478 ; temp_ADC[1][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.718     ; 4.736      ;
; 1.504 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.757     ; 4.671      ;
; 1.527 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_strobe    ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.799     ; 4.606      ;
; 1.545 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[15]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.757     ; 4.630      ;
; 1.545 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[10]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.803     ; 4.584      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[3]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[0]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[1]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[2]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[4]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[5]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[6]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[9]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[7]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[8]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[10] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[13] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[11] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[12] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[14] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.553 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[15] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.791     ; 4.588      ;
; 1.554 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[6]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.767     ; 4.611      ;
; 1.558 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.803     ; 4.571      ;
; 1.574 ; temp_ADC[1][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.624      ;
; 1.577 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.803     ; 4.552      ;
; 1.586 ; temp_ADC[1][6]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.738     ; 4.608      ;
; 1.619 ; temp_ADC[0][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.718     ; 4.595      ;
; 1.625 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.757     ; 4.550      ;
; 1.626 ; temp_ADC[1][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.736     ; 4.570      ;
; 1.635 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.757     ; 4.540      ;
; 1.637 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_strobe    ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.799     ; 4.496      ;
; 1.638 ; cpl_cordic:cordic_inst|rounded_I[9]  ; DACD[9]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 3.076      ;
; 1.639 ; cpl_cordic:cordic_inst|rounded_I[8]  ; DACD[8]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 3.075      ;
; 1.643 ; temp_ADC[0][5]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.720     ; 4.569      ;
; 1.644 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[11]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.803     ; 4.485      ;
; 1.666 ; temp_ADC[1][4]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.732     ; 4.534      ;
; 1.687 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[9]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.757     ; 4.488      ;
; 1.697 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.501      ;
; 1.699 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[5]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.796     ; 4.437      ;
; 1.700 ; temp_ADC[0][7]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.738     ; 4.494      ;
; 1.702 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[31]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.743     ; 4.487      ;
; 1.713 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][10]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.740     ; 4.479      ;
; 1.724 ; cpl_cordic:cordic_inst|rounded_I[0]  ; DACD[0]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 2.990      ;
; 1.728 ; cpl_cordic:cordic_inst|rounded_I[3]  ; DACD[3]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 2.986      ;
; 1.730 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[8]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.795     ; 4.407      ;
; 1.732 ; temp_ADC[0][8]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.749     ; 4.451      ;
; 1.736 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.803     ; 4.393      ;
; 1.739 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][16]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.459      ;
; 1.741 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[15]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.757     ; 4.434      ;
; 1.751 ; temp_ADC[1][13]                      ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.447      ;
; 1.781 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[3]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.795     ; 4.356      ;
; 1.793 ; temp_ADC[0][4]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.732     ; 4.407      ;
; 1.806 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[7]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.767     ; 4.359      ;
; 1.806 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[11]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.803     ; 4.323      ;
; 1.809 ; temp_ADC[1][5]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.720     ; 4.403      ;
; 1.810 ; cpl_cordic:cordic_inst|rounded_I[5]  ; DACD[5]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -1.228     ; 2.904      ;
; 1.828 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][14]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.370      ;
; 1.828 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[29]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.743     ; 4.361      ;
; 1.835 ; temp_ADC[1][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.363      ;
; 1.847 ; temp_ADC[1][6]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.738     ; 4.347      ;
; 1.848 ; temp_ADC[1][14]                      ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -2.243     ; 3.841      ;
; 1.851 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][19]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.347      ;
; 1.851 ; temp_ADC[1][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][10]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.740     ; 4.341      ;
; 1.853 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][15]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.345      ;
; 1.859 ; temp_ADC[1][7]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.738     ; 4.335      ;
; 1.864 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[3]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.767     ; 4.301      ;
; 1.867 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[30]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.743     ; 4.322      ;
; 1.869 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][18]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.329      ;
; 1.873 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[2]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.768     ; 4.291      ;
; 1.873 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[4]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.768     ; 4.291      ;
; 1.875 ; temp_ADC[0][12]                      ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.732     ; 4.325      ;
; 1.877 ; temp_ADC[1][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][16]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.734     ; 4.321      ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_CLK125'                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node        ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.354 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_TX_CLOCK   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 6.000        ; 3.805      ; 6.851      ;
; 1.526 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_TX_CLOCK   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 6.000        ; 3.805      ; 6.679      ;
; 2.307 ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                   ; PHY_TX_EN      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.460     ; 3.633      ;
; 2.339 ; Tx_MAC:Tx_MAC_inst|TD[3]                                    ; PHY_TX[3]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.480     ; 3.581      ;
; 2.346 ; Tx_MAC:Tx_MAC_inst|TD[0]                                    ; PHY_TX[0]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.473     ; 3.581      ;
; 2.362 ; Tx_MAC:Tx_MAC_inst|TD[1]                                    ; PHY_TX[1]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.427     ; 3.611      ;
; 2.369 ; Tx_MAC:Tx_MAC_inst|TD[2]                                    ; PHY_TX[2]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.427     ; 3.604      ;
; 4.660 ; HB_counter[1]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.260      ;
; 4.699 ; HB_counter[1]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.221      ;
; 4.786 ; HB_counter[1]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.134      ;
; 4.791 ; HB_counter[2]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.129      ;
; 4.825 ; HB_counter[1]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.095      ;
; 4.866 ; HB_counter[0]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.054      ;
; 4.878 ; HB_counter[0]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.042      ;
; 4.912 ; HB_counter[1]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.008      ;
; 4.913 ; HB_counter[4]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.007      ;
; 4.917 ; HB_counter[2]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 3.003      ;
; 4.951 ; HB_counter[1]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.969      ;
; 4.956 ; HB_counter[2]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.964      ;
; 4.992 ; HB_counter[0]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.928      ;
; 4.996 ; HB_counter[3]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.924      ;
; 4.996 ; HB_counter[3]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.924      ;
; 5.004 ; HB_counter[0]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.916      ;
; 5.038 ; HB_counter[1]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.882      ;
; 5.039 ; HB_counter[6]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.881      ;
; 5.039 ; HB_counter[4]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.881      ;
; 5.043 ; HB_counter[2]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.877      ;
; 5.077 ; HB_counter[1]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.843      ;
; 5.078 ; HB_counter[4]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.842      ;
; 5.082 ; HB_counter[2]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.838      ;
; 5.117 ; HB_counter[5]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.803      ;
; 5.118 ; HB_counter[0]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.802      ;
; 5.122 ; HB_counter[3]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.798      ;
; 5.122 ; HB_counter[3]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.798      ;
; 5.129 ; HB_counter[5]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.791      ;
; 5.130 ; HB_counter[0]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.790      ;
; 5.164 ; HB_counter[1]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.756      ;
; 5.165 ; HB_counter[6]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.755      ;
; 5.165 ; HB_counter[4]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.755      ;
; 5.169 ; HB_counter[8]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.751      ;
; 5.169 ; HB_counter[2]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.751      ;
; 5.203 ; HB_counter[1]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.717      ;
; 5.204 ; HB_counter[6]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.716      ;
; 5.204 ; HB_counter[4]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.716      ;
; 5.208 ; HB_counter[2]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.712      ;
; 5.243 ; HB_counter[7]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.677      ;
; 5.243 ; HB_counter[5]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.677      ;
; 5.244 ; HB_counter[0]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.676      ;
; 5.248 ; HB_counter[3]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.672      ;
; 5.248 ; HB_counter[3]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.672      ;
; 5.255 ; HB_counter[7]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.665      ;
; 5.255 ; HB_counter[5]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.665      ;
; 5.256 ; HB_counter[0]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.664      ;
; 5.290 ; HB_counter[1]                                               ; HB_counter[14] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.630      ;
; 5.291 ; HB_counter[6]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.629      ;
; 5.291 ; HB_counter[4]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.629      ;
; 5.295 ; HB_counter[10]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.625      ;
; 5.295 ; HB_counter[8]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.625      ;
; 5.295 ; HB_counter[2]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.625      ;
; 5.329 ; HB_counter[1]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.591      ;
; 5.330 ; HB_counter[6]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.590      ;
; 5.330 ; HB_counter[4]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.590      ;
; 5.334 ; HB_counter[8]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.586      ;
; 5.334 ; HB_counter[2]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.586      ;
; 5.369 ; HB_counter[9]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.551      ;
; 5.369 ; HB_counter[7]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.551      ;
; 5.369 ; HB_counter[5]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.551      ;
; 5.370 ; HB_counter[0]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.550      ;
; 5.374 ; HB_counter[3]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.546      ;
; 5.374 ; HB_counter[3]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.546      ;
; 5.381 ; HB_counter[9]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.539      ;
; 5.381 ; HB_counter[7]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.539      ;
; 5.381 ; HB_counter[5]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.539      ;
; 5.382 ; HB_counter[0]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.538      ;
; 5.416 ; HB_counter[1]                                               ; HB_counter[12] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.504      ;
; 5.417 ; HB_counter[6]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.503      ;
; 5.417 ; HB_counter[4]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.503      ;
; 5.421 ; HB_counter[10]                                              ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.499      ;
; 5.421 ; HB_counter[8]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.499      ;
; 5.421 ; HB_counter[2]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.499      ;
; 5.422 ; HB_counter[12]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.498      ;
; 5.455 ; HB_counter[1]                                               ; HB_counter[13] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.465      ;
; 5.456 ; HB_counter[6]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.464      ;
; 5.456 ; HB_counter[4]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.464      ;
; 5.460 ; HB_counter[10]                                              ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.460      ;
; 5.460 ; HB_counter[8]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.460      ;
; 5.460 ; HB_counter[2]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.460      ;
; 5.495 ; HB_counter[9]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.425      ;
; 5.495 ; HB_counter[7]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.425      ;
; 5.495 ; HB_counter[5]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.425      ;
; 5.496 ; HB_counter[11]                                              ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.424      ;
; 5.496 ; HB_counter[0]                                               ; HB_counter[14] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.424      ;
; 5.500 ; HB_counter[3]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.420      ;
; 5.500 ; HB_counter[3]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.420      ;
; 5.507 ; HB_counter[9]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.413      ;
; 5.507 ; HB_counter[7]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.413      ;
; 5.507 ; HB_counter[5]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.413      ;
; 5.508 ; HB_counter[11]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.412      ;
; 5.508 ; HB_counter[0]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.412      ;
; 5.542 ; HB_counter[1]                                               ; HB_counter[10] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.082     ; 2.378      ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LTC2208_122MHz'                                                                                                                                                                   ;
+-------+-----------------------------+------------------------------------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                              ; Launch Clock                                            ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+
; 1.434 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][0]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.603      ; 9.229      ;
; 1.434 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][1]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.603      ; 9.229      ;
; 1.434 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][2]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.603      ; 9.229      ;
; 1.434 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][3]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.603      ; 9.229      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][16]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][17]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][18]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][19]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][20]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][21]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][22]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][23]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][24]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][25]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][26]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][27]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][28]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][29]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][30]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.484 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][31]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.607      ; 9.183      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][4]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][5]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][6]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][7]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][8]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][9]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][10]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][11]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][12]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][13]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][14]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.492 ; pulsegen:pulse|p1           ; C122_sync_phase_word[1][15]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.605      ; 9.173      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][0]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][1]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][2]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][3]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][4]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][5]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][6]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][7]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][8]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][9]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][10]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][11]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][12]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][13]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][14]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][15]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 9.182      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][16]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][17]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][18]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][19]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][20]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][21]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][22]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][23]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][24]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][25]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][26]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][27]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][28]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][29]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][30]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.498 ; pulsegen:pulse|p1           ; C122_sync_phase_word[6][31]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.621      ; 9.183      ;
; 1.646 ; profile:profile_CW|char_PTT ; receiver2:receiver_inst4|cordic:cordic_inst|X[0][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; LTC2208_122MHz ; 10.000       ; 2.489      ; 10.765     ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[0]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[1]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[2]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[3]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[4]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[5]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[6]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[7]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[8]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[9]                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[10]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[11]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[12]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[13]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[14]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.666 ; pulsegen:pulse|p1           ; C122_sync_phase_word_Tx[15]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.590      ; 8.984      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][16]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][17]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][18]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][19]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][20]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][21]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][22]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][23]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][24]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][25]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][26]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][27]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][28]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][29]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][30]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.692 ; pulsegen:pulse|p1           ; C122_sync_phase_word[3][31]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.620      ; 8.988      ;
; 1.728 ; pulsegen:pulse|p1           ; C122_sync_phase_word[5][16]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.599      ; 8.931      ;
; 1.728 ; pulsegen:pulse|p1           ; C122_sync_phase_word[5][17]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.599      ; 8.931      ;
; 1.728 ; pulsegen:pulse|p1           ; C122_sync_phase_word[5][18]                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 2.599      ; 8.931      ;
+-------+-----------------------------+------------------------------------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'LTC2208_122MHz_2'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                     ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 1.545 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.745      ;
; 1.619 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.778      ;
; 1.662 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.628      ;
; 1.669 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.167      ; 6.658      ;
; 1.671 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.619      ;
; 1.695 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.595      ;
; 1.745 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.652      ;
; 1.769 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.628      ;
; 1.782 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.361      ; 6.739      ;
; 1.784 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.613      ;
; 1.788 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.502      ;
; 1.795 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.167      ; 6.532      ;
; 1.797 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.493      ;
; 1.812 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.478      ;
; 1.821 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.469      ;
; 1.834 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.167      ; 6.493      ;
; 1.847 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.124     ; 6.189      ;
; 1.871 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.526      ;
; 1.895 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.502      ;
; 1.908 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.361      ; 6.613      ;
; 1.910 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.487      ;
; 1.914 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.376      ;
; 1.919 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.393      ;
; 1.921 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.167      ; 6.406      ;
; 1.923 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.367      ;
; 1.934 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.463      ;
; 1.938 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.352      ;
; 1.947 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.343      ;
; 1.947 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.361      ; 6.574      ;
; 1.953 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.271     ; 5.936      ;
; 1.958 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.354      ;
; 1.960 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.167      ; 6.367      ;
; 1.971 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.301      ; 6.490      ;
; 1.977 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.535      ; 6.718      ;
; 1.980 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.535      ; 6.715      ;
; 1.997 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.400      ;
; 1.998 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.314      ;
; 2.005 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.307      ;
; 2.006 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.421      ; 6.575      ;
; 2.015 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[18] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.124     ; 6.021      ;
; 2.021 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.376      ;
; 2.032 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.444      ; 6.572      ;
; 2.034 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.361      ; 6.487      ;
; 2.035 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.444      ; 6.569      ;
; 2.036 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.361      ;
; 2.037 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.275      ;
; 2.040 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[16]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.250      ;
; 2.042 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.270      ;
; 2.044 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.124     ; 5.992      ;
; 2.044 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.268      ;
; 2.045 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.267      ;
; 2.047 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.167      ; 6.280      ;
; 2.049 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[15]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.241      ;
; 2.060 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.337      ;
; 2.062 ; C122_sync_phase_word[0][0]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[31]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.004      ; 6.072      ;
; 2.064 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.226      ;
; 2.072 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[3]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.412      ; 6.500      ;
; 2.073 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.217      ;
; 2.073 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.361      ; 6.448      ;
; 2.076 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[19] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.124     ; 5.960      ;
; 2.077 ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.054      ; 6.137      ;
; 2.077 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.143     ; 5.940      ;
; 2.079 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.271     ; 5.810      ;
; 2.081 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.120      ; 6.199      ;
; 2.081 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.231      ;
; 2.084 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.228      ;
; 2.086 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.167      ; 6.241      ;
; 2.088 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.301      ; 6.373      ;
; 2.091 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.124     ; 5.945      ;
; 2.097 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.301      ; 6.364      ;
; 2.103 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.535      ; 6.592      ;
; 2.106 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.535      ; 6.589      ;
; 2.117 ; receiver:receiver_inst1|firX8R8:fir2|fir256:D|Raccum[5]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.257      ; 6.300      ;
; 2.118 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.271     ; 5.771      ;
; 2.123 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[15]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.274      ;
; 2.124 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.188      ;
; 2.131 ; C122_sync_phase_word[0][3]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[31]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.004      ; 6.003      ;
; 2.131 ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.178     ; 5.851      ;
; 2.131 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.181      ;
; 2.131 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.181      ;
; 2.132 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.421      ; 6.449      ;
; 2.142 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[21] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.124     ; 5.894      ;
; 2.144 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[13]                                        ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.042      ; 6.058      ;
; 2.147 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.250      ;
; 2.158 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.444      ; 6.446      ;
; 2.160 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.361      ; 6.361      ;
; 2.161 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.444      ; 6.443      ;
; 2.162 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[16]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.235      ;
; 2.163 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.149      ;
; 2.165 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.147      ;
; 2.166 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[14]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.124      ;
; 2.168 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.144      ;
; 2.170 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.142      ;
; 2.170 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.142      ;
; 2.171 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.421      ; 6.410      ;
; 2.171 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.152      ; 6.141      ;
; 2.173 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[15]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.167      ; 6.154      ;
; 2.175 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[13]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.130      ; 6.115      ;
; 2.183 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[3]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.412      ; 6.389      ;
; 2.186 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.237      ; 6.211      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                    ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                  ; Launch Clock   ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+
; 1.725 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 5.148      ;
; 1.737 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 5.136      ;
; 1.740 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 5.133      ;
; 1.740 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 5.133      ;
; 1.741 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 5.132      ;
; 1.741 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 5.132      ;
; 1.742 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 5.131      ;
; 1.857 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 5.017      ;
; 1.869 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 5.005      ;
; 1.872 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 5.002      ;
; 1.872 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 5.002      ;
; 1.873 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 5.001      ;
; 1.873 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 5.001      ;
; 1.874 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 5.000      ;
; 2.034 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.839      ;
; 2.046 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.827      ;
; 2.049 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.824      ;
; 2.049 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.824      ;
; 2.050 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.823      ;
; 2.050 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.823      ;
; 2.051 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.822      ;
; 2.107 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.766      ;
; 2.119 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.754      ;
; 2.122 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.751      ;
; 2.122 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.751      ;
; 2.123 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.750      ;
; 2.123 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.750      ;
; 2.124 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.749      ;
; 2.130 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.085     ; 4.737      ;
; 2.142 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.085     ; 4.725      ;
; 2.145 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.088     ; 4.719      ;
; 2.145 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.085     ; 4.722      ;
; 2.145 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.085     ; 4.722      ;
; 2.146 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.085     ; 4.721      ;
; 2.146 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.085     ; 4.721      ;
; 2.147 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.085     ; 4.720      ;
; 2.153 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.087     ; 4.712      ;
; 2.157 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.088     ; 4.707      ;
; 2.160 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.088     ; 4.704      ;
; 2.160 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.088     ; 4.704      ;
; 2.161 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.088     ; 4.703      ;
; 2.161 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.088     ; 4.703      ;
; 2.162 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.088     ; 4.702      ;
; 2.165 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.087     ; 4.700      ;
; 2.168 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.087     ; 4.697      ;
; 2.168 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.087     ; 4.697      ;
; 2.169 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.679      ;
; 2.169 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.087     ; 4.696      ;
; 2.169 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.087     ; 4.696      ;
; 2.170 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.087     ; 4.695      ;
; 2.181 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.667      ;
; 2.184 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.664      ;
; 2.184 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.664      ;
; 2.185 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.663      ;
; 2.185 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.663      ;
; 2.186 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.662      ;
; 2.226 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.106     ; 4.620      ;
; 2.238 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.106     ; 4.608      ;
; 2.241 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.106     ; 4.605      ;
; 2.241 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.106     ; 4.605      ;
; 2.242 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.106     ; 4.604      ;
; 2.242 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.106     ; 4.604      ;
; 2.243 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.106     ; 4.603      ;
; 2.348 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.500      ;
; 2.360 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.488      ;
; 2.363 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.485      ;
; 2.363 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.485      ;
; 2.364 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.484      ;
; 2.364 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.484      ;
; 2.365 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.104     ; 4.483      ;
; 2.498 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.375      ;
; 2.506 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.086     ; 4.360      ;
; 2.510 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.363      ;
; 2.513 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.360      ;
; 2.513 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.360      ;
; 2.514 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.359      ;
; 2.514 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.359      ;
; 2.515 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.358      ;
; 2.518 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.086     ; 4.348      ;
; 2.521 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.086     ; 4.345      ;
; 2.521 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.086     ; 4.345      ;
; 2.522 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.086     ; 4.344      ;
; 2.522 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.086     ; 4.344      ;
; 2.523 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.086     ; 4.343      ;
; 2.552 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.070     ; 4.330      ;
; 2.553 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 4.321      ;
; 2.564 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.070     ; 4.318      ;
; 2.565 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 4.309      ;
; 2.567 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.070     ; 4.315      ;
; 2.567 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.070     ; 4.315      ;
; 2.568 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.070     ; 4.314      ;
; 2.568 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.070     ; 4.314      ;
; 2.568 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 4.306      ;
; 2.568 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 4.306      ;
; 2.569 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.070     ; 4.313      ;
; 2.569 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 4.305      ;
; 2.569 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 4.305      ;
; 2.570 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.078     ; 4.304      ;
; 2.682 ; C122_freq_max[3]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.191      ;
; 2.694 ; C122_freq_max[3]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.079     ; 4.179      ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.875  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 3.537      ;
; 1.875  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 3.537      ;
; 1.875  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 3.537      ;
; 1.875  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 3.537      ;
; 2.476  ; PHY_RX[1]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.926      ; 2.932      ;
; 2.513  ; PHY_RX[2]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.926      ; 2.895      ;
; 2.699  ; PHY_RX[1]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 2.713      ;
; 2.716  ; PHY_RX[0]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.926      ; 2.692      ;
; 2.717  ; PHY_RX[2]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 2.695      ;
; 2.742  ; PHY_RX[3]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.926      ; 2.666      ;
; 2.754  ; PHY_RX[0]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 2.658      ;
; 2.797  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                      ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 2.615      ;
; 3.078  ; PHY_RX[3]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 2.930      ; 2.334      ;
; 35.738 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.233      ;
; 35.738 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.233      ;
; 35.738 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.233      ;
; 35.761 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.210      ;
; 35.809 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.162      ;
; 35.809 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.162      ;
; 35.809 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.162      ;
; 35.809 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.162      ;
; 35.809 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.162      ;
; 35.809 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.162      ;
; 35.809 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 4.162      ;
; 35.977 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.031     ; 3.994      ;
; 35.987 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.032     ; 3.983      ;
; 35.987 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.032     ; 3.983      ;
; 35.987 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.032     ; 3.983      ;
; 36.032 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.342      ; 4.349      ;
; 36.032 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.342      ; 4.349      ;
; 36.034 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.348      ; 4.353      ;
; 36.277 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.647      ;
; 36.277 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.647      ;
; 36.278 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.646      ;
; 36.293 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.631      ;
; 36.313 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.611      ;
; 36.313 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.611      ;
; 36.314 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.610      ;
; 36.329 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.595      ;
; 36.351 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.573      ;
; 36.351 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.573      ;
; 36.351 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.573      ;
; 36.351 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.573      ;
; 36.351 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.573      ;
; 36.351 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.573      ;
; 36.351 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.573      ;
; 36.387 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.537      ;
; 36.387 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.537      ;
; 36.387 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.537      ;
; 36.387 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.537      ;
; 36.387 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.537      ;
; 36.387 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.537      ;
; 36.387 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.537      ;
; 36.498 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.426      ;
; 36.510 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.414      ;
; 36.510 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.414      ;
; 36.511 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.413      ;
; 36.526 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.398      ;
; 36.534 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.390      ;
; 36.582 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.341      ;
; 36.582 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.341      ;
; 36.582 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.341      ;
; 36.584 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.340      ;
; 36.584 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.340      ;
; 36.584 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.340      ;
; 36.584 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.340      ;
; 36.584 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.340      ;
; 36.584 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.340      ;
; 36.584 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.340      ;
; 36.612 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.301      ; 3.728      ;
; 36.612 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.295      ; 3.722      ;
; 36.612 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.295      ; 3.722      ;
; 36.618 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.305      ;
; 36.618 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.305      ;
; 36.618 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.079     ; 3.305      ;
; 36.648 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.301      ; 3.692      ;
; 36.648 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.295      ; 3.686      ;
; 36.648 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.295      ; 3.686      ;
; 36.677 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.247      ;
; 36.677 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.247      ;
; 36.678 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.246      ;
; 36.693 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.231      ;
; 36.704 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.791      ;
; 36.704 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.791      ;
; 36.705 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.790      ;
; 36.720 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.775      ;
; 36.731 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.193      ;
; 36.751 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.173      ;
; 36.751 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.173      ;
; 36.751 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.173      ;
; 36.751 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.173      ;
; 36.751 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.173      ;
; 36.751 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.173      ;
; 36.751 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.078     ; 3.173      ;
; 36.771 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.724      ;
; 36.771 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.724      ;
; 36.772 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.723      ;
; 36.778 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.717      ;
; 36.778 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.717      ;
; 36.778 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.507     ; 2.717      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.598  ; PHY_MDIO                           ; MDIO:MDIO_inst|temp_reg_data[0]           ; PHY_CLK125                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.212     ; 3.505      ;
; 28.432 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.217     ; 5.293      ;
; 28.432 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.217     ; 5.293      ;
; 28.432 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.217     ; 5.293      ;
; 28.432 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.217     ; 5.293      ;
; 28.432 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.217     ; 5.293      ;
; 28.432 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.217     ; 5.293      ;
; 28.432 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.217     ; 5.293      ;
; 29.347 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.208     ; 4.387      ;
; 29.577 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|SI                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.208     ; 4.157      ;
; 30.274 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.208     ; 3.460      ;
; 30.720 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|CS                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.209     ; 3.013      ;
; 32.144 ; Rx_MAC:Rx_MAC_inst|IP_to_write[0]  ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 1.592      ;
; 32.588 ; Rx_MAC:Rx_MAC_inst|IP_to_write[14] ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 1.148      ;
; 32.607 ; Rx_MAC:Rx_MAC_inst|IP_to_write[8]  ; EEPROM:EEPROM_inst|EEPROM_write[8]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.207     ; 1.128      ;
; 32.610 ; Rx_MAC:Rx_MAC_inst|IP_to_write[21] ; EEPROM:EEPROM_inst|EEPROM_write[21]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 1.126      ;
; 32.610 ; Rx_MAC:Rx_MAC_inst|IP_to_write[2]  ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.207     ; 1.125      ;
; 32.611 ; Rx_MAC:Rx_MAC_inst|IP_to_write[23] ; EEPROM:EEPROM_inst|EEPROM_write[23]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 1.125      ;
; 32.611 ; Rx_MAC:Rx_MAC_inst|IP_to_write[3]  ; EEPROM:EEPROM_inst|EEPROM_write[3]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.207     ; 1.124      ;
; 32.613 ; Rx_MAC:Rx_MAC_inst|IP_to_write[17] ; EEPROM:EEPROM_inst|EEPROM_write[17]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 1.123      ;
; 32.614 ; Rx_MAC:Rx_MAC_inst|IP_to_write[27] ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 1.122      ;
; 32.662 ; Rx_MAC:Rx_MAC_inst|IP_to_write[26] ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 1.074      ;
; 32.766 ; Rx_MAC:Rx_MAC_inst|IP_to_write[31] ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.970      ;
; 32.767 ; Rx_MAC:Rx_MAC_inst|IP_to_write[6]  ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.207     ; 0.968      ;
; 32.768 ; Rx_MAC:Rx_MAC_inst|IP_to_write[12] ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.968      ;
; 32.768 ; Rx_MAC:Rx_MAC_inst|IP_to_write[20] ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.968      ;
; 32.769 ; Rx_MAC:Rx_MAC_inst|IP_to_write[9]  ; EEPROM:EEPROM_inst|EEPROM_write[9]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.967      ;
; 32.769 ; Rx_MAC:Rx_MAC_inst|IP_to_write[29] ; EEPROM:EEPROM_inst|EEPROM_write[29]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.967      ;
; 32.770 ; Rx_MAC:Rx_MAC_inst|IP_to_write[30] ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.966      ;
; 32.771 ; Rx_MAC:Rx_MAC_inst|IP_to_write[16] ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.965      ;
; 32.771 ; Rx_MAC:Rx_MAC_inst|IP_to_write[11] ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.965      ;
; 32.937 ; Rx_MAC:Rx_MAC_inst|IP_to_write[4]  ; EEPROM:EEPROM_inst|EEPROM_write[4]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.207     ; 0.798      ;
; 32.938 ; Rx_MAC:Rx_MAC_inst|IP_to_write[19] ; EEPROM:EEPROM_inst|EEPROM_write[19]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.798      ;
; 32.939 ; Rx_MAC:Rx_MAC_inst|IP_to_write[5]  ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.207     ; 0.796      ;
; 32.939 ; Rx_MAC:Rx_MAC_inst|IP_to_write[13] ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.797      ;
; 32.939 ; Rx_MAC:Rx_MAC_inst|IP_to_write[24] ; EEPROM:EEPROM_inst|EEPROM_write[24]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.797      ;
; 32.940 ; Rx_MAC:Rx_MAC_inst|IP_to_write[1]  ; EEPROM:EEPROM_inst|EEPROM_write[1]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.207     ; 0.795      ;
; 32.940 ; Rx_MAC:Rx_MAC_inst|IP_to_write[7]  ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.207     ; 0.795      ;
; 32.940 ; Rx_MAC:Rx_MAC_inst|IP_to_write[10] ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.796      ;
; 32.940 ; Rx_MAC:Rx_MAC_inst|IP_to_write[15] ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.796      ;
; 32.940 ; Rx_MAC:Rx_MAC_inst|IP_to_write[18] ; EEPROM:EEPROM_inst|EEPROM_write[18]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.796      ;
; 32.940 ; Rx_MAC:Rx_MAC_inst|IP_to_write[25] ; EEPROM:EEPROM_inst|EEPROM_write[25]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.796      ;
; 32.941 ; Rx_MAC:Rx_MAC_inst|IP_to_write[22] ; EEPROM:EEPROM_inst|EEPROM_write[22]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.795      ;
; 32.941 ; Rx_MAC:Rx_MAC_inst|IP_to_write[28] ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -6.206     ; 0.795      ;
; 34.429 ; read_PHY                           ; MDIO:MDIO_inst|address2[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.275     ; 5.298      ;
; 34.440 ; read_PHY                           ; MDIO:MDIO_inst|address2[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.275     ; 5.287      ;
; 34.451 ; read_PHY                           ; MDIO:MDIO_inst|address2[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.275     ; 5.276      ;
; 35.036 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[4]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.274     ; 4.692      ;
; 35.036 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[3]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.274     ; 4.692      ;
; 35.036 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.274     ; 4.692      ;
; 35.036 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[1]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.274     ; 4.692      ;
; 35.105 ; read_PHY                           ; MDIO:MDIO_inst|read_count[2]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.275     ; 4.622      ;
; 35.105 ; read_PHY                           ; MDIO:MDIO_inst|read_count[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.275     ; 4.622      ;
; 35.105 ; read_PHY                           ; MDIO:MDIO_inst|read_count[1]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.275     ; 4.622      ;
; 35.105 ; read_PHY                           ; MDIO:MDIO_inst|read_count[3]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.275     ; 4.622      ;
; 35.105 ; read_PHY                           ; MDIO:MDIO_inst|read_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.275     ; 4.622      ;
; 35.342 ; write_PHY                          ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.394      ;
; 35.342 ; write_PHY                          ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.394      ;
; 35.430 ; write_PHY                          ; MDIO:MDIO_inst|preamble[4]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.306      ;
; 35.430 ; write_PHY                          ; MDIO:MDIO_inst|preamble[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.306      ;
; 35.430 ; write_PHY                          ; MDIO:MDIO_inst|preamble[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.306      ;
; 35.430 ; write_PHY                          ; MDIO:MDIO_inst|preamble[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.306      ;
; 35.430 ; write_PHY                          ; MDIO:MDIO_inst|preamble[3]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.306      ;
; 35.430 ; write_PHY                          ; MDIO:MDIO_inst|preamble[5]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.306      ;
; 35.430 ; write_PHY                          ; MDIO:MDIO_inst|preamble[6]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.306      ;
; 35.545 ; write_PHY                          ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.266     ; 4.191      ;
; 35.733 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.280     ; 3.989      ;
; 35.733 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[0]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.280     ; 3.989      ;
; 35.733 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.280     ; 3.989      ;
; 35.733 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.280     ; 3.989      ;
; 35.733 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.280     ; 3.989      ;
; 35.733 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[5]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.280     ; 3.989      ;
; 35.926 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.262     ; 3.814      ;
; 35.926 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.262     ; 3.814      ;
; 35.926 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[1]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.262     ; 3.814      ;
; 35.926 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[2]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.262     ; 3.814      ;
; 35.926 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[3]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.262     ; 3.814      ;
; 36.466 ; write_PHY                          ; MDIO:MDIO_inst|write[0]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.263     ; 3.273      ;
; 36.499 ; write_PHY                          ; MDIO:MDIO_inst|MDIO                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.262     ; 3.241      ;
; 36.740 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[0]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.274     ; 2.988      ;
; 36.867 ; read_PHY                           ; MDIO:MDIO_inst|read[0]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.279     ; 2.856      ;
; 37.140 ; read_PHY                           ; MDIO:MDIO_inst|read_done                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.279     ; 2.583      ;
; 37.423 ; write_PHY                          ; MDIO:MDIO_inst|write_done                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.262     ; 2.317      ;
; 73.749 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.190     ; 6.063      ;
; 73.749 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.190     ; 6.063      ;
; 73.749 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.190     ; 6.063      ;
; 73.797 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 6.013      ;
; 73.797 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 6.013      ;
; 73.797 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 6.013      ;
; 73.797 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[12]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 6.013      ;
; 73.797 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 6.013      ;
; 73.797 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[9]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 6.013      ;
; 73.956 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.190     ; 5.856      ;
; 73.956 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.190     ; 5.856      ;
; 73.956 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.190     ; 5.856      ;
; 74.004 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 5.806      ;
; 74.004 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 5.806      ;
; 74.004 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 5.806      ;
; 74.004 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[12]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 5.806      ;
; 74.004 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.192     ; 5.806      ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.803 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.196     ; 6.981      ;
; 3.048 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.196     ; 6.736      ;
; 3.160 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.262     ; 6.558      ;
; 3.362 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.195     ; 6.423      ;
; 3.615 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.195     ; 6.170      ;
; 3.953 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.195     ; 5.832      ;
; 3.966 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.195     ; 5.819      ;
; 4.104 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.195     ; 5.681      ;
; 4.335 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SCE  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -4.188     ; 5.457      ;
; 7.281 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 6.393      ;
; 7.486 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DCLK ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; 0.000      ; 6.494      ;
; 7.531 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DCLK ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; 0.000      ; 6.449      ;
; 7.557 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 6.117      ;
; 7.654 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 6.020      ;
; 7.689 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.985      ;
; 7.784 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.890      ;
; 7.806 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.868      ;
; 7.844 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.815      ;
; 7.863 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.811      ;
; 7.896 ; Rx_MAC:Rx_MAC_inst|num_blocks[6]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.778      ;
; 7.912 ; Rx_MAC:Rx_MAC_inst|num_blocks[11]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.762      ;
; 7.971 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.703      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.061 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.596      ;
; 8.066 ; Rx_MAC:Rx_MAC_inst|num_blocks[2]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.608      ;
; 8.103 ; Rx_MAC:Rx_MAC_inst|erase                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.260     ; 5.579      ;
; 8.119 ; Rx_MAC:Rx_MAC_inst|num_blocks[9]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.555      ;
; 8.120 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.539      ;
; 8.134 ; Rx_MAC:Rx_MAC_inst|num_blocks[13]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.540      ;
; 8.141 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.518      ;
; 8.141 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.518      ;
; 8.141 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.518      ;
; 8.141 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.518      ;
; 8.141 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.518      ;
; 8.141 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.518      ;
; 8.142 ; Rx_MAC:Rx_MAC_inst|num_blocks[8]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.532      ;
; 8.154 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.520      ;
; 8.156 ; Rx_MAC:Rx_MAC_inst|num_blocks[12]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.518      ;
; 8.215 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.444      ;
; 8.229 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.445      ;
; 8.247 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.427      ;
; 8.252 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.407      ;
; 8.252 ; Rx_MAC:Rx_MAC_inst|num_blocks[10]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.422      ;
; 8.292 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.382      ;
; 8.344 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.330      ;
; 8.347 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.312      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.352 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.305      ;
; 8.368 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.306      ;
; 8.369 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.290      ;
; 8.379 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.295      ;
; 8.417 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.242      ;
; 8.417 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.242      ;
; 8.417 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.242      ;
; 8.417 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.242      ;
; 8.417 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.242      ;
; 8.417 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.242      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.427 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.230      ;
; 8.434 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.240      ;
; 8.459 ; Rx_MAC:Rx_MAC_inst|num_blocks[6]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.200      ;
; 8.474 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.200      ;
; 8.475 ; Rx_MAC:Rx_MAC_inst|num_blocks[11]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.184      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.490 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.285     ; 5.167      ;
; 8.496 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.268     ; 5.178      ;
; 8.514 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.145      ;
; 8.514 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.145      ;
; 8.514 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.145      ;
; 8.514 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.145      ;
; 8.514 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.145      ;
; 8.514 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -6.283     ; 5.145      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 9.444  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.284      ; 11.697     ;
; 9.472  ; cdc_mcp:MDC[0].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 11.679     ;
; 9.514  ; cdc_mcp:MDC[1].IQ_sync|b_data[11]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.252      ; 11.595     ;
; 9.690  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.289      ; 11.456     ;
; 9.717  ; cdc_mcp:MDC[1].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.247      ; 11.387     ;
; 9.723  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.284      ; 11.418     ;
; 9.781  ; cdc_mcp:MDC[0].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.299      ; 11.375     ;
; 9.801  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.284      ; 11.340     ;
; 9.917  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.289      ; 11.229     ;
; 9.993  ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.289      ; 11.153     ;
; 10.029 ; cdc_mcp:MDC[1].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.252      ; 11.080     ;
; 10.144 ; cdc_mcp:MDC[1].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.247      ; 10.960     ;
; 10.198 ; cdc_mcp:MDC[0].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 10.953     ;
; 10.282 ; cdc_mcp:MDC[0].IQ_sync|b_data[25]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 10.869     ;
; 10.296 ; cdc_mcp:MDC[0].IQ_sync|b_data[4]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 10.848     ;
; 10.369 ; cdc_mcp:MDC[0].IQ_sync|b_data[36]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 10.775     ;
; 10.398 ; cdc_mcp:MDC[0].IQ_sync|b_data[11]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.296      ; 10.755     ;
; 10.410 ; cdc_mcp:MDC[0].IQ_sync|b_data[17]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 10.741     ;
; 10.444 ; cdc_mcp:MDC[4].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.260      ; 10.673     ;
; 10.656 ; cdc_mcp:MDC[1].IQ_sync|b_data[20]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.247      ; 10.448     ;
; 10.671 ; cdc_mcp:MDC[3].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.290      ; 10.476     ;
; 10.675 ; cdc_mcp:MDC[1].IQ_sync|b_data[25]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.247      ; 10.429     ;
; 10.798 ; cdc_mcp:MDC[4].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.267      ; 10.326     ;
; 10.819 ; cdc_mcp:MDC[3].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.278      ; 10.316     ;
; 10.978 ; cdc_mcp:MDC[1].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.295      ; 10.174     ;
; 11.149 ; cdc_mcp:MDC[4].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.256      ; 9.964      ;
; 11.157 ; cdc_mcp:MDC[1].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.258      ; 9.958      ;
; 11.169 ; cdc_mcp:MDC[1].IQ_sync|b_data[17]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.247      ; 9.935      ;
; 11.201 ; cdc_mcp:MDC[1].IQ_sync|b_data[37]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.247      ; 9.903      ;
; 11.219 ; cdc_mcp:MDC[0].IQ_sync|b_data[21]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 9.925      ;
; 11.275 ; cdc_mcp:MDC[0].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.295      ; 9.877      ;
; 11.312 ; cdc_mcp:MDC[3].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.298      ; 9.843      ;
; 11.321 ; cdc_mcp:MDC[2].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.262      ; 9.798      ;
; 11.329 ; cdc_mcp:MDC[4].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.256      ; 9.784      ;
; 11.352 ; cdc_mcp:MDC[1].IQ_sync|b_data[36]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.281      ; 9.786      ;
; 11.353 ; cdc_mcp:MDC[0].IQ_sync|b_data[20]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 9.798      ;
; 11.402 ; cdc_mcp:MDC[3].IQ_sync|b_data[18]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.291      ; 9.746      ;
; 11.437 ; cdc_mcp:MDC[3].IQ_sync|b_data[2]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.283      ; 9.703      ;
; 11.460 ; cdc_mcp:MDC[3].IQ_sync|b_data[42]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.282      ; 9.679      ;
; 11.462 ; cdc_mcp:MDC[2].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.275      ; 9.670      ;
; 11.505 ; cdc_mcp:MDC[3].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.275      ; 9.627      ;
; 11.515 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.097     ; 9.208      ;
; 11.552 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.099     ; 9.169      ;
; 11.552 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[7]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.099     ; 9.169      ;
; 11.552 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[5]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.099     ; 9.169      ;
; 11.552 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[6]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.099     ; 9.169      ;
; 11.552 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.099     ; 9.169      ;
; 11.552 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[4]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.099     ; 9.169      ;
; 11.552 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[2]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.099     ; 9.169      ;
; 11.552 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.099     ; 9.169      ;
; 11.559 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_START                                                                                                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.097     ; 9.164      ;
; 11.566 ; cdc_mcp:MDC[0].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.300      ; 9.591      ;
; 11.592 ; cdc_mcp:MDC[3].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.285      ; 9.550      ;
; 11.600 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_IDLE                                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.097     ; 9.123      ;
; 11.623 ; cdc_mcp:MDC[1].IQ_sync|b_data[4]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.281      ; 9.515      ;
; 11.660 ; cdc_mcp:MDC[4].IQ_sync|b_data[35]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.256      ; 9.453      ;
; 11.666 ; cdc_mcp:MDC[0].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.299      ; 9.490      ;
; 11.679 ; cdc_mcp:MDC[1].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.247      ; 9.425      ;
; 11.724 ; cdc_mcp:MDC[1].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.258      ; 9.391      ;
; 11.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.416     ; 8.661      ;
; 11.758 ; cdc_mcp:MDC[1].IQ_sync|b_data[21]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.281      ; 9.380      ;
; 11.780 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.418     ; 8.622      ;
; 11.780 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[7]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.418     ; 8.622      ;
; 11.780 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[5]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.418     ; 8.622      ;
; 11.780 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[6]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.418     ; 8.622      ;
; 11.780 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.418     ; 8.622      ;
; 11.780 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[4]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.418     ; 8.622      ;
; 11.780 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[2]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.418     ; 8.622      ;
; 11.780 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.418     ; 8.622      ;
; 11.787 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_START                                                                                                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.416     ; 8.617      ;
; 11.828 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_IDLE                                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.416     ; 8.576      ;
; 11.887 ; cdc_mcp:MDC[4].IQ_sync|b_data[2]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.282      ; 9.252      ;
; 11.890 ; cdc_mcp:MDC[3].IQ_sync|b_data[5]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.278      ; 9.245      ;
; 11.941 ; cdc_mcp:MDC[0].IQ_sync|b_data[10]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.299      ; 9.215      ;
; 11.941 ; cdc_mcp:MDC[1].IQ_sync|b_data[10]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.252      ; 9.168      ;
; 11.949 ; cdc_mcp:MDC[1].IQ_sync|b_data[42]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.252      ; 9.160      ;
; 11.999 ; cdc_mcp:MDC[4].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.257      ; 9.115      ;
; 12.078 ; cdc_mcp:MDC[0].IQ_sync|b_data[3]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.292      ; 9.071      ;
; 12.078 ; cdc_mcp:MDC[6].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.274      ; 9.053      ;
; 12.084 ; cdc_mcp:MDC[4].IQ_sync|b_data[7]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.272      ; 9.045      ;
; 12.085 ; cdc_mcp:MDC[0].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.287      ; 9.059      ;
; 12.116 ; cdc_mcp:MDC[3].IQ_sync|b_data[30]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.265      ; 9.006      ;
; 12.196 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.141     ; 8.483      ;
; 12.197 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.141     ; 8.482      ;
; 12.203 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.141     ; 8.476      ;
; 12.207 ; cdc_mcp:MDC[0].IQ_sync|b_data[42]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.292      ; 8.942      ;
; 12.211 ; cdc_mcp:MDC[1].IQ_sync|b_data[35]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.258      ; 8.904      ;
; 12.248 ; cdc_mcp:MDC[0].IQ_sync|b_data[34]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.292      ; 8.901      ;
; 12.261 ; cdc_mcp:MDC[4].IQ_sync|b_data[34]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.265      ; 8.861      ;
; 12.265 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.120     ; 8.435      ;
; 12.265 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[22]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.120     ; 8.435      ;
; 12.265 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.120     ; 8.435      ;
; 12.265 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[18]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.120     ; 8.435      ;
; 12.267 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.112     ; 8.441      ;
; 12.267 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.112     ; 8.441      ;
; 12.267 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.112     ; 8.441      ;
; 12.267 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.112     ; 8.441      ;
; 12.269 ; cdc_mcp:MDC[3].IQ_sync|b_data[34]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.290      ; 8.878      ;
; 12.315 ; cdc_mcp:MDC[4].IQ_sync|b_data[40]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.260      ; 8.802      ;
; 12.375 ; cdc_mcp:MDC[0].IQ_sync|b_data[24]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.294      ; 8.776      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                           ;
+--------+-----------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 11.827 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.203     ; 7.972      ;
; 12.107 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 7.694      ;
; 12.239 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 7.562      ;
; 12.282 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.201     ; 7.519      ;
; 12.551 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 7.278      ;
; 12.575 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 7.254      ;
; 13.107 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 6.719      ;
; 13.132 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.135     ; 26.735     ;
; 13.190 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.239     ; 26.573     ;
; 13.243 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 26.537     ;
; 13.244 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.215     ; 6.543      ;
; 13.259 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.135     ; 26.608     ;
; 13.524 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 6.265      ;
; 13.592 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 26.188     ;
; 13.623 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 6.204      ;
; 13.623 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 6.204      ;
; 13.623 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.175     ; 6.204      ;
; 13.656 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 6.133      ;
; 13.690 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 26.090     ;
; 13.699 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.213     ; 6.090      ;
; 13.755 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.148     ; 26.099     ;
; 13.796 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.252     ; 25.954     ;
; 13.817 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 25.965     ;
; 13.836 ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 25.946     ;
; 13.861 ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 25.917     ;
; 13.866 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.235     ; 25.901     ;
; 13.882 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.148     ; 25.972     ;
; 13.901 ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 25.879     ;
; 13.968 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.849      ;
; 13.976 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.192     ; 5.834      ;
; 13.992 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 5.825      ;
; 13.998 ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 25.782     ;
; 14.037 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.142     ; 25.823     ;
; 14.082 ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 25.696     ;
; 14.113 ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 25.667     ;
; 14.118 ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 25.660     ;
; 14.141 ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 25.621     ;
; 14.175 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.246     ; 25.581     ;
; 14.201 ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 25.577     ;
; 14.215 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.235     ; 25.552     ;
; 14.245 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.229     ; 25.528     ;
; 14.253 ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 25.533     ;
; 14.261 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.142     ; 25.599     ;
; 14.292 ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 25.488     ;
; 14.306 ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.218     ; 25.478     ;
; 14.313 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.235     ; 25.454     ;
; 14.380 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.252     ; 25.370     ;
; 14.392 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.134     ; 25.476     ;
; 14.405 ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.218     ; 25.379     ;
; 14.408 ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.218     ; 25.376     ;
; 14.433 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 25.331     ;
; 14.440 ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 25.338     ;
; 14.440 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.233     ; 25.329     ;
; 14.442 ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 25.320     ;
; 14.443 ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 25.319     ;
; 14.459 ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.233     ; 25.310     ;
; 14.468 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 5.360      ;
; 14.484 ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.237     ; 25.281     ;
; 14.488 ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.239     ; 25.275     ;
; 14.497 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.229     ; 25.276     ;
; 14.497 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 5.331      ;
; 14.503 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 25.278     ;
; 14.519 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.134     ; 25.349     ;
; 14.524 ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.235     ; 25.243     ;
; 14.524 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 5.290      ;
; 14.532 ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 25.254     ;
; 14.567 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.229     ; 25.206     ;
; 14.581 ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 25.205     ;
; 14.589 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.148     ; 25.265     ;
; 14.595 ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 25.187     ;
; 14.621 ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.235     ; 25.146     ;
; 14.651 ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 25.111     ;
; 14.659 ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 25.127     ;
; 14.666 ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 25.096     ;
; 14.705 ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.237     ; 25.060     ;
; 14.722 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 25.053     ;
; 14.736 ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.235     ; 25.031     ;
; 14.741 ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.237     ; 25.024     ;
; 14.747 ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.253     ; 25.002     ;
; 14.764 ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.231     ; 25.007     ;
; 14.766 ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.231     ; 25.005     ;
; 14.786 ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.218     ; 24.998     ;
; 14.809 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.135     ; 25.058     ;
; 14.824 ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.237     ; 24.941     ;
; 14.838 ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 24.937     ;
; 14.842 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.148     ; 25.012     ;
; 14.850 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.239     ; 24.913     ;
; 14.851 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.142     ; 25.009     ;
; 14.852 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 24.929     ;
; 14.858 ; EEPROM:EEPROM_inst|This_MAC[13]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.238     ; 24.906     ;
; 14.876 ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.229     ; 24.897     ;
; 14.901 ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.253     ; 24.848     ;
; 14.903 ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.229     ; 24.870     ;
; 14.909 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.246     ; 24.847     ;
; 14.915 ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.235     ; 24.852     ;
; 14.920 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 24.860     ;
; 14.921 ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 24.865     ;
; 14.936 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.135     ; 24.931     ;
; 14.948 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.235     ; 24.819     ;
; 14.950 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 24.831     ;
+--------+-----------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PHY_RX_CLOCK_2'                                                                                                                                                                           ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                      ; Launch Clock                                                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; 17.894 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 5.557      ; 7.575      ;
; 17.894 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 5.557      ; 7.575      ;
; 17.894 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 5.557      ; 7.575      ;
; 17.894 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 5.557      ; 7.575      ;
; 18.430 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 5.566      ; 7.048      ;
; 21.697 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 5.558      ; 3.773      ;
; 25.574 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 14.233     ;
; 25.574 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 14.233     ;
; 25.574 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 14.233     ;
; 25.574 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 14.233     ;
; 26.110 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.176     ; 13.706     ;
; 26.134 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.680     ; 13.178     ;
; 26.134 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.680     ; 13.178     ;
; 26.134 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.680     ; 13.178     ;
; 26.134 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.680     ; 13.178     ;
; 26.483 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.601     ; 12.908     ;
; 26.483 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.601     ; 12.908     ;
; 26.483 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.601     ; 12.908     ;
; 26.483 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.601     ; 12.908     ;
; 26.623 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.178     ; 13.191     ;
; 26.623 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.178     ; 13.191     ;
; 26.623 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.178     ; 13.191     ;
; 26.623 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.178     ; 13.191     ;
; 26.645 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|left_shift[8]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 13.182     ;
; 26.646 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|left_shift[9]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 13.181     ;
; 26.670 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.671     ; 12.651     ;
; 26.716 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.184     ; 13.092     ;
; 26.716 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.184     ; 13.092     ;
; 26.716 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.184     ; 13.092     ;
; 26.716 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.184     ; 13.092     ;
; 26.750 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 13.057     ;
; 26.845 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.182     ; 12.965     ;
; 26.845 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.182     ; 12.965     ;
; 26.845 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.182     ; 12.965     ;
; 26.845 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.182     ; 12.965     ;
; 26.861 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.945     ;
; 26.861 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.945     ;
; 26.861 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.945     ;
; 26.861 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.945     ;
; 27.019 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.592     ; 12.381     ;
; 27.122 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.182     ; 12.688     ;
; 27.122 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.182     ; 12.688     ;
; 27.122 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.182     ; 12.688     ;
; 27.122 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.182     ; 12.688     ;
; 27.159 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.169     ; 12.664     ;
; 27.204 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.649     ; 12.139     ;
; 27.204 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.649     ; 12.139     ;
; 27.204 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.649     ; 12.139     ;
; 27.204 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.649     ; 12.139     ;
; 27.216 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[42]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.206     ; 12.570     ;
; 27.216 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[41]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.206     ; 12.570     ;
; 27.252 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.175     ; 12.565     ;
; 27.262 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.544     ;
; 27.262 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.544     ;
; 27.262 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.544     ;
; 27.262 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.544     ;
; 27.262 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.544     ;
; 27.262 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.544     ;
; 27.262 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.186     ; 12.544     ;
; 27.279 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.177     ; 12.536     ;
; 27.339 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.452     ;
; 27.339 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.452     ;
; 27.339 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.452     ;
; 27.339 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.452     ;
; 27.339 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.452     ;
; 27.339 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.452     ;
; 27.339 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.452     ;
; 27.368 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|left_shift[8]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 12.459     ;
; 27.369 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|left_shift[9]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.165     ; 12.458     ;
; 27.376 ; Rx_MAC:Rx_MAC_inst|PHY_output[107]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.180     ; 12.436     ;
; 27.376 ; Rx_MAC:Rx_MAC_inst|PHY_output[107]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.180     ; 12.436     ;
; 27.376 ; Rx_MAC:Rx_MAC_inst|PHY_output[107]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.180     ; 12.436     ;
; 27.376 ; Rx_MAC:Rx_MAC_inst|PHY_output[107]     ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.180     ; 12.436     ;
; 27.381 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.173     ; 12.438     ;
; 27.390 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.401     ;
; 27.390 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.401     ;
; 27.390 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.401     ;
; 27.390 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.401     ;
; 27.390 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.401     ;
; 27.390 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.401     ;
; 27.390 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.201     ; 12.401     ;
; 27.473 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 12.334     ;
; 27.509 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[2]            ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.212     ; 12.271     ;
; 27.509 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[10]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.212     ; 12.271     ;
; 27.518 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[2]                   ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.277     ;
; 27.518 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[2]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.277     ;
; 27.518 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[34]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.277     ;
; 27.518 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[10]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.277     ;
; 27.518 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[42]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.277     ;
; 27.518 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[7]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.277     ;
; 27.518 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[30]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.277     ;
; 27.528 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|left_shift[1]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.173     ; 12.291     ;
; 27.561 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|left_shift[7]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.177     ; 12.254     ;
; 27.569 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[10]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.195     ; 12.228     ;
; 27.569 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[9]                   ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.195     ; 12.228     ;
; 27.569 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[1]                   ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.195     ; 12.228     ;
; 27.575 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.220     ;
; 27.575 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.220     ;
; 27.575 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.220     ;
; 27.575 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.197     ; 12.220     ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 20.647 ; Attenuator:Attenuator_ADC2|ATTN_LE                      ; ATTN_LE_2                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -4.143     ; 5.880      ;
; 20.786 ; Attenuator:Attenuator_ADC2|ATTN_DATA                    ; ATTN_DATA_2                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -4.143     ; 5.741      ;
; 21.177 ; Attenuator:Attenuator_ADC1|ATTN_LE                      ; ATTN_LE                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -4.132     ; 5.361      ;
; 21.853 ; Attenuator:Attenuator_ADC1|ATTN_DATA                    ; ATTN_DATA                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -4.132     ; 4.685      ;
; 30.670 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.269     ; 9.753      ;
; 31.023 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.202     ; 9.467      ;
; 31.198 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.269     ; 9.225      ;
; 31.551 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.202     ; 8.939      ;
; 31.671 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.269     ; 8.752      ;
; 31.969 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.259     ; 8.464      ;
; 32.024 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.202     ; 8.466      ;
; 32.322 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.192     ; 8.178      ;
; 32.326 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.259     ; 8.107      ;
; 32.673 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.259     ; 7.760      ;
; 32.679 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.192     ; 7.821      ;
; 33.026 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.192     ; 7.474      ;
; 33.571 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.277     ; 6.844      ;
; 33.651 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.277     ; 6.764      ;
; 33.654 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.277     ; 6.761      ;
; 33.662 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.277     ; 6.753      ;
; 33.784 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.210     ; 6.698      ;
; 33.802 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.277     ; 6.613      ;
; 34.004 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.210     ; 6.478      ;
; 34.007 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.210     ; 6.475      ;
; 34.015 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.210     ; 6.467      ;
; 34.120 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.265     ; 6.307      ;
; 34.155 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.210     ; 6.327      ;
; 34.331 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.265     ; 6.096      ;
; 34.343 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.265     ; 6.084      ;
; 34.344 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.265     ; 6.083      ;
; 34.473 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.198     ; 6.021      ;
; 34.684 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.198     ; 5.810      ;
; 34.696 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.198     ; 5.798      ;
; 34.697 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.198     ; 5.797      ;
; 34.794 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.265     ; 5.633      ;
; 35.147 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.198     ; 5.347      ;
; 40.233 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; pulsegen:pulse|p1                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; 3.956      ; 4.415      ;
; 40.326 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; pulsegen:pulse|p1                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; 3.956      ; 4.322      ;
; 50.822 ; TLV320_SPI:TLV|nCS                                      ; nCS                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.235     ; 6.303      ;
; 51.764 ; TLV320_SPI:TLV|MOSI                                     ; MOSI                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.235     ; 5.361      ;
; 61.337 ; Attenuator:Attenuator_ADC2|ATTN_LE                      ; ATTN_LE_2                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.143     ; 5.880      ;
; 61.476 ; Attenuator:Attenuator_ADC2|ATTN_DATA                    ; ATTN_DATA_2                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.143     ; 5.741      ;
; 61.867 ; Attenuator:Attenuator_ADC1|ATTN_LE                      ; ATTN_LE                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.132     ; 5.361      ;
; 62.543 ; Attenuator:Attenuator_ADC1|ATTN_DATA                    ; ATTN_DATA                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -4.132     ; 4.685      ;
; 74.651 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.651      ;
; 74.709 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.593      ;
; 74.853 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.449      ;
; 74.908 ; TLV320_SPI:TLV|load[2]                                  ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.069     ; 6.405      ;
; 74.977 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.325      ;
; 75.054 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 6.242      ;
; 75.180 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.122      ;
; 75.181 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.121      ;
; 75.182 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.120      ;
; 75.204 ; TLV320_SPI:TLV|tlv_timeout[11]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 6.092      ;
; 75.210 ; TLV320_SPI:TLV|tlv_timeout[6]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 6.086      ;
; 75.212 ; TLV320_SPI:TLV|tlv_timeout[10]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 6.084      ;
; 75.238 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.064      ;
; 75.239 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.063      ;
; 75.240 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 6.062      ;
; 75.377 ; TLV320_SPI:TLV|tlv_timeout[7]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.919      ;
; 75.380 ; TLV320_SPI:TLV|tlv_timeout[9]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.916      ;
; 75.382 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.920      ;
; 75.383 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.919      ;
; 75.384 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.918      ;
; 75.435 ; TLV320_SPI:TLV|tlv_timeout[2]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.861      ;
; 75.442 ; TLV320_SPI:TLV|tlv_timeout[0]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.854      ;
; 75.461 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|SSCK                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.841      ;
; 75.461 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|nCS                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.841      ;
; 75.461 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0011                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.841      ;
; 75.461 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0010                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.841      ;
; 75.461 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0101                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.841      ;
; 75.461 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0001                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.841      ;
; 75.461 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0000                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.841      ;
; 75.461 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0100                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.841      ;
; 75.504 ; TLV320_SPI:TLV|tlv_timeout[4]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.792      ;
; 75.506 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.796      ;
; 75.507 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.795      ;
; 75.507 ; TLV320_SPI:TLV|tlv_timeout[8]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.789      ;
; 75.508 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.794      ;
; 75.519 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|SSCK                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.783      ;
; 75.519 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|nCS                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.783      ;
; 75.519 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0011                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.783      ;
; 75.519 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0010                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.783      ;
; 75.519 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0101                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.783      ;
; 75.519 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0001                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.783      ;
; 75.519 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0000                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.783      ;
; 75.519 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0100                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.783      ;
; 75.583 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.713      ;
; 75.584 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.712      ;
; 75.585 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.717      ;
; 75.585 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.711      ;
; 75.611 ; TLV320_SPI:TLV|tlv_timeout[3]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.086     ; 5.685      ;
; 75.638 ; TLV320_SPI:TLV|load[1]                                  ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.069     ; 5.675      ;
; 75.643 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.080     ; 5.659      ;
; 75.653 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_boost                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.099     ; 5.630      ;
; 75.653 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.099     ; 5.630      ;
; 75.653 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[4]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.099     ; 5.630      ;
; 75.653 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.099     ; 5.630      ;
; 75.653 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[1]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.099     ; 5.630      ;
; 75.653 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|prev_line_in_gain[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.099     ; 5.630      ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                 ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                           ; To Node                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[23] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10410.943 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.023     ; 5.676      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.226 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.156     ; 5.260      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10411.405 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[11] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.017     ; 5.220      ;
; 10412.733 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.190     ; 3.719      ;
; 10413.199 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.119     ; 3.324      ;
; 10414.498 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.166     ; 1.978      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[12]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[9]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[10]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[11]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[14]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[13]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[15]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[17]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.531 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[16]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.665      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[7]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[0]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[2]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[3]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[4]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[5]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[6]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[8]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.608 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[1]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.592      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[12]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[9]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[10]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[11]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[14]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[13]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[15]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[17]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.787 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[16]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.086     ; 7.409      ;
; 20825.791 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.078     ; 7.413      ;
; 20825.791 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.078     ; 7.413      ;
; 20825.791 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.078     ; 7.413      ;
; 20825.791 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.078     ; 7.413      ;
; 20825.791 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.078     ; 7.413      ;
; 20825.791 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.078     ; 7.413      ;
; 20825.791 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.078     ; 7.413      ;
; 20825.791 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.078     ; 7.413      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[7]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[0]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[2]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[3]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[4]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[5]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[6]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[8]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[1]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.082     ; 7.336      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[15]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[5]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[9]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[6]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[7]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[8]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[10]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[11]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
; 20825.983 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[14]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.076     ; 7.223      ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock   ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; 0.371 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.061      ;
; 0.387 ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.158     ; 0.684      ;
; 0.388 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.461      ; 1.079      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.158     ; 0.705      ;
; 0.412 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 0.684      ;
; 0.443 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.716      ;
; 0.447 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.096      ; 0.738      ;
; 0.448 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.096      ; 0.739      ;
; 0.449 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.096      ; 0.740      ;
; 0.453 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.726      ;
; 0.464 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.737      ;
; 0.464 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.737      ;
; 0.474 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.747      ;
; 0.486 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[5]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.759      ;
; 0.487 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.760      ;
; 0.573 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.846      ;
; 0.586 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.859      ;
; 0.606 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.879      ;
; 0.622 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.096      ; 0.913      ;
; 0.622 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.096      ; 0.913      ;
; 0.623 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.096      ; 0.914      ;
; 0.629 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.902      ;
; 0.640 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.913      ;
; 0.643 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.916      ;
; 0.646 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.919      ;
; 0.652 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.925      ;
; 0.677 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.950      ;
; 0.718 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.991      ;
; 0.721 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.994      ;
; 0.724 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 0.997      ;
; 0.729 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.002      ;
; 0.736 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.009      ;
; 0.739 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.012      ;
; 0.746 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.019      ;
; 0.773 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.046      ;
; 0.806 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.079      ;
; 0.826 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.099      ;
; 0.827 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.100      ;
; 0.827 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.100      ;
; 0.890 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.580      ;
; 0.988 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.461      ; 1.679      ;
; 1.012 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.461      ; 1.703      ;
; 1.125 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.398      ;
; 1.133 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.406      ;
; 1.146 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 1.836      ;
; 1.154 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.080      ; 1.429      ;
; 1.169 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.442      ;
; 1.169 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.442      ;
; 1.169 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.442      ;
; 1.178 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.451      ;
; 1.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.452      ;
; 1.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.078      ; 1.452      ;
; 1.251 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.074      ; 1.520      ;
; 1.282 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.074      ; 1.551      ;
; 1.369 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 1.648      ;
; 1.415 ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.513      ; 2.158      ;
; 1.415 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 1.694      ;
; 1.424 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.114      ;
; 1.435 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.077      ; 1.707      ;
; 1.440 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.081      ; 1.716      ;
; 1.445 ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.513      ; 2.188      ;
; 1.456 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.461      ; 2.147      ;
; 1.459 ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.513      ; 2.202      ;
; 1.459 ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.513      ; 2.202      ;
; 1.533 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 1.812      ;
; 1.580 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 1.859      ;
; 1.656 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.346      ;
; 1.683 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 1.962      ;
; 1.728 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 2.007      ;
; 1.788 ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.509      ; 2.527      ;
; 1.796 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.461      ; 2.487      ;
; 1.822 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 2.104      ;
; 1.822 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 2.101      ;
; 1.868 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 2.150      ;
; 1.868 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 2.147      ;
; 1.877 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.463      ; 2.570      ;
; 1.909 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.464      ; 2.603      ;
; 1.935 ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.509      ; 2.674      ;
; 1.986 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 2.268      ;
; 1.986 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 2.265      ;
; 2.001 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.461      ; 2.692      ;
; 2.020 ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.509      ; 2.759      ;
; 2.033 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.052      ; 2.315      ;
; 2.033 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.049      ; 2.312      ;
; 2.034 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.333     ; 1.896      ;
; 2.047 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.072      ; 2.314      ;
; 2.047 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.072      ; 2.314      ;
; 2.047 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.072      ; 2.314      ;
; 2.047 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.072      ; 2.314      ;
; 2.066 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.460      ; 2.756      ;
; 2.080 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.333     ; 1.942      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.377 ; receiver:receiver_inst0|firX8R8:fir2|waddr[3]                                                               ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.055      ;
; 0.393 ; receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                               ; receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                                                                             ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; receiver:receiver_inst0|firX8R8:fir2|wstate[3]                                                              ; receiver:receiver_inst0|firX8R8:fir2|wstate[3]                                                                                                            ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                              ; receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                                                                            ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.400 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.062      ;
; 0.401 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.071      ;
; 0.401 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.071      ;
; 0.402 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.064      ;
; 0.403 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.065      ;
; 0.404 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.066      ;
; 0.404 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.066      ;
; 0.405 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.067      ;
; 0.406 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.068      ;
; 0.406 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.068      ;
; 0.407 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.070      ;
; 0.407 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.068      ;
; 0.408 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.070      ;
; 0.413 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.075      ;
; 0.418 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.080      ;
; 0.418 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.079      ;
; 0.420 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.090      ;
; 0.420 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.082      ;
; 0.423 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.086      ;
; 0.424 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.080      ;
; 0.431 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.092      ;
; 0.433 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.095      ;
; 0.433 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.095      ;
; 0.433 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.094      ;
; 0.434 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.096      ;
; 0.435 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.096      ;
; 0.436 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.098      ;
; 0.437 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.107      ;
; 0.437 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.099      ;
; 0.437 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.098      ;
; 0.439 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.101      ;
; 0.439 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.101      ;
; 0.439 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.101      ;
; 0.439 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.101      ;
; 0.440 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.102      ;
; 0.440 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.102      ;
; 0.440 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.102      ;
; 0.440 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.102      ;
; 0.441 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.103      ;
; 0.441 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.102      ;
; 0.441 ; receiver:receiver_inst0|cordic:cordic_inst|Z[16][2]                                                         ; receiver:receiver_inst0|cordic:cordic_inst|Z[17][2]                                                                                                       ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.442 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.105      ;
; 0.442 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.103      ;
; 0.444 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.100      ;
; 0.449 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.105      ;
; 0.450 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.106      ;
; 0.450 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.112      ;
; 0.454 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.110      ;
; 0.454 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.110      ;
; 0.458 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.121      ;
; 0.468 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.059      ;
; 0.468 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.060      ;
; 0.470 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.062      ;
; 0.470 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.061      ;
; 0.471 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.070      ;
; 0.472 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.064      ;
; 0.472 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.071      ;
; 0.472 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.063      ;
; 0.472 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.062      ;
; 0.473 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.064      ;
; 0.473 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.065      ;
; 0.473 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.135      ;
; 0.474 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.066      ;
; 0.474 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.065      ;
; 0.475 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.066      ;
; 0.475 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.066      ;
; 0.476 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.076      ;
; 0.477 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.069      ;
; 0.478 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.070      ;
; 0.478 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.068      ;
; 0.479 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.069      ;
; 0.481 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.071      ;
; 0.483 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.074      ;
; 0.483 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.075      ;
; 0.484 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]              ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.484 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.759      ;
; 0.485 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.141      ;
; 0.485 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.076      ;
; 0.486 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7]              ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.761      ;
; 0.488 ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.761      ;
; 0.494 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[39] ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[39]                                                          ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.767      ;
; 0.494 ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[39] ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[39]                                                          ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.767      ;
; 0.495 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.087      ;
; 0.495 ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[6]  ; receiver:receiver_inst0|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[6]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.768      ;
; 0.496 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.088      ;
; 0.496 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[6]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.086      ;
; 0.498 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[2]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.369      ; 1.097      ;
; 0.502 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[0]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.370      ; 1.102      ;
; 0.504 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.095      ;
; 0.504 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.096      ;
; 0.505 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[1]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.097      ;
; 0.508 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[7]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.100      ;
; 0.509 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.100      ;
; 0.511 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[3]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.104      ;
; 0.511 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[5]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.101      ;
; 0.512 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[4]                                                      ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.104      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: '_122MHz'                                                                                                                                                                                                                  ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; C122_fir_i[7]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.051      ;
; 0.383 ; C122_fir_i[8]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.051      ;
; 0.384 ; C122_fir_i[14]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.054      ;
; 0.385 ; C122_fir_i[3]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.053      ;
; 0.386 ; C122_fir_q[8]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.054      ;
; 0.388 ; C122_fir_i[9]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.056      ;
; 0.390 ; C122_fir_q[3]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.060      ;
; 0.390 ; C122_fir_q[13]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.058      ;
; 0.390 ; C122_fir_i[6]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.060      ;
; 0.391 ; C122_fir_q[11]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.059      ;
; 0.392 ; C122_fir_i[4]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.060      ;
; 0.392 ; FirInterp8_1024:fi|waddr[0]      ; FirInterp8_1024:fi|waddr[0]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; FirInterp8_1024:fi|rstate.rRun   ; FirInterp8_1024:fi|rstate.rRun                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; FirInterp8_1024:fi|we            ; FirInterp8_1024:fi|we                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; FirInterp8_1024:fi|req           ; FirInterp8_1024:fi|req                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; FirInterp8_1024:fi|phase[1]      ; FirInterp8_1024:fi|phase[1]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; FirInterp8_1024:fi|phase[0]      ; FirInterp8_1024:fi|phase[0]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; FirInterp8_1024:fi|phase[2]      ; FirInterp8_1024:fi|phase[2]                                                                                                          ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; FirInterp8_1024:fi|rstate.rWait  ; FirInterp8_1024:fi|rstate.rWait                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.669      ;
; 0.395 ; C122_fir_i[15]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.065      ;
; 0.397 ; C122_fir_q[4]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.065      ;
; 0.400 ; C122_fir_q[10]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.068      ;
; 0.400 ; C122_fir_i[10]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.070      ;
; 0.403 ; C122_fir_i[11]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.071      ;
; 0.404 ; C122_fir_q[6]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.072      ;
; 0.405 ; C122_fir_q[9]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.075      ;
; 0.408 ; CicInterpM5:in2|counter[8]       ; CicInterpM5:in2|counter[8]                                                                                                           ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.684      ;
; 0.410 ; FirInterp8_1024:fi|caddr[0]      ; FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_8j91:auto_generated|ram_block1a0~porta_address_reg0   ; _122MHz      ; _122MHz     ; 0.000        ; 0.433      ; 1.073      ;
; 0.410 ; C122_fir_q[7]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.080      ;
; 0.411 ; PWM_count[0]                     ; PWM_count[0]                                                                                                                         ; _122MHz      ; _122MHz     ; 0.000        ; 0.078      ; 0.684      ;
; 0.412 ; C122_fir_i[0]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.082      ;
; 0.413 ; C122_fir_i[5]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.083      ;
; 0.414 ; C122_fir_q[15]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.439      ; 1.083      ;
; 0.417 ; C122_fir_q[1]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.087      ;
; 0.421 ; C122_fir_i[13]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.089      ;
; 0.427 ; FirInterp8_1024:fi|waddr[1]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz      ; _122MHz     ; 0.000        ; 0.435      ; 1.092      ;
; 0.432 ; C122_fir_i[12]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.100      ;
; 0.433 ; FirInterp8_1024:fi|waddr[3]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz      ; _122MHz     ; 0.000        ; 0.435      ; 1.098      ;
; 0.438 ; cpl_cordic:cordic_inst|Z[16][1]  ; cpl_cordic:cordic_inst|Z[17][2]                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.715      ;
; 0.439 ; C122_fir_i[1]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.440      ; 1.109      ;
; 0.443 ; C122_fir_q[12]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz      ; _122MHz     ; 0.000        ; 0.438      ; 1.111      ;
; 0.447 ; CicInterpM5:in2|dx3[22]          ; CicInterpM5:in2|x4[23]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.723      ;
; 0.461 ; cdc_sync:Tx_Q|q1[1]              ; cdc_sync:Tx_Q|sigb[1]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; cdc_sync:Tx_Q|q1[10]             ; cdc_sync:Tx_Q|sigb[10]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; cdc_sync:Tx_Q|q1[11]             ; cdc_sync:Tx_Q|sigb[11]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; cdc_sync:Tx_I|q1[1]              ; cdc_sync:Tx_I|sigb[1]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; cdc_sync:Tx_I|q1[3]              ; cdc_sync:Tx_I|sigb[3]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; cdc_sync:Tx_I|sigb[10]           ; C122_fir_i[10]                                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; cdc_sync:Tx_I|q1[13]             ; cdc_sync:Tx_I|sigb[13]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; FirInterp8_1024:fi|rstate.rAddrA ; FirInterp8_1024:fi|rstate.rAddrB                                                                                                     ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; cpl_cordic:cordic_inst|Z[7][1]   ; cpl_cordic:cordic_inst|Z[8][1]                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; cpl_cordic:cordic_inst|Z[6][1]   ; cpl_cordic:cordic_inst|Z[7][1]                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; cpl_cordic:cordic_inst|Z[7][2]   ; cpl_cordic:cordic_inst|Z[8][2]                                                                                                       ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; cpl_cordic:cordic_inst|Z[13][0]  ; cpl_cordic:cordic_inst|Z[14][0]                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; CicInterpM5:in2|y4[53]           ; CicInterpM5:in2|y4[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; CicInterpM5:in2|y3[53]           ; CicInterpM5:in2|y3[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; CicInterpM5:in2|y2[53]           ; CicInterpM5:in2|y2[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; CicInterpM5:in2|s5[53]           ; CicInterpM5:in2|s5[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; CicInterpM5:in2|s4[53]           ; CicInterpM5:in2|s4[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; cdc_sync:Tx_I|q1[5]              ; cdc_sync:Tx_I|sigb[5]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; cdc_sync:Tx_I|q1[8]              ; cdc_sync:Tx_I|sigb[8]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; CicInterpM5:in2|s3[53]           ; CicInterpM5:in2|s3[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.079      ; 0.737      ;
; 0.463 ; CicInterpM5:in2|s2[53]           ; CicInterpM5:in2|s2[53]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.079      ; 0.737      ;
; 0.463 ; FirInterp8_1024:fi|y_imag[15]    ; CicInterpM5:in2|q0[15]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; FirInterp8_1024:fi|y_imag[13]    ; CicInterpM5:in2|q0[13]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; FirInterp8_1024:fi|y_imag[10]    ; CicInterpM5:in2|q0[10]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; FirInterp8_1024:fi|y_real[4]     ; CicInterpM5:in2|x0[4]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; cdc_sync:Tx_Q|q1[0]              ; cdc_sync:Tx_Q|sigb[0]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; cdc_sync:Tx_Q|sigb[2]            ; C122_fir_q[2]                                                                                                                        ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; cdc_sync:Tx_Q|sigb[5]            ; C122_fir_q[5]                                                                                                                        ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; cdc_sync:Tx_I|q1[2]              ; cdc_sync:Tx_I|sigb[2]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; cdc_sync:Tx_I|q1[6]              ; cdc_sync:Tx_I|sigb[6]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; cdc_sync:Tx_I|q1[11]             ; cdc_sync:Tx_I|sigb[11]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; cdc_sync:Tx_I|q1[15]             ; cdc_sync:Tx_I|sigb[15]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; cpl_cordic:cordic_inst|Z[13][1]  ; cpl_cordic:cordic_inst|Z[14][1]                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.740      ;
; 0.464 ; cdc_sync:Tx_Q|q1[14]             ; cdc_sync:Tx_Q|sigb[14]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.741      ;
; 0.464 ; cdc_sync:Tx_Q|q1[15]             ; cdc_sync:Tx_Q|sigb[15]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.741      ;
; 0.464 ; cdc_sync:Tx_I|q1[9]              ; cdc_sync:Tx_I|sigb[9]                                                                                                                ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.740      ;
; 0.475 ; FirInterp8_1024:fi|waddr[5]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz      ; _122MHz     ; 0.000        ; 0.435      ; 1.140      ;
; 0.482 ; CicInterpM5:in2|q1[20]           ; CicInterpM5:in2|dq1[20]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CicInterpM5:in2|q0[19]           ; CicInterpM5:in2|dq0[19]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; CicInterpM5:in2|q0[14]           ; CicInterpM5:in2|dq0[14]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; CicInterpM5:in2|q0[2]            ; CicInterpM5:in2|dq0[2]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; FirInterp8_1024:fi|rstate.rWait  ; FirInterp8_1024:fi|rstate.rAddr                                                                                                      ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.758      ;
; 0.483 ; CicInterpM5:in2|q0[18]           ; CicInterpM5:in2|dq0[18]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CicInterpM5:in2|q0[11]           ; CicInterpM5:in2|dq0[11]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CicInterpM5:in2|q0[8]            ; CicInterpM5:in2|dq0[8]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CicInterpM5:in2|x0[18]           ; CicInterpM5:in2|dx0[18]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CicInterpM5:in2|x0[5]            ; CicInterpM5:in2|dx0[5]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.759      ;
; 0.484 ; CicInterpM5:in2|q4[22]           ; CicInterpM5:in2|dq4[22]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; CicInterpM5:in2|q1[16]           ; CicInterpM5:in2|dq1[16]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CicInterpM5:in2|q1[11]           ; CicInterpM5:in2|dq1[11]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CicInterpM5:in2|q0[9]            ; CicInterpM5:in2|dq0[9]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CicInterpM5:in2|q1[5]            ; CicInterpM5:in2|dq1[5]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CicInterpM5:in2|q0[4]            ; CicInterpM5:in2|dq0[4]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CicInterpM5:in2|q0[1]            ; CicInterpM5:in2|dq0[1]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CicInterpM5:in2|x0[17]           ; CicInterpM5:in2|dx0[17]                                                                                                              ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CicInterpM5:in2|x0[7]            ; CicInterpM5:in2|dx0[7]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.760      ;
; 0.485 ; CicInterpM5:in2|q1[9]            ; CicInterpM5:in2|dq1[9]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.081      ; 0.761      ;
; 0.485 ; CicInterpM5:in2|q4[8]            ; CicInterpM5:in2|dq4[8]                                                                                                               ; _122MHz      ; _122MHz     ; 0.000        ; 0.080      ; 0.760      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LTC2208_122MHz'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.384 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|wrptr_g[10]                                                 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21~porta_address_reg0         ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.435      ; 1.049      ;
; 0.392 ; sp_rcv_ctrl:SPC|state                                                                                                                                ; sp_rcv_ctrl:SPC|state                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a14                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a14                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a12                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a12                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a13                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a13                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a11                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a11                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a10                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a10                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a9                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a9                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a8                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a8                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a6                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a6                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a7                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a7                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a5                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a5                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a4                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a4                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a3                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a3                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a0                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a0                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a2                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a2                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a1                      ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a1                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; receiver2:receiver_inst3|firX4R4:fir2|waddr[0]                                                                                                       ; receiver2:receiver_inst3|firX4R4:fir2|waddr[0]                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; receiver2:receiver_inst3|firX4R4:fir2|wstate[2]                                                                                                      ; receiver2:receiver_inst3|firX4R4:fir2|wstate[2]                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; receiver2:receiver_inst3|firX4R4:fir2|wstate[1]                                                                                                      ; receiver2:receiver_inst3|firX4R4:fir2|wstate[1]                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; receiver:receiver_inst2|firX8R8:fir2|waddr[0]                                                                                                        ; receiver:receiver_inst2|firX8R8:fir2|waddr[0]                                                                                                               ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; receiver:receiver_inst2|firX8R8:fir2|wstate[3]                                                                                                       ; receiver:receiver_inst2|firX8R8:fir2|wstate[3]                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; receiver:receiver_inst2|firX8R8:fir2|wstate[1]                                                                                                       ; receiver:receiver_inst2|firX8R8:fir2|wstate[1]                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; cdc_mcp:MDC[1].IQ_sync|a_rdy                                                                                                                         ; cdc_mcp:MDC[1].IQ_sync|a_rdy                                                                                                                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; cdc_mcp:MDC[2].IQ_sync|a_rdy                                                                                                                         ; cdc_mcp:MDC[2].IQ_sync|a_rdy                                                                                                                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; cdc_mcp:MDC[3].IQ_sync|a_rdy                                                                                                                         ; cdc_mcp:MDC[3].IQ_sync|a_rdy                                                                                                                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; receiver2:receiver_inst3|firX2R2:fir3|wstate[2]                                                                                                      ; receiver2:receiver_inst3|firX2R2:fir3|wstate[2]                                                                                                             ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.080      ; 0.669      ;
; 0.399 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.066      ;
; 0.400 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.067      ;
; 0.401 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.068      ;
; 0.402 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.069      ;
; 0.403 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.070      ;
; 0.403 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.059      ;
; 0.405 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.072      ;
; 0.405 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.067      ;
; 0.405 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.067      ;
; 0.406 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.427      ; 1.063      ;
; 0.406 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.073      ;
; 0.406 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.073      ;
; 0.406 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.073      ;
; 0.407 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.427      ; 1.064      ;
; 0.408 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.075      ;
; 0.409 ; receiver2:receiver_inst3|firX2R2:fir3|waddr[0]                                                                                                       ; receiver2:receiver_inst3|firX2R2:fir3|waddr[0]                                                                                                              ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.080      ; 0.684      ;
; 0.409 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.071      ;
; 0.409 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.076      ;
; 0.409 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[4]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.065      ;
; 0.410 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.066      ;
; 0.411 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.067      ;
; 0.412 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[3]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.074      ;
; 0.413 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[4]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_h591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.069      ;
; 0.414 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[5]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.069      ;
; 0.414 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[5]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.070      ;
; 0.415 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.082      ;
; 0.416 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.072      ;
; 0.416 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.071      ;
; 0.416 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.431      ; 1.077      ;
; 0.417 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.431      ; 1.078      ;
; 0.417 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.431      ; 1.078      ;
; 0.418 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.427      ; 1.075      ;
; 0.418 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[1]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.080      ;
; 0.418 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.080      ;
; 0.419 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.074      ;
; 0.420 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[8]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.433      ; 1.083      ;
; 0.421 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[7]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.353      ; 1.004      ;
; 0.421 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.076      ;
; 0.421 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.431      ; 1.082      ;
; 0.423 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[3]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.353      ; 1.006      ;
; 0.423 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.078      ;
; 0.423 ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.078      ;
; 0.425 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.430      ; 1.085      ;
; 0.425 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.080      ;
; 0.428 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.084      ;
; 0.429 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.430      ; 1.089      ;
; 0.430 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[2]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.353      ; 1.013      ;
; 0.431 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.098      ;
; 0.432 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.099      ;
; 0.433 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[7]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.430      ; 1.093      ;
; 0.434 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[7]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_h591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.090      ;
; 0.435 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.090      ;
; 0.435 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[7]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.097      ;
; 0.436 ; receiver:receiver_inst2|varcic:varcic_inst_I1|out_data[14]                                                                                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.098      ;
; 0.437 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.099      ;
; 0.438 ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.425      ; 1.093      ;
; 0.439 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.106      ;
; 0.439 ; receiver2:receiver_inst4|cordic:cordic_inst|Z[16][0]                                                                                                 ; receiver2:receiver_inst4|cordic:cordic_inst|Z[17][2]                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.716      ;
; 0.440 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.427      ; 1.097      ;
; 0.440 ; cdc_mcp:MDC[2].IQ_sync|cdc_sync:ack|sigb[0]                                                                                                          ; cdc_mcp:MDC[2].IQ_sync|a_rdy                                                                                                                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.080      ; 0.715      ;
; 0.440 ; receiver:receiver_inst5|cordic:cordic_inst|Z[16][0]                                                                                                  ; receiver:receiver_inst5|cordic:cordic_inst|Z[17][2]                                                                                                         ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.082      ; 0.717      ;
; 0.440 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.431      ; 1.101      ;
; 0.440 ; receiver2:receiver_inst3|cordic:cordic_inst|Z[16][2]                                                                                                 ; receiver2:receiver_inst3|cordic:cordic_inst|Z[17][2]                                                                                                        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.716      ;
; 0.441 ; receiver:receiver_inst6|cordic:cordic_inst|Z[16][0]                                                                                                  ; receiver:receiver_inst6|cordic:cordic_inst|Z[17][2]                                                                                                         ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.717      ;
; 0.441 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe17|dffe18a[6] ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe17|dffe19a[6]        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.101      ; 0.737      ;
; 0.441 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[2]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.103      ;
; 0.441 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.437      ; 1.108      ;
; 0.441 ; receiver:receiver_inst2|cordic:cordic_inst|Z[16][0]                                                                                                  ; receiver:receiver_inst2|cordic:cordic_inst|Z[17][2]                                                                                                         ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.081      ; 0.717      ;
; 0.442 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:ack|sigb[0]                                                                                                          ; cdc_mcp:MDC[3].IQ_sync|a_rdy                                                                                                                                ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.080      ; 0.717      ;
; 0.442 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.104      ;
; 0.443 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.099      ;
; 0.443 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.426      ; 1.099      ;
; 0.443 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[6]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.432      ; 1.105      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[13]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[13]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.370      ; 0.992      ;
; 0.392 ; reset                                                                                                                                                          ; reset                                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; start_up[0]                                                                                                                                                    ; start_up[0]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; read_IP_address                                                                                                                                                ; read_IP_address                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.396 ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Tx_MAC:Tx_MAC_inst|interframe[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[0]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Tx_MAC:Tx_MAC_inst|interframe[1]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[1]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Tx_MAC:Tx_MAC_inst|interframe[3]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[3]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.397 ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; sp_delay[0]                                                                                                                                                    ; sp_delay[0]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.684      ;
; 0.419 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.374      ; 1.023      ;
; 0.437 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a2                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.715      ;
; 0.440 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[9]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[9]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.738      ;
; 0.441 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[14]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[14]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.102      ; 0.738      ;
; 0.441 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.737      ;
; 0.442 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.718      ;
; 0.442 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.738      ;
; 0.443 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[11]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.738      ;
; 0.443 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.739      ;
; 0.444 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 0.740      ;
; 0.446 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.738      ;
; 0.447 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.739      ;
; 0.450 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.725      ;
; 0.450 ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.727      ;
; 0.459 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.736      ;
; 0.460 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[24]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.737      ;
; 0.461 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[5]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[13]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[13]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.739      ;
; 0.461 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.739      ;
; 0.462 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.738      ;
; 0.474 ; DHCP:DHCP_inst|DHCP_state.0000                                                                                                                                 ; DHCP:DHCP_inst|DHCP_discover                                                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.752      ;
; 0.474 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|addr_store_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.752      ;
; 0.476 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|address_reg_b[1]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.754      ;
; 0.476 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.752      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.392 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Rx_MAC:Rx_MAC_inst|left_shift[8]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[8]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Rx_MAC:Rx_MAC_inst|left_shift[9]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[9]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|seq_error                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|seq_error                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|write_IP                                                                                                                                            ; Rx_MAC:Rx_MAC_inst|write_IP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.GET_TYPE                                                                                                                               ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.GET_TYPE                                                                                                                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START                                                                                                                                  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP_DONE                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP_DONE                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|left_shift[6]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[6]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|left_shift[7]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[7]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|left_shift[5]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[5]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ARP                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ARP                                                                                                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.METIS_DISCOVERY                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.METIS_DISCOVERY                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|ARP_request                                                                                                                                         ; Rx_MAC:Rx_MAC_inst|ARP_request                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING                                                                                                                                   ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; Rx_MAC:Rx_MAC_inst|ping_request                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|ping_request                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.397 ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable                                                                                                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.425      ; 1.065      ;
; 0.420 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.425      ; 1.075      ;
; 0.421 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[0]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.424      ; 1.075      ;
; 0.427 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[2]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.422      ; 1.079      ;
; 0.432 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[6]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.424      ; 1.086      ;
; 0.435 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.425      ; 1.090      ;
; 0.439 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[0]                               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.716      ;
; 0.443 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[1]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.424      ; 1.097      ;
; 0.443 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[2]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[2]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.100      ; 0.738      ;
; 0.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[0]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[0]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.100      ; 0.739      ;
; 0.445 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[4]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[4]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.100      ; 0.740      ;
; 0.446 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a10~porta_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.418      ; 1.094      ;
; 0.453 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.425      ; 1.108      ;
; 0.459 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a3~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.429      ; 1.118      ;
; 0.460 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                       ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                       ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.082      ; 0.737      ;
; 0.462 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[8]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.422      ; 1.115      ;
; 0.463 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.737      ;
; 0.463 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.738      ;
; 0.464 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.738      ;
; 0.465 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[8]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[8]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[18]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[18]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[5]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[5]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.737      ;
; 0.465 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[4]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[4]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[12]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[12]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[15]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[15]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.738      ;
; 0.465 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[13]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[13]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.738      ;
; 0.466 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.425      ; 1.121      ;
; 0.466 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[2]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[2]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[7]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[7]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[0]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[0]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[6]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[6]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[3]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[3]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[9]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[9]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.739      ;
; 0.467 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[3]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.422      ; 1.119      ;
; 0.468 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[10]                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.424      ; 1.122      ;
; 0.469 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[8]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.425      ; 1.124      ;
; 0.470 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a0                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.745      ;
; 0.478 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                        ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.752      ;
; 0.479 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[7]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.422      ; 1.131      ;
; 0.483 ; Rx_MAC:Rx_MAC_inst|PHY_output[69]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|PHY_output[77]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.081      ; 0.759      ;
; 0.484 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[8]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[8]                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.079      ; 0.758      ;
; 0.485 ; Rx_MAC:Rx_MAC_inst|PC_MAC[14]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[14]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.758      ;
; 0.485 ; Rx_MAC:Rx_MAC_inst|PC_IP[26]                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|temp_PC_IP[26]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.758      ;
; 0.486 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[4]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[4]                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.080      ; 0.761      ;
; 0.486 ; Rx_MAC:Rx_MAC_inst|PC_IP[10]                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|temp_PC_IP[10]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.078      ; 0.759      ;
; 0.486 ; Rx_MAC:Rx_MAC_inst|PC_MAC[12]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[12]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.758      ;
; 0.486 ; Rx_MAC:Rx_MAC_inst|Port[4]                                                                                                                                             ; Rx_MAC:Rx_MAC_inst|temp_Port[4]                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.077      ; 0.758      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.392 ; Led_flash:Flash_LED8|LED                                                                                                                          ; Led_flash:Flash_LED8|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Led_flash:Flash_LED6|LED                                                                                                                          ; Led_flash:Flash_LED6|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; Led_flash:Flash_LED5|LED                                                                                                                          ; Led_flash:Flash_LED5|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; Led_flash:Flash_LED10|LED                                                                                                                         ; Led_flash:Flash_LED10|LED                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Led_flash:Flash_LED9|LED                                                                                                                          ; Led_flash:Flash_LED9|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Led_flash:Flash_LED2|LED                                                                                                                          ; Led_flash:Flash_LED2|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Led_flash:Flash_LED1|LED                                                                                                                          ; Led_flash:Flash_LED1|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; IF_PWM_state.PWM_IDLE                                                                                                                             ; IF_PWM_state.PWM_IDLE                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|clean_pb                                                                                                                          ; debounce:de_PTT|clean_pb                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[18]                                                                                                                         ; debounce:de_PTT|count[18]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[0]                                                                                                                          ; debounce:de_PTT|count[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[2]                                                                                                                          ; debounce:de_PTT|count[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[3]                                                                                                                          ; debounce:de_PTT|count[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[4]                                                                                                                          ; debounce:de_PTT|count[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[5]                                                                                                                          ; debounce:de_PTT|count[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[6]                                                                                                                          ; debounce:de_PTT|count[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[7]                                                                                                                          ; debounce:de_PTT|count[7]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[8]                                                                                                                          ; debounce:de_PTT|count[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[10]                                                                                                                         ; debounce:de_PTT|count[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[11]                                                                                                                         ; debounce:de_PTT|count[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[13]                                                                                                                         ; debounce:de_PTT|count[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; debounce:de_PTT|count[14]                                                                                                                         ; debounce:de_PTT|count[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Angelia_Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                             ; Angelia_Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; Led_flash:Flash_LED3|LED                                                                                                                          ; Led_flash:Flash_LED3|LED                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; keyer_mode                                                                                                                                        ; keyer_mode                                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                         ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                         ; IF_SYNC_state.SYNC_RX_3_4                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; IF_SYNC_state.SYNC_START                                                                                                                          ; IF_SYNC_state.SYNC_START                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; IF_SYNC_state.SYNC_IDLE                                                                                                                           ; IF_SYNC_state.SYNC_IDLE                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; IF_SYNC_state.SYNC_FINISH                                                                                                                         ; IF_SYNC_state.SYNC_FINISH                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|clean_pb                                                                                                                          ; debounce:de_dot|clean_pb                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[18]                                                                                                                         ; debounce:de_dot|count[18]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[0]                                                                                                                          ; debounce:de_dot|count[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[1]                                                                                                                          ; debounce:de_dot|count[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[2]                                                                                                                          ; debounce:de_dot|count[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[3]                                                                                                                          ; debounce:de_dot|count[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[4]                                                                                                                          ; debounce:de_dot|count[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[5]                                                                                                                          ; debounce:de_dot|count[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[6]                                                                                                                          ; debounce:de_dot|count[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[7]                                                                                                                          ; debounce:de_dot|count[7]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[8]                                                                                                                          ; debounce:de_dot|count[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[9]                                                                                                                          ; debounce:de_dot|count[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[10]                                                                                                                         ; debounce:de_dot|count[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[11]                                                                                                                         ; debounce:de_dot|count[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[12]                                                                                                                         ; debounce:de_dot|count[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[13]                                                                                                                         ; debounce:de_dot|count[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[14]                                                                                                                         ; debounce:de_dot|count[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[15]                                                                                                                         ; debounce:de_dot|count[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[16]                                                                                                                         ; debounce:de_dot|count[16]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dot|count[17]                                                                                                                         ; debounce:de_dot|count[17]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_PTT|count[1]                                                                                                                          ; debounce:de_PTT|count[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_PTT|count[9]                                                                                                                          ; debounce:de_PTT|count[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_PTT|count[12]                                                                                                                         ; debounce:de_PTT|count[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_PTT|count[15]                                                                                                                         ; debounce:de_PTT|count[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_PTT|count[16]                                                                                                                         ; debounce:de_PTT|count[16]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_PTT|count[17]                                                                                                                         ; debounce:de_PTT|count[17]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|clean_pb                                                                                                                         ; debounce:de_dash|clean_pb                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[18]                                                                                                                        ; debounce:de_dash|count[18]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[0]                                                                                                                         ; debounce:de_dash|count[0]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[1]                                                                                                                         ; debounce:de_dash|count[1]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[2]                                                                                                                         ; debounce:de_dash|count[2]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[3]                                                                                                                         ; debounce:de_dash|count[3]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[4]                                                                                                                         ; debounce:de_dash|count[4]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[5]                                                                                                                         ; debounce:de_dash|count[5]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[6]                                                                                                                         ; debounce:de_dash|count[6]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[7]                                                                                                                         ; debounce:de_dash|count[7]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[8]                                                                                                                         ; debounce:de_dash|count[8]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[9]                                                                                                                         ; debounce:de_dash|count[9]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[10]                                                                                                                        ; debounce:de_dash|count[10]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[11]                                                                                                                        ; debounce:de_dash|count[11]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[12]                                                                                                                        ; debounce:de_dash|count[12]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[13]                                                                                                                        ; debounce:de_dash|count[13]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[14]                                                                                                                        ; debounce:de_dash|count[14]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[15]                                                                                                                        ; debounce:de_dash|count[15]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[16]                                                                                                                        ; debounce:de_dash|count[16]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; debounce:de_dash|count[17]                                                                                                                        ; debounce:de_dash|count[17]                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9          ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.392 ; iambic:iambic_inst|key_state.SENDDASH     ; iambic:iambic_inst|key_state.SENDDASH                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; iambic:iambic_inst|key_state.DASHDELAY    ; iambic:iambic_inst|key_state.DASHDELAY                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; iambic:iambic_inst|key_state.SENDDOT      ; iambic:iambic_inst|key_state.SENDDOT                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; iambic:iambic_inst|key_state.DOTDELAY     ; iambic:iambic_inst|key_state.DOTDELAY                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; iambic:iambic_inst|key_state.LETTERSPACE  ; iambic:iambic_inst|key_state.LETTERSPACE                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|dash_memory                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; iambic:iambic_inst|dot_memory             ; iambic:iambic_inst|dot_memory                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; profile:profile_sidetone|prof_state.0000  ; profile:profile_sidetone|prof_state.0000                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; profile:profile_sidetone|prof_state.0010  ; profile:profile_sidetone|prof_state.0010                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; profile:profile_sidetone|prof_state.0100  ; profile:profile_sidetone|prof_state.0100                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; profile:profile_CW|prof_state.0001        ; profile:profile_CW|prof_state.0001                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; profile:profile_CW|prof_state.0000        ; profile:profile_CW|prof_state.0000                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; profile:profile_CW|prof_state.0011        ; profile:profile_CW|prof_state.0011                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.398 ; profile:profile_CW|hang_state             ; profile:profile_CW|hang_state                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.669      ;
; 0.423 ; sidetone:sidetone_inst|Accumulator[18]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 1.104      ;
; 0.426 ; sidetone:sidetone_inst|Accumulator[19]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 1.107      ;
; 0.464 ; profile:profile_CW|prof_state.0001        ; profile:profile_CW|prof_state.0010                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.739      ;
; 0.600 ; sidetone:sidetone_inst|Accumulator[17]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 1.281      ;
; 0.627 ; sidetone:sidetone_inst|Accumulator[22]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 1.308      ;
; 0.642 ; iambic:iambic_inst|key_state.SENDDOT      ; iambic:iambic_inst|key_state.DOTDELAY                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.918      ;
; 0.648 ; iambic:iambic_inst|key_state.PREDOT       ; iambic:iambic_inst|key_state.SENDDOT                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.923      ;
; 0.660 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.00000                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.938      ;
; 0.663 ; profile:profile_CW|prof_state.0100        ; profile:profile_CW|enable_hang                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.938      ;
; 0.663 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.PREDASH                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.941      ;
; 0.676 ; sidetone:sidetone_inst|Accumulator[11]    ; sidetone:sidetone_inst|Accumulator[11]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.951      ;
; 0.676 ; sidetone:sidetone_inst|Accumulator[9]     ; sidetone:sidetone_inst|Accumulator[9]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.951      ;
; 0.677 ; sidetone:sidetone_inst|Accumulator[15]    ; sidetone:sidetone_inst|Accumulator[15]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.952      ;
; 0.677 ; sidetone:sidetone_inst|Accumulator[7]     ; sidetone:sidetone_inst|Accumulator[7]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.952      ;
; 0.677 ; iambic:iambic_inst|key_state.SENDDASH     ; iambic:iambic_inst|key_state.DASHDELAY                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.952      ;
; 0.678 ; sidetone:sidetone_inst|Accumulator[13]    ; sidetone:sidetone_inst|Accumulator[13]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.953      ;
; 0.679 ; sidetone:sidetone_inst|Accumulator[5]     ; sidetone:sidetone_inst|Accumulator[5]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.954      ;
; 0.679 ; sidetone:sidetone_inst|Accumulator[3]     ; sidetone:sidetone_inst|Accumulator[3]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.954      ;
; 0.679 ; sidetone:sidetone_inst|Accumulator[2]     ; sidetone:sidetone_inst|Accumulator[2]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.954      ;
; 0.681 ; sidetone:sidetone_inst|Accumulator[12]    ; sidetone:sidetone_inst|Accumulator[12]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.956      ;
; 0.682 ; sidetone:sidetone_inst|Accumulator[14]    ; sidetone:sidetone_inst|Accumulator[14]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.957      ;
; 0.682 ; sidetone:sidetone_inst|Accumulator[8]     ; sidetone:sidetone_inst|Accumulator[8]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.957      ;
; 0.682 ; sidetone:sidetone_inst|Accumulator[6]     ; sidetone:sidetone_inst|Accumulator[6]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.957      ;
; 0.683 ; sidetone:sidetone_inst|Accumulator[4]     ; sidetone:sidetone_inst|Accumulator[4]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.958      ;
; 0.687 ; iambic:iambic_inst|key_state.PREDASH      ; iambic:iambic_inst|key_state.SENDDASH                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.964      ;
; 0.692 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.DOTHELD                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 0.970      ;
; 0.697 ; sidetone:sidetone_inst|Accumulator[16]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 1.378      ;
; 0.697 ; iambic:iambic_inst|delay[8]               ; iambic:iambic_inst|delay[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.974      ;
; 0.698 ; profile:profile_CW|timer[3]               ; profile:profile_CW|timer[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.973      ;
; 0.698 ; profile:profile_CW|timer[5]               ; profile:profile_CW|timer[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.973      ;
; 0.698 ; profile:profile_CW|timer[13]              ; profile:profile_CW|timer[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.973      ;
; 0.699 ; profile:profile_CW|timer[1]               ; profile:profile_CW|timer[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.974      ;
; 0.699 ; profile:profile_CW|timer[11]              ; profile:profile_CW|timer[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.974      ;
; 0.699 ; iambic:iambic_inst|delay[13]              ; iambic:iambic_inst|delay[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.976      ;
; 0.700 ; profile:profile_CW|timer[15]              ; profile:profile_CW|timer[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.975      ;
; 0.700 ; profile:profile_CW|timer[6]               ; profile:profile_CW|timer[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.975      ;
; 0.701 ; profile:profile_CW|timer[7]               ; profile:profile_CW|timer[7]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.976      ;
; 0.701 ; profile:profile_CW|timer[9]               ; profile:profile_CW|timer[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.976      ;
; 0.701 ; sidetone:sidetone_inst|Accumulator[18]    ; sidetone:sidetone_inst|Accumulator[18]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.976      ;
; 0.701 ; sidetone:sidetone_inst|Accumulator[1]     ; sidetone:sidetone_inst|Accumulator[1]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.976      ;
; 0.702 ; sidetone:sidetone_inst|Accumulator[22]    ; sidetone:sidetone_inst|Accumulator[22]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.977      ;
; 0.702 ; profile:profile_CW|hang_timer[3]          ; profile:profile_CW|hang_timer[3]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.973      ;
; 0.702 ; profile:profile_CW|hang_timer[5]          ; profile:profile_CW|hang_timer[5]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.973      ;
; 0.702 ; profile:profile_CW|hang_timer[13]         ; profile:profile_CW|hang_timer[13]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.973      ;
; 0.703 ; profile:profile_CW|timer[2]               ; profile:profile_CW|timer[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.978      ;
; 0.703 ; sidetone:sidetone_inst|Accumulator[23]    ; sidetone:sidetone_inst|Accumulator[23]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.978      ;
; 0.703 ; profile:profile_CW|hang_timer[1]          ; profile:profile_CW|hang_timer[1]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.974      ;
; 0.703 ; profile:profile_CW|hang_timer[11]         ; profile:profile_CW|hang_timer[11]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.974      ;
; 0.704 ; profile:profile_CW|timer[14]              ; profile:profile_CW|timer[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.979      ;
; 0.704 ; profile:profile_CW|timer[4]               ; profile:profile_CW|timer[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.979      ;
; 0.704 ; profile:profile_CW|timer[10]              ; profile:profile_CW|timer[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.979      ;
; 0.704 ; profile:profile_CW|timer[12]              ; profile:profile_CW|timer[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.979      ;
; 0.704 ; profile:profile_CW|hang_timer[15]         ; profile:profile_CW|hang_timer[15]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.975      ;
; 0.704 ; profile:profile_CW|hang_timer[6]          ; profile:profile_CW|hang_timer[6]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.975      ;
; 0.705 ; profile:profile_CW|timer[8]               ; profile:profile_CW|timer[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.980      ;
; 0.705 ; sidetone:sidetone_inst|Accumulator[21]    ; sidetone:sidetone_inst|Accumulator[21]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.980      ;
; 0.705 ; iambic:iambic_inst|delay[6]               ; iambic:iambic_inst|delay[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.982      ;
; 0.705 ; iambic:iambic_inst|delay[12]              ; iambic:iambic_inst|delay[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.982      ;
; 0.705 ; iambic:iambic_inst|delay[9]               ; iambic:iambic_inst|delay[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.982      ;
; 0.705 ; iambic:iambic_inst|delay[11]              ; iambic:iambic_inst|delay[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.982      ;
; 0.705 ; iambic:iambic_inst|delay[14]              ; iambic:iambic_inst|delay[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.982      ;
; 0.705 ; profile:profile_CW|hang_timer[9]          ; profile:profile_CW|hang_timer[9]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.976      ;
; 0.705 ; profile:profile_CW|hang_timer[7]          ; profile:profile_CW|hang_timer[7]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.976      ;
; 0.706 ; iambic:iambic_inst|delay[3]               ; iambic:iambic_inst|delay[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.983      ;
; 0.707 ; iambic:iambic_inst|delay[10]              ; iambic:iambic_inst|delay[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.984      ;
; 0.707 ; iambic:iambic_inst|delay[1]               ; iambic:iambic_inst|delay[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.984      ;
; 0.707 ; profile:profile_CW|hang_timer[2]          ; profile:profile_CW|hang_timer[2]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.978      ;
; 0.708 ; profile:profile_CW|hang_timer[4]          ; profile:profile_CW|hang_timer[4]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.979      ;
; 0.708 ; profile:profile_CW|hang_timer[10]         ; profile:profile_CW|hang_timer[10]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.979      ;
; 0.708 ; profile:profile_CW|hang_timer[14]         ; profile:profile_CW|hang_timer[14]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.979      ;
; 0.708 ; profile:profile_CW|hang_timer[12]         ; profile:profile_CW|hang_timer[12]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.979      ;
; 0.709 ; iambic:iambic_inst|delay[17]              ; iambic:iambic_inst|delay[17]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.986      ;
; 0.709 ; profile:profile_CW|hang_timer[8]          ; profile:profile_CW|hang_timer[8]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.980      ;
; 0.711 ; iambic:iambic_inst|delay[5]               ; iambic:iambic_inst|delay[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.988      ;
; 0.713 ; iambic:iambic_inst|delay[4]               ; iambic:iambic_inst|delay[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.990      ;
; 0.715 ; iambic:iambic_inst|delay[15]              ; iambic:iambic_inst|delay[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.992      ;
; 0.719 ; iambic:iambic_inst|delay[16]              ; iambic:iambic_inst|delay[16]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.996      ;
; 0.721 ; sidetone:sidetone_inst|Accumulator[23]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 1.402      ;
; 0.726 ; profile:profile_CW|timer[0]               ; profile:profile_CW|timer[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.001      ;
; 0.730 ; profile:profile_CW|hang_timer[0]          ; profile:profile_CW|hang_timer[0]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.001      ;
; 0.734 ; iambic:iambic_inst|delay[0]               ; iambic:iambic_inst|delay[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.011      ;
; 0.738 ; sidetone:sidetone_inst|Accumulator[21]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.451      ; 1.419      ;
; 0.740 ; profile:profile_sidetone|profile_count[3] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.379      ;
; 0.743 ; profile:profile_sidetone|profile_count[7] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.382      ;
; 0.745 ; profile:profile_sidetone|profile_count[2] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.384      ;
; 0.778 ; profile:profile_sidetone|profile_count[0] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.409      ; 1.417      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.392 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|read[2]                    ; MDIO:MDIO_inst|read[2]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.412 ; MDIO:MDIO_inst|read[0]                    ; MDIO:MDIO_inst|read[0]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.684      ;
; 0.458 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.730      ;
; 0.458 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.730      ;
; 0.461 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; EEPROM:EEPROM_inst|EEPROM_write[29]       ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.737      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.465 ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.741      ;
; 0.465 ; MDIO:MDIO_inst|temp_reg_data[2]           ; MDIO:MDIO_inst|temp_reg_data[3]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.738      ;
; 0.466 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.739      ;
; 0.466 ; MDIO:MDIO_inst|temp_reg_data[1]           ; MDIO:MDIO_inst|temp_reg_data[2]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.739      ;
; 0.482 ; EEPROM:EEPROM_inst|This_MAC[17]           ; EEPROM:EEPROM_inst|This_MAC[18]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.486 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.759      ;
; 0.496 ; EEPROM:EEPROM_inst|This_MAC[28]           ; EEPROM:EEPROM_inst|This_MAC[29]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.773      ;
; 0.499 ; EEPROM:EEPROM_inst|This_MAC[27]           ; EEPROM:EEPROM_inst|This_MAC[28]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.776      ;
; 0.503 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.780      ;
; 0.508 ; EEPROM:EEPROM_inst|EEPROM[2]              ; EEPROM:EEPROM_inst|EEPROM[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.525 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.797      ;
; 0.589 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.589 ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.590 ; EEPROM:EEPROM_inst|EEPROM_read[13]        ; EEPROM:EEPROM_inst|EEPROM_read[14]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; EEPROM:EEPROM_inst|EEPROM_read[4]         ; EEPROM:EEPROM_inst|EEPROM_read[5]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.591 ; EEPROM:EEPROM_inst|EEPROM_read[6]         ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.591 ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.592 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.869      ;
; 0.593 ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.593 ; EEPROM:EEPROM_inst|EEPROM_write[25]       ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.870      ;
; 0.595 ; MDIO:MDIO_inst|temp_address[1]            ; MDIO:MDIO_inst|temp_address[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.867      ;
; 0.596 ; MDIO:MDIO_inst|temp_address[3]            ; MDIO:MDIO_inst|temp_address[4]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.868      ;
; 0.597 ; MDIO:MDIO_inst|temp_address[2]            ; MDIO:MDIO_inst|temp_address[3]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.869      ;
; 0.601 ; EEPROM:EEPROM_inst|EEPROM_read[5]         ; EEPROM:EEPROM_inst|EEPROM_read[6]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.878      ;
; 0.602 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.878      ;
; 0.603 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[1]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.875      ;
; 0.613 ; EEPROM:EEPROM_inst|This_IP[19]            ; EEPROM:EEPROM_inst|This_IP[20]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.613 ; EEPROM:EEPROM_inst|This_IP[5]             ; EEPROM:EEPROM_inst|This_IP[6]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.615 ; EEPROM:EEPROM_inst|This_IP[30]            ; EEPROM:EEPROM_inst|This_IP[31]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.891      ;
; 0.616 ; EEPROM:EEPROM_inst|This_IP[14]            ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.893      ;
; 0.616 ; EEPROM:EEPROM_inst|This_IP[9]             ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.893      ;
; 0.616 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.893      ;
; 0.617 ; EEPROM:EEPROM_inst|This_IP[20]            ; EEPROM:EEPROM_inst|This_IP[21]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.892      ;
; 0.618 ; EEPROM:EEPROM_inst|This_IP[29]            ; EEPROM:EEPROM_inst|This_IP[30]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.894      ;
; 0.618 ; EEPROM:EEPROM_inst|This_IP[13]            ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.895      ;
; 0.620 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.896      ;
; 0.621 ; EEPROM:EEPROM_inst|This_IP[23]            ; EEPROM:EEPROM_inst|This_IP[24]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.897      ;
; 0.622 ; EEPROM:EEPROM_inst|This_IP[8]             ; EEPROM:EEPROM_inst|This_IP[9]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.897      ;
; 0.624 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.901      ;
; 0.624 ; MDIO:MDIO_inst|read_count[4]              ; MDIO:MDIO_inst|read_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.897      ;
; 0.626 ; EEPROM:EEPROM_inst|This_IP[27]            ; EEPROM:EEPROM_inst|This_IP[28]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.902      ;
; 0.635 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.636 ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; EEPROM:EEPROM_inst|EEPROM_write[17]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.914      ;
; 0.651 ; EEPROM:EEPROM_inst|This_MAC[22]           ; EEPROM:EEPROM_inst|This_MAC[23]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.928      ;
; 0.652 ; EEPROM:EEPROM_inst|This_MAC[21]           ; EEPROM:EEPROM_inst|This_MAC[22]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.929      ;
; 0.657 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.657 ; EEPROM:EEPROM_inst|This_MAC[34]           ; EEPROM:EEPROM_inst|This_MAC[35]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.658 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.658 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.659 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.660 ; EEPROM:EEPROM_inst|This_MAC[16]           ; EEPROM:EEPROM_inst|This_MAC[17]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.661 ; MDIO:MDIO_inst|temp_reg_data[3]           ; MDIO:MDIO_inst|temp_reg_data[4]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.934      ;
; 0.663 ; EEPROM:EEPROM_inst|This_IP[10]            ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.942      ;
; 0.665 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.665 ; EEPROM:EEPROM_inst|This_MAC[33]           ; EEPROM:EEPROM_inst|This_MAC[34]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.665 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.942      ;
; 0.667 ; EEPROM:EEPROM_inst|This_MAC[8]            ; EEPROM:EEPROM_inst|This_MAC[9]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.944      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                             ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.393 ; audio_I2S:audio_I2S_inst|state.00010 ; audio_I2S:audio_I2S_inst|state.00010 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_I2S:audio_I2S_inst|state.00000 ; audio_I2S:audio_I2S_inst|state.00000 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; mic_I2S:mic_I2S_inst|TX_state[0]     ; mic_I2S:mic_I2S_inst|TX_state[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[10]       ; Angelia_ADC:ADC_SPI|temp_1[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[10]       ; Angelia_ADC:ADC_SPI|temp_2[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_5[10]       ; Angelia_ADC:ADC_SPI|temp_5[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[10]       ; Angelia_ADC:ADC_SPI|temp_4[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[2]        ; Angelia_ADC:ADC_SPI|temp_4[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[2]        ; Angelia_ADC:ADC_SPI|temp_3[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[11]       ; Angelia_ADC:ADC_SPI|temp_2[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[11]       ; Angelia_ADC:ADC_SPI|temp_4[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_5[11]       ; Angelia_ADC:ADC_SPI|temp_5[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[11]       ; Angelia_ADC:ADC_SPI|temp_1[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[3]        ; Angelia_ADC:ADC_SPI|temp_3[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_6[3]        ; Angelia_ADC:ADC_SPI|temp_6[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[3]        ; Angelia_ADC:ADC_SPI|temp_1[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[3]        ; Angelia_ADC:ADC_SPI|temp_4[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[3]        ; Angelia_ADC:ADC_SPI|temp_2[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[6]        ; Angelia_ADC:ADC_SPI|temp_3[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[6]        ; Angelia_ADC:ADC_SPI|temp_2[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[6]        ; Angelia_ADC:ADC_SPI|temp_4[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_5[6]        ; Angelia_ADC:ADC_SPI|temp_5[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_6[6]        ; Angelia_ADC:ADC_SPI|temp_6[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[6]        ; Angelia_ADC:ADC_SPI|temp_1[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[7]        ; Angelia_ADC:ADC_SPI|temp_3[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[7]        ; Angelia_ADC:ADC_SPI|temp_2[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[7]        ; Angelia_ADC:ADC_SPI|temp_1[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_5[7]        ; Angelia_ADC:ADC_SPI|temp_5[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_6[7]        ; Angelia_ADC:ADC_SPI|temp_6[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[7]        ; Angelia_ADC:ADC_SPI|temp_4[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_5[8]        ; Angelia_ADC:ADC_SPI|temp_5[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[8]        ; Angelia_ADC:ADC_SPI|temp_4[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[8]        ; Angelia_ADC:ADC_SPI|temp_2[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_6[8]        ; Angelia_ADC:ADC_SPI|temp_6[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[8]        ; Angelia_ADC:ADC_SPI|temp_3[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[8]        ; Angelia_ADC:ADC_SPI|temp_1[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[0]        ; Angelia_ADC:ADC_SPI|temp_1[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[0]        ; Angelia_ADC:ADC_SPI|temp_3[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_5[0]        ; Angelia_ADC:ADC_SPI|temp_5[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[0]        ; Angelia_ADC:ADC_SPI|temp_2[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[0]        ; Angelia_ADC:ADC_SPI|temp_4[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_5[9]        ; Angelia_ADC:ADC_SPI|temp_5[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[9]        ; Angelia_ADC:ADC_SPI|temp_4[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[9]        ; Angelia_ADC:ADC_SPI|temp_2[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[9]        ; Angelia_ADC:ADC_SPI|temp_1[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[1]        ; Angelia_ADC:ADC_SPI|temp_4[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[1]        ; Angelia_ADC:ADC_SPI|temp_3[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[4]        ; Angelia_ADC:ADC_SPI|temp_4[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[4]        ; Angelia_ADC:ADC_SPI|temp_2[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[4]        ; Angelia_ADC:ADC_SPI|temp_3[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_6[4]        ; Angelia_ADC:ADC_SPI|temp_6[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[4]        ; Angelia_ADC:ADC_SPI|temp_1[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_3[5]        ; Angelia_ADC:ADC_SPI|temp_3[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_6[5]        ; Angelia_ADC:ADC_SPI|temp_6[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_4[5]        ; Angelia_ADC:ADC_SPI|temp_4[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_2[5]        ; Angelia_ADC:ADC_SPI|temp_2[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Angelia_ADC:ADC_SPI|temp_1[5]        ; Angelia_ADC:ADC_SPI|temp_1[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; SPI:Alex_SPI_Tx|SPI_data             ; SPI:Alex_SPI_Tx|SPI_data             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|nCS              ; Angelia_ADC:ADC_SPI|nCS              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|MOSI             ; Angelia_ADC:ADC_SPI|MOSI             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_6[10]       ; Angelia_ADC:ADC_SPI|temp_6[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_3[10]       ; Angelia_ADC:ADC_SPI|temp_3[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_5[2]        ; Angelia_ADC:ADC_SPI|temp_5[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_1[2]        ; Angelia_ADC:ADC_SPI|temp_1[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_6[2]        ; Angelia_ADC:ADC_SPI|temp_6[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_2[2]        ; Angelia_ADC:ADC_SPI|temp_2[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_6[11]       ; Angelia_ADC:ADC_SPI|temp_6[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_3[11]       ; Angelia_ADC:ADC_SPI|temp_3[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_5[3]        ; Angelia_ADC:ADC_SPI|temp_5[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_6[0]        ; Angelia_ADC:ADC_SPI|temp_6[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_6[9]        ; Angelia_ADC:ADC_SPI|temp_6[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_3[9]        ; Angelia_ADC:ADC_SPI|temp_3[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_2[1]        ; Angelia_ADC:ADC_SPI|temp_2[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_5[1]        ; Angelia_ADC:ADC_SPI|temp_5[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_1[1]        ; Angelia_ADC:ADC_SPI|temp_1[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_6[1]        ; Angelia_ADC:ADC_SPI|temp_6[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_5[4]        ; Angelia_ADC:ADC_SPI|temp_5[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|temp_5[5]        ; Angelia_ADC:ADC_SPI|temp_5[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|SCLK             ; Angelia_ADC:ADC_SPI|SCLK             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|ADC_address[12]  ; Angelia_ADC:ADC_SPI|ADC_address[12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|bit_cnt[1]       ; Angelia_ADC:ADC_SPI|bit_cnt[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|bit_cnt[2]       ; Angelia_ADC:ADC_SPI|bit_cnt[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|bit_cnt[3]       ; Angelia_ADC:ADC_SPI|bit_cnt[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; Angelia_ADC:ADC_SPI|bit_cnt[0]       ; Angelia_ADC:ADC_SPI|bit_cnt[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.396 ; SPI:Alex_SPI_Tx|Tx_load_strobe       ; SPI:Alex_SPI_Tx|Tx_load_strobe       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; SPI:Alex_SPI_Tx|Rx_load_strobe       ; SPI:Alex_SPI_Tx|Rx_load_strobe       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; SPI:Alex_SPI_Tx|SPI_clock            ; SPI:Alex_SPI_Tx|SPI_clock            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; Angelia_ADC:ADC_SPI|ADC_address[13]  ; Angelia_ADC:ADC_SPI|ADC_address[13]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.684      ;
; 0.454 ; Angelia_ADC:ADC_SPI|ADC_state.001    ; Angelia_ADC:ADC_SPI|MOSI             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.728      ;
; 0.455 ; Angelia_ADC:ADC_SPI|ADC_state.001    ; Angelia_ADC:ADC_SPI|nCS              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.729      ;
; 0.462 ; Angelia_ADC:ADC_SPI|temp_2[11]       ; Angelia_ADC:ADC_SPI|AIN2[11]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.737      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_4[2]        ; Angelia_ADC:ADC_SPI|AIN4[2]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_6[3]        ; Angelia_ADC:ADC_SPI|AIN6[3]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_3[6]        ; Angelia_ADC:ADC_SPI|AIN3[6]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_6[6]        ; Angelia_ADC:ADC_SPI|AIN6[6]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_3[7]        ; Angelia_ADC:ADC_SPI|AIN3[7]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_1[7]        ; Angelia_ADC:ADC_SPI|AIN1[7]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_2[9]        ; Angelia_ADC:ADC_SPI|AIN2[9]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_4[4]        ; Angelia_ADC:ADC_SPI|AIN4[4]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; Angelia_ADC:ADC_SPI|temp_6[4]        ; Angelia_ADC:ADC_SPI|AIN6[4]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.738      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.393 ; Led_control:Control_LED0|LED                                                                                                                                                                                 ; Led_control:Control_LED0|LED                                                                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Led_control:Control_LED0|swap[0]                                                                                                                                                                             ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Led_control:Control_LED0|swap[1]                                                                                                                                                                             ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Led_control:Control_LED1|LED                                                                                                                                                                                 ; Led_control:Control_LED1|LED                                                                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Led_control:Control_LED1|swap[1]                                                                                                                                                                             ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; Led_control:Control_LED1|swap[0]                                                                                                                                                                             ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; ping_reply                                                                                                                                                                                                   ; ping_reply                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; state.ARP                                                                                                                                                                                                    ; state.ARP                                                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; state.IDLE                                                                                                                                                                                                   ; state.IDLE                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; state.PING                                                                                                                                                                                                   ; state.PING                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_full      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_non_empty ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                              ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; Send_ARP                                                                                                                                                                                                     ; Send_ARP                                                                                                                                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.396 ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                         ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                     ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                           ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                    ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                           ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                      ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                       ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.409 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.684      ;
; 0.409 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.684      ;
; 0.411 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.684      ;
; 0.412 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.067      ;
; 0.412 ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                           ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.684      ;
; 0.412 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.684      ;
; 0.414 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.069      ;
; 0.423 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.078      ;
; 0.428 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.083      ;
; 0.440 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.715      ;
; 0.441 ; Led_control:Control_LED0|swap[0]                                                                                                                                                                             ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.717      ;
; 0.442 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.716      ;
; 0.444 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.738      ;
; 0.445 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.739      ;
; 0.446 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.740      ;
; 0.446 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.721      ;
; 0.450 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.105      ;
; 0.451 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.726      ;
; 0.451 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.724      ;
; 0.451 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.723      ;
; 0.451 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.723      ;
; 0.452 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.107      ;
; 0.456 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.357      ; 1.043      ;
; 0.456 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.731      ;
; 0.457 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.732      ;
; 0.461 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[8]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.737      ;
; 0.462 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.738      ;
; 0.464 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.739      ;
; 0.465 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.741      ;
; 0.465 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                      ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.738      ;
; 0.466 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.738      ;
; 0.469 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.745      ;
; 0.470 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.477 ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                           ; Tx_MAC:Tx_MAC_inst|sync_TD[0]                                                                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.749      ;
; 0.478 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.752      ;
; 0.480 ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                           ; Tx_MAC:Tx_MAC_inst|sync_TD[3]                                                                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.752      ;
; 0.484 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.139      ;
; 0.486 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.759      ;
; 0.487 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.760      ;
; 0.487 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.760      ;
; 0.501 ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                        ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.774      ;
; 0.503 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|clr_rstat_reg                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|statreg_int[2]                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.779      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.394 ; TLV320_SPI:TLV|SSCK                     ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|MOSI                     ; TLV320_SPI:TLV|MOSI                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|bit_cnt[0]               ; TLV320_SPI:TLV|bit_cnt[0]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|bit_cnt[1]               ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|TLV.0101                 ; TLV320_SPI:TLV|TLV.0101                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|bit_cnt[3]               ; TLV320_SPI:TLV|bit_cnt[3]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|bit_cnt[2]               ; TLV320_SPI:TLV|bit_cnt[2]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[0]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|load[1]                  ; TLV320_SPI:TLV|load[1]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|load[2]                  ; TLV320_SPI:TLV|load[2]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; TLV320_SPI:TLV|load[3]                  ; TLV320_SPI:TLV|load[3]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.398 ; Attenuator:Attenuator_ADC2|ATTN_LE      ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Attenuator:Attenuator_ADC2|bit_count[2] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Attenuator:Attenuator_ADC2|bit_count[1] ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; Attenuator:Attenuator_ADC1|ATTN_LE      ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Attenuator:Attenuator_ADC1|bit_count[2] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Attenuator:Attenuator_ADC1|bit_count[1] ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.409 ; TLV320_SPI:TLV|tlv_timeout[0]           ; TLV320_SPI:TLV|tlv_timeout[0]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.684      ;
; 0.413 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.684      ;
; 0.414 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.684      ;
; 0.476 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[1]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.751      ;
; 0.483 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.754      ;
; 0.499 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.770      ;
; 0.500 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.771      ;
; 0.502 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.773      ;
; 0.517 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.787      ;
; 0.517 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.787      ;
; 0.522 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.792      ;
; 0.627 ; TLV320_SPI:TLV|TLV.0010                 ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.902      ;
; 0.635 ; TLV320_SPI:TLV|bit_cnt[0]               ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.910      ;
; 0.647 ; TLV320_SPI:TLV|TLV.0001                 ; TLV320_SPI:TLV|TLV.0010                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.922      ;
; 0.652 ; TLV320_SPI:TLV|TLV.0011                 ; TLV320_SPI:TLV|TLV.0100                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.927      ;
; 0.683 ; TLV320_SPI:TLV|tlv_timeout[12]          ; TLV320_SPI:TLV|tlv_timeout[12]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.959      ;
; 0.684 ; TLV320_SPI:TLV|tlv_timeout[9]           ; TLV320_SPI:TLV|tlv_timeout[9]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.959      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[18]          ; TLV320_SPI:TLV|tlv_timeout[18]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[17]          ; TLV320_SPI:TLV|tlv_timeout[17]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[15]          ; TLV320_SPI:TLV|tlv_timeout[15]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[14]          ; TLV320_SPI:TLV|tlv_timeout[14]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[11]          ; TLV320_SPI:TLV|tlv_timeout[11]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[10]          ; TLV320_SPI:TLV|tlv_timeout[10]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[8]           ; TLV320_SPI:TLV|tlv_timeout[8]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[7]           ; TLV320_SPI:TLV|tlv_timeout[7]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.685 ; TLV320_SPI:TLV|tlv_timeout[2]           ; TLV320_SPI:TLV|tlv_timeout[2]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.686 ; TLV320_SPI:TLV|tlv_timeout[16]          ; TLV320_SPI:TLV|tlv_timeout[16]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.962      ;
; 0.686 ; TLV320_SPI:TLV|tlv_timeout[4]           ; TLV320_SPI:TLV|tlv_timeout[4]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.961      ;
; 0.686 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; TLV320_SPI:TLV|tlv_timeout[13]          ; TLV320_SPI:TLV|tlv_timeout[13]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.963      ;
; 0.687 ; TLV320_SPI:TLV|tlv_timeout[6]           ; TLV320_SPI:TLV|tlv_timeout[6]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.962      ;
; 0.688 ; TLV320_SPI:TLV|tlv_timeout[23]          ; TLV320_SPI:TLV|tlv_timeout[23]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.964      ;
; 0.688 ; TLV320_SPI:TLV|tlv_timeout[20]          ; TLV320_SPI:TLV|tlv_timeout[20]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.964      ;
; 0.690 ; TLV320_SPI:TLV|tlv_timeout[3]           ; TLV320_SPI:TLV|tlv_timeout[3]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.965      ;
; 0.690 ; TLV320_SPI:TLV|tlv_timeout[21]          ; TLV320_SPI:TLV|tlv_timeout[21]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.966      ;
; 0.691 ; TLV320_SPI:TLV|tlv_timeout[19]          ; TLV320_SPI:TLV|tlv_timeout[19]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.967      ;
; 0.691 ; TLV320_SPI:TLV|TLV.0001                 ; TLV320_SPI:TLV|MOSI                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.966      ;
; 0.701 ; TLV320_SPI:TLV|tlv_timeout[22]          ; TLV320_SPI:TLV|tlv_timeout[22]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.977      ;
; 0.704 ; TLV320_SPI:TLV|bit_cnt[3]               ; TLV320_SPI:TLV|TLV.0001                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.979      ;
; 0.704 ; TLV320_SPI:TLV|tlv_timeout[5]           ; TLV320_SPI:TLV|tlv_timeout[5]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.979      ;
; 0.709 ; TLV320_SPI:TLV|tlv_timeout[1]           ; TLV320_SPI:TLV|tlv_timeout[1]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.984      ;
; 0.709 ; TLV320_SPI:TLV|tlv_timeout[0]           ; TLV320_SPI:TLV|tlv_timeout[1]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.984      ;
; 0.709 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.714 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.724 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.995      ;
; 0.736 ; TLV320_SPI:TLV|TLV.0100                 ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.011      ;
; 0.739 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.009      ;
; 0.741 ; Attenuator:Attenuator_ADC1|bit_count[1] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.011      ;
; 0.757 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.027      ;
; 0.757 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.027      ;
; 0.758 ; Attenuator:Attenuator_ADC2|bit_count[1] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.029      ;
; 0.767 ; TLV320_SPI:TLV|TLV.0011                 ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.769 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.039      ;
; 0.769 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.039      ;
; 0.772 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.043      ;
; 0.773 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.043      ;
; 0.777 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.047      ;
; 0.778 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.049      ;
; 0.783 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.054      ;
; 0.786 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.057      ;
; 0.789 ; TLV320_SPI:TLV|TLV.0101                 ; TLV320_SPI:TLV|TLV.0000                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.064      ;
; 0.790 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.060      ;
; 0.799 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.070      ;
; 0.803 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.074      ;
; 0.807 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.078      ;
; 0.808 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.079      ;
; 0.818 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[3]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.093      ;
; 0.835 ; TLV320_SPI:TLV|TLV.0010                 ; TLV320_SPI:TLV|TLV.0011                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.110      ;
; 0.844 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[3]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.119      ;
; 0.844 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[2]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.119      ;
; 0.845 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[0]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.120      ;
; 0.850 ; TLV320_SPI:TLV|TLV.0100                 ; TLV320_SPI:TLV|TLV.0001                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.125      ;
; 0.855 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[2]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.130      ;
; 0.878 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|state[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.148      ;
; 0.888 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.159      ;
; 0.901 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.172      ;
; 0.907 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|state[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.177      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PHY_CLK125'                                                                       ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.684      ;
; 0.459 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.737      ;
; 0.673 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.950      ;
; 0.674 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.952      ;
; 0.674 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.952      ;
; 0.674 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.951      ;
; 0.674 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.951      ;
; 0.675 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.953      ;
; 0.675 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.953      ;
; 0.675 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.952      ;
; 0.677 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.955      ;
; 0.677 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.954      ;
; 0.677 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.954      ;
; 0.678 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.956      ;
; 0.678 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.956      ;
; 0.678 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.956      ;
; 0.679 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.957      ;
; 0.679 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.956      ;
; 0.680 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.958      ;
; 0.680 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.957      ;
; 0.680 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.957      ;
; 0.681 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.959      ;
; 0.681 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 0.959      ;
; 0.681 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.958      ;
; 0.698 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 0.975      ;
; 0.836 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.113      ;
; 0.994 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.272      ;
; 0.995 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.273      ;
; 0.996 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.274      ;
; 0.996 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.274      ;
; 0.996 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.274      ;
; 0.996 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.273      ;
; 0.996 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.274      ;
; 0.997 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.275      ;
; 0.997 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.275      ;
; 0.997 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.274      ;
; 0.997 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.274      ;
; 0.997 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.274      ;
; 0.998 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.276      ;
; 0.998 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.275      ;
; 0.998 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.276      ;
; 0.999 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.277      ;
; 1.001 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.278      ;
; 1.001 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.278      ;
; 1.002 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.280      ;
; 1.002 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.280      ;
; 1.011 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.288      ;
; 1.011 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.289      ;
; 1.012 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.290      ;
; 1.012 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.290      ;
; 1.013 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.290      ;
; 1.013 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.291      ;
; 1.014 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.292      ;
; 1.014 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.291      ;
; 1.014 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.291      ;
; 1.015 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.293      ;
; 1.015 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.292      ;
; 1.015 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.293      ;
; 1.087 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.365      ;
; 1.088 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.365      ;
; 1.088 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.366      ;
; 1.089 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.366      ;
; 1.089 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.366      ;
; 1.089 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.367      ;
; 1.093 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.371      ;
; 1.095 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.372      ;
; 1.096 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.374      ;
; 1.096 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.373      ;
; 1.096 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.374      ;
; 1.116 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.394      ;
; 1.117 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.395      ;
; 1.117 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.395      ;
; 1.117 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.395      ;
; 1.118 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.395      ;
; 1.118 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.396      ;
; 1.118 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.396      ;
; 1.118 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.396      ;
; 1.118 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.395      ;
; 1.118 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.395      ;
; 1.118 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.396      ;
; 1.119 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.396      ;
; 1.119 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.396      ;
; 1.119 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.396      ;
; 1.119 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.397      ;
; 1.120 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.397      ;
; 1.120 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.398      ;
; 1.121 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.399      ;
; 1.123 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.400      ;
; 1.123 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.400      ;
; 1.124 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.402      ;
; 1.124 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.402      ;
; 1.133 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.082      ; 1.410      ;
; 1.133 ; HB_counter[19] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.411      ;
; 1.134 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.412      ;
; 1.134 ; HB_counter[13] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.083      ; 1.412      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'LTC2208_122MHz_2'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.430 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                              ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst1|firX8R8:fir2|wstate[3]                                                              ; receiver:receiver_inst1|firX8R8:fir2|wstate[3]                                                              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst1|firX8R8:fir2|waddr[0]                                                               ; receiver:receiver_inst1|firX8R8:fir2|waddr[0]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.669      ;
; 0.511 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.759      ;
; 0.511 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.759      ;
; 0.511 ; cdc_sync:freq7|q1[28]                                                                                       ; cdc_sync:freq7|sigb[28]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.759      ;
; 0.511 ; cdc_sync:freq2|q1[20]                                                                                       ; cdc_sync:freq2|sigb[20]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.759      ;
; 0.511 ; cdc_sync:freq7|q1[25]                                                                                       ; cdc_sync:freq7|sigb[25]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.054      ; 0.760      ;
; 0.512 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[40]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[40]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.759      ;
; 0.512 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.758      ;
; 0.512 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                    ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                   ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.759      ;
; 0.512 ; cdc_sync:freq7|q1[6]                                                                                        ; cdc_sync:freq7|sigb[6]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.759      ;
; 0.512 ; cdc_sync:freq6|q1[29]                                                                                       ; cdc_sync:freq6|sigb[29]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.760      ;
; 0.512 ; cdc_sync:freq6|q1[26]                                                                                       ; cdc_sync:freq6|sigb[26]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.760      ;
; 0.513 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; cdc_sync:freq2|q1[7]                                                                                        ; cdc_sync:freq2|sigb[7]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; cdc_sync:freq2|q1[6]                                                                                        ; cdc_sync:freq2|sigb[6]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.760      ;
; 0.513 ; cdc_sync:freq6|q1[3]                                                                                        ; cdc_sync:freq6|sigb[3]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.050      ; 0.758      ;
; 0.514 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.050      ; 0.759      ;
; 0.514 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.761      ;
; 0.514 ; cdc_sync:freq6|q1[25]                                                                                       ; cdc_sync:freq6|sigb[25]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.762      ;
; 0.514 ; cdc_sync:freq6|q1[9]                                                                                        ; cdc_sync:freq6|sigb[9]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.760      ;
; 0.515 ; cdc_sync:freq6|q1[1]                                                                                        ; cdc_sync:freq6|sigb[1]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.761      ;
; 0.517 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.763      ;
; 0.555 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.400      ; 1.150      ;
; 0.591 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30]       ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]       ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.102      ; 0.888      ;
; 0.611 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Rmult[27]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[15]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.341      ; 1.147      ;
; 0.614 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.076      ; 0.885      ;
; 0.620 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[44]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.085      ; 0.900      ;
; 0.625 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.085      ; 0.905      ;
; 0.636 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Rmult[35]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[23]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.050      ; 0.881      ;
; 0.636 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[41]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.054      ; 0.885      ;
; 0.636 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.447      ; 1.278      ;
; 0.639 ; cdc_sync:freq7|q1[29]                                                                                       ; cdc_sync:freq7|sigb[29]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.887      ;
; 0.640 ; cdc_sync:freq7|q1[12]                                                                                       ; cdc_sync:freq7|sigb[12]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.888      ;
; 0.641 ; cdc_sync:freq6|q1[27]                                                                                       ; cdc_sync:freq6|sigb[27]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.889      ;
; 0.642 ; cdc_sync:freq7|q1[30]                                                                                       ; cdc_sync:freq7|sigb[30]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.889      ;
; 0.642 ; cdc_sync:freq7|q1[22]                                                                                       ; cdc_sync:freq7|sigb[22]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.889      ;
; 0.642 ; cdc_sync:freq7|q1[8]                                                                                        ; cdc_sync:freq7|sigb[8]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.053      ; 0.890      ;
; 0.642 ; cdc_sync:freq2|q1[0]                                                                                        ; cdc_sync:freq2|sigb[0]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.888      ;
; 0.642 ; cdc_sync:freq6|q1[13]                                                                                       ; cdc_sync:freq6|sigb[13]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.888      ;
; 0.643 ; cdc_sync:freq6|q1[5]                                                                                        ; cdc_sync:freq6|sigb[5]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.050      ; 0.888      ;
; 0.644 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.076      ; 0.915      ;
; 0.644 ; cdc_sync:freq7|q1[0]                                                                                        ; cdc_sync:freq7|sigb[0]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.890      ;
; 0.645 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.076      ; 0.916      ;
; 0.645 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.076      ; 0.916      ;
; 0.648 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.887      ;
; 0.648 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.887      ;
; 0.650 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.889      ;
; 0.650 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.889      ;
; 0.650 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.889      ;
; 0.652 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.447      ; 1.294      ;
; 0.655 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]       ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.359      ; 1.209      ;
; 0.661 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.900      ;
; 0.661 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.900      ;
; 0.661 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.900      ;
; 0.661 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.044      ; 0.900      ;
; 0.663 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]       ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.283      ; 1.141      ;
; 0.665 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                  ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                   ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.601      ; 1.461      ;
; 0.665 ; receiver:receiver_inst1|cordic:cordic_inst|Z[9][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[10][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.912      ;
; 0.666 ; receiver:receiver_inst1|cordic:cordic_inst|Z[14][0]                                                         ; receiver:receiver_inst1|cordic:cordic_inst|Z[15][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.912      ;
; 0.666 ; receiver:receiver_inst1|cordic:cordic_inst|Z[13][0]                                                         ; receiver:receiver_inst1|cordic:cordic_inst|Z[14][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.912      ;
; 0.666 ; receiver:receiver_inst1|cordic:cordic_inst|Z[7][1]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[8][1]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.913      ;
; 0.667 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.219      ; 1.081      ;
; 0.667 ; receiver:receiver_inst1|cordic:cordic_inst|Z[3][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[4][0]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.913      ;
; 0.667 ; receiver:receiver_inst1|cordic:cordic_inst|Z[2][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[3][0]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.913      ;
; 0.669 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.040      ; 0.904      ;
; 0.670 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[43]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[43]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.219      ; 1.084      ;
; 0.673 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.893      ;
; 0.675 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[44]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.896      ;
; 0.675 ; receiver:receiver_inst1|cordic:cordic_inst|X[18][21]                                                        ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30]       ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.429      ; 1.299      ;
; 0.677 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.897      ;
; 0.678 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]       ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.283      ; 1.156      ;
; 0.680 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[25]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.018      ; 0.893      ;
; 0.682 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[24]       ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.013      ; 0.890      ;
; 0.685 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.216      ; 1.096      ;
; 0.687 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.028      ; 0.910      ;
; 0.688 ; cdc_sync:freq2|q1[9]                                                                                        ; cdc_sync:freq2|sigb[9]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.934      ;
; 0.689 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.936      ;
; 0.689 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.050      ; 0.934      ;
; 0.689 ; cdc_sync:freq7|q1[23]                                                                                       ; cdc_sync:freq7|sigb[23]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.050      ; 0.934      ;
; 0.691 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.937      ;
; 0.692 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.050      ; 0.937      ;
; 0.693 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.216      ; 1.104      ;
; 0.696 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[26]       ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.013      ; 0.904      ;
; 0.696 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]                   ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[22]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.297      ; 1.188      ;
; 0.699 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[44]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[44]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.216      ; 1.110      ;
; 0.701 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]        ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                   ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.206      ; 1.102      ;
; 0.701 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[42]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[42]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.216      ; 1.112      ;
; 0.704 ; receiver:receiver_inst1|cordic:cordic_inst|X[10][21]                                                        ; receiver:receiver_inst1|cordic:cordic_inst|X[11][21]                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; -0.019     ; 0.880      ;
; 0.705 ; receiver:receiver_inst1|cordic:cordic_inst|Z[0][1]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[1][1]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.952      ;
; 0.706 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Imult[31]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Iaccum[19]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.953      ;
; 0.706 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[3]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.953      ;
; 0.706 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.953      ;
; 0.706 ; receiver:receiver_inst1|cordic:cordic_inst|Z[0][3]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[1][3]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.953      ;
; 0.707 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.953      ;
; 0.708 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[19]       ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.013      ; 0.916      ;
; 0.708 ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Rmult[30]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:C|Raccum[18]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.052      ; 0.955      ;
; 0.708 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Imult[25]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Iaccum[13]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.954      ;
; 0.708 ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|Imult[35]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:A|Iaccum[23]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.051      ; 0.954      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[1]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[0]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[3]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[5]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[2]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[9]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[7]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[4]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[4]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.068     ; 5.609      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[7]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.068     ; 5.609      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.068     ; 5.609      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[9]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.068     ; 5.609      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[2]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.046     ; 5.631      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[5]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.047     ; 5.630      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.047     ; 5.630      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.047     ; 5.630      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[0]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.068     ; 5.609      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.052     ; 5.625      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.047     ; 5.630      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.047     ; 5.630      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.068     ; 5.609      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 5.626      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.068     ; 5.609      ;
; 15.143 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.068     ; 5.609      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[8]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[10]                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[6]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[1]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 5.616      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[6]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 5.616      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[10]                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[8]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.060     ; 5.616      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[3]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.070     ; 5.606      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
; 15.144 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.065     ; 5.611      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                    ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                               ; Launch Clock   ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a20                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.872     ; 7.422      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a16                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.874     ; 7.420      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a8                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.857     ; 7.437      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a24                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.860     ; 7.434      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.862     ; 7.432      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a22                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.864     ; 7.430      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a6                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.867     ; 7.427      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a18                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.860     ; 7.434      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a2                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.859     ; 7.435      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a26                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.858     ; 7.436      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a15                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.873     ; 7.421      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a23                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.878     ; 7.416      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a7                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.876     ; 7.418      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a19                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.883     ; 7.411      ;
; 26.570 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a3                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.869     ; 7.425      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a0                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.874     ; 7.419      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a17                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.879     ; 7.414      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a9                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.876     ; 7.417      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a1                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.872     ; 7.421      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a25                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.888     ; 7.405      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a10                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.887     ; 7.406      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a31                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.875     ; 7.418      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a11                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.885     ; 7.408      ;
; 26.571 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a27                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.880     ; 7.413      ;
; 26.578 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a14                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.866     ; 7.420      ;
; 26.580 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a12                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.857     ; 7.427      ;
; 26.580 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a4                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.859     ; 7.425      ;
; 26.580 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a28                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.858     ; 7.426      ;
; 26.580 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a5                       ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.858     ; 7.426      ;
; 26.581 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a13                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.859     ; 7.424      ;
; 26.581 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a29                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.861     ; 7.422      ;
; 26.581 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a30                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.866     ; 7.417      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a20~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.866     ; 7.426      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a16~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.868     ; 7.424      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a8~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.851     ; 7.441      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a24~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.854     ; 7.438      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.856     ; 7.436      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a22~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.858     ; 7.434      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a6~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.861     ; 7.431      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a18~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.854     ; 7.438      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a2~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.853     ; 7.439      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a26~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.852     ; 7.440      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a15~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.867     ; 7.425      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a23~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.872     ; 7.420      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a7~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.870     ; 7.422      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a19~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.877     ; 7.415      ;
; 26.687 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a3~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.863     ; 7.429      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a0~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.868     ; 7.423      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a17~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.873     ; 7.418      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a9~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.870     ; 7.421      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a1~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.866     ; 7.425      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a25~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.882     ; 7.409      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a10~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.881     ; 7.410      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a31~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.869     ; 7.422      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a11~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.879     ; 7.412      ;
; 26.688 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a27~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.874     ; 7.417      ;
; 26.695 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a14~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.860     ; 7.424      ;
; 26.697 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a12~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.851     ; 7.431      ;
; 26.697 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a4~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.853     ; 7.429      ;
; 26.697 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a28~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.852     ; 7.430      ;
; 26.697 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a5~portb_address_reg0    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.852     ; 7.430      ;
; 26.698 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a13~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.853     ; 7.428      ;
; 26.698 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a29~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.855     ; 7.426      ;
; 26.698 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a30~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -5.860     ; 7.421      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.144     ; 6.972      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.141     ; 6.975      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.142     ; 6.974      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a2                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a0                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a1                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a3                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                          ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.143     ; 6.973      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.142     ; 6.974      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[13]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[13]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.144     ; 6.972      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[14]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[13] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.142     ; 6.974      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[13] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.142     ; 6.974      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[10] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.142     ; 6.974      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[10] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.142     ; 6.974      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[10]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.145     ; 6.971      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[9]                                                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.145     ; 6.971      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[6]                                                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.145     ; 6.971      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[11]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[12]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.136     ; 6.980      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[3]  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.142     ; 6.974      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[3]  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.141     ; 6.975      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[0]  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.142     ; 6.974      ;
; 26.826 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[0]  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -6.141     ; 6.975      ;
+--------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 28.599 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.047      ; 11.372     ;
; 28.599 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.047      ; 11.372     ;
; 28.599 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.047      ; 11.372     ;
; 28.599 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.047      ; 11.372     ;
; 28.599 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.047      ; 11.372     ;
; 28.599 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.047      ; 11.372     ;
; 28.599 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.047      ; 11.372     ;
; 28.599 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.047      ; 11.372     ;
; 28.659 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.053      ; 11.433     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.887     ;
; 28.883 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.234     ; 10.885     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.893     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.893     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.893     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.893     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 10.895     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.893     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.893     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.241     ; 10.877     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.241     ; 10.877     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 10.895     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 10.895     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.224     ; 10.894     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 10.895     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 10.895     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 10.895     ;
; 28.884 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.232     ; 10.886     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 28.885 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.225     ; 10.892     ;
; 29.330 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.221      ; 10.893     ;
; 29.330 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.221      ; 10.893     ;
; 29.330 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.221      ; 10.893     ;
; 29.330 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.221      ; 10.893     ;
; 29.330 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.221      ; 10.893     ;
; 29.330 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.221      ; 10.893     ;
; 29.330 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.221      ; 10.893     ;
; 29.330 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.221      ; 10.893     ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 65.810 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[4]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 14.084     ;
; 65.810 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[5]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 14.084     ;
; 65.810 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[3]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 14.084     ;
; 65.810 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[0]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 14.084     ;
; 65.810 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[6]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 14.084     ;
; 65.810 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[7]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 14.084     ;
; 65.810 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[13]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 14.084     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 14.087     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 14.087     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 14.087     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 14.087     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.087     ; 14.093     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.087     ; 14.093     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.087     ; 14.093     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.087     ; 14.093     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.088     ; 14.092     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.088     ; 14.092     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.088     ; 14.092     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.088     ; 14.092     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[2]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.106     ; 14.074     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[1]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.092     ; 14.088     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[10]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.088     ; 14.092     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[11]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.088     ; 14.092     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[8]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 14.087     ;
; 65.812 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[9]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 14.087     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a0                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a1                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a2                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity8                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.080     ; 14.098     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.814 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.095     ; 14.083     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[5]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[4]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[14]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[13]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[8]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[11]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[12]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[0]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.815 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[12]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 14.096     ;
; 65.816 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.077     ; 14.099     ;
; 66.266 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; 0.373      ; 14.099     ;
; 67.741 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[4]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 12.153     ;
; 67.741 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[5]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 12.153     ;
; 67.741 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[3]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 12.153     ;
; 67.741 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[0]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 12.153     ;
; 67.741 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[6]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 12.153     ;
; 67.741 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[7]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 12.153     ;
; 67.741 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[13]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.098     ; 12.153     ;
; 67.742 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 12.157     ;
; 67.742 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 12.157     ;
; 67.742 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 12.157     ;
; 67.742 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 12.157     ;
; 67.742 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[8]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 12.157     ;
; 67.742 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[9]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.093     ; 12.157     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[5]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[4]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
; 67.743 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[13]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.081     ; 12.168     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                     ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                ; Launch Clock                                                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; 3.437 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[0]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.251      ; 9.963      ;
; 3.438 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[10]                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.247      ; 9.960      ;
; 3.438 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[9]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.247      ; 9.960      ;
; 3.438 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[3]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.247      ; 9.960      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[1]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[0]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[7]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[7]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[4]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[4]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[8]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[8]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[10]                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[9]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[6]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[6]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.248      ; 9.962      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[2]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[2]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.248      ; 9.962      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[5]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.244      ; 9.958      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[5]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.248      ; 9.962      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.229      ; 9.943      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.231      ; 9.945      ;
; 3.439 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[3]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.245      ; 9.959      ;
; 3.441 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[1]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.237      ; 9.953      ;
; 3.803 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.747      ; 10.825     ;
; 4.272 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.278      ; 10.825     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a1                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a2                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity8                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.275      ; 10.824     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[14]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[13]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[11]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[12]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[12]                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.273      ; 10.822     ;
; 4.274 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 6.274      ; 10.823     ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[0]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[3]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[5]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[2]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[4]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[5]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.049      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.049      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.049      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.049      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.049      ;
; 4.741 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[1]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[9]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[7]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[2]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 5.050      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.742 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 5.045      ;
; 4.743 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[1]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 5.037      ;
; 4.743 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[6]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 5.037      ;
; 4.743 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[8]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 5.037      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[8]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[10]                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[6]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[10]                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.744 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 5.033      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[4]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.031      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[7]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.031      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.031      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[9]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.031      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[3]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 5.028      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[0]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.031      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.031      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.031      ;
; 4.745 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 5.031      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.149  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.587      ; 8.931      ;
; 8.234  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 8.925      ;
; 8.234  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 8.925      ;
; 8.234  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 8.925      ;
; 8.234  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.496      ; 8.925      ;
; 8.657  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 8.943      ;
; 8.657  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 8.943      ;
; 8.657  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 8.943      ;
; 8.657  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 8.943      ;
; 8.657  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 8.943      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 8.925      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 8.925      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 8.925      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.922      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.922      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.922      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.922      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 8.927      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[1]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 8.925      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[2]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 8.925      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[3]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 8.925      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[9]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 8.925      ;
; 8.659  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[10]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 8.925      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_b[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[0]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[4]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[5]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 8.929      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[6]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[7]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.660  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[8]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 8.923      ;
; 8.766  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.360      ; 9.356      ;
; 8.766  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.364      ; 9.360      ;
; 8.810  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.353      ; 9.353      ;
; 8.810  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.353      ; 9.353      ;
; 8.810  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.353      ; 9.353      ;
; 8.810  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.353      ; 9.353      ;
; 8.810  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.357      ; 9.357      ;
; 8.810  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.357      ; 9.357      ;
; 8.810  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.357      ; 9.357      ;
; 8.810  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.357      ; 9.357      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[26]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[18]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[24]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[6]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[25]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[22]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[14]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.057 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.191      ; 2.463      ;
; 42.113 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 2.518      ;
; 42.113 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[27]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 2.518      ;
; 42.113 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[21]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 2.518      ;
; 42.113 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 2.518      ;
; 42.113 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 2.518      ;
; 42.113 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[29]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.190      ; 2.518      ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 9.126 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 9.961      ;
; 9.126 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 9.961      ;
; 9.126 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 9.961      ;
; 9.126 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 9.961      ;
; 9.126 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 9.961      ;
; 9.126 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 9.961      ;
; 9.126 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 9.961      ;
; 9.126 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.620      ; 9.961      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.961      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.961      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.961      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.961      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.157      ; 9.962      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.961      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.961      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.157      ; 9.962      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.157      ; 9.962      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.157      ; 9.962      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.157      ; 9.962      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.157      ; 9.962      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.590 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.155      ; 9.960      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.139      ; 9.945      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.139      ; 9.945      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.591 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 9.962      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.148      ; 9.955      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.147      ; 9.954      ;
; 9.592 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 9.953      ;
; 9.700 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 10.375     ;
; 9.744 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 10.372     ;
; 9.744 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 10.372     ;
; 9.744 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 10.372     ;
; 9.744 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 10.372     ;
; 9.744 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 10.372     ;
; 9.744 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 10.372     ;
; 9.744 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 10.372     ;
; 9.744 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 10.372     ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 230
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.504
Worst Case Available Settling Time: 14.899 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; PHY_RX_CLOCK                                                ; 2.346     ; 0.000         ;
; PHY_CLK125                                                  ; 2.833     ; 0.000         ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.522     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.700     ; 0.000         ;
; _122MHz                                                     ; 4.022     ; 0.000         ;
; LTC2208_122MHz_2                                            ; 4.870     ; 0.000         ;
; LTC2208_122MHz                                              ; 5.026     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 5.820     ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.935     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 15.478    ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 16.092    ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 19.489    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 25.109    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 10413.760 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.120 ; 0.000         ;
; _122MHz                                                     ; 0.125 ; 0.000         ;
; LTC2208_122MHz                                              ; 0.128 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.139 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 0.140 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 0.147 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.152 ; 0.000         ;
; PHY_RX_CLOCK                                                ; 0.154 ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 0.155 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0.182 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 0.182 ; 0.000         ;
; LTC2208_122MHz_2                                            ; 0.184 ; 0.000         ;
; PHY_CLK125                                                  ; 0.188 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 17.957 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 32.718 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 33.898 ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 72.917 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PHY_RX_CLOCK_2                                              ; 1.460 ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 2.398 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.078 ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.614 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+-------------------------------------------------------------+-----------+---------------+
; Clock                                                       ; Slack     ; End Point TNS ;
+-------------------------------------------------------------+-----------+---------------+
; PHY_CLK125                                                  ; 3.267     ; 0.000         ;
; LTC2208_122MHz                                              ; 3.272     ; 0.000         ;
; _122MHz                                                     ; 3.275     ; 0.000         ;
; LTC2208_122MHz_2                                            ; 3.301     ; 0.000         ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.825     ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 10.163    ; 0.000         ;
; PHY_RX_CLOCK                                                ; 19.203    ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.751    ; 0.000         ;
; PHY_RX_CLOCK_2                                              ; 39.715    ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.752    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 40.463    ; 0.000         ;
; CMCLK                                                       ; 70.923    ; 0.000         ;
; OSC_10MHZ                                                   ; 96.000    ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 162.534   ; 0.000         ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 199.774   ; 0.000         ;
; CBCLK                                                       ; 315.063   ; 0.000         ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 10416.390 ; 0.000         ;
; CLRCIN                                                      ; 20822.823 ; 0.000         ;
; CLRCOUT                                                     ; 20822.823 ; 0.000         ;
+-------------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.346  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 2.081      ;
; 2.346  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 2.081      ;
; 2.346  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 2.081      ;
; 2.346  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 2.081      ;
; 2.601  ; PHY_RX[2]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.957      ; 1.823      ;
; 2.618  ; PHY_RX[1]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.957      ; 1.806      ;
; 2.667  ; PHY_RX[2]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 1.760      ;
; 2.698  ; PHY_RX[1]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 1.729      ;
; 2.720  ; PHY_RX[3]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.957      ; 1.704      ;
; 2.721  ; PHY_RX[0]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 1.706      ;
; 2.721  ; PHY_RX[0]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.957      ; 1.703      ;
; 2.752  ; RX_DV                                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                      ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 1.675      ;
; 2.894  ; PHY_RX[3]                                                                                                                                                ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                         ; PHY_CLK125   ; PHY_RX_CLOCK ; 4.000        ; 1.960      ; 1.533      ;
; 38.046 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.951      ;
; 38.046 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.951      ;
; 38.047 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.950      ;
; 38.054 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.943      ;
; 38.054 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.943      ;
; 38.054 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.943      ;
; 38.054 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.943      ;
; 38.054 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.943      ;
; 38.054 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.943      ;
; 38.054 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.943      ;
; 38.056 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.941      ;
; 38.135 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.010      ; 1.862      ;
; 38.136 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.185      ; 2.058      ;
; 38.137 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.183      ; 2.055      ;
; 38.137 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.009      ; 1.859      ;
; 38.137 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.009      ; 1.859      ;
; 38.137 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.009      ; 1.859      ;
; 38.137 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.183      ; 2.055      ;
; 38.277 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.666      ;
; 38.278 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.665      ;
; 38.278 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.665      ;
; 38.292 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.651      ;
; 38.295 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.649      ;
; 38.296 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.648      ;
; 38.296 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.648      ;
; 38.310 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.634      ;
; 38.323 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.620      ;
; 38.323 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.620      ;
; 38.323 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.620      ;
; 38.323 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.620      ;
; 38.323 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.620      ;
; 38.323 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.620      ;
; 38.323 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.620      ;
; 38.341 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.603      ;
; 38.341 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.603      ;
; 38.341 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.603      ;
; 38.341 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.603      ;
; 38.341 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.603      ;
; 38.341 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.603      ;
; 38.341 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.603      ;
; 38.383 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.560      ;
; 38.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.546      ;
; 38.399 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.545      ;
; 38.399 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.545      ;
; 38.401 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.543      ;
; 38.413 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.531      ;
; 38.419 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 1.523      ;
; 38.419 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 1.523      ;
; 38.419 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.045     ; 1.523      ;
; 38.429 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 1.709      ;
; 38.429 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.129      ; 1.709      ;
; 38.430 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.131      ; 1.710      ;
; 38.437 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.506      ;
; 38.437 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.506      ;
; 38.437 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.506      ;
; 38.441 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.273      ;
; 38.442 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.272      ;
; 38.442 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.272      ;
; 38.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.500      ;
; 38.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.500      ;
; 38.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.500      ;
; 38.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.500      ;
; 38.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.500      ;
; 38.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.500      ;
; 38.444 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.043     ; 1.500      ;
; 38.447 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0 ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.130      ; 1.692      ;
; 38.447 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.130      ; 1.692      ;
; 38.448 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.132      ; 1.693      ;
; 38.455 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.488      ;
; 38.455 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.259      ;
; 38.456 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.487      ;
; 38.456 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.487      ;
; 38.456 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.258      ;
; 38.456 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.258      ;
; 38.456 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.258      ;
; 38.470 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.473      ;
; 38.470 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.244      ;
; 38.476 ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0  ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; 0.185      ; 1.718      ;
; 38.487 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.227      ;
; 38.487 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.227      ;
; 38.487 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.227      ;
; 38.487 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                    ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.227      ;
; 38.487 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]              ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.227      ;
; 38.487 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.227      ;
; 38.487 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.273     ; 1.227      ;
; 38.501 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.442      ;
; 38.501 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                       ; PHY_RX_CLOCK ; PHY_RX_CLOCK ; 40.000       ; -0.044     ; 1.442      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_CLK125'                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node        ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.833 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_TX_CLOCK   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 6.000        ; 2.371      ; 3.938      ;
; 2.861 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_TX_CLOCK   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 6.000        ; 2.371      ; 3.910      ;
; 4.251 ; Tx_MAC:Tx_MAC_inst|Tx_CTL                                   ; PHY_TX_EN      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; 0.008      ; 2.157      ;
; 4.270 ; Tx_MAC:Tx_MAC_inst|TD[3]                                    ; PHY_TX[3]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.013     ; 2.117      ;
; 4.277 ; Tx_MAC:Tx_MAC_inst|TD[0]                                    ; PHY_TX[0]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; -0.006     ; 2.117      ;
; 4.294 ; Tx_MAC:Tx_MAC_inst|TD[1]                                    ; PHY_TX[1]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; 0.041      ; 2.147      ;
; 4.303 ; Tx_MAC:Tx_MAC_inst|TD[2]                                    ; PHY_TX[2]      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125  ; 8.000        ; 0.041      ; 2.138      ;
; 6.346 ; HB_counter[1]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.600      ;
; 6.379 ; HB_counter[2]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.567      ;
; 6.383 ; HB_counter[1]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.563      ;
; 6.414 ; HB_counter[1]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.532      ;
; 6.423 ; HB_counter[0]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.523      ;
; 6.443 ; HB_counter[4]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.503      ;
; 6.443 ; HB_counter[2]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.503      ;
; 6.447 ; HB_counter[2]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.499      ;
; 6.451 ; HB_counter[1]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.495      ;
; 6.452 ; HB_counter[0]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.494      ;
; 6.482 ; HB_counter[1]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.464      ;
; 6.491 ; HB_counter[0]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.455      ;
; 6.492 ; HB_counter[3]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.454      ;
; 6.507 ; HB_counter[4]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.439      ;
; 6.511 ; HB_counter[6]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.435      ;
; 6.511 ; HB_counter[4]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.435      ;
; 6.511 ; HB_counter[2]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.435      ;
; 6.515 ; HB_counter[2]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.431      ;
; 6.519 ; HB_counter[1]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.427      ;
; 6.520 ; HB_counter[0]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.426      ;
; 6.521 ; HB_counter[3]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.425      ;
; 6.550 ; HB_counter[1]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.396      ;
; 6.559 ; HB_counter[5]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.387      ;
; 6.559 ; HB_counter[0]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.387      ;
; 6.560 ; HB_counter[3]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.386      ;
; 6.575 ; HB_counter[6]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.371      ;
; 6.575 ; HB_counter[4]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.371      ;
; 6.579 ; HB_counter[6]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.367      ;
; 6.579 ; HB_counter[4]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.367      ;
; 6.579 ; HB_counter[2]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.367      ;
; 6.583 ; HB_counter[8]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.363      ;
; 6.583 ; HB_counter[2]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.363      ;
; 6.587 ; HB_counter[1]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.359      ;
; 6.588 ; HB_counter[0]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.358      ;
; 6.589 ; HB_counter[5]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.357      ;
; 6.589 ; HB_counter[3]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.357      ;
; 6.618 ; HB_counter[1]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.328      ;
; 6.627 ; HB_counter[7]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.319      ;
; 6.627 ; HB_counter[5]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.319      ;
; 6.627 ; HB_counter[0]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.319      ;
; 6.628 ; HB_counter[3]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.318      ;
; 6.643 ; HB_counter[6]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.303      ;
; 6.643 ; HB_counter[4]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.303      ;
; 6.647 ; HB_counter[8]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.299      ;
; 6.647 ; HB_counter[6]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.299      ;
; 6.647 ; HB_counter[4]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.299      ;
; 6.647 ; HB_counter[2]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.299      ;
; 6.650 ; HB_counter[10]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.296      ;
; 6.651 ; HB_counter[8]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.295      ;
; 6.651 ; HB_counter[2]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.295      ;
; 6.655 ; HB_counter[1]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.291      ;
; 6.656 ; HB_counter[7]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.290      ;
; 6.656 ; HB_counter[0]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.290      ;
; 6.657 ; HB_counter[5]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.289      ;
; 6.657 ; HB_counter[3]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.289      ;
; 6.686 ; HB_counter[1]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.260      ;
; 6.695 ; HB_counter[9]                                               ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.251      ;
; 6.695 ; HB_counter[7]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.251      ;
; 6.695 ; HB_counter[5]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.251      ;
; 6.695 ; HB_counter[0]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.251      ;
; 6.696 ; HB_counter[3]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.250      ;
; 6.711 ; HB_counter[6]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.235      ;
; 6.711 ; HB_counter[4]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.235      ;
; 6.714 ; HB_counter[10]                                              ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.232      ;
; 6.715 ; HB_counter[8]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.231      ;
; 6.715 ; HB_counter[6]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.231      ;
; 6.715 ; HB_counter[4]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.231      ;
; 6.715 ; HB_counter[2]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.231      ;
; 6.718 ; HB_counter[10]                                              ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.228      ;
; 6.719 ; HB_counter[12]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.227      ;
; 6.719 ; HB_counter[8]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.227      ;
; 6.719 ; HB_counter[2]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.227      ;
; 6.723 ; HB_counter[1]                                               ; HB_counter[14] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.223      ;
; 6.724 ; HB_counter[9]                                               ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.222      ;
; 6.724 ; HB_counter[7]                                               ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.222      ;
; 6.724 ; HB_counter[0]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.222      ;
; 6.725 ; HB_counter[5]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.221      ;
; 6.725 ; HB_counter[3]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.221      ;
; 6.754 ; HB_counter[1]                                               ; HB_counter[13] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.192      ;
; 6.763 ; HB_counter[11]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.763 ; HB_counter[9]                                               ; HB_counter[23] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.763 ; HB_counter[7]                                               ; HB_counter[21] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.763 ; HB_counter[5]                                               ; HB_counter[19] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.763 ; HB_counter[0]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.183      ;
; 6.764 ; HB_counter[3]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.182      ;
; 6.779 ; HB_counter[6]                                               ; HB_counter[18] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.167      ;
; 6.779 ; HB_counter[4]                                               ; HB_counter[16] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.167      ;
; 6.782 ; HB_counter[14]                                              ; HB_counter[25] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.042     ; 1.163      ;
; 6.782 ; HB_counter[10]                                              ; HB_counter[22] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.164      ;
; 6.783 ; HB_counter[12]                                              ; HB_counter[24] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
; 6.783 ; HB_counter[8]                                               ; HB_counter[20] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
; 6.783 ; HB_counter[6]                                               ; HB_counter[17] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
; 6.783 ; HB_counter[4]                                               ; HB_counter[15] ; PHY_CLK125                                                  ; PHY_CLK125  ; 8.000        ; -0.041     ; 1.163      ;
+-------+-------------------------------------------------------------+----------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                     ; Launch Clock   ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+
; 3.522 ; cpl_cordic:cordic_inst|rounded_I[6]  ; DACD[6]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.699      ;
; 3.538 ; cpl_cordic:cordic_inst|rounded_I[11] ; DACD[11]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.683      ;
; 3.553 ; cpl_cordic:cordic_inst|rounded_I[10] ; DACD[10]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.668      ;
; 3.562 ; cpl_cordic:cordic_inst|rounded_I[12] ; DACD[12]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.659      ;
; 3.584 ; cpl_cordic:cordic_inst|rounded_I[4]  ; DACD[4]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.637      ;
; 3.623 ; cpl_cordic:cordic_inst|rounded_I[13] ; DACD[13]~reg0                                               ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.598      ;
; 3.642 ; cpl_cordic:cordic_inst|rounded_I[9]  ; DACD[9]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.579      ;
; 3.683 ; cpl_cordic:cordic_inst|rounded_I[8]  ; DACD[8]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.538      ;
; 3.691 ; cpl_cordic:cordic_inst|rounded_I[0]  ; DACD[0]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.530      ;
; 3.741 ; cpl_cordic:cordic_inst|rounded_I[3]  ; DACD[3]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.480      ;
; 3.771 ; cpl_cordic:cordic_inst|rounded_I[5]  ; DACD[5]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.450      ;
; 3.812 ; cpl_cordic:cordic_inst|rounded_I[7]  ; DACD[7]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.409      ;
; 3.874 ; cpl_cordic:cordic_inst|rounded_I[2]  ; DACD[2]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.347      ;
; 3.927 ; cpl_cordic:cordic_inst|rounded_I[1]  ; DACD[1]~reg0                                                ; _122MHz        ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.000        ; -0.706     ; 1.294      ;
; 4.555 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[6]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.005     ; 2.357      ;
; 4.618 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[10]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.012     ; 2.287      ;
; 4.635 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[0]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.004     ; 2.278      ;
; 4.661 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.969     ; 2.287      ;
; 4.681 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[10]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.012     ; 2.224      ;
; 4.684 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.969     ; 2.264      ;
; 4.698 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.950     ; 2.269      ;
; 4.700 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[6]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.239      ;
; 4.704 ; temp_ADC[0][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.953     ; 2.260      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_strobe    ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.009     ; 2.197      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[3]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[0]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[1]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[2]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[4]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[5]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[6]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[9]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[7]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[8]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[10] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[13] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[11] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[12] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[14] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.711 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[15] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.205      ;
; 4.716 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.012     ; 2.189      ;
; 4.723 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[15]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.969     ; 2.225      ;
; 4.745 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.012     ; 2.160      ;
; 4.750 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[13]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.969     ; 2.198      ;
; 4.750 ; temp_ADC[1][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.933     ; 2.234      ;
; 4.752 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.969     ; 2.196      ;
; 4.755 ; temp_ADC[1][6]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.207      ;
; 4.773 ; temp_ADC[1][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.950     ; 2.194      ;
; 4.776 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[17]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.012     ; 2.129      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_strobe    ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.009     ; 2.129      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[3]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[0]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[1]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[2]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[4]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[5]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[6]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[9]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[7]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[8]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[10] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[13] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[11] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[12] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[14] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.779 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|sample_no[15] ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.001     ; 2.137      ;
; 4.791 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[5]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.005     ; 2.121      ;
; 4.792 ; temp_ADC[1][3]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.953     ; 2.172      ;
; 4.797 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[9]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.969     ; 2.151      ;
; 4.801 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[11]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.012     ; 2.104      ;
; 4.804 ; temp_ADC[1][4]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.949     ; 2.164      ;
; 4.814 ; temp_ADC[0][5]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.935     ; 2.168      ;
; 4.814 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[15]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.969     ; 2.134      ;
; 4.818 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.950     ; 2.149      ;
; 4.818 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[3]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.004     ; 2.095      ;
; 4.818 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[8]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.004     ; 2.095      ;
; 4.831 ; temp_ADC[0][7]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.131      ;
; 4.831 ; temp_ADC[0][1]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.933     ; 2.153      ;
; 4.839 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[31]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.123      ;
; 4.843 ; C122_sync_phase_word[0][0]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[30]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.119      ;
; 4.843 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[11]  ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.012     ; 2.062      ;
; 4.852 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[7]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.087      ;
; 4.858 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[3]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.081      ;
; 4.861 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[1]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.078      ;
; 4.862 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[0]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.077      ;
; 4.862 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[5]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.077      ;
; 4.862 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[7]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.077      ;
; 4.863 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_Q1|out_data[8]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -1.004     ; 2.050      ;
; 4.866 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[8]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.073      ;
; 4.866 ; C122_sync_phase_word[0][3]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[31]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.096      ;
; 4.869 ; cdc_sync:rates|sigb[1]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[6]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.978     ; 2.070      ;
; 4.870 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][16]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.950     ; 2.097      ;
; 4.870 ; C122_sync_phase_word[0][3]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[30]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.092      ;
; 4.875 ; temp_ADC[0][4]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.949     ; 2.093      ;
; 4.875 ; temp_ADC[1][6]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][20]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.087      ;
; 4.877 ; C122_sync_phase_word[0][5]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[31]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.085      ;
; 4.878 ; temp_ADC[0][8]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][21]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.961     ; 2.078      ;
; 4.881 ; cdc_sync:rates|sigb[0]               ; receiver:receiver_inst0|varcic:varcic_inst_I1|out_data[2]   ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.979     ; 2.057      ;
; 4.881 ; C122_sync_phase_word[0][5]           ; receiver:receiver_inst0|cordic:cordic_inst|phase[30]        ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.955     ; 2.081      ;
; 4.882 ; temp_ADC[0][2]                       ; receiver:receiver_inst0|cordic:cordic_inst|X[0][19]         ; LTC2208_122MHz ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.950     ; 2.085      ;
+-------+--------------------------------------+-------------------------------------------------------------+----------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 3.700  ; PHY_MDIO                           ; MDIO:MDIO_inst|temp_reg_data[0]           ; PHY_CLK125                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.321     ; 2.367      ;
; 34.012 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[7] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.482     ; 2.433      ;
; 34.012 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[6] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.482     ; 2.433      ;
; 34.012 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[5] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.482     ; 2.433      ;
; 34.012 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.482     ; 2.433      ;
; 34.012 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.482     ; 2.433      ;
; 34.012 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.482     ; 2.433      ;
; 34.012 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.482     ; 2.433      ;
; 34.454 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM[1]              ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.475     ; 1.998      ;
; 34.553 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|SI                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.475     ; 1.899      ;
; 34.857 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|EEPROM[2]              ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.472     ; 1.598      ;
; 35.075 ; Rx_MAC:Rx_MAC_inst|write_IP        ; EEPROM:EEPROM_inst|CS                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.474     ; 1.378      ;
; 35.711 ; Rx_MAC:Rx_MAC_inst|IP_to_write[0]  ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.746      ;
; 35.916 ; Rx_MAC:Rx_MAC_inst|IP_to_write[14] ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.541      ;
; 35.923 ; Rx_MAC:Rx_MAC_inst|IP_to_write[23] ; EEPROM:EEPROM_inst|EEPROM_write[23]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.534      ;
; 35.923 ; Rx_MAC:Rx_MAC_inst|IP_to_write[8]  ; EEPROM:EEPROM_inst|EEPROM_write[8]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.469     ; 0.535      ;
; 35.924 ; Rx_MAC:Rx_MAC_inst|IP_to_write[21] ; EEPROM:EEPROM_inst|EEPROM_write[21]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.533      ;
; 35.925 ; Rx_MAC:Rx_MAC_inst|IP_to_write[3]  ; EEPROM:EEPROM_inst|EEPROM_write[3]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.469     ; 0.533      ;
; 35.926 ; Rx_MAC:Rx_MAC_inst|IP_to_write[17] ; EEPROM:EEPROM_inst|EEPROM_write[17]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.531      ;
; 35.926 ; Rx_MAC:Rx_MAC_inst|IP_to_write[2]  ; EEPROM:EEPROM_inst|EEPROM_write[2]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.469     ; 0.532      ;
; 35.927 ; Rx_MAC:Rx_MAC_inst|IP_to_write[27] ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.530      ;
; 35.947 ; Rx_MAC:Rx_MAC_inst|IP_to_write[26] ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.510      ;
; 36.007 ; Rx_MAC:Rx_MAC_inst|IP_to_write[31] ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.450      ;
; 36.009 ; Rx_MAC:Rx_MAC_inst|IP_to_write[12] ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.448      ;
; 36.010 ; Rx_MAC:Rx_MAC_inst|IP_to_write[20] ; EEPROM:EEPROM_inst|EEPROM_write[20]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.447      ;
; 36.011 ; Rx_MAC:Rx_MAC_inst|IP_to_write[16] ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.446      ;
; 36.011 ; Rx_MAC:Rx_MAC_inst|IP_to_write[6]  ; EEPROM:EEPROM_inst|EEPROM_write[6]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.469     ; 0.447      ;
; 36.011 ; Rx_MAC:Rx_MAC_inst|IP_to_write[29] ; EEPROM:EEPROM_inst|EEPROM_write[29]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.446      ;
; 36.012 ; Rx_MAC:Rx_MAC_inst|IP_to_write[30] ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.445      ;
; 36.012 ; Rx_MAC:Rx_MAC_inst|IP_to_write[11] ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.445      ;
; 36.012 ; Rx_MAC:Rx_MAC_inst|IP_to_write[9]  ; EEPROM:EEPROM_inst|EEPROM_write[9]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.445      ;
; 36.082 ; Rx_MAC:Rx_MAC_inst|IP_to_write[4]  ; EEPROM:EEPROM_inst|EEPROM_write[4]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.469     ; 0.376      ;
; 36.082 ; Rx_MAC:Rx_MAC_inst|IP_to_write[19] ; EEPROM:EEPROM_inst|EEPROM_write[19]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.375      ;
; 36.082 ; Rx_MAC:Rx_MAC_inst|IP_to_write[24] ; EEPROM:EEPROM_inst|EEPROM_write[24]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.375      ;
; 36.083 ; Rx_MAC:Rx_MAC_inst|IP_to_write[10] ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.374      ;
; 36.083 ; Rx_MAC:Rx_MAC_inst|IP_to_write[13] ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.374      ;
; 36.083 ; Rx_MAC:Rx_MAC_inst|IP_to_write[15] ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.374      ;
; 36.084 ; Rx_MAC:Rx_MAC_inst|IP_to_write[5]  ; EEPROM:EEPROM_inst|EEPROM_write[5]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.469     ; 0.374      ;
; 36.084 ; Rx_MAC:Rx_MAC_inst|IP_to_write[18] ; EEPROM:EEPROM_inst|EEPROM_write[18]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.373      ;
; 36.084 ; Rx_MAC:Rx_MAC_inst|IP_to_write[25] ; EEPROM:EEPROM_inst|EEPROM_write[25]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.373      ;
; 36.085 ; Rx_MAC:Rx_MAC_inst|IP_to_write[22] ; EEPROM:EEPROM_inst|EEPROM_write[22]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.372      ;
; 36.085 ; Rx_MAC:Rx_MAC_inst|IP_to_write[28] ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.470     ; 0.372      ;
; 36.086 ; Rx_MAC:Rx_MAC_inst|IP_to_write[1]  ; EEPROM:EEPROM_inst|EEPROM_write[1]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.469     ; 0.372      ;
; 36.086 ; Rx_MAC:Rx_MAC_inst|IP_to_write[7]  ; EEPROM:EEPROM_inst|EEPROM_write[7]        ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -3.469     ; 0.372      ;
; 37.420 ; read_PHY                           ; MDIO:MDIO_inst|address2[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.455      ;
; 37.422 ; read_PHY                           ; MDIO:MDIO_inst|address2[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.453      ;
; 37.423 ; read_PHY                           ; MDIO:MDIO_inst|address2[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.452      ;
; 37.745 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[4]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.130      ;
; 37.745 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[3]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.130      ;
; 37.745 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.130      ;
; 37.745 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[1]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.130      ;
; 37.778 ; read_PHY                           ; MDIO:MDIO_inst|read_count[2]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.097      ;
; 37.778 ; read_PHY                           ; MDIO:MDIO_inst|read_count[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.097      ;
; 37.778 ; read_PHY                           ; MDIO:MDIO_inst|read_count[1]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.097      ;
; 37.778 ; read_PHY                           ; MDIO:MDIO_inst|read_count[3]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.097      ;
; 37.778 ; read_PHY                           ; MDIO:MDIO_inst|read_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 2.097      ;
; 37.875 ; write_PHY                          ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.102     ; 2.010      ;
; 37.875 ; write_PHY                          ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.102     ; 2.010      ;
; 37.918 ; write_PHY                          ; MDIO:MDIO_inst|preamble[4]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 1.968      ;
; 37.918 ; write_PHY                          ; MDIO:MDIO_inst|preamble[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 1.968      ;
; 37.918 ; write_PHY                          ; MDIO:MDIO_inst|preamble[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 1.968      ;
; 37.918 ; write_PHY                          ; MDIO:MDIO_inst|preamble[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 1.968      ;
; 37.918 ; write_PHY                          ; MDIO:MDIO_inst|preamble[3]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 1.968      ;
; 37.918 ; write_PHY                          ; MDIO:MDIO_inst|preamble[5]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 1.968      ;
; 37.918 ; write_PHY                          ; MDIO:MDIO_inst|preamble[6]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 1.968      ;
; 37.953 ; write_PHY                          ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.102     ; 1.932      ;
; 38.057 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.118     ; 1.812      ;
; 38.057 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[0]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.118     ; 1.812      ;
; 38.057 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.118     ; 1.812      ;
; 38.057 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.118     ; 1.812      ;
; 38.057 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.118     ; 1.812      ;
; 38.057 ; read_PHY                           ; MDIO:MDIO_inst|preamble2[5]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.118     ; 1.812      ;
; 38.132 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 1.758      ;
; 38.132 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 1.758      ;
; 38.132 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[1]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 1.758      ;
; 38.132 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[2]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 1.758      ;
; 38.132 ; write_PHY                          ; MDIO:MDIO_inst|loop_count[3]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 1.758      ;
; 38.392 ; write_PHY                          ; MDIO:MDIO_inst|write[0]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.098     ; 1.497      ;
; 38.414 ; write_PHY                          ; MDIO:MDIO_inst|MDIO                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 1.476      ;
; 38.462 ; read_PHY                           ; MDIO:MDIO_inst|temp_address[0]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.112     ; 1.413      ;
; 38.548 ; read_PHY                           ; MDIO:MDIO_inst|read[0]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.117     ; 1.322      ;
; 38.669 ; read_PHY                           ; MDIO:MDIO_inst|read_done                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.117     ; 1.201      ;
; 38.822 ; write_PHY                          ; MDIO:MDIO_inst|write_done                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 1.068      ;
; 77.041 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.113     ; 2.833      ;
; 77.041 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.113     ; 2.833      ;
; 77.041 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.113     ; 2.833      ;
; 77.062 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.810      ;
; 77.062 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.810      ;
; 77.062 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.810      ;
; 77.062 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[12]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.810      ;
; 77.062 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.810      ;
; 77.062 ; read_IP_address                    ; EEPROM:EEPROM_inst|This_IP[9]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.810      ;
; 77.172 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[11]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.113     ; 2.702      ;
; 77.172 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.113     ; 2.702      ;
; 77.172 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.113     ; 2.702      ;
; 77.184 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.688      ;
; 77.184 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.688      ;
; 77.184 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.688      ;
; 77.184 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[12]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.688      ;
; 77.184 ; read_MAC                           ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 80.000       ; -0.115     ; 2.688      ;
+--------+------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: '_122MHz'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                          ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 4.022 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                   ; FPGA_PLL                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]    ; _122MHz     ; 7.000        ; 2.399      ; 4.287      ;
; 4.030 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                                                   ; FPGA_PLL                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]    ; _122MHz     ; 7.000        ; 2.399      ; 4.279      ;
; 4.938 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.240      ; 4.337      ;
; 4.988 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][20]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.295      ;
; 5.002 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][20]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.250      ; 4.283      ;
; 5.010 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.428      ; 4.453      ;
; 5.010 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.410      ; 4.435      ;
; 5.029 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][16]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.254      ;
; 5.031 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.252      ;
; 5.058 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.250      ; 4.227      ;
; 5.060 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][20]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.436      ; 4.411      ;
; 5.060 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][20]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.418      ; 4.393      ;
; 5.074 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][20]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.438      ; 4.399      ;
; 5.074 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][20]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.420      ; 4.381      ;
; 5.094 ; C122_sync_phase_word[0][3]                                                                                             ; cpl_cordic:cordic_inst|phase[31] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.874      ;
; 5.094 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.187      ;
; 5.095 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][14]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.188      ;
; 5.098 ; C122_sync_phase_word[0][3]                                                                                             ; cpl_cordic:cordic_inst|phase[30] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.870      ;
; 5.101 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.180      ;
; 5.101 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][16]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.436      ; 4.370      ;
; 5.101 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][16]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.418      ; 4.352      ;
; 5.103 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.436      ; 4.368      ;
; 5.103 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.418      ; 4.350      ;
; 5.106 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.254      ; 4.183      ;
; 5.108 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][17]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.173      ;
; 5.109 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][13]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.240      ; 4.166      ;
; 5.109 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.174      ;
; 5.110 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][7]   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.432      ; 4.357      ;
; 5.119 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.164      ;
; 5.123 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][15]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.252      ; 4.164      ;
; 5.124 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][15]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.159      ;
; 5.124 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][17]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.252      ; 4.163      ;
; 5.125 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][13]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.156      ;
; 5.128 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][14]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.254      ; 4.161      ;
; 5.130 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.438      ; 4.343      ;
; 5.130 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.420      ; 4.325      ;
; 5.134 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.149      ;
; 5.134 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.147      ;
; 5.142 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][7]   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.414      ; 4.307      ;
; 5.143 ; C122_sync_phase_word[0][4]                                                                                             ; cpl_cordic:cordic_inst|phase[31] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.825      ;
; 5.147 ; C122_sync_phase_word[0][4]                                                                                             ; cpl_cordic:cordic_inst|phase[30] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.821      ;
; 5.147 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|Y[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.134      ;
; 5.149 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.436      ; 4.322      ;
; 5.149 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.418      ; 4.304      ;
; 5.154 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][18]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.250      ; 4.131      ;
; 5.155 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|X[0][7]   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.244      ; 4.124      ;
; 5.162 ; C122_sync_phase_word[0][3]                                                                                             ; cpl_cordic:cordic_inst|phase[29] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.806      ;
; 5.164 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][18]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.119      ;
; 5.166 ; C122_sync_phase_word[0][3]                                                                                             ; cpl_cordic:cordic_inst|phase[28] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.802      ;
; 5.166 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|X[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.254      ; 4.123      ;
; 5.166 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.434      ; 4.303      ;
; 5.166 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.416      ; 4.285      ;
; 5.167 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][14]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.436      ; 4.304      ;
; 5.167 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][14]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.418      ; 4.286      ;
; 5.173 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.434      ; 4.296      ;
; 5.173 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.416      ; 4.278      ;
; 5.178 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.442      ; 4.299      ;
; 5.178 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.424      ; 4.281      ;
; 5.179 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.102      ;
; 5.180 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][16]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.250      ; 4.105      ;
; 5.180 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][17]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.434      ; 4.289      ;
; 5.180 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][17]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.416      ; 4.271      ;
; 5.181 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][13]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.428      ; 4.282      ;
; 5.181 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][13]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.410      ; 4.264      ;
; 5.186 ; C122_sync_phase_word[0][1]                                                                                             ; cpl_cordic:cordic_inst|phase[31] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.782      ;
; 5.186 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[8]  ; cpl_cordic:cordic_inst|Y[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.095      ;
; 5.188 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.252      ; 4.099      ;
; 5.190 ; C122_sync_phase_word[0][1]                                                                                             ; cpl_cordic:cordic_inst|phase[30] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.778      ;
; 5.194 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|X[0][18]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.250      ; 4.091      ;
; 5.194 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][18]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.436      ; 4.277      ;
; 5.194 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][18]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.418      ; 4.259      ;
; 5.195 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][15]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.440      ; 4.280      ;
; 5.195 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][15]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.422      ; 4.262      ;
; 5.196 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][15]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.436      ; 4.275      ;
; 5.196 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][17]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.440      ; 4.279      ;
; 5.196 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][17]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.422      ; 4.261      ;
; 5.196 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][15]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.418      ; 4.257      ;
; 5.197 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][13]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.434      ; 4.272      ;
; 5.197 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][13]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.416      ; 4.254      ;
; 5.198 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|Y[0][18]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.085      ;
; 5.200 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][14]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.442      ; 4.277      ;
; 5.200 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|X[0][14]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.424      ; 4.259      ;
; 5.201 ; C122_sync_phase_word_Tx[3]                                                                                             ; cpl_cordic:cordic_inst|phase[31] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.090     ; 2.814      ;
; 5.205 ; C122_sync_phase_word_Tx[3]                                                                                             ; cpl_cordic:cordic_inst|phase[30] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.090     ; 2.810      ;
; 5.205 ; profile:profile_CW|char_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][6]   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.430      ; 4.260      ;
; 5.205 ; profile:profile_CW|hang_PTT                                                                                            ; cpl_cordic:cordic_inst|Y[0][6]   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.412      ; 4.242      ;
; 5.206 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[0]  ; cpl_cordic:cordic_inst|Y[0][6]   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.242      ; 4.071      ;
; 5.207 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][18]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.250      ; 4.078      ;
; 5.208 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|Y[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.075      ;
; 5.211 ; C122_sync_phase_word[0][4]                                                                                             ; cpl_cordic:cordic_inst|phase[29] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.757      ;
; 5.213 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][22]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.070      ;
; 5.213 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][17]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.068      ;
; 5.215 ; C122_sync_phase_word[0][4]                                                                                             ; cpl_cordic:cordic_inst|phase[28] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.753      ;
; 5.218 ; C122_sync_phase_word[0][0]                                                                                             ; cpl_cordic:cordic_inst|phase[31] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.750      ;
; 5.220 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|Y[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.063      ;
; 5.222 ; C122_sync_phase_word[0][0]                                                                                             ; cpl_cordic:cordic_inst|phase[30] ; LTC2208_122MHz                                          ; _122MHz     ; 8.138        ; -0.137     ; 2.746      ;
; 5.223 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[8]  ; cpl_cordic:cordic_inst|Y[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.060      ;
; 5.223 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|Y[0][21]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.060      ;
; 5.223 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[0]  ; cpl_cordic:cordic_inst|Y[0][19]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.246      ; 4.058      ;
; 5.224 ; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|Y[0][20]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 8.138        ; 1.248      ; 4.059      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LTC2208_122MHz_2'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                     ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 4.870 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.348      ;
; 4.874 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.344      ;
; 4.938 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.280      ;
; 4.942 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.276      ;
; 4.956 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.262      ;
; 4.960 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.258      ;
; 5.006 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.212      ;
; 5.010 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.208      ;
; 5.024 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.194      ;
; 5.028 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.190      ;
; 5.059 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.235      ;
; 5.063 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.231      ;
; 5.070 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.319      ; 3.394      ;
; 5.074 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.144      ;
; 5.078 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[16]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.140      ;
; 5.092 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.126      ;
; 5.096 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.122      ;
; 5.098 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.128      ; 3.175      ;
; 5.102 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.128      ; 3.171      ;
; 5.106 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.169      ; 3.208      ;
; 5.110 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.169      ; 3.204      ;
; 5.127 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.167      ;
; 5.131 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.163      ;
; 5.134 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.319      ; 3.330      ;
; 5.136 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.111      ;
; 5.137 ; C122_sync_phase_word[0][3]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[31]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.978      ;
; 5.138 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.319      ; 3.326      ;
; 5.141 ; C122_sync_phase_word[0][3]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[30]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.974      ;
; 5.142 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[15]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.076      ;
; 5.144 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.071     ; 2.930      ;
; 5.145 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.149      ;
; 5.146 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[14]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.072      ;
; 5.149 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.145      ;
; 5.160 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.058      ;
; 5.164 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[16]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.054      ;
; 5.164 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.261      ; 3.242      ;
; 5.166 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.128      ; 3.107      ;
; 5.170 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.128      ; 3.103      ;
; 5.171 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.076      ;
; 5.174 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.169      ; 3.140      ;
; 5.177 ; C122_sync_phase_word[0][0]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[31]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.938      ;
; 5.178 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.169      ; 3.136      ;
; 5.181 ; C122_sync_phase_word[0][0]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[30]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.934      ;
; 5.182 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.065      ;
; 5.182 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.065      ;
; 5.195 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.253      ; 3.203      ;
; 5.195 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.099      ;
; 5.199 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.253      ; 3.199      ;
; 5.199 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.095      ;
; 5.202 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.319      ; 3.262      ;
; 5.202 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.045      ;
; 5.204 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.043      ;
; 5.205 ; C122_sync_phase_word[0][3]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[29]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.910      ;
; 5.206 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.319      ; 3.258      ;
; 5.209 ; C122_sync_phase_word[0][3]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[28]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.906      ;
; 5.210 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[13]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.008      ;
; 5.212 ; C122_sync_phase_word[0][1]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[31]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.903      ;
; 5.213 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.081      ;
; 5.214 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[12]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 3.004      ;
; 5.216 ; C122_sync_phase_word[0][1]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[30]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.899      ;
; 5.217 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.077      ;
; 5.217 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.030      ;
; 5.217 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.030      ;
; 5.225 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.261      ; 3.181      ;
; 5.228 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[15]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 2.990      ;
; 5.228 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.261      ; 3.178      ;
; 5.232 ; receiver:receiver_inst1|firX8R8:fir2|wstate[2]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[14]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.073      ; 2.986      ;
; 5.232 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.261      ; 3.174      ;
; 5.234 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.128      ; 3.039      ;
; 5.235 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.142     ; 2.768      ;
; 5.235 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[18] ; receiver:receiver_inst1|varcic:varcic_inst_I1|out_data[14]                                                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.071     ; 2.839      ;
; 5.237 ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.033      ; 2.941      ;
; 5.237 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[43] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.010      ;
; 5.238 ; receiver:receiver_inst1|firX8R8:fir2|fir256:G|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.128      ; 3.035      ;
; 5.239 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Iaccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Iacc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; -0.142     ; 2.764      ;
; 5.239 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[41] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 3.008      ;
; 5.241 ; receiver:receiver_inst1|firX8R8:fir2|fir256:E|Raccum[1]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.033      ; 2.937      ;
; 5.242 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[19]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.169      ; 3.072      ;
; 5.245 ; C122_sync_phase_word[0][0]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[29]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.870      ;
; 5.246 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[18]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.169      ; 3.068      ;
; 5.246 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.214      ; 3.113      ;
; 5.248 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[15]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 2.999      ;
; 5.249 ; C122_sync_phase_word[0][0]                                                                      ; receiver:receiver_inst1|cordic:cordic_inst|phase[28]                                                        ; LTC2208_122MHz   ; LTC2208_122MHz_2 ; 8.138        ; 0.000      ; 2.866      ;
; 5.250 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[2]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.214      ; 3.109      ;
; 5.250 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 2.997      ;
; 5.250 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 2.997      ;
; 5.253 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.319      ; 3.211      ;
; 5.257 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[11]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.052      ; 2.940      ;
; 5.257 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[3]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[23]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.249      ; 3.137      ;
; 5.261 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Iacc[10]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.052      ; 2.936      ;
; 5.261 ; receiver:receiver_inst1|firX8R8:fir2|fir256:H|Raccum[3]                                         ; receiver:receiver_inst1|firX8R8:fir2|Racc[22]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.249      ; 3.133      ;
; 5.263 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[21]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.253      ; 3.135      ;
; 5.263 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[17]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.031      ;
; 5.263 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[13]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.261      ; 3.143      ;
; 5.266 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[18]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 2.981      ;
; 5.267 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[20]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.253      ; 3.131      ;
; 5.267 ; receiver:receiver_inst1|firX8R8:fir2|wstate[0]                                                  ; receiver:receiver_inst1|firX8R8:fir2|Racc[16]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.149      ; 3.027      ;
; 5.270 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[39] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.319      ; 3.194      ;
; 5.270 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[16]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[42] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 2.977      ;
; 5.272 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[14]       ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[40] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 8.138        ; 0.102      ; 2.975      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'LTC2208_122MHz'                                                                                                                                ;
+-------+-------------------+-----------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                     ; Launch Clock                                            ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-----------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][23] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][24] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][25] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][26] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][27] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][28] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][29] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][30] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.026 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][31] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.502      ; 4.521      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][11] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.034 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.499      ; 4.510      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][11] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.513      ; 4.484      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][23] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][24] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][25] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][26] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][27] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][28] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][29] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][30] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.074 ; pulsegen:pulse|p1 ; C122_sync_phase_word[6][31] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.514      ; 4.485      ;
; 5.120 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.497      ; 4.422      ;
; 5.120 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.497      ; 4.422      ;
; 5.120 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.497      ; 4.422      ;
; 5.120 ; pulsegen:pulse|p1 ; C122_sync_phase_word[1][3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.497      ; 4.422      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][23] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][24] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][25] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][26] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][27] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][28] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][29] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][30] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.217 ; pulsegen:pulse|p1 ; C122_sync_phase_word[3][31] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.511      ; 4.339      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[11] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.233 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.487      ; 4.299      ;
; 5.244 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.492      ; 4.293      ;
; 5.244 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.492      ; 4.293      ;
; 5.244 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.492      ; 4.293      ;
; 5.244 ; pulsegen:pulse|p1 ; C122_sync_phase_word_Tx[19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; LTC2208_122MHz ; 8.138        ; 1.492      ; 4.293      ;
+-------+-------------------+-----------------------------+---------------------------------------------------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                    ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                  ; Launch Clock   ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+
; 5.820 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.313      ;
; 5.824 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.309      ;
; 5.827 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.306      ;
; 5.827 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.306      ;
; 5.828 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.305      ;
; 5.829 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.304      ;
; 5.829 ; C122_freq_max[11] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.304      ;
; 5.880 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.254      ;
; 5.884 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.250      ;
; 5.887 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.247      ;
; 5.887 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.247      ;
; 5.888 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.246      ;
; 5.889 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.245      ;
; 5.889 ; C122_freq_max[9]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.245      ;
; 5.910 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.223      ;
; 5.914 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.219      ;
; 5.917 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.216      ;
; 5.917 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.216      ;
; 5.918 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.215      ;
; 5.918 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.810     ; 2.209      ;
; 5.919 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.214      ;
; 5.919 ; C122_freq_max[31] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.214      ;
; 5.922 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.810     ; 2.205      ;
; 5.925 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.810     ; 2.202      ;
; 5.925 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.810     ; 2.202      ;
; 5.926 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.810     ; 2.201      ;
; 5.927 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.810     ; 2.200      ;
; 5.927 ; C122_freq_max[30] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.810     ; 2.200      ;
; 5.941 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.825     ; 2.171      ;
; 5.945 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.825     ; 2.167      ;
; 5.948 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.825     ; 2.164      ;
; 5.948 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.825     ; 2.164      ;
; 5.949 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.825     ; 2.163      ;
; 5.950 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.825     ; 2.162      ;
; 5.950 ; C122_freq_max[26] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.825     ; 2.162      ;
; 5.963 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.170      ;
; 5.967 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.166      ;
; 5.968 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.157      ;
; 5.970 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.163      ;
; 5.970 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.163      ;
; 5.971 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.162      ;
; 5.972 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.153      ;
; 5.972 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.161      ;
; 5.972 ; C122_freq_max[10] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.804     ; 2.161      ;
; 5.975 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.150      ;
; 5.975 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.150      ;
; 5.976 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.149      ;
; 5.977 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.148      ;
; 5.977 ; C122_freq_max[6]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.148      ;
; 5.989 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.136      ;
; 5.993 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.132      ;
; 5.996 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.129      ;
; 5.996 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.129      ;
; 5.997 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.128      ;
; 5.998 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.127      ;
; 5.998 ; C122_freq_max[5]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.127      ;
; 6.005 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.108      ;
; 6.009 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.104      ;
; 6.012 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.101      ;
; 6.012 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.101      ;
; 6.013 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.100      ;
; 6.014 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.099      ;
; 6.014 ; C122_freq_max[28] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.099      ;
; 6.060 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.053      ;
; 6.064 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.049      ;
; 6.067 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.046      ;
; 6.067 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.046      ;
; 6.068 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.045      ;
; 6.069 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.044      ;
; 6.069 ; C122_freq_max[2]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 2.044      ;
; 6.075 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.811     ; 2.051      ;
; 6.079 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.811     ; 2.047      ;
; 6.082 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.811     ; 2.044      ;
; 6.082 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.811     ; 2.044      ;
; 6.083 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.811     ; 2.043      ;
; 6.084 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.811     ; 2.042      ;
; 6.084 ; C122_freq_max[27] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.811     ; 2.042      ;
; 6.111 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.023      ;
; 6.115 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.019      ;
; 6.118 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.016      ;
; 6.118 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.016      ;
; 6.119 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.015      ;
; 6.120 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.014      ;
; 6.120 ; C122_freq_max[29] ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 2.014      ;
; 6.151 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 1.983      ;
; 6.155 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 1.979      ;
; 6.158 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 1.976      ;
; 6.158 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 1.976      ;
; 6.159 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 1.975      ;
; 6.160 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 1.974      ;
; 6.160 ; C122_freq_max[4]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.803     ; 1.974      ;
; 6.179 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.795     ; 1.963      ;
; 6.183 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.795     ; 1.959      ;
; 6.186 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[4]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.795     ; 1.956      ;
; 6.186 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[1]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.795     ; 1.956      ;
; 6.187 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[6]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.795     ; 1.955      ;
; 6.188 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[2]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.795     ; 1.954      ;
; 6.188 ; C122_freq_max[8]  ; cdc_sync:SPI_Alex|q1[5]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.795     ; 1.954      ;
; 6.202 ; C122_freq_max[7]  ; cdc_sync:SPI_Alex|q1[3]  ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 1.911      ;
; 6.206 ; C122_freq_max[7]  ; cdc_sync:SPI_Alex|q1[12] ; LTC2208_122MHz ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.824     ; 1.907      ;
+-------+-------------------+--------------------------+----------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                                                                                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 7.935  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.379     ; 3.666      ;
; 8.062  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.379     ; 3.539      ;
; 8.140  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|write_reg                                                             ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.364     ; 3.476      ;
; 8.197  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|pgwrbuf_dataout[7]                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.378     ; 3.405      ;
; 8.283  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage4_reg                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.378     ; 3.319      ;
; 8.434  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.378     ; 3.168      ;
; 8.458  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[7]                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.378     ; 3.144      ;
; 8.516  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|stage2_reg                                                            ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SDO  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.378     ; 3.086      ;
; 8.619  ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_SCE  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; -2.376     ; 2.985      ;
; 10.222 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DCLK ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; 0.000      ; 3.758      ;
; 10.268 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2~ALTERA_DCLK ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 24.000       ; 0.000      ; 3.712      ;
; 13.509 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.965      ;
; 13.666 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.808      ;
; 13.689 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.785      ;
; 13.720 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.754      ;
; 13.747 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.727      ;
; 13.751 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.707      ;
; 13.762 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.712      ;
; 13.774 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.700      ;
; 13.827 ; Rx_MAC:Rx_MAC_inst|num_blocks[11]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.647      ;
; 13.832 ; Rx_MAC:Rx_MAC_inst|num_blocks[6]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.642      ;
; 13.833 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.641      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.858 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.600      ;
; 13.872 ; Rx_MAC:Rx_MAC_inst|erase                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.448     ; 2.607      ;
; 13.889 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.569      ;
; 13.889 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.569      ;
; 13.889 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.569      ;
; 13.889 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.569      ;
; 13.889 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.569      ;
; 13.889 ; Rx_MAC:Rx_MAC_inst|num_blocks[5]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.569      ;
; 13.903 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.555      ;
; 13.904 ; Rx_MAC:Rx_MAC_inst|num_blocks[2]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.570      ;
; 13.923 ; Rx_MAC:Rx_MAC_inst|num_blocks[9]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.551      ;
; 13.923 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.551      ;
; 13.927 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.547      ;
; 13.929 ; Rx_MAC:Rx_MAC_inst|num_blocks[13]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.545      ;
; 13.931 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.527      ;
; 13.937 ; Rx_MAC:Rx_MAC_inst|num_blocks[8]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.537      ;
; 13.941 ; Rx_MAC:Rx_MAC_inst|num_blocks[12]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.533      ;
; 13.958 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.516      ;
; 13.962 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.496      ;
; 13.983 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.491      ;
; 14.000 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.474      ;
; 14.004 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.454      ;
; 14.005 ; Rx_MAC:Rx_MAC_inst|num_blocks[10]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|state[3]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.469      ;
; 14.012 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.462      ;
; 14.013 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.461      ;
; 14.016 ; Rx_MAC:Rx_MAC_inst|num_blocks[0]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.442      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.024 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.434      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.038 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.420      ;
; 14.044 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.430      ;
; 14.064 ; Rx_MAC:Rx_MAC_inst|num_blocks[11]                                                                                                                                                 ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.394      ;
; 14.065 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.393      ;
; 14.065 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.393      ;
; 14.065 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.393      ;
; 14.065 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.393      ;
; 14.065 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.393      ;
; 14.065 ; Rx_MAC:Rx_MAC_inst|num_blocks[7]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.393      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[8]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[10]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[9]                                                                                     ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[11]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[12]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[14]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[13]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[15]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[3]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[17]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[23]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[18]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[19]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[20]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[21]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.069 ; Rx_MAC:Rx_MAC_inst|num_blocks[4]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[22]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.389      ;
; 14.070 ; Rx_MAC:Rx_MAC_inst|num_blocks[6]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|send_more                                                                                      ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.404      ;
; 14.074 ; Rx_MAC:Rx_MAC_inst|num_blocks[6]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|address[16]                                                                                    ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.469     ; 2.384      ;
; 14.086 ; Rx_MAC:Rx_MAC_inst|num_blocks[1]                                                                                                                                                  ; ASMI_interface:ASMI_int_inst|state[2]                                                                                       ; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.453     ; 2.388      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 15.478 ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.144      ; 5.493      ;
; 15.534 ; cdc_mcp:MDC[0].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.156      ; 5.449      ;
; 15.571 ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 5.405      ;
; 15.582 ; cdc_mcp:MDC[1].IQ_sync|b_data[11]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.114      ; 5.359      ;
; 15.610 ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.144      ; 5.361      ;
; 15.658 ; cdc_mcp:MDC[0].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.161      ; 5.330      ;
; 15.681 ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.144      ; 5.290      ;
; 15.695 ; cdc_mcp:MDC[1].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.109      ; 5.241      ;
; 15.703 ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[0]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 5.273      ;
; 15.774 ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 5.202      ;
; 15.817 ; cdc_mcp:MDC[1].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.114      ; 5.124      ;
; 15.832 ; cdc_mcp:MDC[0].IQ_sync|b_data[25]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.156      ; 5.151      ;
; 15.865 ; cdc_mcp:MDC[1].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.109      ; 5.071      ;
; 15.883 ; cdc_mcp:MDC[4].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.132      ; 5.076      ;
; 15.929 ; cdc_mcp:MDC[0].IQ_sync|b_data[41]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.156      ; 5.054      ;
; 15.948 ; cdc_mcp:MDC[0].IQ_sync|b_data[36]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 5.028      ;
; 15.966 ; cdc_mcp:MDC[0].IQ_sync|b_data[4]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 5.010      ;
; 15.995 ; cdc_mcp:MDC[3].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.160      ; 4.992      ;
; 16.009 ; cdc_mcp:MDC[1].IQ_sync|b_data[20]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.109      ; 4.927      ;
; 16.016 ; cdc_mcp:MDC[0].IQ_sync|b_data[17]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.156      ; 4.967      ;
; 16.050 ; cdc_mcp:MDC[0].IQ_sync|b_data[11]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.161      ; 4.938      ;
; 16.051 ; cdc_mcp:MDC[4].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.140      ; 4.916      ;
; 16.071 ; cdc_mcp:MDC[3].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 4.905      ;
; 16.090 ; cdc_mcp:MDC[1].IQ_sync|b_data[25]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.109      ; 4.846      ;
; 16.194 ; cdc_mcp:MDC[4].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.126      ; 4.759      ;
; 16.254 ; cdc_mcp:MDC[1].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.157      ; 4.730      ;
; 16.258 ; cdc_mcp:MDC[4].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.126      ; 4.695      ;
; 16.277 ; cdc_mcp:MDC[1].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.121      ; 4.671      ;
; 16.279 ; cdc_mcp:MDC[3].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.169      ; 4.717      ;
; 16.303 ; cdc_mcp:MDC[3].IQ_sync|b_data[18]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.162      ; 4.686      ;
; 16.312 ; cdc_mcp:MDC[3].IQ_sync|b_data[42]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.153      ; 4.668      ;
; 16.334 ; cdc_mcp:MDC[4].IQ_sync|b_data[35]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.126      ; 4.619      ;
; 16.345 ; cdc_mcp:MDC[1].IQ_sync|b_data[17]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.109      ; 4.591      ;
; 16.369 ; cdc_mcp:MDC[2].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.123      ; 4.581      ;
; 16.380 ; cdc_mcp:MDC[3].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.155      ; 4.602      ;
; 16.392 ; cdc_mcp:MDC[0].IQ_sync|b_data[1]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.157      ; 4.592      ;
; 16.395 ; cdc_mcp:MDC[3].IQ_sync|b_data[2]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.154      ; 4.586      ;
; 16.402 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 4.352      ;
; 16.414 ; cdc_mcp:MDC[0].IQ_sync|b_data[20]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.156      ; 4.569      ;
; 16.416 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_START                                                                                                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 4.338      ;
; 16.424 ; cdc_mcp:MDC[1].IQ_sync|b_data[36]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.142      ; 4.545      ;
; 16.439 ; cdc_mcp:MDC[1].IQ_sync|b_data[37]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.109      ; 4.497      ;
; 16.442 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.053     ; 4.310      ;
; 16.442 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[7]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.053     ; 4.310      ;
; 16.442 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[5]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.053     ; 4.310      ;
; 16.442 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[6]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.053     ; 4.310      ;
; 16.442 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.053     ; 4.310      ;
; 16.442 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[4]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.053     ; 4.310      ;
; 16.442 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[2]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.053     ; 4.310      ;
; 16.442 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.053     ; 4.310      ;
; 16.451 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_RX_1_2                                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.250     ; 4.104      ;
; 16.465 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_START                                                                                                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.250     ; 4.090      ;
; 16.480 ; cdc_mcp:MDC[0].IQ_sync|b_data[21]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 4.496      ;
; 16.484 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|out_address_reg_b[0] ; IF_SYNC_state.SYNC_IDLE                                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.051     ; 4.270      ;
; 16.488 ; cdc_mcp:MDC[2].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.134      ; 4.473      ;
; 16.491 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[3]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.252     ; 4.062      ;
; 16.491 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[7]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.252     ; 4.062      ;
; 16.491 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[5]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.252     ; 4.062      ;
; 16.491 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[6]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.252     ; 4.062      ;
; 16.491 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[1]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.252     ; 4.062      ;
; 16.491 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[4]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.252     ; 4.062      ;
; 16.491 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[2]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.252     ; 4.062      ;
; 16.491 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_Rx_ctrl_0[0]                                                                                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.252     ; 4.062      ;
; 16.504 ; cdc_mcp:MDC[3].IQ_sync|b_data[9]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.134      ; 4.457      ;
; 16.532 ; cdc_mcp:MDC[4].IQ_sync|b_data[7]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.145      ; 4.440      ;
; 16.533 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a4        ; IF_SYNC_state.SYNC_IDLE                                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.250     ; 4.022      ;
; 16.561 ; cdc_mcp:MDC[3].IQ_sync|b_data[30]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.137      ; 4.403      ;
; 16.563 ; cdc_mcp:MDC[4].IQ_sync|b_data[2]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.153      ; 4.417      ;
; 16.565 ; cdc_mcp:MDC[3].IQ_sync|b_data[5]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 4.411      ;
; 16.575 ; cdc_mcp:MDC[0].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.161      ; 4.413      ;
; 16.575 ; cdc_mcp:MDC[1].IQ_sync|b_data[19]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.121      ; 4.373      ;
; 16.586 ; cdc_mcp:MDC[0].IQ_sync|b_data[27]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.162      ; 4.403      ;
; 16.587 ; cdc_mcp:MDC[1].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.109      ; 4.349      ;
; 16.598 ; cdc_mcp:MDC[4].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.132      ; 4.361      ;
; 16.607 ; cdc_mcp:MDC[1].IQ_sync|b_data[4]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.142      ; 4.362      ;
; 16.615 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 4.115      ;
; 16.615 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[22]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 4.115      ;
; 16.615 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 4.115      ;
; 16.615 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[18]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.075     ; 4.115      ;
; 16.616 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.067     ; 4.122      ;
; 16.616 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.067     ; 4.122      ;
; 16.616 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.067     ; 4.122      ;
; 16.616 ; cdc_mcp:MDC[3].IQ_sync|cdc_sync:rdy|sigb[0]                                                                                                             ; cdc_mcp:MDC[3].IQ_sync|b_data[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.067     ; 4.122      ;
; 16.642 ; cdc_mcp:MDC[4].IQ_sync|b_data[40]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.132      ; 4.317      ;
; 16.667 ; cdc_mcp:MDC[3].IQ_sync|b_data[34]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.160      ; 4.320      ;
; 16.677 ; cdc_mcp:MDC[4].IQ_sync|b_data[34]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.137      ; 4.287      ;
; 16.706 ; cdc_mcp:MDC[6].IQ_sync|b_data[43]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.133      ; 4.254      ;
; 16.712 ; cdc_mcp:MDC[1].IQ_sync|b_data[42]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.114      ; 4.229      ;
; 16.716 ; cdc_mcp:MDC[1].IQ_sync|b_data[10]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.114      ; 4.225      ;
; 16.721 ; cdc_mcp:MDC[1].IQ_sync|b_data[21]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.142      ; 4.248      ;
; 16.749 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.088     ; 3.968      ;
; 16.750 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.088     ; 3.967      ;
; 16.750 ; Angelia_Tx_fifo_ctrl:TXFC|pad_cnt[2]                                                                                                                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.088     ; 3.967      ;
; 16.757 ; cdc_mcp:MDC[0].IQ_sync|b_data[10]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.161      ; 4.231      ;
; 16.764 ; cdc_mcp:MDC[4].IQ_sync|b_data[31]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.145      ; 4.208      ;
; 16.771 ; cdc_mcp:MDC[1].IQ_sync|b_data[35]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.121      ; 4.177      ;
; 16.772 ; cdc_mcp:MDC[0].IQ_sync|b_data[24]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.156      ; 4.211      ;
; 16.786 ; cdc_mcp:MDC[4].IQ_sync|b_data[3]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.153      ; 4.194      ;
; 16.787 ; cdc_mcp:MDC[0].IQ_sync|b_data[33]                                                                                                                       ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.149      ; 4.189      ;
; 16.787 ; cdc_mcp:MDC[3].IQ_sync|b_data[3]                                                                                                                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_datain_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; 0.154      ; 4.194      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                           ;
+--------+-----------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                     ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 16.092 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.134     ; 3.761      ;
; 16.198 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 3.657      ;
; 16.256 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 3.599      ;
; 16.294 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.132     ; 3.561      ;
; 16.400 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 3.482      ;
; 16.432 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.105     ; 3.450      ;
; 16.697 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.108     ; 3.182      ;
; 16.793 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.144     ; 3.050      ;
; 16.899 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[2]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 2.946      ;
; 16.938 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.107     ; 2.942      ;
; 16.938 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.107     ; 2.942      ;
; 16.938 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.107     ; 2.942      ;
; 16.957 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[4]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 2.888      ;
; 16.995 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[5]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 2.850      ;
; 17.078 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.121     ; 2.788      ;
; 17.101 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[6]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 2.771      ;
; 17.133 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|rdaddress[7]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 2.739      ;
; 17.304 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.577      ;
; 17.325 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.556      ;
; 17.398 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.RESET           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.118     ; 2.471      ;
; 17.639 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.117     ; 2.231      ;
; 17.639 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.117     ; 2.231      ;
; 17.639 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|frame[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.117     ; 2.231      ;
; 17.779 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.131     ; 2.077      ;
; 17.784 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|send_more_ACK            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.097      ;
; 17.824 ; ASMI_interface:ASMI_int_inst|erase_done ; Tx_MAC:Tx_MAC_inst|erase_done_ACK           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 2.057      ;
; 18.005 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.METIS_DISCOVERY ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.116     ; 1.866      ;
; 18.026 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|state_Tx.UDP             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.116     ; 1.845      ;
; 18.320 ; ASMI_interface:ASMI_int_inst|send_more  ; Tx_MAC:Tx_MAC_inst|send_more_ACK            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.116     ; 1.551      ;
; 27.595 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 12.325     ;
; 27.630 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.017     ; 12.340     ;
; 27.659 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.017     ; 12.311     ;
; 27.787 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 12.133     ;
; 27.837 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 12.074     ;
; 27.848 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 12.072     ;
; 27.864 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 12.058     ;
; 27.919 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.987     ;
; 27.954 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 12.002     ;
; 27.983 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 11.973     ;
; 27.984 ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 11.934     ;
; 27.995 ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 11.923     ;
; 28.009 ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 11.911     ;
; 28.025 ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 11.897     ;
; 28.034 ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 11.886     ;
; 28.050 ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 11.868     ;
; 28.100 ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 11.820     ;
; 28.109 ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 11.809     ;
; 28.111 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.795     ;
; 28.136 ; EEPROM:EEPROM_inst|This_IP[16]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.790     ;
; 28.160 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.090     ; 11.737     ;
; 28.161 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.751     ;
; 28.163 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 11.758     ;
; 28.172 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.734     ;
; 28.176 ; EEPROM:EEPROM_inst|This_IP[19]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.750     ;
; 28.188 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.720     ;
; 28.196 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 11.766     ;
; 28.198 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.016     ; 11.773     ;
; 28.205 ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 11.719     ;
; 28.225 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 11.737     ;
; 28.227 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.016     ; 11.744     ;
; 28.230 ; EEPROM:EEPROM_inst|This_MAC[9]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 11.681     ;
; 28.234 ; EEPROM:EEPROM_inst|This_MAC[6]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 11.686     ;
; 28.238 ; EEPROM:EEPROM_inst|This_IP[17]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.688     ;
; 28.249 ; EEPROM:EEPROM_inst|This_MAC[10]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 11.662     ;
; 28.250 ; EEPROM:EEPROM_inst|This_IP[4]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 11.668     ;
; 28.257 ; EEPROM:EEPROM_inst|This_IP[18]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 11.667     ;
; 28.287 ; EEPROM:EEPROM_inst|This_IP[29]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 11.635     ;
; 28.289 ; EEPROM:EEPROM_inst|This_IP[26]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 11.635     ;
; 28.290 ; EEPROM:EEPROM_inst|This_IP[20]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.636     ;
; 28.298 ; EEPROM:EEPROM_inst|This_MAC[11]         ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 11.613     ;
; 28.308 ; EEPROM:EEPROM_inst|This_IP[0]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 11.596     ;
; 28.319 ; EEPROM:EEPROM_inst|This_IP[3]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 11.585     ;
; 28.333 ; EEPROM:EEPROM_inst|This_MAC[3]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.573     ;
; 28.334 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 11.586     ;
; 28.337 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 11.619     ;
; 28.340 ; EEPROM:EEPROM_inst|This_MAC[8]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 11.571     ;
; 28.349 ; EEPROM:EEPROM_inst|This_IP[2]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 11.559     ;
; 28.353 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.559     ;
; 28.355 ; EEPROM:EEPROM_inst|This_MAC[7]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 11.556     ;
; 28.355 ; EEPROM:EEPROM_inst|This_MAC[1]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 11.566     ;
; 28.358 ; EEPROM:EEPROM_inst|This_MAC[2]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.548     ;
; 28.367 ; EEPROM:EEPROM_inst|This_IP[21]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 11.559     ;
; 28.369 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.017     ; 11.601     ;
; 28.372 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.090     ; 11.525     ;
; 28.374 ; EEPROM:EEPROM_inst|This_IP[5]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 11.530     ;
; 28.398 ; Assigned_IP_valid                       ; Tx_MAC:Tx_MAC_inst|Tx_data[6]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.017     ; 11.572     ;
; 28.401 ; EEPROM:EEPROM_inst|This_IP[23]          ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 11.523     ;
; 28.402 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 11.501     ;
; 28.404 ; EEPROM:EEPROM_inst|This_MAC[12]         ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.508     ;
; 28.406 ; EEPROM:EEPROM_inst|This_MAC[5]          ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.506     ;
; 28.414 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 11.498     ;
; 28.415 ; EEPROM:EEPROM_inst|This_IP[24]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 11.495     ;
; 28.416 ; EEPROM:EEPROM_inst|This_MAC[0]          ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.066     ; 11.505     ;
; 28.420 ; EEPROM:EEPROM_inst|This_IP[8]           ; Tx_MAC:Tx_MAC_inst|Tx_data[4]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.076     ; 11.491     ;
; 28.424 ; EEPROM:EEPROM_inst|This_MAC[4]          ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 11.482     ;
; 28.425 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[2]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 11.531     ;
; 28.430 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[3]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 11.484     ;
; 28.432 ; EEPROM:EEPROM_inst|This_IP[1]           ; Tx_MAC:Tx_MAC_inst|Tx_data[7]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 11.491     ;
; 28.433 ; EEPROM:EEPROM_inst|This_IP[6]           ; Tx_MAC:Tx_MAC_inst|Tx_data[1]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 11.471     ;
; 28.441 ; use_IPIPA                               ; Tx_MAC:Tx_MAC_inst|Tx_data[0]               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 11.521     ;
+--------+-----------------------------------------+---------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PHY_RX_CLOCK_2'                                                                                                                                                                           ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                      ; Launch Clock                                                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; 19.489 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 3.058      ; 3.466      ;
; 19.489 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 3.058      ; 3.466      ;
; 19.489 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 3.058      ; 3.466      ;
; 19.489 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 3.058      ; 3.466      ;
; 19.738 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 3.069      ; 3.228      ;
; 21.138 ; ASMI_interface:ASMI_int_inst|erase_ACK ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2 ; 20.000       ; 3.059      ; 1.818      ;
; 33.501 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 6.481      ;
; 33.501 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 6.481      ;
; 33.501 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 6.481      ;
; 33.501 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 6.481      ;
; 33.750 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.016      ; 6.243      ;
; 33.838 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.196     ; 5.943      ;
; 33.838 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.196     ; 5.943      ;
; 33.838 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.196     ; 5.943      ;
; 33.838 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.196     ; 5.943      ;
; 33.938 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 6.044      ;
; 33.970 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.170     ; 5.837      ;
; 33.970 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.170     ; 5.837      ;
; 33.970 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.170     ; 5.837      ;
; 33.970 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.170     ; 5.837      ;
; 33.980 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.010      ; 6.007      ;
; 33.980 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.010      ; 6.007      ;
; 33.980 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.010      ; 6.007      ;
; 33.980 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.010      ; 6.007      ;
; 34.010 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|left_shift[8]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.024      ; 5.991      ;
; 34.011 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|left_shift[9]             ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.024      ; 5.990      ;
; 34.030 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 5.951      ;
; 34.030 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 5.951      ;
; 34.030 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 5.951      ;
; 34.030 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.004      ; 5.951      ;
; 34.031 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 5.953      ;
; 34.031 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 5.953      ;
; 34.031 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 5.953      ;
; 34.031 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.007      ; 5.953      ;
; 34.044 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[42]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.019     ; 5.914      ;
; 34.044 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[41]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.019     ; 5.914      ;
; 34.087 ; Rx_MAC:Rx_MAC_inst|PHY_output[49]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.185     ; 5.705      ;
; 34.098 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.009      ; 5.888      ;
; 34.098 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.009      ; 5.888      ;
; 34.098 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.009      ; 5.888      ;
; 34.098 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.009      ; 5.888      ;
; 34.182 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.782      ;
; 34.182 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.782      ;
; 34.182 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.782      ;
; 34.182 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.782      ;
; 34.182 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.782      ;
; 34.182 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.782      ;
; 34.182 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.782      ;
; 34.184 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 5.794      ;
; 34.184 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 5.794      ;
; 34.184 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 5.794      ;
; 34.184 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 5.794      ;
; 34.184 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 5.794      ;
; 34.184 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 5.794      ;
; 34.184 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.001      ; 5.794      ;
; 34.195 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[2]            ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.026     ; 5.756      ;
; 34.195 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[10]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.026     ; 5.756      ;
; 34.219 ; Rx_MAC:Rx_MAC_inst|PHY_output[48]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.159     ; 5.599      ;
; 34.221 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[45]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.743      ;
; 34.221 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[29]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.743      ;
; 34.221 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[1]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.743      ;
; 34.221 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[33]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.743      ;
; 34.221 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[41]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.743      ;
; 34.221 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[17]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.743      ;
; 34.221 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|Port[14]                  ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.013     ; 5.743      ;
; 34.229 ; Rx_MAC:Rx_MAC_inst|PHY_output[54]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.021      ; 5.769      ;
; 34.230 ; Rx_MAC:Rx_MAC_inst|PHY_output[16]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.RETURN       ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.005      ; 5.752      ;
; 34.231 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.009      ; 5.755      ;
; 34.231 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.009      ; 5.755      ;
; 34.231 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.009      ; 5.755      ;
; 34.231 ; Rx_MAC:Rx_MAC_inst|PHY_output[52]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.009      ; 5.755      ;
; 34.242 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PROGRAM_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.192     ; 5.543      ;
; 34.242 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP      ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.192     ; 5.543      ;
; 34.242 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.SEND_TO_FIFO ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.192     ; 5.543      ;
; 34.242 ; Rx_MAC:Rx_MAC_inst|PHY_output[40]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ERASE        ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.192     ; 5.543      ;
; 34.258 ; Rx_MAC:Rx_MAC_inst|PHY_output[17]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.015      ; 5.734      ;
; 34.270 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[26]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.026     ; 5.681      ;
; 34.270 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[29]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.026     ; 5.681      ;
; 34.270 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[18]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.026     ; 5.681      ;
; 34.270 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[30]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.026     ; 5.681      ;
; 34.276 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[47]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.000      ; 5.701      ;
; 34.279 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|Port[2]                   ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.024     ; 5.674      ;
; 34.279 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[2]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.024     ; 5.674      ;
; 34.279 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[34]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.024     ; 5.674      ;
; 34.279 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[10]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.024     ; 5.674      ;
; 34.279 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[42]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.024     ; 5.674      ;
; 34.279 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[7]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.024     ; 5.674      ;
; 34.279 ; Rx_MAC:Rx_MAC_inst|PHY_output[50]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[30]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.024     ; 5.674      ;
; 34.280 ; Rx_MAC:Rx_MAC_inst|PHY_output[51]      ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.DHCP         ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.018      ; 5.715      ;
; 34.281 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|Port[2]                   ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.010     ; 5.686      ;
; 34.281 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[2]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.010     ; 5.686      ;
; 34.281 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[34]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.010     ; 5.686      ;
; 34.281 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[10]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.010     ; 5.686      ;
; 34.281 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[42]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.010     ; 5.686      ;
; 34.281 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[7]                 ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.010     ; 5.686      ;
; 34.281 ; Rx_MAC:Rx_MAC_inst|PHY_output[55]      ; Rx_MAC:Rx_MAC_inst|PC_MAC[30]                ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.010     ; 5.686      ;
; 34.290 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[32]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 5.679      ;
; 34.290 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[35]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; -0.008     ; 5.679      ;
; 34.301 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[13]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.002      ; 5.678      ;
; 34.301 ; Rx_MAC:Rx_MAC_inst|PHY_output[53]      ; Rx_MAC:Rx_MAC_inst|Ping_PC_MAC[15]           ; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2 ; 40.000       ; 0.002      ; 5.678      ;
+--------+----------------------------------------+----------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                       ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 25.109 ; Attenuator:Attenuator_ADC2|ATTN_LE                      ; ATTN_LE_2                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -2.329     ; 3.232      ;
; 25.142 ; Attenuator:Attenuator_ADC2|ATTN_DATA                    ; ATTN_DATA_2                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -2.329     ; 3.199      ;
; 25.345 ; Attenuator:Attenuator_ADC1|ATTN_LE                      ; ATTN_LE                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -2.319     ; 3.006      ;
; 25.667 ; Attenuator:Attenuator_ADC1|ATTN_DATA                    ; ATTN_DATA                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -2.319     ; 2.684      ;
; 35.884 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.095     ; 4.698      ;
; 35.977 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.113     ; 4.587      ;
; 36.124 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.095     ; 4.458      ;
; 36.217 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.113     ; 4.347      ;
; 36.437 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.095     ; 4.145      ;
; 36.489 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.085     ; 4.103      ;
; 36.530 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.113     ; 4.034      ;
; 36.582 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|state[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.103     ; 3.992      ;
; 36.655 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.085     ; 3.937      ;
; 36.748 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|state[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.103     ; 3.826      ;
; 36.881 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.085     ; 3.711      ;
; 36.974 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|ATTN_DATA        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.103     ; 3.600      ;
; 37.287 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.103     ; 3.287      ;
; 37.292 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.103     ; 3.282      ;
; 37.299 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.103     ; 3.275      ;
; 37.303 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.103     ; 3.271      ;
; 37.319 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.121     ; 3.237      ;
; 37.380 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.121     ; 3.176      ;
; 37.385 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.121     ; 3.171      ;
; 37.388 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.103     ; 3.186      ;
; 37.392 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.121     ; 3.164      ;
; 37.481 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC1|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.121     ; 3.075      ;
; 37.542 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.091     ; 3.044      ;
; 37.619 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.091     ; 2.967      ;
; 37.620 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.091     ; 2.966      ;
; 37.631 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.091     ; 2.955      ;
; 37.635 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.109     ; 2.933      ;
; 37.712 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.109     ; 2.856      ;
; 37.713 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[4] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.109     ; 2.855      ;
; 37.724 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.109     ; 2.844      ;
; 37.853 ; profile:profile_CW|char_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.091     ; 2.733      ;
; 37.946 ; profile:profile_CW|hang_PTT                             ; Attenuator:Attenuator_ADC2|previous_data[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; -0.109     ; 2.622      ;
; 40.494 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; pulsegen:pulse|p1                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; 2.224      ; 2.407      ;
; 40.537 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; pulsegen:pulse|p1                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.690       ; 2.224      ; 2.364      ;
; 55.500 ; TLV320_SPI:TLV|nCS                                      ; nCS                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -2.333     ; 3.527      ;
; 56.056 ; TLV320_SPI:TLV|MOSI                                     ; MOSI                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -2.333     ; 2.971      ;
; 65.799 ; Attenuator:Attenuator_ADC2|ATTN_LE                      ; ATTN_LE_2                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -2.329     ; 3.232      ;
; 65.832 ; Attenuator:Attenuator_ADC2|ATTN_DATA                    ; ATTN_DATA_2                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -2.329     ; 3.199      ;
; 66.035 ; Attenuator:Attenuator_ADC1|ATTN_LE                      ; ATTN_LE                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -2.319     ; 3.006      ;
; 66.357 ; Attenuator:Attenuator_ADC1|ATTN_DATA                    ; ATTN_DATA                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -2.319     ; 2.684      ;
; 78.304 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 3.022      ;
; 78.342 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.984      ;
; 78.376 ; TLV320_SPI:TLV|load[2]                                  ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.030     ; 2.961      ;
; 78.441 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.885      ;
; 78.495 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.826      ;
; 78.497 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.829      ;
; 78.535 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.791      ;
; 78.536 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.790      ;
; 78.536 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.790      ;
; 78.567 ; TLV320_SPI:TLV|tlv_timeout[11]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.754      ;
; 78.567 ; TLV320_SPI:TLV|tlv_timeout[10]                          ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.754      ;
; 78.571 ; TLV320_SPI:TLV|tlv_timeout[6]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.750      ;
; 78.573 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.753      ;
; 78.574 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.752      ;
; 78.574 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.752      ;
; 78.654 ; TLV320_SPI:TLV|tlv_timeout[9]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.667      ;
; 78.658 ; TLV320_SPI:TLV|tlv_timeout[7]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.663      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|SSCK                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|nCS                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0011                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0010                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0101                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0001                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0000                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|TLV.0100                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.672 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.654      ;
; 78.673 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.653      ;
; 78.673 ; TLV320_SPI:TLV|tlv_timeout[14]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.653      ;
; 78.707 ; TLV320_SPI:TLV|tlv_timeout[2]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.614      ;
; 78.708 ; TLV320_SPI:TLV|tlv_timeout[0]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.613      ;
; 78.710 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|SSCK                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.616      ;
; 78.710 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|nCS                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.616      ;
; 78.710 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0011                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.616      ;
; 78.710 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0010                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.616      ;
; 78.710 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0101                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.616      ;
; 78.710 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0001                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.616      ;
; 78.710 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0000                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.616      ;
; 78.710 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|TLV.0100                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.616      ;
; 78.712 ; TLV320_SPI:TLV|tlv_timeout[8]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.609      ;
; 78.716 ; TLV320_SPI:TLV|tlv_timeout[4]                           ; TLV320_SPI:TLV|bit_cnt[1]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.605      ;
; 78.724 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.602      ;
; 78.726 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.595      ;
; 78.727 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.594      ;
; 78.727 ; TLV320_SPI:TLV|tlv_timeout[5]                           ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.046     ; 2.594      ;
; 78.728 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[0]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.598      ;
; 78.729 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[3]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.597      ;
; 78.729 ; TLV320_SPI:TLV|tlv_timeout[12]                          ; TLV320_SPI:TLV|bit_cnt[2]                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.597      ;
; 78.745 ; TLV320_SPI:TLV|load[1]                                  ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.030     ; 2.592      ;
; 78.754 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|prev_boost                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.058     ; 2.555      ;
; 78.754 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|prev_line                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.058     ; 2.555      ;
; 78.754 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|prev_line_in_gain[4]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.058     ; 2.555      ;
; 78.754 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|prev_line_in_gain[0]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.058     ; 2.555      ;
; 78.754 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|prev_line_in_gain[1]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.058     ; 2.555      ;
; 78.754 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|prev_line_in_gain[2]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.058     ; 2.555      ;
; 78.754 ; TLV320_SPI:TLV|tlv_timeout[15]                          ; TLV320_SPI:TLV|prev_line_in_gain[3]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.058     ; 2.555      ;
; 78.762 ; TLV320_SPI:TLV|tlv_timeout[13]                          ; TLV320_SPI:TLV|MOSI                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 81.380       ; -0.041     ; 2.564      ;
+--------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                 ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                           ; To Node                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[23] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[13] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[14] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[15] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[16] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[17] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[18] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[19] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[20] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[21] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.760 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[22] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.059     ; 2.808      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10413.988 ; profile:profile_CW|hang_PTT         ; sidetone:sidetone_inst|Accumulator[11] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.053     ; 2.586      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[4]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[5]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[9]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[6]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[7]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[8]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[10]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[11]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[14]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[12]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[13]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.115 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_timer[15]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.019     ; 2.493      ;
; 10414.820 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_PTT            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.062     ; 1.745      ;
; 10414.987 ; profile:profile_CW|char_PTT         ; profile:profile_CW|hang_state          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; 0.002      ; 1.642      ;
; 10415.661 ; profile:profile_CW|enable_hang      ; profile:profile_CW|hang_state          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 10416.640    ; -0.037     ; 0.929      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[12]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[9]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[10]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[11]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[14]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[13]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[15]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[17]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.759 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[16]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.464      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[7]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[0]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[2]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[3]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[4]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[5]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[6]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[8]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.788 ; iambic:iambic_inst|delay[6]         ; iambic:iambic_inst|delay[1]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.438      ;
; 20829.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[0]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.038     ; 3.434      ;
; 20829.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[7]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.038     ; 3.434      ;
; 20829.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[1]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.038     ; 3.434      ;
; 20829.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[2]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.038     ; 3.434      ;
; 20829.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[3]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.038     ; 3.434      ;
; 20829.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[4]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.038     ; 3.434      ;
; 20829.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[5]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.038     ; 3.434      ;
; 20829.795 ; profile:profile_CW|profile_count[6] ; profile:profile_CW|profile_count[6]    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.038     ; 3.434      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[12]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[9]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[10]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[11]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[14]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[13]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[15]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[17]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.864 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[16]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.044     ; 3.359      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[15]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[4]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[5]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[9]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[6]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[7]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[8]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[10]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[11]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[14]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[12]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.867 ; profile:profile_CW|hang_timer[2]    ; profile:profile_CW|hang_timer[13]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.042     ; 3.358      ;
; 20829.885 ; iambic:iambic_inst|keyer_out        ; profile:profile_CW|char_PTT            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.098     ; 3.284      ;
; 20829.893 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[7]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.333      ;
; 20829.893 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[0]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.333      ;
; 20829.893 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[2]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.333      ;
; 20829.893 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[3]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.333      ;
; 20829.893 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[4]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.333      ;
; 20829.893 ; iambic:iambic_inst|delay[5]         ; iambic:iambic_inst|delay[5]            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 20833.280    ; -0.041     ; 3.333      ;
+-----------+-------------------------------------+----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.120 ; receiver:receiver_inst0|firX8R8:fir2|waddr[3]                                                  ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.468      ;
; 0.139 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.478      ;
; 0.139 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.478      ;
; 0.143 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.477      ;
; 0.145 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.479      ;
; 0.146 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.485      ;
; 0.146 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.480      ;
; 0.146 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.480      ;
; 0.147 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.480      ;
; 0.148 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.483      ;
; 0.150 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.481      ;
; 0.152 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.485      ;
; 0.153 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.488      ;
; 0.155 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|caddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.494      ;
; 0.156 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.490      ;
; 0.157 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.490      ;
; 0.158 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.492      ;
; 0.158 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.492      ;
; 0.158 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.491      ;
; 0.159 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.493      ;
; 0.159 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.493      ;
; 0.159 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.493      ;
; 0.159 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.493      ;
; 0.159 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.492      ;
; 0.160 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.494      ;
; 0.160 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.493      ;
; 0.161 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|caddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.161 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|caddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.162 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|caddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.496      ;
; 0.162 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.493      ;
; 0.162 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.495      ;
; 0.163 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|caddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.496      ;
; 0.167 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.169 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|caddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.500      ;
; 0.171 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|caddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.502      ;
; 0.172 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.174 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.181 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.479      ;
; 0.181 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.479      ;
; 0.183 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.477      ;
; 0.183 ; receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                  ; receiver:receiver_inst0|firX8R8:fir2|waddr[0]                                                                                                             ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; receiver:receiver_inst0|firX8R8:fir2|wstate[3]                                                 ; receiver:receiver_inst0|firX8R8:fir2|wstate[3]                                                                                                            ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                 ; receiver:receiver_inst0|firX8R8:fir2|wstate[1]                                                                                                            ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.477      ;
; 0.184 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.478      ;
; 0.184 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.482      ;
; 0.185 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|caddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0  ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.511      ;
; 0.185 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.479      ;
; 0.185 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.478      ;
; 0.185 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.478      ;
; 0.185 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.478      ;
; 0.186 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.479      ;
; 0.186 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.480      ;
; 0.187 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.480      ;
; 0.187 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.481      ;
; 0.187 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.481      ;
; 0.187 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.480      ;
; 0.188 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.482      ;
; 0.188 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.481      ;
; 0.189 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.482      ;
; 0.189 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.482      ;
; 0.190 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.483      ;
; 0.191 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.489      ;
; 0.191 ; receiver:receiver_inst0|cordic:cordic_inst|Z[16][2]                                            ; receiver:receiver_inst0|cordic:cordic_inst|Z[17][2]                                                                                                       ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.487      ;
; 0.193 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[0]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.491      ;
; 0.193 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.486      ;
; 0.194 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[2]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.487      ;
; 0.194 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.488      ;
; 0.194 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.488      ;
; 0.195 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[6]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.488      ;
; 0.199 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.493      ;
; 0.199 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.497      ;
; 0.200 ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|raddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:E|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.493      ;
; 0.200 ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|raddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:G|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.494      ;
; 0.201 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.494      ;
; 0.201 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0] ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.324      ;
; 0.202 ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|raddr[5]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.500      ;
; 0.202 ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|raddr[1]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.500      ;
; 0.202 ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|raddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.495      ;
; 0.202 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0] ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[4]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.497      ;
; 0.203 ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|raddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:H|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.497      ;
; 0.203 ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|raddr[7]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:A|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.496      ;
; 0.204 ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|raddr[3]                                         ; receiver:receiver_inst0|firX8R8:fir2|fir256:F|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.496      ;
; 0.204 ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[7] ; receiver:receiver_inst0|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]                                                           ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.327      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: '_122MHz'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                              ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.125 ; C122_fir_i[8]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.463      ;
; 0.126 ; C122_fir_i[7]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.464      ;
; 0.127 ; C122_fir_i[14]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.468      ;
; 0.128 ; C122_fir_q[13]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.466      ;
; 0.131 ; C122_fir_i[6]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.472      ;
; 0.132 ; C122_fir_q[3]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.473      ;
; 0.133 ; C122_fir_q[8]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.471      ;
; 0.133 ; C122_fir_i[11]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.471      ;
; 0.134 ; C122_fir_q[4]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.472      ;
; 0.135 ; C122_fir_q[6]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.473      ;
; 0.135 ; C122_fir_i[3]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.473      ;
; 0.135 ; C122_fir_i[15]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.476      ;
; 0.136 ; C122_fir_q[9]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; C122_fir_i[4]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.474      ;
; 0.136 ; C122_fir_i[10]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.477      ;
; 0.137 ; C122_fir_i[9]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.475      ;
; 0.138 ; C122_fir_q[11]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.476      ;
; 0.140 ; C122_fir_q[10]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.478      ;
; 0.140 ; C122_fir_i[0]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.481      ;
; 0.140 ; C122_fir_i[5]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.481      ;
; 0.143 ; C122_fir_q[1]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.484      ;
; 0.143 ; C122_fir_i[13]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.481      ;
; 0.143 ; FirInterp8_1024:fi|waddr[1]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.235      ; 0.482      ;
; 0.145 ; C122_fir_q[7]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.486      ;
; 0.146 ; FirInterp8_1024:fi|caddr[0]      ; FirInterp8_1024:fi|firromI_1024:rom|altsyncram:altsyncram_component|altsyncram_8j91:auto_generated|ram_block1a0~porta_address_reg0   ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.484      ;
; 0.146 ; C122_fir_q[15]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.235      ; 0.485      ;
; 0.146 ; FirInterp8_1024:fi|waddr[3]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.235      ; 0.485      ;
; 0.149 ; C122_fir_i[12]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.487      ;
; 0.151 ; C122_fir_i[1]                    ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.237      ; 0.492      ;
; 0.152 ; C122_fir_q[12]                   ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_datain_reg0  ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.234      ; 0.490      ;
; 0.163 ; FirInterp8_1024:fi|waddr[5]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~porta_address_reg0 ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.235      ; 0.502      ;
; 0.182 ; FirInterp8_1024:fi|we            ; FirInterp8_1024:fi|we                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FirInterp8_1024:fi|waddr[0]      ; FirInterp8_1024:fi|waddr[0]                                                                                                          ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FirInterp8_1024:fi|req           ; FirInterp8_1024:fi|req                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FirInterp8_1024:fi|phase[1]      ; FirInterp8_1024:fi|phase[1]                                                                                                          ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FirInterp8_1024:fi|phase[0]      ; FirInterp8_1024:fi|phase[0]                                                                                                          ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FirInterp8_1024:fi|phase[2]      ; FirInterp8_1024:fi|phase[2]                                                                                                          ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FirInterp8_1024:fi|rstate.rWait  ; FirInterp8_1024:fi|rstate.rWait                                                                                                      ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FirInterp8_1024:fi|rstate.rRun   ; FirInterp8_1024:fi|rstate.rRun                                                                                                       ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; FirInterp8_1024:fi|raddr[0]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~portb_address_reg0 ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.194      ; 0.481      ;
; 0.188 ; cpl_cordic:cordic_inst|Z[16][1]  ; cpl_cordic:cordic_inst|Z[17][2]                                                                                                      ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; cdc_sync:Tx_I|sigb[10]           ; C122_fir_i[10]                                                                                                                       ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; cpl_cordic:cordic_inst|Z[7][2]   ; cpl_cordic:cordic_inst|Z[8][2]                                                                                                       ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; cdc_sync:Tx_Q|q1[1]              ; cdc_sync:Tx_Q|sigb[1]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; cdc_sync:Tx_Q|q1[10]             ; cdc_sync:Tx_Q|sigb[10]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; cdc_sync:Tx_Q|q1[11]             ; cdc_sync:Tx_Q|sigb[11]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; cdc_sync:Tx_I|q1[1]              ; cdc_sync:Tx_I|sigb[1]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; cdc_sync:Tx_I|q1[3]              ; cdc_sync:Tx_I|sigb[3]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; cdc_sync:Tx_I|q1[5]              ; cdc_sync:Tx_I|sigb[5]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; cdc_sync:Tx_I|q1[8]              ; cdc_sync:Tx_I|sigb[8]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; cdc_sync:Tx_I|q1[13]             ; cdc_sync:Tx_I|sigb[13]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; FirInterp8_1024:fi|rstate.rAddrA ; FirInterp8_1024:fi|rstate.rAddrB                                                                                                     ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; CicInterpM5:in2|counter[8]       ; CicInterpM5:in2|counter[8]                                                                                                           ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; cpl_cordic:cordic_inst|Z[7][1]   ; cpl_cordic:cordic_inst|Z[8][1]                                                                                                       ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; cpl_cordic:cordic_inst|Z[6][1]   ; cpl_cordic:cordic_inst|Z[7][1]                                                                                                       ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; cpl_cordic:cordic_inst|Z[13][0]  ; cpl_cordic:cordic_inst|Z[14][0]                                                                                                      ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; FirInterp8_1024:fi|y_imag[15]    ; CicInterpM5:in2|q0[15]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; FirInterp8_1024:fi|y_imag[13]    ; CicInterpM5:in2|q0[13]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; FirInterp8_1024:fi|y_imag[10]    ; CicInterpM5:in2|q0[10]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; FirInterp8_1024:fi|y_real[4]     ; CicInterpM5:in2|x0[4]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; cdc_sync:Tx_I|q1[6]              ; cdc_sync:Tx_I|sigb[6]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; cdc_sync:Tx_I|q1[11]             ; cdc_sync:Tx_I|sigb[11]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; cdc_sync:Tx_I|q1[15]             ; cdc_sync:Tx_I|sigb[15]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; cdc_sync:Tx_Q|sigb[2]            ; C122_fir_q[2]                                                                                                                        ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; cdc_sync:Tx_Q|sigb[5]            ; C122_fir_q[5]                                                                                                                        ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; cdc_sync:Tx_I|q1[9]              ; cdc_sync:Tx_I|sigb[9]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; cpl_cordic:cordic_inst|Z[13][1]  ; cpl_cordic:cordic_inst|Z[14][1]                                                                                                      ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; cdc_sync:Tx_Q|q1[0]              ; cdc_sync:Tx_Q|sigb[0]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; cdc_sync:Tx_Q|q1[14]             ; cdc_sync:Tx_Q|sigb[14]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; cdc_sync:Tx_Q|q1[15]             ; cdc_sync:Tx_Q|sigb[15]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; cdc_sync:Tx_I|q1[2]              ; cdc_sync:Tx_I|sigb[2]                                                                                                                ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; PWM_count[0]                     ; PWM_count[0]                                                                                                                         ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; FirInterp8_1024:fi|raddr[3]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~portb_address_reg0 ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.194      ; 0.491      ;
; 0.194 ; CicInterpM5:in2|dx3[22]          ; CicInterpM5:in2|x4[23]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; profile:profile_CW|hang_PTT      ; cpl_cordic:cordic_inst|Y[0][7]                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; _122MHz     ; 0.000        ; 1.727      ; 2.085      ;
; 0.199 ; CicInterpM5:in2|q0[19]           ; CicInterpM5:in2|dq0[19]                                                                                                              ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; CicInterpM5:in2|q1[20]           ; CicInterpM5:in2|dq1[20]                                                                                                              ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CicInterpM5:in2|q0[18]           ; CicInterpM5:in2|dq0[18]                                                                                                              ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CicInterpM5:in2|q0[14]           ; CicInterpM5:in2|dq0[14]                                                                                                              ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CicInterpM5:in2|q0[11]           ; CicInterpM5:in2|dq0[11]                                                                                                              ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CicInterpM5:in2|q0[8]            ; CicInterpM5:in2|dq0[8]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CicInterpM5:in2|x0[5]            ; CicInterpM5:in2|dx0[5]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; CicInterpM5:in2|y4[53]           ; CicInterpM5:in2|y4[53]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; CicInterpM5:in2|y3[53]           ; CicInterpM5:in2|y3[53]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; CicInterpM5:in2|y2[53]           ; CicInterpM5:in2|y2[53]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; CicInterpM5:in2|s5[53]           ; CicInterpM5:in2|s5[53]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; CicInterpM5:in2|q4[22]           ; CicInterpM5:in2|dq4[22]                                                                                                              ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; CicInterpM5:in2|q0[9]            ; CicInterpM5:in2|dq0[9]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CicInterpM5:in2|q1[5]            ; CicInterpM5:in2|dq1[5]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CicInterpM5:in2|q0[4]            ; CicInterpM5:in2|dq0[4]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CicInterpM5:in2|q0[2]            ; CicInterpM5:in2|dq0[2]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; CicInterpM5:in2|q0[1]            ; CicInterpM5:in2|dq0[1]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CicInterpM5:in2|x0[18]           ; CicInterpM5:in2|dx0[18]                                                                                                              ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; CicInterpM5:in2|x0[7]            ; CicInterpM5:in2|dx0[7]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; FirInterp8_1024:fi|raddr[4]      ; FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_qin1:auto_generated|ram_block1a0~portb_address_reg0 ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.194      ; 0.499      ;
; 0.202 ; CicInterpM5:in2|s4[53]           ; CicInterpM5:in2|s4[53]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; CicInterpM5:in2|s3[53]           ; CicInterpM5:in2|s3[53]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; CicInterpM5:in2|s2[53]           ; CicInterpM5:in2|s2[53]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; CicInterpM5:in2|q1[16]           ; CicInterpM5:in2|dq1[16]                                                                                                              ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CicInterpM5:in2|q1[9]            ; CicInterpM5:in2|dq1[9]                                                                                                               ; _122MHz                                                 ; _122MHz     ; 0.000        ; 0.041      ; 0.327      ;
+-------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LTC2208_122MHz'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.128 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|wrptr_g[10]                                                 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21~porta_address_reg0         ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.229      ; 0.461      ;
; 0.140 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.235      ; 0.479      ;
; 0.141 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.234      ; 0.479      ;
; 0.141 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.476      ;
; 0.141 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.476      ;
; 0.141 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.235      ; 0.480      ;
; 0.141 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.476      ;
; 0.142 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.234      ; 0.480      ;
; 0.143 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.234      ; 0.481      ;
; 0.143 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.235      ; 0.482      ;
; 0.145 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.235      ; 0.484      ;
; 0.145 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.235      ; 0.484      ;
; 0.145 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.235      ; 0.484      ;
; 0.146 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.234      ; 0.484      ;
; 0.147 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[3]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.235      ; 0.486      ;
; 0.148 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.483      ;
; 0.149 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[8]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[4]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_h591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.476      ;
; 0.150 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[5]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.234      ; 0.488      ;
; 0.151 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[7]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[4]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[1]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.234      ; 0.492      ;
; 0.155 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.234      ; 0.493      ;
; 0.155 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.490      ;
; 0.155 ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.490      ;
; 0.156 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; receiver:receiver_inst2|varcic:varcic_inst_I1|out_data[14]                                                                                           ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.492      ;
; 0.157 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[5]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[6]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:H|firromH:rom|altsyncram:altsyncram_component|altsyncram_ra91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.235      ; 0.498      ;
; 0.159 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.494      ;
; 0.160 ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_ka91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.234      ; 0.498      ;
; 0.161 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[4]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[3]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.181      ; 0.446      ;
; 0.161 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[7]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.181      ; 0.446      ;
; 0.161 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[7]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_h591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_i591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[0]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[2]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[6]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; receiver2:receiver_inst4|varcic:varcic_inst_I1|out_data[7]                                                                                           ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; receiver2:receiver_inst3|firX4R4:fir2|waddr[2]                                                                                                       ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.229      ; 0.495      ;
; 0.162 ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.492      ;
; 0.164 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[3]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_m891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.229      ; 0.497      ;
; 0.164 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[2]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.181      ; 0.450      ;
; 0.166 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|caddr[1]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:E|firromH:rom|altsyncram:altsyncram_component|altsyncram_na91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.501      ;
; 0.166 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[1]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[7]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[2]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[5]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.497      ;
; 0.168 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_h591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|caddr[4]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_la91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.226      ; 0.498      ;
; 0.168 ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:G|firromH:rom|altsyncram:altsyncram_component|altsyncram_pa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.231      ; 0.503      ;
; 0.168 ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:F|firromH:rom|altsyncram:altsyncram_component|altsyncram_oa91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.495      ;
; 0.168 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[3]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.498      ;
; 0.169 ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|caddr[6]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:D|firromH:rom|altsyncram:altsyncram_component|altsyncram_ma91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; receiver:receiver_inst2|varcic:varcic_inst_I1|out_data[0]                                                                                            ; receiver:receiver_inst2|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_datain_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:A|firromH:roma|altsyncram:altsyncram_component|altsyncram_k891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.227      ; 0.502      ;
; 0.171 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|caddr[6]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_f591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[7]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.498      ;
; 0.172 ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX2R2:fir3|fir256d:C|firromH:roma|altsyncram:altsyncram_component|altsyncram_m891:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.229      ; 0.505      ;
; 0.173 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[2]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.500      ;
; 0.174 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[1]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.181      ; 0.459      ;
; 0.177 ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|caddr[0]                                                                                               ; receiver:receiver_inst2|firX8R8:fir2|fir256:A|firromH:rom|altsyncram:altsyncram_component|altsyncram_ja91:auto_generated|ram_block1a0~porta_address_reg0    ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.222      ; 0.503      ;
; 0.177 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|caddr[0]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:C|firromH:rom|altsyncram:altsyncram_component|altsyncram_h591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.224      ; 0.505      ;
; 0.177 ; receiver:receiver_inst2|firX8R8:fir2|waddr[0]                                                                                                        ; receiver:receiver_inst6|firX8R8:fir2|fir256:C|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_address_reg0   ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.225      ; 0.506      ;
; 0.178 ; receiver2:receiver_inst3|firX4R4:fir2|waddr[2]                                                                                                       ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:D|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~porta_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.233      ; 0.515      ;
; 0.179 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe17|dffe18a[6] ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_fpl:ws_dgrp|dffpipe_1f9:dffpipe17|dffe19a[6]        ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|raddr[5]                                                                                             ; receiver2:receiver_inst4|firX4R4:fir2|fir256a:B|firram36:ram|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ram_block1a0~portb_address_reg0 ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.181      ; 0.464      ;
; 0.180 ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|caddr[4]                                                                                             ; receiver2:receiver_inst3|firX4R4:fir2|fir256a:B|firromH:rom|altsyncram:altsyncram_component|altsyncram_g591:auto_generated|ram_block1a0~porta_address_reg0  ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.223      ; 0.507      ;
; 0.181 ; sp_rcv_ctrl:SPC|state                                                                                                                                ; sp_rcv_ctrl:SPC|state                                                                                                                                       ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a14                     ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter8a14                            ; LTC2208_122MHz ; LTC2208_122MHz ; 0.000        ; 0.042      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.139 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 0.438      ;
; 0.150 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.200      ; 0.454      ;
; 0.179 ; Tx_MAC:Tx_MAC_inst|interframe[0]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[0]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Tx_MAC:Tx_MAC_inst|interframe[1]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[1]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[2]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Tx_MAC:Tx_MAC_inst|interframe[3]                                                                                                                               ; Tx_MAC:Tx_MAC_inst|interframe[3]                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|Tx_fifo_rdreq                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[14]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[14]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[11]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[11]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[9]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[9]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[1]                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; Tx_MAC:Tx_MAC_inst|end_point[2]                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; Tx_MAC:Tx_MAC_inst|state_Tx.SPECTRUM                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|ping_sent                                                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING1                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST_RENEW                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; Tx_MAC:Tx_MAC_inst|state_Tx.DHCP_REQUEST                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; Tx_MAC:Tx_MAC_inst|state_Tx.PING2                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; Tx_MAC:Tx_MAC_inst|sp_fifo_rdreq                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; DHCP:DHCP_inst|DHCP_request                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DHCP:DHCP_inst|time_out                                                                                                                                        ; DHCP:DHCP_inst|time_out                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0001                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; DHCP:DHCP_inst|DHCP_state.0011                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[13]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[13]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[10] ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; reset                                                                                                                                                          ; reset                                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; start_up[0]                                                                                                                                                    ; start_up[0]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[0]                                                                                                                                                       ; delay[0]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[5]                                                                                                                                                       ; delay[5]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[10]                                                                                                                                                      ; delay[10]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[11]                                                                                                                                                      ; delay[11]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[12]                                                                                                                                                      ; delay[12]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[13]                                                                                                                                                      ; delay[13]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[15]                                                                                                                                                      ; delay[15]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[17]                                                                                                                                                      ; delay[17]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[18]                                                                                                                                                      ; delay[18]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[19]                                                                                                                                                      ; delay[19]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[20]                                                                                                                                                      ; delay[20]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[21]                                                                                                                                                      ; delay[21]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay[23]                                                                                                                                                      ; delay[23]                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DHCP_start                                                                                                                                                     ; DHCP_start                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[0]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DHCP_retries[1]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; start_up[2]                                                                                                                                                    ; start_up[2]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; read_PHY                                                                                                                                                       ; read_PHY                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; read_MAC                                                                                                                                                       ; read_MAC                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; write_PHY                                                                                                                                                      ; write_PHY                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; read_IP_address                                                                                                                                                ; read_IP_address                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; Tx_MAC:Tx_MAC_inst|reset_CRC                                                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[7]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; use_IPIPA                                                                                                                                                      ; use_IPIPA                                                                                                                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Assigned_IP_valid                                                                                                                                              ; Assigned_IP_valid                                                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DHCP_request_renew                                                                                                                                             ; DHCP_request_renew                                                                                                                                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DHCP_discover_broadcast                                                                                                                                        ; DHCP_discover_broadcast                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; renew[2]                                                                                                                                                       ; renew[2]                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.485      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[4]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.315      ;
; 0.187 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a2                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[5]           ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[5]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; sp_delay[0]                                                                                                                                                    ; sp_delay[0]                                                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[13]          ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[13]          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[5]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; DHCP_retries[0]                                                                                                                                                ; DHCP_retries[1]                                                                                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.327      ;
; 0.195 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[6]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.327      ;
; 0.196 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[0]  ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.320      ;
; 0.199 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[3]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[24]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[11]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                                   ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.327      ;
; 0.203 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.505      ;
; 0.207 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                              ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a24~portb_address_reg0            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.187      ; 0.498      ;
; 0.209 ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                             ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|addr_store_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.335      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.140 ; sidetone:sidetone_inst|Accumulator[19]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.489      ;
; 0.144 ; sidetone:sidetone_inst|Accumulator[18]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.493      ;
; 0.180 ; profile:profile_CW|hang_state             ; profile:profile_CW|hang_state                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; iambic:iambic_inst|key_state.SENDDASH     ; iambic:iambic_inst|key_state.SENDDASH                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; iambic:iambic_inst|key_state.DASHDELAY    ; iambic:iambic_inst|key_state.DASHDELAY                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; iambic:iambic_inst|key_state.SENDDOT      ; iambic:iambic_inst|key_state.SENDDOT                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; iambic:iambic_inst|key_state.DOTDELAY     ; iambic:iambic_inst|key_state.DOTDELAY                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; iambic:iambic_inst|key_state.LETTERSPACE  ; iambic:iambic_inst|key_state.LETTERSPACE                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|dash_memory                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; iambic:iambic_inst|dot_memory             ; iambic:iambic_inst|dot_memory                                                                                                                        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; profile:profile_sidetone|prof_state.0000  ; profile:profile_sidetone|prof_state.0000                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; profile:profile_sidetone|prof_state.0010  ; profile:profile_sidetone|prof_state.0010                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; profile:profile_sidetone|prof_state.0100  ; profile:profile_sidetone|prof_state.0100                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; profile:profile_CW|prof_state.0001        ; profile:profile_CW|prof_state.0001                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; profile:profile_CW|prof_state.0000        ; profile:profile_CW|prof_state.0000                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; profile:profile_CW|prof_state.0011        ; profile:profile_CW|prof_state.0011                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; profile:profile_CW|prof_state.0001        ; profile:profile_CW|prof_state.0010                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.314      ;
; 0.233 ; sidetone:sidetone_inst|Accumulator[17]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.582      ;
; 0.243 ; sidetone:sidetone_inst|Accumulator[22]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.592      ;
; 0.276 ; iambic:iambic_inst|key_state.SENDDOT      ; iambic:iambic_inst|key_state.DOTDELAY                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.401      ;
; 0.277 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.00000                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.404      ;
; 0.280 ; iambic:iambic_inst|key_state.PREDOT       ; iambic:iambic_inst|key_state.SENDDOT                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.403      ;
; 0.280 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.PREDASH                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.407      ;
; 0.284 ; sidetone:sidetone_inst|Accumulator[23]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.633      ;
; 0.284 ; profile:profile_CW|prof_state.0100        ; profile:profile_CW|enable_hang                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.407      ;
; 0.285 ; iambic:iambic_inst|dash_memory            ; iambic:iambic_inst|key_state.DOTHELD                                                                                                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.412      ;
; 0.288 ; sidetone:sidetone_inst|Accumulator[16]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.637      ;
; 0.289 ; sidetone:sidetone_inst|Accumulator[11]    ; sidetone:sidetone_inst|Accumulator[11]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.412      ;
; 0.290 ; sidetone:sidetone_inst|Accumulator[15]    ; sidetone:sidetone_inst|Accumulator[15]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; sidetone:sidetone_inst|Accumulator[13]    ; sidetone:sidetone_inst|Accumulator[13]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; sidetone:sidetone_inst|Accumulator[9]     ; sidetone:sidetone_inst|Accumulator[9]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.413      ;
; 0.290 ; sidetone:sidetone_inst|Accumulator[7]     ; sidetone:sidetone_inst|Accumulator[7]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.413      ;
; 0.291 ; sidetone:sidetone_inst|Accumulator[12]    ; sidetone:sidetone_inst|Accumulator[12]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; sidetone:sidetone_inst|Accumulator[3]     ; sidetone:sidetone_inst|Accumulator[3]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.414      ;
; 0.291 ; sidetone:sidetone_inst|Accumulator[2]     ; sidetone:sidetone_inst|Accumulator[2]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.414      ;
; 0.292 ; sidetone:sidetone_inst|Accumulator[14]    ; sidetone:sidetone_inst|Accumulator[14]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; sidetone:sidetone_inst|Accumulator[5]     ; sidetone:sidetone_inst|Accumulator[5]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; sidetone:sidetone_inst|Accumulator[4]     ; sidetone:sidetone_inst|Accumulator[4]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; sidetone:sidetone_inst|Accumulator[8]     ; sidetone:sidetone_inst|Accumulator[8]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; sidetone:sidetone_inst|Accumulator[6]     ; sidetone:sidetone_inst|Accumulator[6]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; iambic:iambic_inst|key_state.SENDDASH     ; iambic:iambic_inst|key_state.DASHDELAY                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.416      ;
; 0.296 ; iambic:iambic_inst|key_state.PREDASH      ; iambic:iambic_inst|key_state.SENDDASH                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; sidetone:sidetone_inst|Accumulator[1]     ; sidetone:sidetone_inst|Accumulator[1]                                                                                                                ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; profile:profile_CW|hang_timer[15]         ; profile:profile_CW|hang_timer[15]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; profile:profile_CW|hang_timer[1]          ; profile:profile_CW|hang_timer[1]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; profile:profile_CW|hang_timer[3]          ; profile:profile_CW|hang_timer[3]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; profile:profile_CW|hang_timer[5]          ; profile:profile_CW|hang_timer[5]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; profile:profile_CW|hang_timer[11]         ; profile:profile_CW|hang_timer[11]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; profile:profile_CW|hang_timer[13]         ; profile:profile_CW|hang_timer[13]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; profile:profile_CW|timer[15]              ; profile:profile_CW|timer[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; iambic:iambic_inst|delay[8]               ; iambic:iambic_inst|delay[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; profile:profile_CW|hang_timer[9]          ; profile:profile_CW|hang_timer[9]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; profile:profile_CW|hang_timer[6]          ; profile:profile_CW|hang_timer[6]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; profile:profile_CW|hang_timer[7]          ; profile:profile_CW|hang_timer[7]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; profile:profile_CW|timer[1]               ; profile:profile_CW|timer[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; profile:profile_CW|timer[3]               ; profile:profile_CW|timer[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; profile:profile_CW|timer[5]               ; profile:profile_CW|timer[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; profile:profile_CW|timer[11]              ; profile:profile_CW|timer[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; profile:profile_CW|timer[13]              ; profile:profile_CW|timer[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; profile:profile_CW|hang_timer[4]          ; profile:profile_CW|hang_timer[4]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; profile:profile_CW|hang_timer[2]          ; profile:profile_CW|hang_timer[2]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; profile:profile_CW|hang_timer[8]          ; profile:profile_CW|hang_timer[8]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; profile:profile_CW|hang_timer[14]         ; profile:profile_CW|hang_timer[14]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; profile:profile_CW|timer[6]               ; profile:profile_CW|timer[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; profile:profile_CW|timer[7]               ; profile:profile_CW|timer[7]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; profile:profile_CW|timer[9]               ; profile:profile_CW|timer[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; sidetone:sidetone_inst|Accumulator[23]    ; sidetone:sidetone_inst|Accumulator[23]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; sidetone:sidetone_inst|Accumulator[21]    ; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.245      ; 0.651      ;
; 0.302 ; sidetone:sidetone_inst|Accumulator[18]    ; sidetone:sidetone_inst|Accumulator[18]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; iambic:iambic_inst|delay[13]              ; iambic:iambic_inst|delay[13]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; profile:profile_CW|hang_timer[10]         ; profile:profile_CW|hang_timer[10]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; profile:profile_CW|hang_timer[12]         ; profile:profile_CW|hang_timer[12]                                                                                                                    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; profile:profile_CW|timer[14]              ; profile:profile_CW|timer[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; profile:profile_CW|timer[2]               ; profile:profile_CW|timer[2]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; profile:profile_CW|timer[4]               ; profile:profile_CW|timer[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; profile:profile_CW|timer[8]               ; profile:profile_CW|timer[8]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; sidetone:sidetone_inst|Accumulator[22]    ; sidetone:sidetone_inst|Accumulator[22]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; profile:profile_CW|timer[10]              ; profile:profile_CW|timer[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; profile:profile_CW|timer[12]              ; profile:profile_CW|timer[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; sidetone:sidetone_inst|Accumulator[21]    ; sidetone:sidetone_inst|Accumulator[21]                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.428      ;
; 0.304 ; iambic:iambic_inst|delay[9]               ; iambic:iambic_inst|delay[9]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; iambic:iambic_inst|delay[3]               ; iambic:iambic_inst|delay[3]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; iambic:iambic_inst|delay[6]               ; iambic:iambic_inst|delay[6]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; iambic:iambic_inst|delay[12]              ; iambic:iambic_inst|delay[12]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; iambic:iambic_inst|delay[10]              ; iambic:iambic_inst|delay[10]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; iambic:iambic_inst|delay[11]              ; iambic:iambic_inst|delay[11]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; iambic:iambic_inst|delay[14]              ; iambic:iambic_inst|delay[14]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; iambic:iambic_inst|delay[17]              ; iambic:iambic_inst|delay[17]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; iambic:iambic_inst|delay[1]               ; iambic:iambic_inst|delay[1]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.430      ;
; 0.308 ; iambic:iambic_inst|delay[5]               ; iambic:iambic_inst|delay[5]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.433      ;
; 0.310 ; iambic:iambic_inst|delay[4]               ; iambic:iambic_inst|delay[4]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; iambic:iambic_inst|delay[15]              ; iambic:iambic_inst|delay[15]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.435      ;
; 0.311 ; profile:profile_CW|hang_timer[0]          ; profile:profile_CW|hang_timer[0]                                                                                                                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; iambic:iambic_inst|delay[16]              ; iambic:iambic_inst|delay[16]                                                                                                                         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; profile:profile_CW|timer[0]               ; profile:profile_CW|timer[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.437      ;
; 0.317 ; iambic:iambic_inst|delay[0]               ; iambic:iambic_inst|delay[0]                                                                                                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.442      ;
; 0.323 ; profile:profile_sidetone|profile_count[7] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.204      ; 0.631      ;
; 0.324 ; profile:profile_sidetone|profile_count[2] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.204      ; 0.632      ;
; 0.331 ; profile:profile_sidetone|profile_count[3] ; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.204      ; 0.639      ;
; 0.347 ; iambic:iambic_inst|dot_memory             ; iambic:iambic_inst|key_state.00000                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.474      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.147 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[6]                                                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~porta_address_reg0             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.485      ;
; 0.155 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[8]                                                           ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~porta_address_reg0             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.498      ;
; 0.165 ; FIFO:RXF|inptr[1]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.170 ; FIFO:RXF|inptr[8]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.172 ; FIFO:RXF|inptr[3]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a7~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.513      ;
; 0.173 ; FIFO:RXF|inptr[9]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; FIFO:RXF|inptr[5]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.501      ;
; 0.177 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a8~portb_address_reg0    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.456      ;
; 0.180 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[12] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[12] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; FIFO:RXF|inptr[1]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.528      ;
; 0.181 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe15|dffe16a[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe15|dffe17a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Led_flash:Flash_LED5|LED                                                                                                                                               ; Led_flash:Flash_LED5|LED                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Led_flash:Flash_LED10|LED                                                                                                                                              ; Led_flash:Flash_LED10|LED                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_flash:Flash_LED9|LED                                                                                                                                               ; Led_flash:Flash_LED9|LED                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_flash:Flash_LED2|LED                                                                                                                                               ; Led_flash:Flash_LED2|LED                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_flash:Flash_LED1|LED                                                                                                                                               ; Led_flash:Flash_LED1|LED                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a4~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.514      ;
; 0.182 ; FIFO:RXF|inptr[6]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.507      ;
; 0.182 ; FIFO:RXF|inptr[0]                                                                                                                                                      ; FIFO:RXF|altsyncram:mem_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a1~porta_address_reg0                                                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.514      ;
; 0.182 ; Led_flash:Flash_LED8|LED                                                                                                                                               ; Led_flash:Flash_LED8|LED                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_flash:Flash_LED6|LED                                                                                                                                               ; Led_flash:Flash_LED6|LED                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Led_flash:Flash_LED3|LED                                                                                                                                               ; Led_flash:Flash_LED3|LED                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; keyer_mode                                                                                                                                                             ; keyer_mode                                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                       ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|clean_pb                                                                                                                                               ; debounce:de_dot|clean_pb                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[18]                                                                                                                                              ; debounce:de_dot|count[18]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[0]                                                                                                                                               ; debounce:de_dot|count[0]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[1]                                                                                                                                               ; debounce:de_dot|count[1]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[2]                                                                                                                                               ; debounce:de_dot|count[2]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[3]                                                                                                                                               ; debounce:de_dot|count[3]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[4]                                                                                                                                               ; debounce:de_dot|count[4]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[5]                                                                                                                                               ; debounce:de_dot|count[5]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[6]                                                                                                                                               ; debounce:de_dot|count[6]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[7]                                                                                                                                               ; debounce:de_dot|count[7]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[8]                                                                                                                                               ; debounce:de_dot|count[8]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[13]                                                                                                                                              ; debounce:de_dot|count[13]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[14]                                                                                                                                              ; debounce:de_dot|count[14]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dot|count[16]                                                                                                                                              ; debounce:de_dot|count[16]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|clean_pb                                                                                                                                               ; debounce:de_PTT|clean_pb                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[18]                                                                                                                                              ; debounce:de_PTT|count[18]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[0]                                                                                                                                               ; debounce:de_PTT|count[0]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[1]                                                                                                                                               ; debounce:de_PTT|count[1]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[2]                                                                                                                                               ; debounce:de_PTT|count[2]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[3]                                                                                                                                               ; debounce:de_PTT|count[3]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[4]                                                                                                                                               ; debounce:de_PTT|count[4]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[5]                                                                                                                                               ; debounce:de_PTT|count[5]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[6]                                                                                                                                               ; debounce:de_PTT|count[6]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[7]                                                                                                                                               ; debounce:de_PTT|count[7]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[8]                                                                                                                                               ; debounce:de_PTT|count[8]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[9]                                                                                                                                               ; debounce:de_PTT|count[9]                                                                                                                                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[10]                                                                                                                                              ; debounce:de_PTT|count[10]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[11]                                                                                                                                              ; debounce:de_PTT|count[11]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[12]                                                                                                                                              ; debounce:de_PTT|count[12]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[13]                                                                                                                                              ; debounce:de_PTT|count[13]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[14]                                                                                                                                              ; debounce:de_PTT|count[14]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[15]                                                                                                                                              ; debounce:de_PTT|count[15]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[16]                                                                                                                                              ; debounce:de_PTT|count[16]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_PTT|count[17]                                                                                                                                              ; debounce:de_PTT|count[17]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|clean_pb                                                                                                                                              ; debounce:de_dash|clean_pb                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[18]                                                                                                                                             ; debounce:de_dash|count[18]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[2]                                                                                                                                              ; debounce:de_dash|count[2]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[8]                                                                                                                                              ; debounce:de_dash|count[8]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[9]                                                                                                                                              ; debounce:de_dash|count[9]                                                                                                                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[10]                                                                                                                                             ; debounce:de_dash|count[10]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[11]                                                                                                                                             ; debounce:de_dash|count[11]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[12]                                                                                                                                             ; debounce:de_dash|count[12]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[13]                                                                                                                                             ; debounce:de_dash|count[13]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[14]                                                                                                                                             ; debounce:de_dash|count[14]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[15]                                                                                                                                             ; debounce:de_dash|count[15]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[16]                                                                                                                                             ; debounce:de_dash|count[16]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; debounce:de_dash|count[17]                                                                                                                                             ; debounce:de_dash|count[17]                                                                                                                                             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                              ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                               ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                  ; Angelia_Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                                   ; Angelia_Tx_fifo_ctrl:TXFC|IF_chan[1]                                                                                                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; common_Merc_freq                                                                                                                                                       ; common_Merc_freq                                                                                                                                                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                          ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.152 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[6]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[2]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.480      ;
; 0.160 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[8]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.487      ;
; 0.164 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[4]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.491      ;
; 0.171 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[1]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.498      ;
; 0.172 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[5]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.499      ;
; 0.178 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.464      ;
; 0.178 ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                            ; ASMI_interface:ASMI_int_inst|send_more                                                                                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                              ; ASMI_interface:ASMI_int_inst|NCONFIG                                                                                                                                                                                             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                          ; ASMI_interface:ASMI_int_inst|shift_bytes                                                                                                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|write                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                         ; ASMI_interface:ASMI_int_inst|write_enable                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                         ; ASMI_interface:ASMI_int_inst|sector_erase                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[0]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                ; ASMI_interface:ASMI_int_inst|rdreq                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                           ; ASMI_interface:ASMI_int_inst|erase_done                                                                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                             ; ASMI_interface:ASMI_int_inst|state[1]                                                                                                                                                                                            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                            ; ASMI_interface:ASMI_int_inst|erase_ACK                                                                                                                                                                                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|add_msb_reg                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                               ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|ncs_reg                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Led_control:Control_LED0|LED                                                                                                                                                                                      ; Led_control:Control_LED0|LED                                                                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                   ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|start_wrpoll_reg                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Led_control:Control_LED1|LED                                                                                                                                                                                      ; Led_control:Control_LED1|LED                                                                                                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                  ; Led_control:Control_LED1|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED1|swap[0]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ping_reply                                                                                                                                                                                                        ; ping_reply                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; state.ARP                                                                                                                                                                                                         ; state.ARP                                                                                                                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; state.IDLE                                                                                                                                                                                                        ; state.IDLE                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; state.PING                                                                                                                                                                                                        ; state.PING                                                                                                                                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_full           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_full                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_non_empty      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|a_fefifo_48e:fifo_state|b_non_empty                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[0]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|end_pgwrop_reg                                                                                                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Send_ARP                                                                                                                                                                                                          ; Send_ARP                                                                                                                                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[3]       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~porta_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.512      ;
; 0.185 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.317      ;
; 0.186 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                ; Tx_MAC:Tx_MAC_inst|PHY_state.00001                                                                                                                                                                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[3]                                                                                    ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|asmi_opcode_reg[4]                                                                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[8]                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[23]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[15]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Led_control:Control_LED0|swap[0]                                                                                                                                                                                  ; Led_control:Control_LED0|swap[1]                                                                                                                                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.317      ;
; 0.190 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[13]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[14]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[21]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[22]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[11]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[12]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                                                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                                                                          ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe1                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:wrstage_cntr|a_graycounter_6hg:auto_generated|dffe2a[0]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe1                                     ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:addbyte_cntr|a_graycounter_7hg:auto_generated|dffe2a[1]                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.319      ;
; 0.192 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[6] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.486      ;
; 0.192 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[9]                                                                                           ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[10]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                           ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.316      ;
; 0.194 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[5] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.488      ;
; 0.194 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[7] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.488      ;
; 0.194 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[16]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[17]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[18]                                                                                          ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|addr_reg[19]                                                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[2] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.490      ;
; 0.196 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|cntr_4ob:rd_ptr_count|counter_reg_bit[3] ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|scfifo:scfifo3|scfifo_dqm:auto_generated|a_dpfifo_8tr:dpfifo|altsyncram_2lm1:FIFOram|ram_block1a0~portb_address_reg0 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.190      ; 0.490      ;
; 0.196 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe1                                       ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:stage_cntr|a_graycounter_6hg:auto_generated|dffe2a[1]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[4]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[2]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[3]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.325      ;
; 0.198 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe1                                         ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|a_graycounter:gen_cntr|a_graycounter_7hg:auto_generated|dffe2a[2]                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[0]                                                                                      ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|read_dout_reg[1]                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.326      ;
; 0.199 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                                                                                                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.323      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock   ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+
; 0.154 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.219      ; 0.477      ;
; 0.165 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.489      ;
; 0.168 ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.063     ; 0.314      ;
; 0.177 ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK ; 0.000        ; -0.063     ; 0.323      ;
; 0.177 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.053      ; 0.314      ;
; 0.178 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.053      ; 0.315      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.053      ; 0.316      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.314      ;
; 0.188 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.320      ;
; 0.193 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.321      ;
; 0.197 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[5]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.325      ;
; 0.197 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[4]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.326      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.326      ;
; 0.244 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.372      ;
; 0.250 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.053      ; 0.387      ;
; 0.250 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.053      ; 0.387      ;
; 0.251 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.053      ; 0.388      ;
; 0.252 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.380      ;
; 0.261 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.389      ;
; 0.262 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.390      ;
; 0.266 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.393      ;
; 0.268 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.396      ;
; 0.269 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.396      ;
; 0.272 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.043      ; 0.399      ;
; 0.279 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.407      ;
; 0.309 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.439      ;
; 0.311 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.439      ;
; 0.312 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.440      ;
; 0.317 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.445      ;
; 0.335 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.463      ;
; 0.368 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.496      ;
; 0.378 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.506      ;
; 0.378 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.506      ;
; 0.379 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                         ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.507      ;
; 0.398 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.219      ; 0.721      ;
; 0.459 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.783      ;
; 0.469 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.793      ;
; 0.483 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.611      ;
; 0.491 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.619      ;
; 0.504 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.632      ;
; 0.505 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.633      ;
; 0.505 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.633      ;
; 0.511 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.219      ; 0.834      ;
; 0.525 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[2]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.653      ;
; 0.532 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.660      ;
; 0.532 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.660      ;
; 0.533 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 0.661      ;
; 0.586 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[1]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.035      ; 0.705      ;
; 0.598 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[0]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.035      ; 0.717      ;
; 0.615 ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.276      ; 0.995      ;
; 0.620 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|delayed_wrptr_g[3]                                          ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.045      ; 0.749      ;
; 0.642 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 0.768      ;
; 0.642 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 0.768      ;
; 0.642 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[1]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 0.768      ;
; 0.642 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.042      ; 0.768      ;
; 0.663 ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.276      ; 1.043      ;
; 0.667 ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.276      ; 1.047      ;
; 0.667 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 0.991      ;
; 0.668 ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.276      ; 1.048      ;
; 0.673 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.219      ; 0.996      ;
; 0.691 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 0.794      ;
; 0.695 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 0.798      ;
; 0.764 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 0.867      ;
; 0.769 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 0.872      ;
; 0.774 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[4]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.219      ; 1.097      ;
; 0.826 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[1]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.150      ;
; 0.841 ; Rx_MAC:Rx_MAC_inst|PHY_byte[0]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.273      ; 1.218      ;
; 0.841 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 0.944      ;
; 0.844 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 0.947      ;
; 0.878 ; Rx_MAC:Rx_MAC_inst|PHY_byte[2]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.273      ; 1.255      ;
; 0.889 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.222      ; 1.215      ;
; 0.897 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.221      ; 1.222      ;
; 0.908 ; Rx_MAC:Rx_MAC_inst|PHY_byte[3]                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.273      ; 1.285      ;
; 0.913 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.001      ; 1.018      ;
; 0.913 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 1.016      ;
; 0.917 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.001      ; 1.022      ;
; 0.917 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 1.020      ;
; 0.922 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[3]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.220      ; 1.246      ;
; 0.931 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[5]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.044      ; 1.059      ;
; 0.943 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[2]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_we_reg         ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.219      ; 1.266      ;
; 0.943 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|wrptr_g[0]                                                  ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.045      ; 1.072      ;
; 0.950 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[4]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 1.073      ;
; 0.950 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[5]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 1.073      ;
; 0.950 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[6]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 1.073      ;
; 0.950 ; Rx_MAC:Rx_MAC_inst|PHY_100T_state                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_byte[7]                                                                                                                           ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.039      ; 1.073      ;
; 0.961 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.176     ; 0.869      ;
; 0.969 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                      ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.176     ; 0.877      ;
; 0.986 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_datain_reg0    ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; 0.001      ; 1.091      ;
; 0.986 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1] ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|altsyncram_is61:fifo_ram|ram_block11a0~porta_address_reg0   ; PHY_RX_CLOCK   ; PHY_RX_CLOCK ; 0.000        ; -0.001     ; 1.089      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.155 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[2]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[6]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.481      ;
; 0.158 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.483      ;
; 0.160 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[0]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[1]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.486      ;
; 0.169 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.494      ;
; 0.171 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[10]                                                                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a3~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.225      ; 0.500      ;
; 0.173 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[8]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.220      ; 0.497      ;
; 0.173 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.498      ;
; 0.176 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a10~porta_address_reg0   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.216      ; 0.496      ;
; 0.178 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[3]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.220      ; 0.502      ;
; 0.178 ; Rx_MAC:Rx_MAC_inst|seq_error                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|seq_error                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ARP                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.ARP                                                                                                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[8]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.504      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|write_IP                                                                                                                                            ; Rx_MAC:Rx_MAC_inst|write_IP                                                                                                                                            ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.GET_TYPE                                                                                                                               ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.GET_TYPE                                                                                                                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START                                                                                                                                  ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.START                                                                                                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP_DONE                                                                                                                           ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.WRITEIP_DONE                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|left_shift[8]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[8]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|left_shift[9]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[9]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|left_shift[6]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[6]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|left_shift[7]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[7]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|left_shift[5]                                                                                                                                       ; Rx_MAC:Rx_MAC_inst|left_shift[5]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING                                                                                                                                   ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.PING                                                                                                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Rx_MAC:Rx_MAC_inst|ping_request                                                                                                                                        ; Rx_MAC:Rx_MAC_inst|ping_request                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[2]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[2]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable                                                                                                                                    ; Rx_MAC:Rx_MAC_inst|EPCS_FIFO_enable                                                                                                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.METIS_DISCOVERY                                                                                                                        ; Rx_MAC:Rx_MAC_inst|PHY_Rx_state.METIS_DISCOVERY                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Rx_MAC:Rx_MAC_inst|ARP_request                                                                                                                                         ; Rx_MAC:Rx_MAC_inst|ARP_request                                                                                                                                         ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                                    ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[0]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[0]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[4]               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[4]               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.050      ; 0.317      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[7]                                                                                 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~porta_address_reg0                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[2]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[2]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[8]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[8]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[0]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[0]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[5]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[5]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[6]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[6]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[4]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[4]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[3]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[3]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[15]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[15]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|altsyncram_6l31:fifo_ram|ram_block11a7~porta_address_reg0    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[7]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[7]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[18]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[18]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[12]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[12]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[9]                                                                                                                                      ; Rx_MAC:Rx_MAC_inst|YIADDR[9]                                                                                                                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; Rx_MAC:Rx_MAC_inst|temp_YIADDR[13]                                                                                                                                     ; Rx_MAC:Rx_MAC_inst|YIADDR[13]                                                                                                                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[0]                               ; Rx_MAC:Rx_MAC_inst|PHY_fifo:PHY_fifo_inst|dcfifo:dcfifo_component|dcfifo_tbh1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                               ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                               ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.040      ; 0.315      ;
; 0.197 ; Rx_MAC:Rx_MAC_inst|PC_MAC[14]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[14]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.324      ;
; 0.197 ; Rx_MAC:Rx_MAC_inst|PC_MAC[12]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[12]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_IP[10]                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|temp_PC_IP[10]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_IP[29]                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|temp_PC_IP[29]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_IP[26]                                                                                                                                           ; Rx_MAC:Rx_MAC_inst|temp_PC_IP[26]                                                                                                                                      ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_MAC[30]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[30]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_MAC[40]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[40]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.326      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_MAC[24]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[24]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.044      ; 0.326      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_MAC[31]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[31]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|Port[15]                                                                                                                                            ; Rx_MAC:Rx_MAC_inst|temp_Port[15]                                                                                                                                       ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_MAC[15]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[15]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|PC_MAC[21]                                                                                                                                          ; Rx_MAC:Rx_MAC_inst|temp_PC_MAC[21]                                                                                                                                     ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Rx_MAC:Rx_MAC_inst|Port[5]                                                                                                                                             ; Rx_MAC:Rx_MAC_inst|temp_Port[5]                                                                                                                                        ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 0.000        ; 0.043      ; 0.325      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; MDIO:MDIO_inst|MDIO2                      ; MDIO:MDIO_inst|MDIO2                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[0]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MDIO:MDIO_inst|read[1]                    ; MDIO:MDIO_inst|read[1]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|write[2]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MDIO:MDIO_inst|address[1]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MDIO:MDIO_inst|address[2]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; MDIO:MDIO_inst|MDIO                       ; MDIO:MDIO_inst|MDIO                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MDIO:MDIO_inst|read[2]                    ; MDIO:MDIO_inst|read[2]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MDIO:MDIO_inst|address2[2]                ; MDIO:MDIO_inst|address2[2]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MDIO:MDIO_inst|address2[1]                ; MDIO:MDIO_inst|address2[1]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MDIO:MDIO_inst|address2[0]                ; MDIO:MDIO_inst|address2[0]                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MDIO:MDIO_inst|read_done                  ; MDIO:MDIO_inst|read_done                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MDIO:MDIO_inst|write[1]                   ; MDIO:MDIO_inst|write[1]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; MDIO:MDIO_inst|write[3]                   ; MDIO:MDIO_inst|write[3]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; EEPROM:EEPROM_inst|EEPROM_write[0]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; EEPROM:EEPROM_inst|SCK                    ; EEPROM:EEPROM_inst|SCK                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|MAC_ready              ; EEPROM:EEPROM_inst|MAC_ready              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|IP_write_done          ; EEPROM:EEPROM_inst|IP_write_done          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|IP_flag                ; EEPROM:EEPROM_inst|IP_flag                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; EEPROM:EEPROM_inst|IP_ready               ; EEPROM:EEPROM_inst|IP_ready               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.186 ; MDIO:MDIO_inst|temp_reg_data[2]           ; MDIO:MDIO_inst|temp_reg_data[3]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; MDIO:MDIO_inst|read[0]                    ; MDIO:MDIO_inst|read[0]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; MDIO:MDIO_inst|temp_reg_data[4]           ; MDIO:MDIO_inst|temp_reg_data[5]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; MDIO:MDIO_inst|temp_reg_data[1]           ; MDIO:MDIO_inst|temp_reg_data[2]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; EEPROM:EEPROM_inst|EEPROM_write[47]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; EEPROM:EEPROM_inst|EEPROM_write[46]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[42]       ; EEPROM:EEPROM_inst|EEPROM_write[43]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; EEPROM:EEPROM_inst|EEPROM_write[36]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[29]       ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; EEPROM:EEPROM_inst|EEPROM_write[10]       ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[44]       ; EEPROM:EEPROM_inst|EEPROM_write[45]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[39]       ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; EEPROM:EEPROM_inst|EEPROM_write[33]       ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; EEPROM:EEPROM_inst|EEPROM_write[34]       ; EEPROM:EEPROM_inst|EEPROM_write[35]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EEPROM:EEPROM_inst|EEPROM_write[30]       ; EEPROM:EEPROM_inst|EEPROM_write[31]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EEPROM:EEPROM_inst|EEPROM_write[11]       ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; EEPROM:EEPROM_inst|EEPROM_write[37]       ; EEPROM:EEPROM_inst|EEPROM_write[38]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.194 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[1]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.322      ;
; 0.194 ; MDIO:MDIO_inst|address[0]                 ; MDIO:MDIO_inst|address[2]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.322      ;
; 0.197 ; MDIO:MDIO_inst|temp_reg_data[5]           ; MDIO:MDIO_inst|temp_reg_data[6]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.325      ;
; 0.200 ; EEPROM:EEPROM_inst|This_MAC[17]           ; EEPROM:EEPROM_inst|This_MAC[18]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.207 ; EEPROM:EEPROM_inst|This_MAC[28]           ; EEPROM:EEPROM_inst|This_MAC[29]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.211 ; EEPROM:EEPROM_inst|This_MAC[41]           ; EEPROM:EEPROM_inst|This_MAC[42]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.211 ; EEPROM:EEPROM_inst|This_MAC[27]           ; EEPROM:EEPROM_inst|This_MAC[28]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.218 ; MDIO:MDIO_inst|write[2]                   ; MDIO:MDIO_inst|address[0]                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.346      ;
; 0.229 ; EEPROM:EEPROM_inst|EEPROM[2]              ; EEPROM:EEPROM_inst|EEPROM[0]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.355      ;
; 0.246 ; MDIO:MDIO_inst|temp_address[1]            ; MDIO:MDIO_inst|temp_address[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.247 ; EEPROM:EEPROM_inst|EEPROM_read[10]        ; EEPROM:EEPROM_inst|EEPROM_read[11]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; EEPROM:EEPROM_inst|EEPROM_write_enable[1] ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; EEPROM:EEPROM_inst|EEPROM_read[13]        ; EEPROM:EEPROM_inst|EEPROM_read[14]        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; EEPROM:EEPROM_inst|EEPROM_read[4]         ; EEPROM:EEPROM_inst|EEPROM_read[5]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; EEPROM:EEPROM_inst|EEPROM_write_enable[4] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; EEPROM:EEPROM_inst|EEPROM_write[40]       ; EEPROM:EEPROM_inst|EEPROM_write[41]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; EEPROM:EEPROM_inst|EEPROM_write[27]       ; EEPROM:EEPROM_inst|EEPROM_write[28]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; EEPROM:EEPROM_inst|EEPROM_write[12]       ; EEPROM:EEPROM_inst|EEPROM_write[13]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; MDIO:MDIO_inst|temp_address[3]            ; MDIO:MDIO_inst|temp_address[4]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.376      ;
; 0.248 ; MDIO:MDIO_inst|temp_address[2]            ; MDIO:MDIO_inst|temp_address[3]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.376      ;
; 0.249 ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; EEPROM:EEPROM_inst|EEPROM_read[9]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; EEPROM:EEPROM_inst|EEPROM_read[6]         ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; EEPROM:EEPROM_inst|EEPROM_read[7]         ; EEPROM:EEPROM_inst|EEPROM_read[8]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.376      ;
; 0.250 ; EEPROM:EEPROM_inst|EEPROM_write[25]       ; EEPROM:EEPROM_inst|EEPROM_write[26]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; EEPROM:EEPROM_inst|EEPROM_write[14]       ; EEPROM:EEPROM_inst|EEPROM_write[15]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; MDIO:MDIO_inst|temp_address[0]            ; MDIO:MDIO_inst|temp_address[1]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.379      ;
; 0.254 ; EEPROM:EEPROM_inst|EEPROM_read[5]         ; EEPROM:EEPROM_inst|EEPROM_read[6]         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; EEPROM:EEPROM_inst|EEPROM_write_enable[2] ; EEPROM:EEPROM_inst|EEPROM_write_enable[3] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.380      ;
; 0.260 ; EEPROM:EEPROM_inst|This_IP[19]            ; EEPROM:EEPROM_inst|This_IP[20]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; EEPROM:EEPROM_inst|This_IP[30]            ; EEPROM:EEPROM_inst|This_IP[31]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; EEPROM:EEPROM_inst|This_IP[5]             ; EEPROM:EEPROM_inst|This_IP[6]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; MDIO:MDIO_inst|read_count[4]              ; MDIO:MDIO_inst|read_count[4]              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.388      ;
; 0.263 ; EEPROM:EEPROM_inst|This_IP[20]            ; EEPROM:EEPROM_inst|This_IP[21]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; EEPROM:EEPROM_inst|This_IP[9]             ; EEPROM:EEPROM_inst|This_IP[10]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; EEPROM:EEPROM_inst|This_IP[7]             ; EEPROM:EEPROM_inst|This_IP[8]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; EEPROM:EEPROM_inst|This_IP[29]            ; EEPROM:EEPROM_inst|This_IP[30]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; EEPROM:EEPROM_inst|This_IP[14]            ; EEPROM:EEPROM_inst|This_IP[15]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; EEPROM:EEPROM_inst|This_IP[1]             ; EEPROM:EEPROM_inst|This_IP[2]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; EEPROM:EEPROM_inst|This_IP[13]            ; EEPROM:EEPROM_inst|This_IP[14]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; EEPROM:EEPROM_inst|EEPROM_write[16]       ; EEPROM:EEPROM_inst|EEPROM_write[17]       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; EEPROM:EEPROM_inst|This_IP[23]            ; EEPROM:EEPROM_inst|This_IP[24]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; EEPROM:EEPROM_inst|This_IP[12]            ; EEPROM:EEPROM_inst|This_IP[13]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; EEPROM:EEPROM_inst|This_IP[27]            ; EEPROM:EEPROM_inst|This_IP[28]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; EEPROM:EEPROM_inst|This_IP[8]             ; EEPROM:EEPROM_inst|This_IP[9]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.392      ;
; 0.269 ; EEPROM:EEPROM_inst|This_MAC[22]           ; EEPROM:EEPROM_inst|This_MAC[23]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; EEPROM:EEPROM_inst|This_MAC[21]           ; EEPROM:EEPROM_inst|This_MAC[22]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; MDIO:MDIO_inst|temp_reg_data[3]           ; MDIO:MDIO_inst|temp_reg_data[4]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.398      ;
; 0.272 ; EEPROM:EEPROM_inst|This_IP[4]             ; EEPROM:EEPROM_inst|This_IP[5]             ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; EEPROM:EEPROM_inst|This_MAC[4]            ; EEPROM:EEPROM_inst|This_MAC[5]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.273 ; EEPROM:EEPROM_inst|This_MAC[37]           ; EEPROM:EEPROM_inst|This_MAC[38]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.273 ; EEPROM:EEPROM_inst|This_MAC[34]           ; EEPROM:EEPROM_inst|This_MAC[35]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; EEPROM:EEPROM_inst|This_MAC[29]           ; EEPROM:EEPROM_inst|This_MAC[30]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; EEPROM:EEPROM_inst|This_MAC[18]           ; EEPROM:EEPROM_inst|This_MAC[19]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; EEPROM:EEPROM_inst|This_MAC[16]           ; EEPROM:EEPROM_inst|This_MAC[17]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.277 ; EEPROM:EEPROM_inst|This_MAC[1]            ; EEPROM:EEPROM_inst|This_MAC[2]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; EEPROM:EEPROM_inst|This_MAC[33]           ; EEPROM:EEPROM_inst|This_MAC[34]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.403      ;
; 0.278 ; EEPROM:EEPROM_inst|This_MAC[11]           ; EEPROM:EEPROM_inst|This_MAC[12]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; EEPROM:EEPROM_inst|This_MAC[9]            ; EEPROM:EEPROM_inst|This_MAC[10]           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.405      ;
; 0.280 ; EEPROM:EEPROM_inst|This_MAC[8]            ; EEPROM:EEPROM_inst|This_MAC[9]            ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.405      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.182 ; Attenuator:Attenuator_ADC2|ATTN_LE      ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC1|ATTN_LE      ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC2|bit_count[2] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC2|bit_count[1] ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC1|bit_count[2] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC1|bit_count[1] ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|SSCK                     ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|MOSI                     ; TLV320_SPI:TLV|MOSI                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|bit_cnt[0]               ; TLV320_SPI:TLV|bit_cnt[0]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|bit_cnt[1]               ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|TLV.0101                 ; TLV320_SPI:TLV|TLV.0101                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|bit_cnt[3]               ; TLV320_SPI:TLV|bit_cnt[3]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|bit_cnt[2]               ; TLV320_SPI:TLV|bit_cnt[2]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[0]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|load[1]                  ; TLV320_SPI:TLV|load[1]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|load[2]                  ; TLV320_SPI:TLV|load[2]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TLV320_SPI:TLV|load[3]                  ; TLV320_SPI:TLV|load[3]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; TLV320_SPI:TLV|tlv_timeout[0]           ; TLV320_SPI:TLV|tlv_timeout[0]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.209 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[1]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.332      ;
; 0.211 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.336      ;
; 0.218 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.343      ;
; 0.223 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.348      ;
; 0.224 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.349      ;
; 0.227 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.352      ;
; 0.229 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.354      ;
; 0.232 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.357      ;
; 0.269 ; TLV320_SPI:TLV|TLV.0001                 ; TLV320_SPI:TLV|TLV.0010                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.392      ;
; 0.269 ; TLV320_SPI:TLV|TLV.0010                 ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.392      ;
; 0.272 ; TLV320_SPI:TLV|TLV.0011                 ; TLV320_SPI:TLV|TLV.0100                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.395      ;
; 0.272 ; TLV320_SPI:TLV|bit_cnt[0]               ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.395      ;
; 0.290 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.413      ;
; 0.291 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.414      ;
; 0.293 ; TLV320_SPI:TLV|tlv_timeout[12]          ; TLV320_SPI:TLV|tlv_timeout[12]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; TLV320_SPI:TLV|tlv_timeout[11]          ; TLV320_SPI:TLV|tlv_timeout[11]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; TLV320_SPI:TLV|tlv_timeout[17]          ; TLV320_SPI:TLV|tlv_timeout[17]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; TLV320_SPI:TLV|tlv_timeout[14]          ; TLV320_SPI:TLV|tlv_timeout[14]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; TLV320_SPI:TLV|tlv_timeout[10]          ; TLV320_SPI:TLV|tlv_timeout[10]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; TLV320_SPI:TLV|tlv_timeout[9]           ; TLV320_SPI:TLV|tlv_timeout[9]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; TLV320_SPI:TLV|tlv_timeout[8]           ; TLV320_SPI:TLV|tlv_timeout[8]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; TLV320_SPI:TLV|tlv_timeout[4]           ; TLV320_SPI:TLV|tlv_timeout[4]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; TLV320_SPI:TLV|tlv_timeout[2]           ; TLV320_SPI:TLV|tlv_timeout[2]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; TLV320_SPI:TLV|tlv_timeout[20]          ; TLV320_SPI:TLV|tlv_timeout[20]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; TLV320_SPI:TLV|tlv_timeout[18]          ; TLV320_SPI:TLV|tlv_timeout[18]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; TLV320_SPI:TLV|tlv_timeout[16]          ; TLV320_SPI:TLV|tlv_timeout[16]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; TLV320_SPI:TLV|tlv_timeout[15]          ; TLV320_SPI:TLV|tlv_timeout[15]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; TLV320_SPI:TLV|tlv_timeout[13]          ; TLV320_SPI:TLV|tlv_timeout[13]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; TLV320_SPI:TLV|tlv_timeout[7]           ; TLV320_SPI:TLV|tlv_timeout[7]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; TLV320_SPI:TLV|tlv_timeout[6]           ; TLV320_SPI:TLV|tlv_timeout[6]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; TLV320_SPI:TLV|tlv_timeout[3]           ; TLV320_SPI:TLV|tlv_timeout[3]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; TLV320_SPI:TLV|tlv_timeout[21]          ; TLV320_SPI:TLV|tlv_timeout[21]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; TLV320_SPI:TLV|tlv_timeout[23]          ; TLV320_SPI:TLV|tlv_timeout[23]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; TLV320_SPI:TLV|tlv_timeout[19]          ; TLV320_SPI:TLV|tlv_timeout[19]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.420      ;
; 0.298 ; TLV320_SPI:TLV|TLV.0001                 ; TLV320_SPI:TLV|MOSI                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.421      ;
; 0.300 ; TLV320_SPI:TLV|tlv_timeout[1]           ; TLV320_SPI:TLV|tlv_timeout[1]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; TLV320_SPI:TLV|tlv_timeout[0]           ; TLV320_SPI:TLV|tlv_timeout[1]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.303 ; TLV320_SPI:TLV|tlv_timeout[22]          ; TLV320_SPI:TLV|tlv_timeout[22]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; TLV320_SPI:TLV|tlv_timeout[5]           ; TLV320_SPI:TLV|tlv_timeout[5]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; TLV320_SPI:TLV|bit_cnt[3]               ; TLV320_SPI:TLV|TLV.0001                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.428      ;
; 0.310 ; Attenuator:Attenuator_ADC2|bit_count[0] ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.435      ;
; 0.316 ; Attenuator:Attenuator_ADC1|bit_count[1] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.441      ;
; 0.320 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.445      ;
; 0.325 ; TLV320_SPI:TLV|TLV.0100                 ; TLV320_SPI:TLV|bit_cnt[1]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.448      ;
; 0.326 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.451      ;
; 0.329 ; Attenuator:Attenuator_ADC1|state[1]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.454      ;
; 0.329 ; Attenuator:Attenuator_ADC2|bit_count[1] ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.454      ;
; 0.331 ; Attenuator:Attenuator_ADC1|bit_count[0] ; Attenuator:Attenuator_ADC1|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.456      ;
; 0.334 ; TLV320_SPI:TLV|TLV.0011                 ; TLV320_SPI:TLV|SSCK                     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.457      ;
; 0.335 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.460      ;
; 0.336 ; TLV320_SPI:TLV|TLV.0010                 ; TLV320_SPI:TLV|TLV.0011                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.459      ;
; 0.337 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.462      ;
; 0.338 ; TLV320_SPI:TLV|TLV.0101                 ; TLV320_SPI:TLV|TLV.0000                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.461      ;
; 0.338 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.463      ;
; 0.338 ; Attenuator:Attenuator_ADC1|state[0]     ; Attenuator:Attenuator_ADC1|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.463      ;
; 0.342 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.467      ;
; 0.347 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|state[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.472      ;
; 0.348 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.473      ;
; 0.350 ; Attenuator:Attenuator_ADC1|state[2]     ; Attenuator:Attenuator_ADC1|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.475      ;
; 0.353 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.478      ;
; 0.354 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|ATTN_CLK     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.479      ;
; 0.355 ; TLV320_SPI:TLV|TLV.0100                 ; TLV320_SPI:TLV|TLV.0001                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.478      ;
; 0.356 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.481      ;
; 0.357 ; Attenuator:Attenuator_ADC2|state[2]     ; Attenuator:Attenuator_ADC2|ATTN_LE      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.482      ;
; 0.363 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[2]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.486      ;
; 0.379 ; TLV320_SPI:TLV|load[0]                  ; TLV320_SPI:TLV|load[3]                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.502      ;
; 0.382 ; Attenuator:Attenuator_ADC2|state[1]     ; Attenuator:Attenuator_ADC2|bit_count[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.507      ;
; 0.384 ; Attenuator:Attenuator_ADC2|state[0]     ; Attenuator:Attenuator_ADC2|ATTN_DATA    ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.509      ;
; 0.393 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[3]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.516      ;
; 0.393 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[2]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.516      ;
; 0.395 ; TLV320_SPI:TLV|TLV.0000                 ; TLV320_SPI:TLV|bit_cnt[0]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.518      ;
; 0.407 ; TLV320_SPI:TLV|TLV.0100                 ; TLV320_SPI:TLV|bit_cnt[3]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.530      ;
; 0.410 ; TLV320_SPI:TLV|TLV.0100                 ; TLV320_SPI:TLV|bit_cnt[0]               ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.533      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                             ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.182 ; audio_I2S:audio_I2S_inst|state.00010 ; audio_I2S:audio_I2S_inst|state.00010 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_I2S:audio_I2S_inst|state.00000 ; audio_I2S:audio_I2S_inst|state.00000 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mic_I2S:mic_I2S_inst|TX_state[0]     ; mic_I2S:mic_I2S_inst|TX_state[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_2[10]       ; Angelia_ADC:ADC_SPI|temp_2[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_5[10]       ; Angelia_ADC:ADC_SPI|temp_5[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_4[10]       ; Angelia_ADC:ADC_SPI|temp_4[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_5[6]        ; Angelia_ADC:ADC_SPI|temp_5[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_2[0]        ; Angelia_ADC:ADC_SPI|temp_2[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_4[0]        ; Angelia_ADC:ADC_SPI|temp_4[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_5[9]        ; Angelia_ADC:ADC_SPI|temp_5[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_4[9]        ; Angelia_ADC:ADC_SPI|temp_4[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Angelia_ADC:ADC_SPI|temp_2[9]        ; Angelia_ADC:ADC_SPI|temp_2[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[10]       ; Angelia_ADC:ADC_SPI|temp_1[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[10]       ; Angelia_ADC:ADC_SPI|temp_6[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[10]       ; Angelia_ADC:ADC_SPI|temp_3[10]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[2]        ; Angelia_ADC:ADC_SPI|temp_4[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[2]        ; Angelia_ADC:ADC_SPI|temp_3[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[2]        ; Angelia_ADC:ADC_SPI|temp_5[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[2]        ; Angelia_ADC:ADC_SPI|temp_6[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_2[11]       ; Angelia_ADC:ADC_SPI|temp_2[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[11]       ; Angelia_ADC:ADC_SPI|temp_4[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[11]       ; Angelia_ADC:ADC_SPI|temp_5[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[11]       ; Angelia_ADC:ADC_SPI|temp_1[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[11]       ; Angelia_ADC:ADC_SPI|temp_6[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[11]       ; Angelia_ADC:ADC_SPI|temp_3[11]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[3]        ; Angelia_ADC:ADC_SPI|temp_3[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[3]        ; Angelia_ADC:ADC_SPI|temp_6[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[3]        ; Angelia_ADC:ADC_SPI|temp_5[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[3]        ; Angelia_ADC:ADC_SPI|temp_1[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[3]        ; Angelia_ADC:ADC_SPI|temp_4[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_2[3]        ; Angelia_ADC:ADC_SPI|temp_2[3]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[6]        ; Angelia_ADC:ADC_SPI|temp_3[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_2[6]        ; Angelia_ADC:ADC_SPI|temp_2[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[6]        ; Angelia_ADC:ADC_SPI|temp_4[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[6]        ; Angelia_ADC:ADC_SPI|temp_6[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[6]        ; Angelia_ADC:ADC_SPI|temp_1[6]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[7]        ; Angelia_ADC:ADC_SPI|temp_3[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_2[7]        ; Angelia_ADC:ADC_SPI|temp_2[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[7]        ; Angelia_ADC:ADC_SPI|temp_1[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[7]        ; Angelia_ADC:ADC_SPI|temp_5[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[7]        ; Angelia_ADC:ADC_SPI|temp_6[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[7]        ; Angelia_ADC:ADC_SPI|temp_4[7]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[8]        ; Angelia_ADC:ADC_SPI|temp_5[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[8]        ; Angelia_ADC:ADC_SPI|temp_4[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_2[8]        ; Angelia_ADC:ADC_SPI|temp_2[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[8]        ; Angelia_ADC:ADC_SPI|temp_6[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[8]        ; Angelia_ADC:ADC_SPI|temp_3[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[8]        ; Angelia_ADC:ADC_SPI|temp_1[8]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[0]        ; Angelia_ADC:ADC_SPI|temp_1[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[0]        ; Angelia_ADC:ADC_SPI|temp_3[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[0]        ; Angelia_ADC:ADC_SPI|temp_6[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[0]        ; Angelia_ADC:ADC_SPI|temp_5[0]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[9]        ; Angelia_ADC:ADC_SPI|temp_6[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[9]        ; Angelia_ADC:ADC_SPI|temp_3[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[9]        ; Angelia_ADC:ADC_SPI|temp_1[9]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[1]        ; Angelia_ADC:ADC_SPI|temp_5[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[1]        ; Angelia_ADC:ADC_SPI|temp_6[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[1]        ; Angelia_ADC:ADC_SPI|temp_4[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[1]        ; Angelia_ADC:ADC_SPI|temp_3[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[4]        ; Angelia_ADC:ADC_SPI|temp_4[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_2[4]        ; Angelia_ADC:ADC_SPI|temp_2[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[4]        ; Angelia_ADC:ADC_SPI|temp_3[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[4]        ; Angelia_ADC:ADC_SPI|temp_6[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[4]        ; Angelia_ADC:ADC_SPI|temp_1[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[4]        ; Angelia_ADC:ADC_SPI|temp_5[4]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_3[5]        ; Angelia_ADC:ADC_SPI|temp_3[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_6[5]        ; Angelia_ADC:ADC_SPI|temp_6[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_4[5]        ; Angelia_ADC:ADC_SPI|temp_4[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_2[5]        ; Angelia_ADC:ADC_SPI|temp_2[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_1[5]        ; Angelia_ADC:ADC_SPI|temp_1[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|temp_5[5]        ; Angelia_ADC:ADC_SPI|temp_5[5]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Angelia_ADC:ADC_SPI|ADC_address[12]  ; Angelia_ADC:ADC_SPI|ADC_address[12]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; SPI:Alex_SPI_Tx|Tx_load_strobe       ; SPI:Alex_SPI_Tx|Tx_load_strobe       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SPI:Alex_SPI_Tx|Rx_load_strobe       ; SPI:Alex_SPI_Tx|Rx_load_strobe       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SPI:Alex_SPI_Tx|SPI_clock            ; SPI:Alex_SPI_Tx|SPI_clock            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; SPI:Alex_SPI_Tx|SPI_data             ; SPI:Alex_SPI_Tx|SPI_data             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|nCS              ; Angelia_ADC:ADC_SPI|nCS              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|MOSI             ; Angelia_ADC:ADC_SPI|MOSI             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|temp_1[2]        ; Angelia_ADC:ADC_SPI|temp_1[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|temp_2[2]        ; Angelia_ADC:ADC_SPI|temp_2[2]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|temp_2[1]        ; Angelia_ADC:ADC_SPI|temp_2[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|temp_1[1]        ; Angelia_ADC:ADC_SPI|temp_1[1]        ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|SCLK             ; Angelia_ADC:ADC_SPI|SCLK             ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|bit_cnt[1]       ; Angelia_ADC:ADC_SPI|bit_cnt[1]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|bit_cnt[2]       ; Angelia_ADC:ADC_SPI|bit_cnt[2]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|bit_cnt[3]       ; Angelia_ADC:ADC_SPI|bit_cnt[3]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Angelia_ADC:ADC_SPI|bit_cnt[0]       ; Angelia_ADC:ADC_SPI|bit_cnt[0]       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.190 ; Angelia_ADC:ADC_SPI|temp_2[9]        ; Angelia_ADC:ADC_SPI|AIN2[9]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; cdc_sync:SPI_Alex|q1[30]             ; cdc_sync:SPI_Alex|sigb[30]           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_4[2]        ; Angelia_ADC:ADC_SPI|AIN4[2]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_2[11]       ; Angelia_ADC:ADC_SPI|AIN2[11]         ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_6[3]        ; Angelia_ADC:ADC_SPI|AIN6[3]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_3[6]        ; Angelia_ADC:ADC_SPI|AIN3[6]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_6[6]        ; Angelia_ADC:ADC_SPI|AIN6[6]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_3[7]        ; Angelia_ADC:ADC_SPI|AIN3[7]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_1[7]        ; Angelia_ADC:ADC_SPI|AIN1[7]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_6[9]        ; Angelia_ADC:ADC_SPI|AIN6[9]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_4[4]        ; Angelia_ADC:ADC_SPI|AIN4[4]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_6[4]        ; Angelia_ADC:ADC_SPI|AIN6[4]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Angelia_ADC:ADC_SPI|temp_6[5]        ; Angelia_ADC:ADC_SPI|AIN6[5]          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'LTC2208_122MHz_2'                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.184 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[16]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[16]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.230      ; 0.498      ;
; 0.201 ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                              ; receiver:receiver_inst1|firX8R8:fir2|wstate[1]                                                              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst1|firX8R8:fir2|wstate[3]                                                              ; receiver:receiver_inst1|firX8R8:fir2|wstate[3]                                                              ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst1|firX8R8:fir2|waddr[0]                                                               ; receiver:receiver_inst1|firX8R8:fir2|waddr[0]                                                               ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.213 ; cdc_sync:freq6|q1[3]                                                                                        ; cdc_sync:freq6|sigb[3]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.324      ;
; 0.214 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.325      ;
; 0.214 ; cdc_sync:freq7|q1[28]                                                                                       ; cdc_sync:freq7|sigb[28]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.325      ;
; 0.214 ; cdc_sync:freq2|q1[20]                                                                                       ; cdc_sync:freq2|sigb[20]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.325      ;
; 0.214 ; cdc_sync:freq7|q1[25]                                                                                       ; cdc_sync:freq7|sigb[25]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.325      ;
; 0.214 ; cdc_sync:freq7|q1[6]                                                                                        ; cdc_sync:freq7|sigb[6]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.325      ;
; 0.215 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[1]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.325      ;
; 0.215 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.325      ;
; 0.215 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.326      ;
; 0.216 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[40]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[40]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.024      ; 0.324      ;
; 0.216 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                    ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[0]                   ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; cdc_sync:freq2|q1[7]                                                                                        ; cdc_sync:freq2|sigb[7]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.326      ;
; 0.216 ; cdc_sync:freq6|q1[26]                                                                                       ; cdc_sync:freq6|sigb[26]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.326      ;
; 0.217 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]              ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.327      ;
; 0.217 ; cdc_sync:freq2|q1[6]                                                                                        ; cdc_sync:freq2|sigb[6]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.326      ;
; 0.217 ; cdc_sync:freq6|q1[29]                                                                                       ; cdc_sync:freq6|sigb[29]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.327      ;
; 0.217 ; cdc_sync:freq6|q1[9]                                                                                        ; cdc_sync:freq6|sigb[9]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.326      ;
; 0.218 ; cdc_sync:freq6|q1[1]                                                                                        ; cdc_sync:freq6|sigb[1]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.328      ;
; 0.219 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[30]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[30]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.329      ;
; 0.219 ; cdc_sync:freq6|q1[25]                                                                                       ; cdc_sync:freq6|sigb[25]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.328      ;
; 0.220 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Rmult[27]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[15]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.196      ; 0.500      ;
; 0.235 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[14]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.258      ; 0.577      ;
; 0.236 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[43]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[43]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.143      ; 0.463      ;
; 0.238 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[13]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[15]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.258      ; 0.580      ;
; 0.255 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30]       ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]       ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.048      ; 0.387      ;
; 0.256 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|out_data[41]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[41]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.277      ; 0.617      ;
; 0.257 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[33]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[33]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.143      ; 0.484      ;
; 0.258 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.041      ; 0.383      ;
; 0.262 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[44]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.040      ; 0.386      ;
; 0.266 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24]                  ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]                   ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.307      ; 0.657      ;
; 0.267 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[31]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[31]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[15]       ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.191      ; 0.543      ;
; 0.269 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[36]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[36]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.137      ; 0.490      ;
; 0.270 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Rmult[35]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[23]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.380      ;
; 0.272 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[37]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[37]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.137      ; 0.493      ;
; 0.272 ; receiver:receiver_inst1|cordic:cordic_inst|X[18][21]                                                        ; receiver:receiver_inst1|cic:cic_inst_I2|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30]       ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.234      ; 0.590      ;
; 0.273 ; cdc_sync:freq7|q1[29]                                                                                       ; cdc_sync:freq7|sigb[29]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.028      ; 0.385      ;
; 0.273 ; cdc_sync:freq7|q1[12]                                                                                       ; cdc_sync:freq7|sigb[12]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.028      ; 0.385      ;
; 0.274 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[42]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[42]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.137      ; 0.495      ;
; 0.274 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[29]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[29]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[44]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[44]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.137      ; 0.496      ;
; 0.275 ; cdc_sync:freq7|q1[8]                                                                                        ; cdc_sync:freq7|sigb[8]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.028      ; 0.387      ;
; 0.275 ; cdc_sync:freq2|q1[0]                                                                                        ; cdc_sync:freq2|sigb[0]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.385      ;
; 0.275 ; cdc_sync:freq6|q1[13]                                                                                       ; cdc_sync:freq6|sigb[13]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.385      ;
; 0.275 ; cdc_sync:freq6|q1[5]                                                                                        ; cdc_sync:freq6|sigb[5]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.386      ;
; 0.276 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[41]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[41]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.385      ;
; 0.276 ; receiver:receiver_inst1|cordic:cordic_inst|Z[7][1]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[8][1]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.027      ; 0.387      ;
; 0.276 ; receiver:receiver_inst1|cordic:cordic_inst|Z[9][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[10][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.386      ;
; 0.276 ; cdc_sync:freq6|q1[27]                                                                                       ; cdc_sync:freq6|sigb[27]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.386      ;
; 0.277 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[26]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.376      ; 0.737      ;
; 0.277 ; receiver:receiver_inst1|cordic:cordic_inst|Z[13][0]                                                         ; receiver:receiver_inst1|cordic:cordic_inst|Z[14][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.386      ;
; 0.277 ; cdc_sync:freq7|q1[30]                                                                                       ; cdc_sync:freq7|sigb[30]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.386      ;
; 0.277 ; cdc_sync:freq7|q1[22]                                                                                       ; cdc_sync:freq7|sigb[22]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.386      ;
; 0.277 ; cdc_sync:freq7|q1[0]                                                                                        ; cdc_sync:freq7|sigb[0]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.387      ;
; 0.278 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.384      ;
; 0.278 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.384      ;
; 0.278 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.384      ;
; 0.278 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.384      ;
; 0.278 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.384      ;
; 0.278 ; receiver:receiver_inst1|cordic:cordic_inst|Z[14][0]                                                         ; receiver:receiver_inst1|cordic:cordic_inst|Z[15][0]                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.387      ;
; 0.278 ; receiver:receiver_inst1|cordic:cordic_inst|Z[3][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[4][0]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.387      ;
; 0.278 ; receiver:receiver_inst1|cordic:cordic_inst|Z[2][0]                                                          ; receiver:receiver_inst1|cordic:cordic_inst|Z[3][0]                                                          ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.387      ;
; 0.279 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[27]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[27]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.376      ; 0.739      ;
; 0.280 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[39]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[39]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.178      ; 0.542      ;
; 0.280 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[28]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|out_data[28]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.230      ; 0.594      ;
; 0.281 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[41]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[41]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.137      ; 0.502      ;
; 0.281 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[38]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[38]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.137      ; 0.502      ;
; 0.284 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30]       ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[30]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.143      ; 0.511      ;
; 0.285 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.391      ;
; 0.285 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.391      ;
; 0.285 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.391      ;
; 0.285 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[44] ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.022      ; 0.391      ;
; 0.285 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[42]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[42]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.178      ; 0.547      ;
; 0.286 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[44]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|out_data[44]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.016      ; 0.386      ;
; 0.286 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[9]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.284      ; 0.654      ;
; 0.286 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.176      ; 0.546      ;
; 0.288 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.021      ; 0.393      ;
; 0.288 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[2]              ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[2]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.398      ;
; 0.288 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[25]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.176      ; 0.548      ;
; 0.289 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[41]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[41]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.178      ; 0.551      ;
; 0.289 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[15]            ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.108      ; 0.481      ;
; 0.289 ; cdc_sync:freq7|q1[23]                                                                                       ; cdc_sync:freq7|sigb[23]~_Duplicate_2                                                                        ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.398      ;
; 0.289 ; cdc_sync:freq2|q1[9]                                                                                        ; cdc_sync:freq2|sigb[9]~_Duplicate_2                                                                         ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.398      ;
; 0.290 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[35]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[35]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.178      ; 0.552      ;
; 0.290 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[16]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.176      ; 0.550      ;
; 0.291 ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                   ; receiver:receiver_inst1|cic:cic_inst_I2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.026      ; 0.401      ;
; 0.292 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[11]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[11]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.401      ;
; 0.292 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[19]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.176      ; 0.552      ;
; 0.292 ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]             ; receiver:receiver_inst1|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[11]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.025      ; 0.401      ;
; 0.294 ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[22]       ; receiver:receiver_inst1|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22]                  ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.143      ; 0.521      ;
; 0.294 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]            ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[35]             ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.265      ; 0.643      ;
; 0.296 ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Rmult[21]                                                     ; receiver:receiver_inst1|firX8R8:fir2|fir256:F|Raccum[11]                                                    ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.196      ; 0.576      ;
; 0.296 ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[3].cic_comb_inst|out_data[25]             ; receiver:receiver_inst1|varcic:varcic_inst_Q1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[25]            ; LTC2208_122MHz_2 ; LTC2208_122MHz_2 ; 0.000        ; 0.009      ; 0.389      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PHY_CLK125'                                                                       ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; HB_counter[0]  ; HB_counter[0]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.314      ;
; 0.199 ; HB_counter[25] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.325      ;
; 0.286 ; HB_counter[12] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.412      ;
; 0.287 ; HB_counter[10] ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; HB_counter[8]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.413      ;
; 0.287 ; HB_counter[2]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; HB_counter[24] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[18] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[16] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[14] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[6]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[4]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; HB_counter[3]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; HB_counter[22] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[20] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[19] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[15] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[13] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[11] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; HB_counter[5]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; HB_counter[23] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; HB_counter[21] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; HB_counter[17] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; HB_counter[9]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; HB_counter[7]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.416      ;
; 0.294 ; HB_counter[0]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.420      ;
; 0.361 ; HB_counter[1]  ; HB_counter[1]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.487      ;
; 0.434 ; HB_counter[12] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.561      ;
; 0.436 ; HB_counter[2]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.562      ;
; 0.436 ; HB_counter[10] ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.562      ;
; 0.436 ; HB_counter[8]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.562      ;
; 0.437 ; HB_counter[24] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[18] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[14] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[4]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[16] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.437 ; HB_counter[6]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.563      ;
; 0.438 ; HB_counter[22] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.564      ;
; 0.438 ; HB_counter[20] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.564      ;
; 0.446 ; HB_counter[3]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; HB_counter[11] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[0]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[15] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[13] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[5]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.447 ; HB_counter[19] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; HB_counter[9]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; HB_counter[7]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; HB_counter[23] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; HB_counter[17] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; HB_counter[21] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; HB_counter[11] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; HB_counter[3]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; HB_counter[0]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; HB_counter[13] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; HB_counter[15] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; HB_counter[5]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; HB_counter[19] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; HB_counter[9]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; HB_counter[7]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; HB_counter[23] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; HB_counter[17] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; HB_counter[21] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.577      ;
; 0.497 ; HB_counter[12] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.624      ;
; 0.499 ; HB_counter[2]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; HB_counter[10] ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; HB_counter[8]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.625      ;
; 0.500 ; HB_counter[14] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[4]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[18] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[6]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[16] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.626      ;
; 0.500 ; HB_counter[12] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.627      ;
; 0.501 ; HB_counter[22] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.627      ;
; 0.501 ; HB_counter[20] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.627      ;
; 0.501 ; HB_counter[10] ; HB_counter[13] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.628      ;
; 0.502 ; HB_counter[2]  ; HB_counter[5]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.628      ;
; 0.502 ; HB_counter[8]  ; HB_counter[11] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.628      ;
; 0.503 ; HB_counter[14] ; HB_counter[17] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; HB_counter[4]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; HB_counter[18] ; HB_counter[21] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; HB_counter[6]  ; HB_counter[9]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.503 ; HB_counter[16] ; HB_counter[19] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; HB_counter[22] ; HB_counter[25] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; HB_counter[20] ; HB_counter[23] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.630      ;
; 0.512 ; HB_counter[11] ; HB_counter[14] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; HB_counter[3]  ; HB_counter[6]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; HB_counter[1]  ; HB_counter[2]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[0]  ; HB_counter[4]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[13] ; HB_counter[16] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[5]  ; HB_counter[8]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[15] ; HB_counter[18] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; HB_counter[19] ; HB_counter[22] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; HB_counter[9]  ; HB_counter[12] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; HB_counter[7]  ; HB_counter[10] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; HB_counter[17] ; HB_counter[20] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; HB_counter[21] ; HB_counter[24] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; HB_counter[11] ; HB_counter[15] ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.043      ; 0.642      ;
; 0.515 ; HB_counter[3]  ; HB_counter[7]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; HB_counter[1]  ; HB_counter[3]  ; PHY_CLK125   ; PHY_CLK125  ; 0.000        ; 0.042      ; 0.642      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 17.957 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[2]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.008     ; 2.840      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[0]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[3]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[5]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[2]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[4]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[5]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.009     ; 2.838      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.009     ; 2.838      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.009     ; 2.838      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.009     ; 2.838      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.009     ; 2.838      ;
; 17.958 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.013     ; 2.834      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[1]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[9]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[7]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[1]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.021     ; 2.825      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[6]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.021     ; 2.825      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[8]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.021     ; 2.825      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[3]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.032     ; 2.814      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.959 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.014     ; 2.832      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[8]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[10]                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[6]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[4]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.028     ; 2.817      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[7]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.028     ; 2.817      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.028     ; 2.817      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[9]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.028     ; 2.817      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[10]                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[0]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.028     ; 2.817      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.028     ; 2.817      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.026     ; 2.819      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.028     ; 2.817      ;
; 17.960 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.818       ; -0.028     ; 2.817      ;
+--------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                                                              ; Launch Clock   ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a20                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.273     ; 3.904      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a24                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.267     ; 3.910      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.269     ; 3.908      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a17                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.289     ; 3.888      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a9                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.282     ; 3.895      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a1                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.279     ; 3.898      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a22                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.271     ; 3.906      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a6                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.273     ; 3.904      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a10                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.291     ; 3.886      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a23                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.287     ; 3.890      ;
; 32.718 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a7                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.285     ; 3.892      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a8                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.264     ; 3.912      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a0                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.283     ; 3.893      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a25                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.297     ; 3.879      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a18                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.265     ; 3.911      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a2                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.265     ; 3.911      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a26                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.264     ; 3.912      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a15                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.282     ; 3.894      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a31                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.284     ; 3.892      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a19                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.291     ; 3.885      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a11                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.293     ; 3.883      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a3                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.275     ; 3.901      ;
; 32.719 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a27                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.286     ; 3.890      ;
; 32.720 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a16                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.282     ; 3.893      ;
; 32.724 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a4                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.266     ; 3.905      ;
; 32.724 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a28                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.265     ; 3.906      ;
; 32.724 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a13                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.267     ; 3.904      ;
; 32.725 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a12                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.264     ; 3.906      ;
; 32.725 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a5                      ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.265     ; 3.905      ;
; 32.725 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a29                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.268     ; 3.902      ;
; 32.725 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a14                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.270     ; 3.900      ;
; 32.725 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a30                     ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.272     ; 3.898      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a20~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.273     ; 3.922      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a24~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.267     ; 3.928      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a21~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.269     ; 3.926      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a17~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.289     ; 3.906      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a9~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.282     ; 3.913      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a1~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.279     ; 3.916      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a22~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.271     ; 3.924      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a6~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.273     ; 3.922      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a10~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.291     ; 3.904      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a23~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.287     ; 3.908      ;
; 32.754 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a7~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.285     ; 3.910      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a8~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.264     ; 3.930      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a0~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.283     ; 3.911      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a25~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.297     ; 3.897      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a18~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.265     ; 3.929      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a2~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.265     ; 3.929      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a26~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.264     ; 3.930      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a15~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.282     ; 3.912      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a31~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.284     ; 3.910      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a19~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.291     ; 3.903      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a11~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.293     ; 3.901      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a3~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.275     ; 3.919      ;
; 32.755 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a27~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.286     ; 3.908      ;
; 32.756 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a16~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.282     ; 3.911      ;
; 32.760 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a4~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.266     ; 3.923      ;
; 32.760 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a28~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.265     ; 3.924      ;
; 32.760 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a13~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.267     ; 3.922      ;
; 32.761 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a12~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.264     ; 3.924      ;
; 32.761 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a5~portb_address_reg0   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.265     ; 3.923      ;
; 32.761 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a29~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.268     ; 3.920      ;
; 32.761 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a14~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.270     ; 3.918      ;
; 32.761 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|altsyncram_8l31:fifo_ram|ram_block11a30~portb_address_reg0  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.272     ; 3.916      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[0]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[2]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[3]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[4]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[5]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[6]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[8]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a2                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a0                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a1                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|sub_parity6a3                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|parity5                         ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.413     ; 3.716      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[10]                                                 ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.415     ; 3.714      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[9]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.415     ; 3.714      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[6]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.415     ; 3.714      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[3] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[0] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[7] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[7] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[4] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[1] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[4]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[1]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[5] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[5] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a[2] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|alt_synch_pipe_epl:rs_dgwp|dffpipe_0f9:dffpipe14|dffe16a[2] ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.798 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|rdptr_g[2]                                                  ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.717      ;
; 32.799 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.415     ; 3.713      ;
; 32.799 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[7]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.716      ;
; 32.799 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[9]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.409     ; 3.719      ;
; 32.799 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[10]                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.409     ; 3.719      ;
; 32.799 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[11]                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.409     ; 3.719      ;
; 32.799 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[12]                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.409     ; 3.719      ;
; 32.799 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[14]                   ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.409     ; 3.719      ;
; 32.799 ; Rx_MAC:Rx_MAC_inst|run ; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_gul1:auto_generated|a_graycounter_a77:rdptr_g1p|counter7a[1]                    ; PHY_RX_CLOCK_2 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -3.412     ; 3.716      ;
+--------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33.898 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.052      ;
; 33.898 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.052      ;
; 33.898 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.052      ;
; 33.898 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.052      ;
; 33.898 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.052      ;
; 33.898 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.052      ;
; 33.898 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.052      ;
; 33.898 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.052      ;
; 33.961 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.005     ; 6.043      ;
; 34.019 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.828      ;
; 34.019 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.828      ;
; 34.019 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.828      ;
; 34.019 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.828      ;
; 34.019 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.828      ;
; 34.019 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.140     ; 5.828      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.148     ; 5.819      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.825      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.825      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.825      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.825      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.825      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.142     ; 5.825      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.159     ; 5.808      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.159     ; 5.808      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.141     ; 5.826      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.149     ; 5.818      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.143     ; 5.824      ;
; 34.020 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.150     ; 5.817      ;
; 34.211 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.049      ; 5.825      ;
; 34.211 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.049      ; 5.825      ;
; 34.211 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.049      ; 5.825      ;
; 34.211 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.049      ; 5.825      ;
; 34.211 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.049      ; 5.825      ;
; 34.211 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.049      ; 5.825      ;
; 34.211 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.049      ; 5.825      ;
; 34.211 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.049      ; 5.825      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a1                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a2                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.917 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity8                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 7.021      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[5]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[4]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[14]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[13]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[8]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[11]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[12]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[0]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 7.019      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.052     ; 7.007      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[8]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.052     ; 7.007      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.052     ; 7.007      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[9]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.052     ; 7.007      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.037     ; 7.022      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.045     ; 7.014      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[6]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.045     ; 7.014      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[7]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.045     ; 7.014      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[7]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.045     ; 7.014      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.046     ; 7.013      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.046     ; 7.013      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.046     ; 7.013      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.046     ; 7.013      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[4]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.055     ; 7.004      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[5]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.055     ; 7.004      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[3]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.055     ; 7.004      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[0]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.055     ; 7.004      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[10]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.046     ; 7.013      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[11]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.046     ; 7.013      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[6]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.055     ; 7.004      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[7]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.055     ; 7.004      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[12]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 7.018      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[13]                                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.055     ; 7.004      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[8]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.052     ; 7.007      ;
; 72.918 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[9]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.052     ; 7.007      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[0]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[1]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[1]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a0                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[4]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[5]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[0]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[2]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[4]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[5]  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[13] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.053     ; 7.005      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[2]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.064     ; 6.994      ;
; 72.919 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|delayed_wrptr_g[1]                                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.050     ; 7.008      ;
; 73.112 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]  ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; 0.157      ; 7.022      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a1                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a2                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.824 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity8                          ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.039     ; 6.114      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[5]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[4]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[14]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.041     ; 6.111      ;
; 73.825 ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10] ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[13]                                                  ; PHY_RX_CLOCK_2 ; PHY_RX_CLOCK_2 ; 80.000       ; -0.040     ; 6.112      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PHY_RX_CLOCK_2'                                                                                                                                                                                                                                                                     ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                ; Launch Clock                                                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+
; 1.460 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[0]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.363      ; 4.987      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[1]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[0]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[7]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[7]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[4]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[4]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[8]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[8]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[10]                                                                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[10]                                                                        ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.359      ; 4.984      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[9]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[9]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.359      ; 4.984      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[6]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[6]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.361      ; 4.986      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[2]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[2]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.361      ; 4.986      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[5]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.356      ; 4.981      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[5]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.361      ; 4.986      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                               ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.341      ; 4.966      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.343      ; 4.968      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|wrptr_g[3]                                                                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.357      ; 4.982      ;
; 1.461 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[3]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.359      ; 4.984      ;
; 1.463 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|delayed_wrptr_g[1]                                                                         ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.349      ; 4.976      ;
; 1.662 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[12] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.586      ; 5.412      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[6]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[7]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a1                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[8]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[9]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[10]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[11]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a2                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[12]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[13]                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity9a3                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.864 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity8                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.382      ; 5.410      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[2]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter10a[3]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[12] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.383      ; 5.412      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[13] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[14]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.379      ; 5.408      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[13]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.374      ; 5.403      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.374      ; 5.403      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a[11] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.374      ; 5.403      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ve9:dffpipe19|dffe21a[11] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.374      ; 5.403      ;
; 1.865 ; reset     ; PHY_Rx_fifo:PHY_Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0jk1:auto_generated|wrptr_g[11]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2 ; 0.000        ; 3.380      ; 5.409      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 2.398 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[2]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.553      ;
; 2.398 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[5]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.552      ;
; 2.398 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.552      ;
; 2.398 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.552      ;
; 2.398 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[2]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.552      ;
; 2.398 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[5]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.552      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[1]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[0]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[3]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[5]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[2]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[8]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[10]                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[9]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[6]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[7]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|wrptr_g[4]                                                   ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[1]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.540      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[4]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.534      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[7]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.534      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.534      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[6]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.540      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[9]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.534      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[10]                                          ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[8]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 2.540      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[3]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 2.530      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|delayed_wrptr_g[0]                                           ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.534      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe15a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[0]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[3]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[1]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.548      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[8]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.534      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[10] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[6]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.549      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[9]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.536      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[4]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.534      ;
; 2.399 ; Angelia_Tx_fifo_ctrl:TXFC|Tx_fifo_clr ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a[7]  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.534      ;
+-------+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                                                                                                                                        ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.078  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.233      ; 4.395      ;
; 4.106  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 4.389      ;
; 4.106  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 4.389      ;
; 4.106  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 4.389      ;
; 4.106  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.199      ; 4.389      ;
; 4.291  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 4.407      ;
; 4.291  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 4.407      ;
; 4.291  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 4.407      ;
; 4.291  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 4.407      ;
; 4.291  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 4.407      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                           ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 4.389      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 4.389      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 4.389      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.015      ; 4.391      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_3f9:dffpipe10|dffe12a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_b[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[0]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[1]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 4.389      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[2]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 4.389      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[3]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 4.389      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[4]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[5]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 4.393      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[6]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[7]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[8]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.011      ; 4.387      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[9]                                 ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 4.389      ;
; 4.292  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|dffpipe_2f9:rs_brp|dffe9a[10]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.013      ; 4.389      ;
; 4.293  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.010      ; 4.387      ;
; 4.293  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.010      ; 4.387      ;
; 4.293  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.010      ; 4.387      ;
; 4.293  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.010      ; 4.387      ;
; 4.318  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.167      ; 4.575      ;
; 4.318  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.167      ; 4.575      ;
; 4.318  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.167      ; 4.575      ;
; 4.318  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.167      ; 4.575      ;
; 4.318  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 4.580      ;
; 4.318  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 4.580      ;
; 4.318  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 4.580      ;
; 4.318  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 4.580      ;
; 4.321  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a0~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.168      ; 4.593      ;
; 4.321  ; reset                        ; Tx_fifo:Tx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jal1:auto_generated|altsyncram_0l31:fifo_ram|ram_block8a2~portb_address_reg0     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 4.598      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[2]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[26]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[16]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[18]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[24]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[6]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[4]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[25]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[22]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[8]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[14]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[0]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.015 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[10]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.065      ; 1.184      ;
; 41.037 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[5]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.064      ; 1.205      ;
; 41.037 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[27]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.064      ; 1.205      ;
; 41.037 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[21]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.064      ; 1.205      ;
; 41.037 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[7]                                                                                                                     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.064      ; 1.205      ;
; 41.037 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[19]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.064      ; 1.205      ;
; 41.037 ; Tx_MAC:Tx_MAC_inst|reset_CRC ; Tx_MAC:Tx_MAC_inst|CRC32:CRC32_inst|crc[29]                                                                                                                    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; -40.000      ; 0.064      ; 1.205      ;
+--------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                       ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 4.614 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 4.985      ;
; 4.614 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 4.985      ;
; 4.614 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 4.985      ;
; 4.614 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 4.985      ;
; 4.614 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 4.985      ;
; 4.614 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 4.985      ;
; 4.614 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 4.985      ;
; 4.614 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 4.985      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 4.979      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[1]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.985      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[0]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.985      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[7]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.985      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[4]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.985      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[10]                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[8]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[6]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.987      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[9]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[2]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.985      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[5]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|rdptr_g[3]                                                   ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 4.985      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.987      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.987      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.986      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.987      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.987      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.987      ;
; 4.813 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 4.978      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 4.968      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 4.968      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 4.984      ;
; 4.814 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 4.977      ;
; 4.841 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[0]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.154      ;
; 4.841 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[1]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.154      ;
; 4.841 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[2]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.154      ;
; 4.841 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[3]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.154      ;
; 4.841 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[4]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.154      ;
; 4.841 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[5]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.154      ;
; 4.841 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[6]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.154      ;
; 4.841 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|q_b[7]                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.203      ; 5.154      ;
; 4.844 ; reset     ; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_ghh1:auto_generated|altsyncram_av61:fifo_ram|ram_block11a0~portb_address_reg0    ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 5.172      ;
+-------+-----------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 230
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.504
Worst Case Available Settling Time: 18.926 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 0.345     ; 0.120 ; 14.685   ; 1.460   ; 3.138               ;
;  CBCLK                                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 309.834             ;
;  CLRCIN                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 20817.594           ;
;  CLRCOUT                                                     ; N/A       ; N/A   ; N/A      ; N/A     ; 20817.594           ;
;  CMCLK                                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 65.694              ;
;  LTC2208_122MHz                                              ; 1.174     ; 0.128 ; N/A      ; N/A     ; 3.138               ;
;  LTC2208_122MHz_2                                            ; 1.010     ; 0.184 ; N/A      ; N/A     ; 3.138               ;
;  OSC_10MHZ                                                   ; N/A       ; N/A   ; N/A      ; N/A     ; 96.000              ;
;  PHY_CLK125                                                  ; 1.122     ; 0.188 ; N/A      ; N/A     ; 3.267               ;
;  PHY_RX_CLOCK                                                ; 1.875     ; 0.154 ; N/A      ; N/A     ; 19.203              ;
;  PHY_RX_CLOCK_2                                              ; 17.894    ; 0.155 ; 64.725   ; 1.460   ; 39.471              ;
;  PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 8.962     ; 0.147 ; 14.685   ; 2.398   ; 9.995               ;
;  PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 19.576    ; 0.182 ; N/A      ; N/A     ; 40.365              ;
;  PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 1.058     ; 0.182 ; N/A      ; N/A     ; 162.433             ;
;  PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 10410.647 ; 0.140 ; N/A      ; N/A     ; 10416.313           ;
;  PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.925     ; 0.179 ; N/A      ; N/A     ; 199.676             ;
;  PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.651     ; 0.152 ; 27.844   ; 4.614   ; 19.638              ;
;  PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 11.175    ; 0.139 ; 25.222   ; 4.078   ; 39.622              ;
;  SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.764     ; 0.120 ; N/A      ; N/A     ; 3.138               ;
;  _122MHz                                                     ; 0.345     ; 0.125 ; N/A      ; N/A     ; 3.138               ;
; Design-wide TNS                                              ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CBCLK                                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLRCIN                                                      ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLRCOUT                                                     ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CMCLK                                                       ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  LTC2208_122MHz                                              ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  LTC2208_122MHz_2                                            ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  OSC_10MHZ                                                   ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PHY_CLK125                                                  ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX_CLOCK                                                ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PHY_RX_CLOCK_2                                              ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  _122MHz                                                     ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                                                                                                             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FPGA_PLL                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ATTN_DATA                                                                                                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ATTN_DATA_2                                                                                                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ATTN_CLK                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ATTN_CLK_2                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ATTN_LE                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ATTN_LE_2                                                                                                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAND                                                                                                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAND_2                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PGA                                                                                                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PGA_2                                                                                                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DITH                                                                                                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DITH_2                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SHDN                                                                                                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SHDN_2                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_ALC                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[0]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[1]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[2]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[3]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[4]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[5]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[6]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[7]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[8]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[9]                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[10]                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[11]                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[12]                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DACD[13]                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CBCLK                                                                                                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLRCIN                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLRCOUT                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CDIN                                                                                                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMCLK                                                                                                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMODE                                                                                                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nCS                                                                                                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOSI                                                                                                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSCK                                                                                                            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[0]                                                                                                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[1]                                                                                                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[2]                                                                                                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX[3]                                                                                                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_EN                                                                                                       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_TX_CLOCK                                                                                                    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_RESET_N                                                                                                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDC                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK                                                                                                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SI                                                                                                              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CS                                                                                                              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NCONFIG                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADCMOSI                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADCCLK                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; nADCCS                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_SDO                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_SCK                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J15_5                                                                                                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J15_6                                                                                                           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_PTT                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO1                                                                                                             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USEROUT0                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USEROUT1                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USEROUT2                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USEROUT3                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USEROUT4                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USEROUT5                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USEROUT6                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Status_LED                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED5                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED6                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED7                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED8                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED9                                                                                                      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED10                                                                                                     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A0                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A1                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A2                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A3                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A4                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A5                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A6                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A7                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A8                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A9                                                                                                          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A10                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A11                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A12                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_A13                                                                                                         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PHY_MDIO                                                                                                        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; Pin                                                                                                             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+
; PHY_INT_N                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLK_25MHZ                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SPI_SDI                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; MODE2                                                                                                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ANT_TUNE                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO2                                                                                                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_MDIO                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; OSC_10MHZ                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO4                                                                                                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; _122MHz                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LTC2208_122MHz                                                                                                  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_CLK125                                                                                                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RX_DV                                                                                                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DASH                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; KEY_DOT                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SO                                                                                                              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX_CLOCK                                                                                                    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO8                                                                                                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; OVERFLOW                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; OVERFLOW_2                                                                                                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO5                                                                                                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; IO6                                                                                                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[4]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[0]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[12]                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[8]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[5]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[13]                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[1]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[9]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[6]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[14]                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[2]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[10]                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[7]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[15]                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[3]                                                                                                          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA[11]                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; LTC2208_122MHz_2                                                                                                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[0]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[1]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[3]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PHY_RX[2]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADCMISO                                                                                                         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; PTT                                                                                                             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CDOUT                                                                                                           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[15]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[0]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[14]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[13]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[12]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[11]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[10]                                                                                                       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[9]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[8]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[7]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[6]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[5]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[4]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[3]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[2]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; INA_2[1]                                                                                                        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------------------------------------------------------------------------------------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_PLL                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ATTN_DATA                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_DATA_2                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_CLK                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_CLK_2                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_LE                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_LE_2                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; RAND                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; RAND_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; PGA                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; PGA_2                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DITH                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DITH_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; SHDN                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SHDN_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DAC_ALC                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[0]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[1]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[2]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[3]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[4]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[5]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[6]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[7]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[8]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[9]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[10]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[11]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[12]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DACD[13]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CBCLK                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CLRCIN                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CLRCOUT                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CDIN                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMCLK                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMODE                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; nCS                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; MOSI                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SSCK                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX[1]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX[2]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX[3]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                                                                                                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; PHY_RESET_N                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; SCK                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SI                                                                                                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CS                                                                                                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; NCONFIG                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ADCMOSI                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ADCCLK                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; nADCCS                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; SPI_SDO                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SPI_SCK                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; J15_5                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; J15_6                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_PTT                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; IO1                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT0                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT1                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT2                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT3                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT4                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT5                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT6                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Status_LED                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED2                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED3                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED4                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED5                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED6                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED7                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED8                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED9                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED10                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; RAM_A0                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; RAM_A1                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; RAM_A2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A3                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A4                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A5                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A6                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A7                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A8                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A9                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A10                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A11                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A12                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A13                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; PHY_MDIO                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_PLL                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ATTN_DATA                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_DATA_2                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_CLK                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_CLK_2                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_LE                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ATTN_LE_2                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; RAND                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; RAND_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; PGA                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; PGA_2                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DITH                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DITH_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SHDN                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SHDN_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DAC_ALC                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[0]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[1]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[2]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[3]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[4]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[5]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[6]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[7]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[8]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[9]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[10]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[11]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[12]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DACD[13]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CBCLK                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CLRCIN                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CLRCOUT                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CDIN                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMCLK                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMODE                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; nCS                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; MOSI                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SSCK                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; PHY_TX[0]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX[1]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX[2]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX[3]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX_EN                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; PHY_TX_CLOCK                                                                                                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; PHY_RESET_N                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; PHY_MDC                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SCK                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SI                                                                                                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CS                                                                                                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; NCONFIG                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ADCMOSI                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ADCCLK                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; nADCCS                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SPI_SDO                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SPI_SCK                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; J15_5                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; J15_6                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_PTT                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; IO1                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT0                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT1                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT2                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT3                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT4                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT5                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; USEROUT6                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Status_LED                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED2                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED3                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED4                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED5                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED6                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED7                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED8                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED9                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED10                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; RAM_A0                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; RAM_A1                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; RAM_A2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A3                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A4                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A5                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A6                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A7                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A8                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A9                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A10                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A11                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A12                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; RAM_A13                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; PHY_MDIO                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                                                                                                             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_PLL                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ATTN_DATA                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ATTN_DATA_2                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ATTN_CLK                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ATTN_CLK_2                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ATTN_LE                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ATTN_LE_2                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; RAND                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; RAND_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PGA                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PGA_2                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DITH                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DITH_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SHDN                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SHDN_2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_ALC                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[0]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[1]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[2]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[3]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[4]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[5]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[6]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[7]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[8]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[9]                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[10]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[11]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[12]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DACD[13]                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CBCLK                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CLRCIN                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CLRCOUT                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CDIN                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMCLK                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMODE                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; nCS                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; MOSI                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SSCK                                                                                                            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_TX[0]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PHY_TX[1]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PHY_TX[2]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PHY_TX[3]                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PHY_TX_EN                                                                                                       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PHY_TX_CLOCK                                                                                                    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; PHY_RESET_N                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; PHY_MDC                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SCK                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SI                                                                                                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CS                                                                                                              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; NCONFIG                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ADCMOSI                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ADCCLK                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; nADCCS                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SPI_SDO                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SPI_SCK                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; J15_5                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; J15_6                                                                                                           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FPGA_PTT                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; IO1                                                                                                             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; USEROUT0                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; USEROUT1                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; USEROUT2                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; USEROUT3                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; USEROUT4                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; USEROUT5                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; USEROUT6                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Status_LED                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DEBUG_LED1                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED5                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED6                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED7                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED8                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED9                                                                                                      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DEBUG_LED10                                                                                                     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; RAM_A0                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; RAM_A1                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; RAM_A2                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A3                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A4                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A5                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A6                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A7                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A8                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A9                                                                                                          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A10                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A11                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A12                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; RAM_A13                                                                                                         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_cv82:ASMI_altasmi_parallel_cv82_component|sd2 ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; PHY_MDIO                                                                                                        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------------------------------------------------------------------------------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+----------+
; _122MHz                                                     ; _122MHz                                                     ; 118920     ; 0          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; _122MHz                                                     ; 1056       ; 0          ; 0          ; 0        ;
; OSC_10MHZ                                                   ; _122MHz                                                     ; false path ; false path ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; _122MHz                                                     ; false path ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; _122MHz                                                     ; 11840      ; 6602       ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0]        ; _122MHz                                                     ; 1          ; 1          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; LTC2208_122MHz                                              ; 15796886   ; 0          ; 0          ; 0        ;
; LTC2208_122MHz_2                                            ; LTC2208_122MHz                                              ; false path ; 0          ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; LTC2208_122MHz                                              ; false path ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; LTC2208_122MHz                                              ; false path ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; LTC2208_122MHz                                              ; 0          ; 566        ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; LTC2208_122MHz                                              ; 566        ; 566        ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; LTC2208_122MHz                                              ; 491        ; 491        ; 0          ; 0        ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; LTC2208_122MHz                                              ; 19         ; 0          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; LTC2208_122MHz_2                                            ; 2328       ; 0          ; 0          ; 0        ;
; LTC2208_122MHz_2                                            ; LTC2208_122MHz_2                                            ; 181503     ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; LTC2208_122MHz_2                                            ; false path ; 0          ; 0          ; 0        ;
; PHY_CLK125                                                  ; PHY_CLK125                                                  ; 351        ; 0          ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125                                                  ; 6          ; 1          ; 0          ; 0        ;
; PHY_CLK125                                                  ; PHY_RX_CLOCK                                                ; 0          ; 0          ; 13         ; 0        ;
; PHY_RX_CLOCK                                                ; PHY_RX_CLOCK                                                ; 0          ; 0          ; 0          ; 322      ;
; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK                                                ; 1          ; 1          ; 6          ; 0        ;
; PHY_RX_CLOCK                                                ; PHY_RX_CLOCK_2                                              ; 0          ; 6          ; 0          ; 0        ;
; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2                                              ; 5929       ; 129        ; 22022      ; 106193   ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PHY_RX_CLOCK_2                                              ; 0          ; 0          ; 22088      ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2                                              ; 11         ; 0          ; 0          ; 6        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                              ; 0          ; 0          ; 29280      ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PHY_RX_CLOCK_2                                              ; false path ; 0          ; 0          ; 0        ;
; PHY_CLK125                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0          ; 0          ; 1          ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0          ; 43         ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 1932       ; 13         ; 1          ; 1168     ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 126        ; 0          ; 42         ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 11         ; 90         ; 0          ; 370      ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 6300       ; 735        ; 3007       ; 2697     ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 188        ; 7          ; 0          ; 24       ;
; LTC2208_122MHz                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; false path ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 11865713   ; 0          ; 23612888 ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 71         ; 157        ; 28080414   ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 229        ; 32       ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 15117      ; 280        ; 46803589   ; 704773   ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; LTC2208_122MHz_2                                            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PHY_CLK125                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; false path ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; false path ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 30355      ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; false path ; 0          ; 0        ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0          ; 0          ; false path ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; false path ; 0          ; false path ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 1744       ; 4          ; 0          ; 178      ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0          ; 0          ; 1          ; 1        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0          ; 0          ; 44         ; 44       ;
; LTC2208_122MHz                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 237        ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; false path ; 0          ; false path ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 2446       ; 1          ; 32         ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 25         ; 25         ; 64160      ; 32       ;
; virt_CBCLK                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 73         ; 0          ; 0          ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 0          ; false path ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; false path ; 0          ; false path ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 3162       ; 23         ; 35         ; 443      ;
; _122MHz                                                     ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 14         ; 0          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1800       ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; false path ; 0          ; 0          ; 0        ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 181169     ; 0          ; 0          ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+----------+
; _122MHz                                                     ; _122MHz                                                     ; 118920     ; 0          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; _122MHz                                                     ; 1056       ; 0          ; 0          ; 0        ;
; OSC_10MHZ                                                   ; _122MHz                                                     ; false path ; false path ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; _122MHz                                                     ; false path ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; _122MHz                                                     ; 11840      ; 6602       ; 0          ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0]        ; _122MHz                                                     ; 1          ; 1          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; LTC2208_122MHz                                              ; 15796886   ; 0          ; 0          ; 0        ;
; LTC2208_122MHz_2                                            ; LTC2208_122MHz                                              ; false path ; 0          ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; LTC2208_122MHz                                              ; false path ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; LTC2208_122MHz                                              ; false path ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; LTC2208_122MHz                                              ; 0          ; 566        ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; LTC2208_122MHz                                              ; 566        ; 566        ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; LTC2208_122MHz                                              ; 491        ; 491        ; 0          ; 0        ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; LTC2208_122MHz                                              ; 19         ; 0          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; LTC2208_122MHz_2                                            ; 2328       ; 0          ; 0          ; 0        ;
; LTC2208_122MHz_2                                            ; LTC2208_122MHz_2                                            ; 181503     ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; LTC2208_122MHz_2                                            ; false path ; 0          ; 0          ; 0        ;
; PHY_CLK125                                                  ; PHY_CLK125                                                  ; 351        ; 0          ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_CLK125                                                  ; 6          ; 1          ; 0          ; 0        ;
; PHY_CLK125                                                  ; PHY_RX_CLOCK                                                ; 0          ; 0          ; 13         ; 0        ;
; PHY_RX_CLOCK                                                ; PHY_RX_CLOCK                                                ; 0          ; 0          ; 0          ; 322      ;
; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK                                                ; 1          ; 1          ; 6          ; 0        ;
; PHY_RX_CLOCK                                                ; PHY_RX_CLOCK_2                                              ; 0          ; 6          ; 0          ; 0        ;
; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2                                              ; 5929       ; 129        ; 22022      ; 106193   ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PHY_RX_CLOCK_2                                              ; 0          ; 0          ; 22088      ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PHY_RX_CLOCK_2                                              ; 11         ; 0          ; 0          ; 6        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                              ; 0          ; 0          ; 29280      ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PHY_RX_CLOCK_2                                              ; false path ; 0          ; 0          ; 0        ;
; PHY_CLK125                                                  ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0          ; 0          ; 1          ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 0          ; 43         ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 1932       ; 13         ; 1          ; 1168     ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; 126        ; 0          ; 42         ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 11         ; 90         ; 0          ; 370      ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 6300       ; 735        ; 3007       ; 2697     ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 188        ; 7          ; 0          ; 24       ;
; LTC2208_122MHz                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; false path ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 11865713   ; 0          ; 23612888 ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 71         ; 157        ; 28080414   ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 0          ; 229        ; 32       ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 15117      ; 280        ; 46803589   ; 704773   ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; LTC2208_122MHz_2                                            ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PHY_CLK125                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; false path ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; false path ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 30355      ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; false path ; 0          ; 0        ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0          ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0          ; 0          ; false path ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; false path ; 0          ; false path ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 1744       ; 4          ; 0          ; 178      ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0          ; 0          ; 1          ; 1        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; 0          ; 0          ; 44         ; 44       ;
; LTC2208_122MHz                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 237        ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; false path ; 0          ; false path ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 2446       ; 1          ; 32         ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 25         ; 25         ; 64160      ; 32       ;
; virt_CBCLK                                                  ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; 73         ; 0          ; 0          ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 0          ; false path ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; false path ; 0          ; false path ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; 3162       ; 23         ; 35         ; 443      ;
; _122MHz                                                     ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 14         ; 0          ; 0          ; 0        ;
; LTC2208_122MHz                                              ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 1800       ; 0          ; 0          ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; false path ; 0          ; 0          ; 0        ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; 181169     ; 0          ; 0          ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+----------+----------+
; PHY_RX_CLOCK_2                                              ; LTC2208_122MHz                                              ; 0          ; false path ; 0        ; 0        ;
; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2                                              ; 2156       ; 0          ; 0        ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                              ; 136        ; 0          ; 0        ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 77         ; 0          ; 0        ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 132        ; 0        ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 81         ; 32         ; 0        ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0        ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0        ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 59         ; 0          ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                         ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+----------+----------+
; PHY_RX_CLOCK_2                                              ; LTC2208_122MHz                                              ; 0          ; false path ; 0        ; 0        ;
; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2                                              ; 2156       ; 0          ; 0        ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PHY_RX_CLOCK_2                                              ; 136        ; 0          ; 0        ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; 77         ; 0          ; 0        ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 0          ; 132        ; 0        ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; 81         ; 32         ; 0        ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; PHY_RX_CLOCK_2                                              ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0        ; 0        ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; false path ; 0          ; 0        ; 0        ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; 59         ; 0          ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
;                                                             ; virt_122MHz                                                 ; Virtual   ; Constrained ;
;                                                             ; virt_122MHz_2                                               ; Virtual   ; Constrained ;
;                                                             ; virt_CBCLK                                                  ; Virtual   ; Constrained ;
;                                                             ; virt_PHY_RX_CLOCK                                           ; Virtual   ; Constrained ;
; CBCLK                                                       ; CBCLK                                                       ; Generated ; Constrained ;
; CLRCIN                                                      ; CLRCIN                                                      ; Generated ; Constrained ;
; CLRCOUT                                                     ; CLRCOUT                                                     ; Generated ; Constrained ;
; CMCLK                                                       ; CMCLK                                                       ; Generated ; Constrained ;
; LTC2208_122MHz                                              ; LTC2208_122MHz                                              ; Base      ; Constrained ;
; LTC2208_122MHz_2                                            ; LTC2208_122MHz_2                                            ; Base      ; Constrained ;
; OSC_10MHZ                                                   ; OSC_10MHZ                                                   ; Base      ; Constrained ;
; PHY_CLK125                                                  ; PHY_CLK125                                                  ; Base      ; Constrained ;
; PHY_RX_CLOCK                                                ; PHY_RX_CLOCK                                                ; Base      ; Constrained ;
; PHY_RX_CLOCK_2                                              ; PHY_RX_CLOCK_2                                              ; Generated ; Constrained ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]     ; Generated ; Constrained ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]     ; Generated ; Constrained ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]     ; Generated ; Constrained ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]     ; Generated ; Constrained ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]        ; Generated ; Constrained ;
; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained ;
; _122MHz                                                     ; _122MHz                                                     ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File C122_PLL_SHIFT.qip not found
    Info (125063): set_global_assignment -name QIP_FILE C122_PLL_SHIFT.qip
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Feb 01 22:26:22 2017
Info: Command: quartus_sta Angelia -c Angelia
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 3 assignments for entity "Mercury" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Mercury -section_id "Root Region" was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0jk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe15|dffe16a* 
    Info (332165): Entity dcfifo_ghh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_gul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_1f9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_0f9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_jal1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4f9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3f9:dffpipe10|dffe11a* 
    Info (332165): Entity dcfifo_tbh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'Angelia.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_clocks_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 110 -multiply_by 43 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 40 -phase 90.00 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2560 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {SHIFT_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 15.00 -duty_cycle 50.00 -name {SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]} {SHIFT_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1536 -multiply_by 125 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Angelia.sdc(62): PLL_inst|altpll_component|auto_generated|pll1|clk[1] could not be matched with a clock File: C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.sdc Line: 62
Warning (332174): Ignored filter at Angelia.sdc(62): PLL2_inst|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock File: C:/Users/K5SO/Desktop/Angelia/Angelia_v5.7_source/Angelia.sdc Line: 62
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_PHY_RX_CLOCK is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virt_122MHz is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virt_122MHz_2 is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 _122MHz 
    Info (332119):     0.764               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.010               0.000 LTC2208_122MHz_2 
    Info (332119):     1.058               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.122               0.000 PHY_CLK125 
    Info (332119):     1.174               0.000 LTC2208_122MHz 
    Info (332119):     1.651               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.925               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.023               0.000 PHY_RX_CLOCK 
    Info (332119):     8.962               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.175               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.296               0.000 PHY_RX_CLOCK_2 
    Info (332119):    19.576               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 10410.647               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.395               0.000 _122MHz 
    Info (332119):     0.402               0.000 PHY_RX_CLOCK 
    Info (332119):     0.402               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.410               0.000 LTC2208_122MHz 
    Info (332119):     0.420               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.432               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.433               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.442               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.443               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.443               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.443               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.444               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.454               0.000 PHY_CLK125 
    Info (332119):     0.485               0.000 LTC2208_122MHz_2 
Info (332146): Worst-case recovery slack is 14.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.685               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    25.222               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    27.844               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    64.725               0.000 PHY_RX_CLOCK_2 
Info (332146): Worst-case removal slack is 3.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.773               0.000 PHY_RX_CLOCK_2 
    Info (332119):     5.318               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.151               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    10.167               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.138               0.000 LTC2208_122MHz 
    Info (332119):     3.138               0.000 LTC2208_122MHz_2 
    Info (332119):     3.138               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.138               0.000 _122MHz 
    Info (332119):     3.776               0.000 PHY_CLK125 
    Info (332119):     9.995               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.655               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.672               0.000 PHY_RX_CLOCK 
    Info (332119):    39.488               0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.641               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.365               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    65.694               0.000 CMCLK 
    Info (332119):    96.000               0.000 OSC_10MHZ 
    Info (332119):   162.433               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.676               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   309.834               0.000 CBCLK 
    Info (332119): 10416.313               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119): 20817.594               0.000 CLRCIN 
    Info (332119): 20817.594               0.000 CLRCOUT 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 230 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 230
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.504
    Info (332114): Worst Case Available Settling Time: 14.293 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_PHY_RX_CLOCK is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virt_122MHz is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virt_122MHz_2 is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 _122MHz 
    Info (332119):     1.242               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.354               0.000 PHY_CLK125 
    Info (332119):     1.434               0.000 LTC2208_122MHz 
    Info (332119):     1.545               0.000 LTC2208_122MHz_2 
    Info (332119):     1.725               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.875               0.000 PHY_RX_CLOCK 
    Info (332119):     2.598               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.803               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.444               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.827               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.894               0.000 PHY_RX_CLOCK_2 
    Info (332119):    20.647               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 10410.943               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.371               0.000 PHY_RX_CLOCK 
    Info (332119):     0.377               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.383               0.000 _122MHz 
    Info (332119):     0.384               0.000 LTC2208_122MHz 
    Info (332119):     0.391               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.392               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.392               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.392               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.392               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.393               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.393               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.394               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.407               0.000 PHY_CLK125 
    Info (332119):     0.430               0.000 LTC2208_122MHz_2 
Info (332146): Worst-case recovery slack is 15.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.143               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    26.570               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    28.599               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    65.810               0.000 PHY_RX_CLOCK_2 
Info (332146): Worst-case removal slack is 3.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.437               0.000 PHY_RX_CLOCK_2 
    Info (332119):     4.741               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.149               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.126               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.138               0.000 LTC2208_122MHz 
    Info (332119):     3.138               0.000 LTC2208_122MHz_2 
    Info (332119):     3.138               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.138               0.000 _122MHz 
    Info (332119):     3.788               0.000 PHY_CLK125 
    Info (332119):    10.003               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.638               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.687               0.000 PHY_RX_CLOCK 
    Info (332119):    39.471               0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.622               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.371               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    65.694               0.000 CMCLK 
    Info (332119):    96.000               0.000 OSC_10MHZ 
    Info (332119):   162.439               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.681               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   309.834               0.000 CBCLK 
    Info (332119): 10416.318               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119): 20817.594               0.000 CLRCIN 
    Info (332119): 20817.594               0.000 CLRCOUT 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 230 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 230
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.504
    Info (332114): Worst Case Available Settling Time: 14.899 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_PHY_RX_CLOCK is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virt_122MHz is never referenced in any input or output delay assignment.
Warning (332061): Virtual clock virt_122MHz_2 is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 2.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.346               0.000 PHY_RX_CLOCK 
    Info (332119):     2.833               0.000 PHY_CLK125 
    Info (332119):     3.522               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.700               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.022               0.000 _122MHz 
    Info (332119):     4.870               0.000 LTC2208_122MHz_2 
    Info (332119):     5.026               0.000 LTC2208_122MHz 
    Info (332119):     5.820               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.935               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.478               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.092               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.489               0.000 PHY_RX_CLOCK_2 
    Info (332119):    25.109               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 10413.760               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.125               0.000 _122MHz 
    Info (332119):     0.128               0.000 LTC2208_122MHz 
    Info (332119):     0.139               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.140               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.147               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.152               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.154               0.000 PHY_RX_CLOCK 
    Info (332119):     0.155               0.000 PHY_RX_CLOCK_2 
    Info (332119):     0.179               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.182               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.184               0.000 LTC2208_122MHz_2 
    Info (332119):     0.188               0.000 PHY_CLK125 
Info (332146): Worst-case recovery slack is 17.957
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.957               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    32.718               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    33.898               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    72.917               0.000 PHY_RX_CLOCK_2 
Info (332146): Worst-case removal slack is 1.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.460               0.000 PHY_RX_CLOCK_2 
    Info (332119):     2.398               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.078               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.614               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.267               0.000 PHY_CLK125 
    Info (332119):     3.272               0.000 LTC2208_122MHz 
    Info (332119):     3.275               0.000 _122MHz 
    Info (332119):     3.301               0.000 LTC2208_122MHz_2 
    Info (332119):     3.825               0.000 SHIFT_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.163               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.203               0.000 PHY_RX_CLOCK 
    Info (332119):    19.751               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.715               0.000 PHY_RX_CLOCK_2 
    Info (332119):    39.752               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    40.463               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    70.923               0.000 CMCLK 
    Info (332119):    96.000               0.000 OSC_10MHZ 
    Info (332119):   162.534               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   199.774               0.000 PLL_clocks_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   315.063               0.000 CBCLK 
    Info (332119): 10416.390               0.000 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119): 20822.823               0.000 CLRCIN 
    Info (332119): 20822.823               0.000 CLRCOUT 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 230 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 230
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.504
    Info (332114): Worst Case Available Settling Time: 18.926 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 1424 megabytes
    Info: Processing ended: Wed Feb 01 22:26:57 2017
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:35


