# VSD_ChipDesign_Workshop_Documentation
<h3>VSD-CHIP-DESIGN-PROGRAM</h3>
Author: Anurag Devidas Biradar
<br>
This is my summary for the VSD Workshkop on Chip designing using Google Skywater 130nm PDK process using the <a href="https://github.com/efabless/openlane2">OpenLANE</a> tool chain flow.
<h3>Introduction to Program</h3>
This program/workshop was about giving interactive tutorial of Advance Physical Design Using Openlane SKY130.
<h3>Day1 Inception of Open Source EDA, OpenLANE and SKY130 PDK</h3>
<h4>How to talk to computers?</h4>
<h5>Introduction to QFN-48 Package, Chip, Pads, Core, Die and IPs</h5>


OpenLANE is an automated tool chain for RTL to GDSII flow. 
It includes various tools like Yosys, OpenSTA, OpenROAD, Magic, Netgen and other such Custom Scripts for designing and optimization.
