Project Information                    d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/12/2010 22:38:38

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

plmt_or8_8
      EP1810LC-20          56       7        0   7           14 %
plmt_or8_81
      EP610ILC-10          8        1        0   1           6  %

TOTAL:                     64       8        0       8           12 %

User Pins:                 64       8        0  



Project Information                    d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

***** Logic for device 'plmt_or8_8' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                 R                                               
                 E                                               
                 S                                               
                 E                                               
                 R                                               
                 V  O  O  O  O  O  O  G        O  O  O  O  O  O  
              Q  E  7  6  5  4  3  2  N  Q  Q  7  6  5  4  3  3  
              5  D  5  5  5  5  5  5  D  2  6  2  2  2  2  6  2  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
     O66 | 10                                                  60 | O22 
     O70 | 11                                                  59 | O26 
     O71 | 12                                                  58 | O31 
     O76 | 13                                                  57 | O30 
     O14 | 14                                                  56 | O00 
     O13 | 15                                                  55 | O01 
     O12 | 16                                                  54 | O02 
     O15 | 17                                                  53 | O21 
     VCC | 18                   EP1810LC-20                    52 | VCC 
     O16 | 19                                                  51 | O20 
     O11 | 20                                                  50 | O03 
     O10 | 21                                                  49 | O04 
     O06 | 22                                                  48 | O05 
     O56 | 23                                                  47 | O23 
     O60 | 24                                                  46 | O33 
     O34 | 25                                                  45 | O46 
     O24 | 26                                                  44 | O41 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              O  O  O  O  O  O  Q  Q  G  O  O  O  O  O  O  Q  Q  
              4  5  5  6  6  7  4  1  N  4  4  5  5  6  7  3  0  
              4  1  4  1  4  4        D  0  3  0  3  3  3        
                                                                 
                                                                 
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     1/12(  8%)  11/12( 91%) 
B:    LC13 - LC24     2/12( 16%)  12/12(100%) 
C:    LC25 - LC36     2/12( 16%)  12/12(100%) 
D:    LC37 - LC48     2/12( 16%)  12/12(100%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            47/48     ( 97%)
Total logic cells used:                          7/48     ( 14%)
Average fan-in:                                  8.00
Total fan-in:                                    56

Total input pins required:                      56
Total output pins required:                      7
Total bidirectional pins required:               0
Total logic cells required:                      7
Total flipflops required:                        0

Synthesized logic cells:                         0/  48   (  0%)



Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0    1    0  O00
  55      -   -       INPUT              0    0    1    0  O01
  54      -   -       INPUT              0    0    1    0  O02
  50      -   -       INPUT              0    0    1    0  O03
  49      -   -       INPUT              0    0    1    0  O04
  48      -   -       INPUT              0    0    1    0  O05
  22      -   -       INPUT              0    0    1    0  O06
  21      -   -       INPUT              0    0    1    0  O10
  20      -   -       INPUT              0    0    1    0  O11
  16      -   -       INPUT              0    0    1    0  O12
  15      -   -       INPUT              0    0    1    0  O13
  14      -   -       INPUT              0    0    1    0  O14
  17      -   -       INPUT              0    0    1    0  O15
  19      -   -       INPUT              0    0    1    0  O16
  51      -   -       INPUT              0    0    1    0  O20
  53      -   -       INPUT              0    0    1    0  O21
  60   (40)  (D)      INPUT     g        0    0    1    0  O22
  47   (36)  (C)      INPUT     g        0    0    1    0  O23
  26   (16)  (B)      INPUT     g        0    0    1    0  O24
   2    (1)  (A)      INPUT              0    0    1    0  O25
  59   (39)  (D)      INPUT     g        0    0    1    0  O26
  57   (37)  (D)      INPUT     g        0    0    1    0  O30
  58   (38)  (D)      INPUT     g        0    0    1    0  O31
  61   (41)  (D)      INPUT              0    0    1    0  O32
  46   (35)  (C)      INPUT     g        0    0    1    0  O33
  25   (15)  (B)      INPUT     g        0    0    1    0  O34
   3    (2)  (A)      INPUT              0    0    1    0  O35
  62   (42)  (D)      INPUT              0    0    1    0  O36
  36   (25)  (C)      INPUT              0    0    1    0  O40
  44   (33)  (C)      INPUT     g        0    0    1    0  O41
  63   (43)  (D)      INPUT              0    0    1    0  O42
  37   (26)  (C)      INPUT              0    0    1    0  O43
  27   (17)  (B)      INPUT              0    0    1    0  O44
   4    (3)  (A)      INPUT              0    0    1    0  O45
  45   (34)  (C)      INPUT     g        0    0    1    0  O46
  38   (27)  (C)      INPUT              0    0    1    0  O50
  28   (18)  (B)      INPUT              0    0    1    0  O51
  64   (44)  (D)      INPUT              0    0    1    0  O52
  39   (28)  (C)      INPUT              0    0    1    0  O53
  29   (19)  (B)      INPUT              0    0    1    0  O54
   5    (4)  (A)      INPUT              0    0    1    0  O55
  23   (13)  (B)      INPUT     g        0    0    1    0  O56
  24   (14)  (B)      INPUT     g        0    0    1    0  O60
  30   (20)  (B)      INPUT              0    0    1    0  O61
  65   (45)  (D)      INPUT              0    0    1    0  O62
  40   (29)  (C)      INPUT              0    0    1    0  O63
  31   (21)  (B)      INPUT              0    0    1    0  O64
   6    (5)  (A)      INPUT              0    0    1    0  O65
  10    (9)  (A)      INPUT     g        0    0    1    0  O66
  11   (10)  (A)      INPUT     g        0    0    1    0  O70
  12   (11)  (A)      INPUT     g        0    0    1    0  O71
  66   (46)  (D)      INPUT              0    0    1    0  O72
  41   (30)  (C)      INPUT              0    0    1    0  O73
  32   (22)  (B)      INPUT              0    0    1    0  O74
   7    (6)  (A)      INPUT              0    0    1    0  O75
  13   (12)  (A)      INPUT     g        0    0    1    0  O76


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C     OUTPUT              8    0    0    0  Q0
  34     24    B     OUTPUT              8    0    0    0  Q1
  68     48    D     OUTPUT              8    0    0    0  Q2
  42     31    C     OUTPUT              8    0    0    0  Q3
  33     23    B     OUTPUT              8    0    0    0  Q4
   9      8    A     OUTPUT              8    0    0    0  Q5
  67     47    D     OUTPUT              8    0    0    0  Q6


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'A'
        +- LC8 Q5
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'A'
LC      | 
LC8  -> - | <-- Q5

Pin
56   -> - | <-- O00
55   -> - | <-- O01
54   -> - | <-- O02
50   -> - | <-- O03
49   -> - | <-- O04
48   -> @ | <-- O05
22   -> - | <-- O06
21   -> - | <-- O10
20   -> - | <-- O11
16   -> - | <-- O12
15   -> - | <-- O13
14   -> - | <-- O14
17   -> @ | <-- O15
19   -> - | <-- O16
51   -> - | <-- O20
53   -> - | <-- O21
2    -> * | <-- O25
3    -> * | <-- O35
4    -> * | <-- O45
5    -> * | <-- O55
6    -> * | <-- O65
7    -> * | <-- O75


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

** LOGIC CELL INTERCONNECTIONS **

             Logic cells placed in LAB 'B'
        +--- LC24 Q1
        | +- LC23 Q4
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'B'
LC      | | 
LC24 -> - - | <-- Q1
LC23 -> - - | <-- Q4

Pin
56   -> - - | <-- O00
55   -> @ - | <-- O01
54   -> - - | <-- O02
50   -> - - | <-- O03
49   -> - @ | <-- O04
48   -> - - | <-- O05
22   -> - - | <-- O06
21   -> - - | <-- O10
20   -> @ - | <-- O11
16   -> - - | <-- O12
15   -> - - | <-- O13
14   -> - @ | <-- O14
17   -> - - | <-- O15
19   -> - - | <-- O16
51   -> - - | <-- O20
53   -> @ - | <-- O21
26   -> - * | <-- O24
58   -> * - | <-- O31
25   -> - * | <-- O34
44   -> * - | <-- O41
27   -> - * | <-- O44
28   -> * - | <-- O51
29   -> - * | <-- O54
30   -> * - | <-- O61
31   -> - * | <-- O64
12   -> * - | <-- O71
32   -> - * | <-- O74


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

** LOGIC CELL INTERCONNECTIONS **

             Logic cells placed in LAB 'C'
        +--- LC32 Q0
        | +- LC31 Q3
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'C'
LC      | | 
LC32 -> - - | <-- Q0
LC31 -> - - | <-- Q3

Pin
56   -> @ - | <-- O00
55   -> - - | <-- O01
54   -> - - | <-- O02
50   -> - @ | <-- O03
49   -> - - | <-- O04
48   -> - - | <-- O05
22   -> - - | <-- O06
21   -> @ - | <-- O10
20   -> - - | <-- O11
16   -> - - | <-- O12
15   -> - @ | <-- O13
14   -> - - | <-- O14
17   -> - - | <-- O15
19   -> - - | <-- O16
51   -> @ - | <-- O20
53   -> - - | <-- O21
47   -> - * | <-- O23
57   -> * - | <-- O30
46   -> - * | <-- O33
36   -> * - | <-- O40
37   -> - * | <-- O43
38   -> * - | <-- O50
39   -> - * | <-- O53
24   -> * - | <-- O60
40   -> - * | <-- O63
11   -> * - | <-- O70
41   -> - * | <-- O73


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

** LOGIC CELL INTERCONNECTIONS **

             Logic cells placed in LAB 'D'
        +--- LC48 Q2
        | +- LC47 Q6
        | | 
        | |   Other LABs fed by signals
        | |   that feed LAB 'D'
LC      | | 
LC48 -> - - | <-- Q2
LC47 -> - - | <-- Q6

Pin
56   -> - - | <-- O00
55   -> - - | <-- O01
54   -> @ - | <-- O02
50   -> - - | <-- O03
49   -> - - | <-- O04
48   -> - - | <-- O05
22   -> - @ | <-- O06
21   -> - - | <-- O10
20   -> - - | <-- O11
16   -> @ - | <-- O12
15   -> - - | <-- O13
14   -> - - | <-- O14
17   -> - - | <-- O15
19   -> - @ | <-- O16
51   -> - - | <-- O20
53   -> - - | <-- O21
60   -> * - | <-- O22
59   -> - * | <-- O26
61   -> * - | <-- O32
62   -> - * | <-- O36
63   -> * - | <-- O42
45   -> - * | <-- O46
64   -> * - | <-- O52
23   -> - * | <-- O56
65   -> * - | <-- O62
10   -> - * | <-- O66
66   -> * - | <-- O72
13   -> - * | <-- O76


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_8

** EQUATIONS **

O00      : INPUT;
O01      : INPUT;
O02      : INPUT;
O03      : INPUT;
O04      : INPUT;
O05      : INPUT;
O06      : INPUT;
O10      : INPUT;
O11      : INPUT;
O12      : INPUT;
O13      : INPUT;
O14      : INPUT;
O15      : INPUT;
O16      : INPUT;
O20      : INPUT;
O21      : INPUT;
O22      : INPUT;
O23      : INPUT;
O24      : INPUT;
O25      : INPUT;
O26      : INPUT;
O30      : INPUT;
O31      : INPUT;
O32      : INPUT;
O33      : INPUT;
O34      : INPUT;
O35      : INPUT;
O36      : INPUT;
O40      : INPUT;
O41      : INPUT;
O42      : INPUT;
O43      : INPUT;
O44      : INPUT;
O45      : INPUT;
O46      : INPUT;
O50      : INPUT;
O51      : INPUT;
O52      : INPUT;
O53      : INPUT;
O54      : INPUT;
O55      : INPUT;
O56      : INPUT;
O60      : INPUT;
O61      : INPUT;
O62      : INPUT;
O63      : INPUT;
O64      : INPUT;
O65      : INPUT;
O66      : INPUT;
O70      : INPUT;
O71      : INPUT;
O72      : INPUT;
O73      : INPUT;
O74      : INPUT;
O75      : INPUT;
O76      : INPUT;

-- Node name is 'Q0' 
-- Equation name is 'Q0', location is LC032, type is output.
 Q0      = LCELL(!_EQ001);
  _EQ001 = !O00 & !O10 & !O20 & !O30 & !O40 & !O50 & !O60 & !O70;

-- Node name is 'Q1' 
-- Equation name is 'Q1', location is LC024, type is output.
 Q1      = LCELL(!_EQ002);
  _EQ002 = !O01 & !O11 & !O21 & !O31 & !O41 & !O51 & !O61 & !O71;

-- Node name is 'Q2' 
-- Equation name is 'Q2', location is LC048, type is output.
 Q2      = LCELL(!_EQ003);
  _EQ003 = !O02 & !O12 & !O22 & !O32 & !O42 & !O52 & !O62 & !O72;

-- Node name is 'Q3' 
-- Equation name is 'Q3', location is LC031, type is output.
 Q3      = LCELL(!_EQ004);
  _EQ004 = !O03 & !O13 & !O23 & !O33 & !O43 & !O53 & !O63 & !O73;

-- Node name is 'Q4' 
-- Equation name is 'Q4', location is LC023, type is output.
 Q4      = LCELL(!_EQ005);
  _EQ005 = !O04 & !O14 & !O24 & !O34 & !O44 & !O54 & !O64 & !O74;

-- Node name is 'Q5' 
-- Equation name is 'Q5', location is LC008, type is output.
 Q5      = LCELL(!_EQ006);
  _EQ006 = !O05 & !O15 & !O25 & !O35 & !O45 & !O55 & !O65 & !O75;

-- Node name is 'Q6' 
-- Equation name is 'Q6', location is LC047, type is output.
 Q6      = LCELL(!_EQ007);
  _EQ007 = !O06 & !O16 & !O26 & !O36 & !O46 & !O56 & !O66 & !O76;



Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_81

***** Logic for device 'plmt_or8_81' compiled without errors.




Device: EP610ILC-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                R  
                                E  
                                S  
                                E  
                                R  
              O  O  G  V  V  O  V  
              4  3  N  C  C  0  E  
              7  7  D  C  C  7  D  
            -----------------------_ 
          /   4  3  2  1 28 27 26   | 
         |                          |
     O57 |  5                    25 | RESERVED 
         |                          |
     O67 |  6                    24 | RESERVED 
         |                          |
     O77 |  7                    23 | RESERVED 
         |                          |
RESERVED |  8    EP610ILC-10     22 | RESERVED 
         |                          |
RESERVED |  9                    21 | RESERVED 
         |                          |
RESERVED | 10                    20 | RESERVED 
         |                          |
    N.C. | 11                    19 | N.C. 
         |_  12 13 14 15 16 17 18  _| 
           ------------------------ 
              Q  O  G  G  G  O  R  
              7  2  N  N  N  1  E  
                 7  D  D  D  7  S  
                                E  
                                R  
                                V  
                                E  
                                D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_81

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:      LC1 - LC8     0/ 8(  0%)   0/ 8(  0%) 
B:     LC9 - LC16     1/ 8( 12%)   5/ 8( 62%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                             5/16     ( 31%)
Total logic cells used:                          1/16     (  6%)
Average fan-in:                                  8.00
Total fan-in:                                     8

Total input pins required:                       8
Total output pins required:                      1
Total bidirectional pins required:               0
Total logic cells required:                      1
Total flipflops required:                        0

Synthesized logic cells:                         0/  16   (  0%)



Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_81

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  27      -   -       INPUT              0    0    1    0  O07
  17      -   -       INPUT              0    0    1    0  O17
  13      -   -       INPUT              0    0    1    0  O27
   3      -   -       INPUT              0    0    1    0  O37
   4    (9)  (B)      INPUT              0    0    1    0  O47
   5   (10)  (B)      INPUT              0    0    1    0  O57
   6   (11)  (B)      INPUT              0    0    1    0  O67
   7   (12)  (B)      INPUT              0    0    1    0  O77


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_81

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  12     16    B     OUTPUT              8    0    0    0  Q7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_81

** LOGIC CELL INTERCONNECTIONS **

           Logic cells placed in LAB 'B'
        +- LC16 Q7
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'B'
LC      | 
LC16 -> - | <-- Q7

Pin
27   -> @ | <-- O07
17   -> @ | <-- O17
13   -> @ | <-- O27
3    -> @ | <-- O37
4    -> * | <-- O47
5    -> * | <-- O57
6    -> * | <-- O67
7    -> * | <-- O77


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt
plmt_or8_81

** EQUATIONS **

O07      : INPUT;
O17      : INPUT;
O27      : INPUT;
O37      : INPUT;
O47      : INPUT;
O57      : INPUT;
O67      : INPUT;
O77      : INPUT;

-- Node name is 'Q7' 
-- Equation name is 'Q7', location is LC016, type is output.
 Q7      = LCELL(!_EQ001);
  _EQ001 = !O07 & !O17 & !O27 & !O37 & !O47 & !O57 & !O67 & !O77;



Project Information                    d:\maxplus2\max2lib\lab3\plmt_or8_8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,660K
