/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2015
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *     dcl_pmic6351_hw.h
 *
 * Project:
 * --------
 *     MOLY Software
 *
 * Description:
 * ------------
 *     This file is for PMIC 6351
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 * HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

#ifndef __DCL_PMIC6351_HW_H_STRUCT__
#define __DCL_PMIC6351_HW_H_STRUCT__

#include "dcl_pmic_features.h"

#ifdef PMIC_6351_REG_API

#define MT6351_PMIC_REG_BASE 	(0x0000)

#define MT6351_STRUP_CON0            (MT6351_PMIC_REG_BASE + 0x0000)
#define MT6351_STRUP_CON1            (MT6351_PMIC_REG_BASE + 0x0002)
#define MT6351_STRUP_CON2            (MT6351_PMIC_REG_BASE + 0x0004)
#define MT6351_STRUP_CON3            (MT6351_PMIC_REG_BASE + 0x0006)
#define MT6351_STRUP_CON4            (MT6351_PMIC_REG_BASE + 0x0008)
#define MT6351_STRUP_CON5            (MT6351_PMIC_REG_BASE + 0x000A)
#define MT6351_STRUP_CON6            (MT6351_PMIC_REG_BASE + 0x000C)
#define MT6351_STRUP_CON7            (MT6351_PMIC_REG_BASE + 0x000E)
#define MT6351_STRUP_CON8            (MT6351_PMIC_REG_BASE + 0x0010)
#define MT6351_STRUP_CON9            (MT6351_PMIC_REG_BASE + 0x0012)
#define MT6351_STRUP_CON10           (MT6351_PMIC_REG_BASE + 0x0014)
#define MT6351_STRUP_CON11           (MT6351_PMIC_REG_BASE + 0x0016)
#define MT6351_STRUP_CON12           (MT6351_PMIC_REG_BASE + 0x0018)
#define MT6351_STRUP_CON13           (MT6351_PMIC_REG_BASE + 0x001A)
#define MT6351_STRUP_CON14           (MT6351_PMIC_REG_BASE + 0x001C)
#define MT6351_STRUP_CON15           (MT6351_PMIC_REG_BASE + 0x001E)
#define MT6351_STRUP_CON16           (MT6351_PMIC_REG_BASE + 0x0020)
#define MT6351_STRUP_CON17           (MT6351_PMIC_REG_BASE + 0x0022)
#define MT6351_STRUP_CON18           (MT6351_PMIC_REG_BASE + 0x0024)
#define MT6351_STRUP_CON19           (MT6351_PMIC_REG_BASE + 0x0026)
#define MT6351_STRUP_CON20           (MT6351_PMIC_REG_BASE + 0x0028)
#define MT6351_STRUP_CON21           (MT6351_PMIC_REG_BASE + 0x002A)
#define MT6351_STRUP_CON22           (MT6351_PMIC_REG_BASE + 0x002C)
#define MT6351_STRUP_CON23           (MT6351_PMIC_REG_BASE + 0x002E)
#define MT6351_STRUP_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0030)
#define MT6351_STRUP_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0032)
#define MT6351_HWCID                 (MT6351_PMIC_REG_BASE + 0x0200)
#define MT6351_SWCID                 (MT6351_PMIC_REG_BASE + 0x0202)
#define MT6351_TOP_CON               (MT6351_PMIC_REG_BASE + 0x0204)
#define MT6351_TEST_OUT              (MT6351_PMIC_REG_BASE + 0x0206)
#define MT6351_TEST_CON0             (MT6351_PMIC_REG_BASE + 0x0208)
#define MT6351_TEST_CON1             (MT6351_PMIC_REG_BASE + 0x020A)
#define MT6351_TESTMODE_SW           (MT6351_PMIC_REG_BASE + 0x020C)
#define MT6351_EN_STATUS1            (MT6351_PMIC_REG_BASE + 0x020E)
#define MT6351_EN_STATUS2            (MT6351_PMIC_REG_BASE + 0x0210)
#define MT6351_OCSTATUS1             (MT6351_PMIC_REG_BASE + 0x0212)
#define MT6351_OCSTATUS2             (MT6351_PMIC_REG_BASE + 0x0214)
#define MT6351_PGDEBSTATUS0          (MT6351_PMIC_REG_BASE + 0x0216)
#define MT6351_PGDEBSTATU1           (MT6351_PMIC_REG_BASE + 0x0218)
#define MT6351_PGSTATUS0             (MT6351_PMIC_REG_BASE + 0x021A)
#define MT6351_PGSTATUS1             (MT6351_PMIC_REG_BASE + 0x021C)
#define MT6351_THERMALSTATUS         (MT6351_PMIC_REG_BASE + 0x021E)
#define MT6351_TOPSTATUS             (MT6351_PMIC_REG_BASE + 0x0220)
#define MT6351_TDSEL_CON             (MT6351_PMIC_REG_BASE + 0x0222)
#define MT6351_RDSEL_CON             (MT6351_PMIC_REG_BASE + 0x0224)
#define MT6351_SMT_CON0              (MT6351_PMIC_REG_BASE + 0x0226)
#define MT6351_SMT_CON1              (MT6351_PMIC_REG_BASE + 0x0228)
#define MT6351_SMT_CON2              (MT6351_PMIC_REG_BASE + 0x022A)
#define MT6351_DRV_CON0              (MT6351_PMIC_REG_BASE + 0x022C)
#define MT6351_DRV_CON1              (MT6351_PMIC_REG_BASE + 0x022E)
#define MT6351_DRV_CON2              (MT6351_PMIC_REG_BASE + 0x0230)
#define MT6351_DRV_CON3              (MT6351_PMIC_REG_BASE + 0x0232)
#define MT6351_TOP_STATUS            (MT6351_PMIC_REG_BASE + 0x0234)
#define MT6351_TOP_STATUS_SET        (MT6351_PMIC_REG_BASE + 0x0236)
#define MT6351_TOP_STATUS_CLR        (MT6351_PMIC_REG_BASE + 0x0238)
#define MT6351_TOP_CKPDN_CON0        (MT6351_PMIC_REG_BASE + 0x023A)
#define MT6351_TOP_CKPDN_CON0_SET    (MT6351_PMIC_REG_BASE + 0x023C)
#define MT6351_TOP_CKPDN_CON0_CLR    (MT6351_PMIC_REG_BASE + 0x023E)
#define MT6351_TOP_CKPDN_CON1        (MT6351_PMIC_REG_BASE + 0x0240)
#define MT6351_TOP_CKPDN_CON1_SET    (MT6351_PMIC_REG_BASE + 0x0242)
#define MT6351_TOP_CKPDN_CON1_CLR    (MT6351_PMIC_REG_BASE + 0x0244)
#define MT6351_TOP_CKPDN_CON2        (MT6351_PMIC_REG_BASE + 0x0246)
#define MT6351_TOP_CKPDN_CON2_SET    (MT6351_PMIC_REG_BASE + 0x0248)
#define MT6351_TOP_CKPDN_CON2_CLR    (MT6351_PMIC_REG_BASE + 0x024A)
#define MT6351_TOP_CKPDN_CON3        (MT6351_PMIC_REG_BASE + 0x024C)
#define MT6351_TOP_CKPDN_CON3_SET    (MT6351_PMIC_REG_BASE + 0x024E)
#define MT6351_TOP_CKPDN_CON3_CLR    (MT6351_PMIC_REG_BASE + 0x0250)
#define MT6351_TOP_CKPDN_CON4        (MT6351_PMIC_REG_BASE + 0x0252)
#define MT6351_TOP_CKPDN_CON4_SET    (MT6351_PMIC_REG_BASE + 0x0254)
#define MT6351_TOP_CKPDN_CON4_CLR    (MT6351_PMIC_REG_BASE + 0x0256)
#define MT6351_TOP_CKPDN_CON5        (MT6351_PMIC_REG_BASE + 0x0258)
#define MT6351_TOP_CKPDN_CON5_SET    (MT6351_PMIC_REG_BASE + 0x025A)
#define MT6351_TOP_CKPDN_CON5_CLR    (MT6351_PMIC_REG_BASE + 0x025C)
#define MT6351_TOP_CKSEL_CON0        (MT6351_PMIC_REG_BASE + 0x025E)
#define MT6351_TOP_CKSEL_CON0_SET    (MT6351_PMIC_REG_BASE + 0x0260)
#define MT6351_TOP_CKSEL_CON0_CLR    (MT6351_PMIC_REG_BASE + 0x0262)
#define MT6351_TOP_CKSEL_CON1        (MT6351_PMIC_REG_BASE + 0x0264)
#define MT6351_TOP_CKSEL_CON1_SET    (MT6351_PMIC_REG_BASE + 0x0266)
#define MT6351_TOP_CKSEL_CON1_CLR    (MT6351_PMIC_REG_BASE + 0x0268)
#define MT6351_TOP_CKSEL_CON2        (MT6351_PMIC_REG_BASE + 0x026A)
#define MT6351_TOP_CKSEL_CON2_SET    (MT6351_PMIC_REG_BASE + 0x026C)
#define MT6351_TOP_CKSEL_CON2_CLR    (MT6351_PMIC_REG_BASE + 0x026E)
#define MT6351_TOP_CKSEL_CON3        (MT6351_PMIC_REG_BASE + 0x0270)
#define MT6351_TOP_CKSEL_CON3_SET    (MT6351_PMIC_REG_BASE + 0x0272)
#define MT6351_TOP_CKSEL_CON3_CLR    (MT6351_PMIC_REG_BASE + 0x0274)
#define MT6351_TOP_CKDIVSEL_CON0     (MT6351_PMIC_REG_BASE + 0x0276)
#define MT6351_TOP_CKDIVSEL_CON0_SET (MT6351_PMIC_REG_BASE + 0x0278)
#define MT6351_TOP_CKDIVSEL_CON0_CLR (MT6351_PMIC_REG_BASE + 0x027A)
#define MT6351_TOP_CKDIVSEL_CON1     (MT6351_PMIC_REG_BASE + 0x027C)
#define MT6351_TOP_CKDIVSEL_CON1_SET (MT6351_PMIC_REG_BASE + 0x027E)
#define MT6351_TOP_CKDIVSEL_CON1_CLR (MT6351_PMIC_REG_BASE + 0x0280)
#define MT6351_TOP_CKHWEN_CON0       (MT6351_PMIC_REG_BASE + 0x0282)
#define MT6351_TOP_CKHWEN_CON0_SET   (MT6351_PMIC_REG_BASE + 0x0284)
#define MT6351_TOP_CKHWEN_CON0_CLR   (MT6351_PMIC_REG_BASE + 0x0286)
#define MT6351_TOP_CKHWEN_CON1       (MT6351_PMIC_REG_BASE + 0x0288)
#define MT6351_TOP_CKHWEN_CON1_SET   (MT6351_PMIC_REG_BASE + 0x028A)
#define MT6351_TOP_CKHWEN_CON1_CLR   (MT6351_PMIC_REG_BASE + 0x028C)
#define MT6351_TOP_CKHWEN_CON2       (MT6351_PMIC_REG_BASE + 0x028E)
#define MT6351_TOP_CKHWEN_CON2_SET   (MT6351_PMIC_REG_BASE + 0x0290)
#define MT6351_TOP_CKHWEN_CON2_CLR   (MT6351_PMIC_REG_BASE + 0x0292)
#define MT6351_TOP_CKTST_CON0        (MT6351_PMIC_REG_BASE + 0x0294)
#define MT6351_TOP_CKTST_CON1        (MT6351_PMIC_REG_BASE + 0x0296)
#define MT6351_TOP_CKTST_CON2        (MT6351_PMIC_REG_BASE + 0x0298)
#define MT6351_TOP_CLKSQ             (MT6351_PMIC_REG_BASE + 0x029A)
#define MT6351_TOP_CLKSQ_SET         (MT6351_PMIC_REG_BASE + 0x029C)
#define MT6351_TOP_CLKSQ_CLR         (MT6351_PMIC_REG_BASE + 0x029E)
#define MT6351_TOP_CLKSQ_RTC         (MT6351_PMIC_REG_BASE + 0x02A0)
#define MT6351_TOP_CLKSQ_RTC_SET     (MT6351_PMIC_REG_BASE + 0x02A2)
#define MT6351_TOP_CLKSQ_RTC_CLR     (MT6351_PMIC_REG_BASE + 0x02A4)
#define MT6351_TOP_CLK_TRIM          (MT6351_PMIC_REG_BASE + 0x02A6)
#define MT6351_TOP_RST_CON0          (MT6351_PMIC_REG_BASE + 0x02A8)
#define MT6351_TOP_RST_CON0_SET      (MT6351_PMIC_REG_BASE + 0x02AA)
#define MT6351_TOP_RST_CON0_CLR      (MT6351_PMIC_REG_BASE + 0x02AC)
#define MT6351_TOP_RST_CON1          (MT6351_PMIC_REG_BASE + 0x02AE)
#define MT6351_TOP_RST_CON1_SET      (MT6351_PMIC_REG_BASE + 0x02B0)
#define MT6351_TOP_RST_CON1_CLR      (MT6351_PMIC_REG_BASE + 0x02B2)
#define MT6351_TOP_RST_CON2          (MT6351_PMIC_REG_BASE + 0x02B4)
#define MT6351_TOP_RST_MISC          (MT6351_PMIC_REG_BASE + 0x02B6)
#define MT6351_TOP_RST_MISC_SET      (MT6351_PMIC_REG_BASE + 0x02B8)
#define MT6351_TOP_RST_MISC_CLR      (MT6351_PMIC_REG_BASE + 0x02BA)
#define MT6351_TOP_RST_STATUS        (MT6351_PMIC_REG_BASE + 0x02BC)
#define MT6351_TOP_RST_STATUS_SET    (MT6351_PMIC_REG_BASE + 0x02BE)
#define MT6351_TOP_RST_STATUS_CLR    (MT6351_PMIC_REG_BASE + 0x02C0)
#define MT6351_INT_CON0              (MT6351_PMIC_REG_BASE + 0x02C2)
#define MT6351_INT_CON0_SET          (MT6351_PMIC_REG_BASE + 0x02C4)
#define MT6351_INT_CON0_CLR          (MT6351_PMIC_REG_BASE + 0x02C6)
#define MT6351_INT_CON1              (MT6351_PMIC_REG_BASE + 0x02C8)
#define MT6351_INT_CON1_SET          (MT6351_PMIC_REG_BASE + 0x02CA)
#define MT6351_INT_CON1_CLR          (MT6351_PMIC_REG_BASE + 0x02CC)
#define MT6351_INT_CON2              (MT6351_PMIC_REG_BASE + 0x02CE)
#define MT6351_INT_CON2_SET          (MT6351_PMIC_REG_BASE + 0x02D0)
#define MT6351_INT_CON2_CLR          (MT6351_PMIC_REG_BASE + 0x02D2)
#define MT6351_INT_CON3              (MT6351_PMIC_REG_BASE + 0x02D4)
#define MT6351_INT_CON3_SET          (MT6351_PMIC_REG_BASE + 0x02D6)
#define MT6351_INT_CON3_CLR          (MT6351_PMIC_REG_BASE + 0x02D8)
#define MT6351_INT_MISC_CON          (MT6351_PMIC_REG_BASE + 0x02DA)
#define MT6351_INT_MISC_CON_SET      (MT6351_PMIC_REG_BASE + 0x02DC)
#define MT6351_INT_MISC_CON_CLR      (MT6351_PMIC_REG_BASE + 0x02DE)
#define MT6351_INT_STATUS0           (MT6351_PMIC_REG_BASE + 0x02E0)
#define MT6351_INT_STATUS1           (MT6351_PMIC_REG_BASE + 0x02E2)
#define MT6351_INT_STATUS2           (MT6351_PMIC_REG_BASE + 0x02E4)
#define MT6351_INT_STATUS3           (MT6351_PMIC_REG_BASE + 0x02E6)
#define MT6351_OC_GEAR_0             (MT6351_PMIC_REG_BASE + 0x02E8)
#define MT6351_FQMTR_CON0            (MT6351_PMIC_REG_BASE + 0x02EA)
#define MT6351_FQMTR_CON1            (MT6351_PMIC_REG_BASE + 0x02EC)
#define MT6351_FQMTR_CON2            (MT6351_PMIC_REG_BASE + 0x02EE)
#define MT6351_RG_SPI_CON            (MT6351_PMIC_REG_BASE + 0x02F0)
#define MT6351_DEW_DIO_EN            (MT6351_PMIC_REG_BASE + 0x02F2)
#define MT6351_DEW_READ_TEST         (MT6351_PMIC_REG_BASE + 0x02F4)
#define MT6351_DEW_WRITE_TEST        (MT6351_PMIC_REG_BASE + 0x02F6)
#define MT6351_DEW_CRC_SWRST         (MT6351_PMIC_REG_BASE + 0x02F8)
#define MT6351_DEW_CRC_EN            (MT6351_PMIC_REG_BASE + 0x02FA)
#define MT6351_DEW_CRC_VAL           (MT6351_PMIC_REG_BASE + 0x02FC)
#define MT6351_DEW_DBG_MON_SEL       (MT6351_PMIC_REG_BASE + 0x02FE)
#define MT6351_DEW_CIPHER_KEY_SEL    (MT6351_PMIC_REG_BASE + 0x0300)
#define MT6351_DEW_CIPHER_IV_SEL     (MT6351_PMIC_REG_BASE + 0x0302)
#define MT6351_DEW_CIPHER_EN         (MT6351_PMIC_REG_BASE + 0x0304)
#define MT6351_DEW_CIPHER_RDY        (MT6351_PMIC_REG_BASE + 0x0306)
#define MT6351_DEW_CIPHER_MODE       (MT6351_PMIC_REG_BASE + 0x0308)
#define MT6351_DEW_CIPHER_SWRST      (MT6351_PMIC_REG_BASE + 0x030A)
#define MT6351_DEW_RDDMY_NO          (MT6351_PMIC_REG_BASE + 0x030C)
#define MT6351_INT_TYPE_CON0         (MT6351_PMIC_REG_BASE + 0x030E)
#define MT6351_INT_TYPE_CON0_SET     (MT6351_PMIC_REG_BASE + 0x0310)
#define MT6351_INT_TYPE_CON0_CLR     (MT6351_PMIC_REG_BASE + 0x0312)
#define MT6351_INT_TYPE_CON1         (MT6351_PMIC_REG_BASE + 0x0314)
#define MT6351_INT_TYPE_CON1_SET     (MT6351_PMIC_REG_BASE + 0x0316)
#define MT6351_INT_TYPE_CON1_CLR     (MT6351_PMIC_REG_BASE + 0x0318)
#define MT6351_INT_TYPE_CON2         (MT6351_PMIC_REG_BASE + 0x031A)
#define MT6351_INT_TYPE_CON2_SET     (MT6351_PMIC_REG_BASE + 0x031C)
#define MT6351_INT_TYPE_CON2_CLR     (MT6351_PMIC_REG_BASE + 0x031E)
#define MT6351_INT_TYPE_CON3         (MT6351_PMIC_REG_BASE + 0x0320)
#define MT6351_INT_TYPE_CON3_SET     (MT6351_PMIC_REG_BASE + 0x0322)
#define MT6351_INT_TYPE_CON3_CLR     (MT6351_PMIC_REG_BASE + 0x0324)
#define MT6351_INT_STA               (MT6351_PMIC_REG_BASE + 0x0326)
#define MT6351_BUCK_ALL_CON0         (MT6351_PMIC_REG_BASE + 0x0400)
#define MT6351_BUCK_ALL_CON1         (MT6351_PMIC_REG_BASE + 0x0402)
#define MT6351_BUCK_ALL_CON2         (MT6351_PMIC_REG_BASE + 0x0404)
#define MT6351_BUCK_ALL_CON3         (MT6351_PMIC_REG_BASE + 0x0406)
#define MT6351_BUCK_ALL_CON4         (MT6351_PMIC_REG_BASE + 0x0408)
#define MT6351_BUCK_ALL_CON5         (MT6351_PMIC_REG_BASE + 0x040A)
#define MT6351_BUCK_ALL_CON6         (MT6351_PMIC_REG_BASE + 0x040C)
#define MT6351_BUCK_DLC_VPA_CON0     (MT6351_PMIC_REG_BASE + 0x040E)
#define MT6351_BUCK_DLC_VPA_CON1     (MT6351_PMIC_REG_BASE + 0x0410)
#define MT6351_BUCK_DLC_VPA_CON2     (MT6351_PMIC_REG_BASE + 0x0412)
#define MT6351_BUCK_DVS_VPA_CON0     (MT6351_PMIC_REG_BASE + 0x0414)
#define MT6351_BUCK_VOW_CON0         (MT6351_PMIC_REG_BASE + 0x0416)
#define MT6351_BUCK_VOW_CON1         (MT6351_PMIC_REG_BASE + 0x0418)
#define MT6351_BUCK_VOW_CON2         (MT6351_PMIC_REG_BASE + 0x041A)
#define MT6351_BUCK_VOW_CON3         (MT6351_PMIC_REG_BASE + 0x041C)
#define MT6351_BUCK_OC_CON0          (MT6351_PMIC_REG_BASE + 0x041E)
#define MT6351_BUCK_OC_CON1          (MT6351_PMIC_REG_BASE + 0x0420)
#define MT6351_BUCK_OC_CON2          (MT6351_PMIC_REG_BASE + 0x0422)
#define MT6351_BUCK_OC_CON3          (MT6351_PMIC_REG_BASE + 0x0424)
#define MT6351_BUCK_OC_CON4          (MT6351_PMIC_REG_BASE + 0x0426)
#define MT6351_BUCK_OC_VCORE_CON0    (MT6351_PMIC_REG_BASE + 0x0428)
#define MT6351_BUCK_OC_VGPU_CON0     (MT6351_PMIC_REG_BASE + 0x042A)
#define MT6351_BUCK_OC_VMODEM_CON0   (MT6351_PMIC_REG_BASE + 0x042C)
#define MT6351_BUCK_OC_VMD1_CON0     (MT6351_PMIC_REG_BASE + 0x042E)
#define MT6351_BUCK_OC_VSRAM_MD_CON0 (MT6351_PMIC_REG_BASE + 0x0430)
#define MT6351_BUCK_OC_VS1_CON0      (MT6351_PMIC_REG_BASE + 0x0432)
#define MT6351_BUCK_OC_VS2_CON0      (MT6351_PMIC_REG_BASE + 0x0434)
#define MT6351_BUCK_OC_VPA_CON0      (MT6351_PMIC_REG_BASE + 0x0436)
#define MT6351_SMPS_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0438)
#define MT6351_SMPS_ANA_CON1         (MT6351_PMIC_REG_BASE + 0x043A)
#define MT6351_SMPS_ANA_CON2         (MT6351_PMIC_REG_BASE + 0x043C)
#define MT6351_SMPS_ANA_CON3         (MT6351_PMIC_REG_BASE + 0x043E)
#define MT6351_SMPS_ANA_CON4         (MT6351_PMIC_REG_BASE + 0x0440)
#define MT6351_SMPS_ANA_CON5         (MT6351_PMIC_REG_BASE + 0x0442)
#define MT6351_SMPS_ANA_CON6         (MT6351_PMIC_REG_BASE + 0x0444)
#define MT6351_SMPS_ANA_CON7         (MT6351_PMIC_REG_BASE + 0x0446)
#define MT6351_SMPS_ANA_CON8         (MT6351_PMIC_REG_BASE + 0x0448)
#define MT6351_SMPS_ANA_CON9         (MT6351_PMIC_REG_BASE + 0x044A)
#define MT6351_SMPS_ANA_CON10        (MT6351_PMIC_REG_BASE + 0x044C)
#define MT6351_VCORE_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x044E)
#define MT6351_VCORE_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0450)
#define MT6351_VCORE_ANA_CON2        (MT6351_PMIC_REG_BASE + 0x0452)
#define MT6351_VCORE_ANA_CON3        (MT6351_PMIC_REG_BASE + 0x0454)
#define MT6351_VCORE_ANA_CON4        (MT6351_PMIC_REG_BASE + 0x0456)
#define MT6351_VCORE_ANA_CON5        (MT6351_PMIC_REG_BASE + 0x0458)
#define MT6351_VCORE_ANA_CON6        (MT6351_PMIC_REG_BASE + 0x045A)
#define MT6351_VCORE_ANA_CON7        (MT6351_PMIC_REG_BASE + 0x045C)
#define MT6351_VCORE_ANA_CON8        (MT6351_PMIC_REG_BASE + 0x045E)
#define MT6351_VCORE_ANA_CON9        (MT6351_PMIC_REG_BASE + 0x0460)
#define MT6351_VGPU_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0462)
#define MT6351_VGPU_ANA_CON1         (MT6351_PMIC_REG_BASE + 0x0464)
#define MT6351_VGPU_ANA_CON2         (MT6351_PMIC_REG_BASE + 0x0466)
#define MT6351_VGPU_ANA_CON3         (MT6351_PMIC_REG_BASE + 0x0468)
#define MT6351_VGPU_ANA_CON4         (MT6351_PMIC_REG_BASE + 0x046A)
#define MT6351_VGPU_ANA_CON5         (MT6351_PMIC_REG_BASE + 0x046C)
#define MT6351_VGPU_ANA_CON6         (MT6351_PMIC_REG_BASE + 0x046E)
#define MT6351_VGPU_ANA_CON7         (MT6351_PMIC_REG_BASE + 0x0470)
#define MT6351_VGPU_ANA_CON8         (MT6351_PMIC_REG_BASE + 0x0472)
#define MT6351_VGPU_ANA_CON9         (MT6351_PMIC_REG_BASE + 0x0474)
#define MT6351_VSRAM_MD_ANA_CON0     (MT6351_PMIC_REG_BASE + 0x0476)
#define MT6351_VSRAM_MD_ANA_CON1     (MT6351_PMIC_REG_BASE + 0x0478)
#define MT6351_VSRAM_MD_ANA_CON2     (MT6351_PMIC_REG_BASE + 0x047A)
#define MT6351_VSRAM_MD_ANA_CON3     (MT6351_PMIC_REG_BASE + 0x047C)
#define MT6351_VSRAM_MD_ANA_CON4     (MT6351_PMIC_REG_BASE + 0x047E)
#define MT6351_VSRAM_MD_ANA_CON5     (MT6351_PMIC_REG_BASE + 0x0480)
#define MT6351_VSRAM_MD_ANA_CON6     (MT6351_PMIC_REG_BASE + 0x0482)
#define MT6351_VSRAM_MD_ANA_CON7     (MT6351_PMIC_REG_BASE + 0x0484)
#define MT6351_VSRAM_MD_ANA_CON8     (MT6351_PMIC_REG_BASE + 0x0486)
#define MT6351_VSRAM_MD_ANA_CON9     (MT6351_PMIC_REG_BASE + 0x0488)
#define MT6351_VMODEM_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x048A)
#define MT6351_VMODEM_ANA_CON1       (MT6351_PMIC_REG_BASE + 0x048C)
#define MT6351_VMODEM_ANA_CON2       (MT6351_PMIC_REG_BASE + 0x048E)
#define MT6351_VMODEM_ANA_CON3       (MT6351_PMIC_REG_BASE + 0x0490)
#define MT6351_VMODEM_ANA_CON4       (MT6351_PMIC_REG_BASE + 0x0492)
#define MT6351_VMODEM_ANA_CON5       (MT6351_PMIC_REG_BASE + 0x0494)
#define MT6351_VMODEM_ANA_CON6       (MT6351_PMIC_REG_BASE + 0x0496)
#define MT6351_VMODEM_ANA_CON7       (MT6351_PMIC_REG_BASE + 0x0498)
#define MT6351_VMODEM_ANA_CON8       (MT6351_PMIC_REG_BASE + 0x049A)
#define MT6351_VMODEM_ANA_CON9       (MT6351_PMIC_REG_BASE + 0x049C)
#define MT6351_VMD1_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x049E)
#define MT6351_VMD1_ANA_CON1         (MT6351_PMIC_REG_BASE + 0x04A0)
#define MT6351_VMD1_ANA_CON2         (MT6351_PMIC_REG_BASE + 0x04A2)
#define MT6351_VMD1_ANA_CON3         (MT6351_PMIC_REG_BASE + 0x04A4)
#define MT6351_VMD1_ANA_CON4         (MT6351_PMIC_REG_BASE + 0x04A6)
#define MT6351_VMD1_ANA_CON5         (MT6351_PMIC_REG_BASE + 0x04A8)
#define MT6351_VMD1_ANA_CON6         (MT6351_PMIC_REG_BASE + 0x04AA)
#define MT6351_VMD1_ANA_CON7         (MT6351_PMIC_REG_BASE + 0x04AC)
#define MT6351_VMD1_ANA_CON8         (MT6351_PMIC_REG_BASE + 0x04AE)
#define MT6351_VMD1_ANA_CON9         (MT6351_PMIC_REG_BASE + 0x04B0)
#define MT6351_VS1_ANA_CON0          (MT6351_PMIC_REG_BASE + 0x04B2)
#define MT6351_VS1_ANA_CON1          (MT6351_PMIC_REG_BASE + 0x04B4)
#define MT6351_VS1_ANA_CON2          (MT6351_PMIC_REG_BASE + 0x04B6)
#define MT6351_VS1_ANA_CON3          (MT6351_PMIC_REG_BASE + 0x04B8)
#define MT6351_VS1_ANA_CON4          (MT6351_PMIC_REG_BASE + 0x04BA)
#define MT6351_VS1_ANA_CON5          (MT6351_PMIC_REG_BASE + 0x04BC)
#define MT6351_VS1_ANA_CON6          (MT6351_PMIC_REG_BASE + 0x04BE)
#define MT6351_VS1_ANA_CON7          (MT6351_PMIC_REG_BASE + 0x04C0)
#define MT6351_VS1_ANA_CON8          (MT6351_PMIC_REG_BASE + 0x04C2)
#define MT6351_VS1_ANA_CON9          (MT6351_PMIC_REG_BASE + 0x04C4)
#define MT6351_VS2_ANA_CON0          (MT6351_PMIC_REG_BASE + 0x04C6)
#define MT6351_VS2_ANA_CON1          (MT6351_PMIC_REG_BASE + 0x04C8)
#define MT6351_VS2_ANA_CON2          (MT6351_PMIC_REG_BASE + 0x04CA)
#define MT6351_VS2_ANA_CON3          (MT6351_PMIC_REG_BASE + 0x04CC)
#define MT6351_VS2_ANA_CON4          (MT6351_PMIC_REG_BASE + 0x04CE)
#define MT6351_VS2_ANA_CON5          (MT6351_PMIC_REG_BASE + 0x04D0)
#define MT6351_VS2_ANA_CON6          (MT6351_PMIC_REG_BASE + 0x04D2)
#define MT6351_VS2_ANA_CON7          (MT6351_PMIC_REG_BASE + 0x04D4)
#define MT6351_VS2_ANA_CON8          (MT6351_PMIC_REG_BASE + 0x04D6)
#define MT6351_VS2_ANA_CON9          (MT6351_PMIC_REG_BASE + 0x04D8)
#define MT6351_VPA_ANA_CON0          (MT6351_PMIC_REG_BASE + 0x04DA)
#define MT6351_VPA_ANA_CON1          (MT6351_PMIC_REG_BASE + 0x04DC)
#define MT6351_VPA_ANA_CON2          (MT6351_PMIC_REG_BASE + 0x04DE)
#define MT6351_VPA_ANA_CON3          (MT6351_PMIC_REG_BASE + 0x04E0)
#define MT6351_VPA_ANA_CON4          (MT6351_PMIC_REG_BASE + 0x04E2)
#define MT6351_VPA_ANA_CON5          (MT6351_PMIC_REG_BASE + 0x04E4)
#define MT6351_BUCK_VCORE_CON0       (MT6351_PMIC_REG_BASE + 0x0600)
#define MT6351_BUCK_VCORE_CON1       (MT6351_PMIC_REG_BASE + 0x0602)
#define MT6351_BUCK_VCORE_CON2       (MT6351_PMIC_REG_BASE + 0x0604)
#define MT6351_BUCK_VCORE_CON3       (MT6351_PMIC_REG_BASE + 0x0606)
#define MT6351_BUCK_VCORE_CON4       (MT6351_PMIC_REG_BASE + 0x0608)
#define MT6351_BUCK_VCORE_CON5       (MT6351_PMIC_REG_BASE + 0x060A)
#define MT6351_BUCK_VCORE_CON6       (MT6351_PMIC_REG_BASE + 0x060C)
#define MT6351_BUCK_VCORE_CON7       (MT6351_PMIC_REG_BASE + 0x060E)
#define MT6351_BUCK_VCORE_CON8       (MT6351_PMIC_REG_BASE + 0x0610)
#define MT6351_BUCK_VCORE_CON9       (MT6351_PMIC_REG_BASE + 0x0612)
#define MT6351_BUCK_VGPU_CON0        (MT6351_PMIC_REG_BASE + 0x0614)
#define MT6351_BUCK_VGPU_CON1        (MT6351_PMIC_REG_BASE + 0x0616)
#define MT6351_BUCK_VGPU_CON2        (MT6351_PMIC_REG_BASE + 0x0618)
#define MT6351_BUCK_VGPU_CON3        (MT6351_PMIC_REG_BASE + 0x061A)
#define MT6351_BUCK_VGPU_CON4        (MT6351_PMIC_REG_BASE + 0x061C)
#define MT6351_BUCK_VGPU_CON5        (MT6351_PMIC_REG_BASE + 0x061E)
#define MT6351_BUCK_VGPU_CON6        (MT6351_PMIC_REG_BASE + 0x0620)
#define MT6351_BUCK_VGPU_CON7        (MT6351_PMIC_REG_BASE + 0x0622)
#define MT6351_BUCK_VGPU_CON8        (MT6351_PMIC_REG_BASE + 0x0624)
#define MT6351_BUCK_VGPU_CON9        (MT6351_PMIC_REG_BASE + 0x0626)
#define MT6351_BUCK_VMODEM_CON0      (MT6351_PMIC_REG_BASE + 0x0628)
#define MT6351_BUCK_VMODEM_CON1      (MT6351_PMIC_REG_BASE + 0x062A)
#define MT6351_BUCK_VMODEM_CON2      (MT6351_PMIC_REG_BASE + 0x062C)
#define MT6351_BUCK_VMODEM_CON3      (MT6351_PMIC_REG_BASE + 0x062E)
#define MT6351_BUCK_VMODEM_CON4      (MT6351_PMIC_REG_BASE + 0x0630)
#define MT6351_BUCK_VMODEM_CON5      (MT6351_PMIC_REG_BASE + 0x0632)
#define MT6351_BUCK_VMODEM_CON6      (MT6351_PMIC_REG_BASE + 0x0634)
#define MT6351_BUCK_VMODEM_CON7      (MT6351_PMIC_REG_BASE + 0x0636)
#define MT6351_BUCK_VMODEM_CON8      (MT6351_PMIC_REG_BASE + 0x0638)
#define MT6351_BUCK_VMODEM_CON9      (MT6351_PMIC_REG_BASE + 0x063A)
#define MT6351_BUCK_VMD1_CON0        (MT6351_PMIC_REG_BASE + 0x063C)
#define MT6351_BUCK_VMD1_CON1        (MT6351_PMIC_REG_BASE + 0x063E)
#define MT6351_BUCK_VMD1_CON2        (MT6351_PMIC_REG_BASE + 0x0640)
#define MT6351_BUCK_VMD1_CON3        (MT6351_PMIC_REG_BASE + 0x0642)
#define MT6351_BUCK_VMD1_CON4        (MT6351_PMIC_REG_BASE + 0x0644)
#define MT6351_BUCK_VMD1_CON5        (MT6351_PMIC_REG_BASE + 0x0646)
#define MT6351_BUCK_VMD1_CON6        (MT6351_PMIC_REG_BASE + 0x0648)
#define MT6351_BUCK_VMD1_CON7        (MT6351_PMIC_REG_BASE + 0x064A)
#define MT6351_BUCK_VMD1_CON8        (MT6351_PMIC_REG_BASE + 0x064C)
#define MT6351_BUCK_VMD1_CON9        (MT6351_PMIC_REG_BASE + 0x064E)
#define MT6351_BUCK_VSRAM_MD_CON0    (MT6351_PMIC_REG_BASE + 0x0650)
#define MT6351_BUCK_VSRAM_MD_CON1    (MT6351_PMIC_REG_BASE + 0x0652)
#define MT6351_BUCK_VSRAM_MD_CON2    (MT6351_PMIC_REG_BASE + 0x0654)
#define MT6351_BUCK_VSRAM_MD_CON3    (MT6351_PMIC_REG_BASE + 0x0656)
#define MT6351_BUCK_VSRAM_MD_CON4    (MT6351_PMIC_REG_BASE + 0x0658)
#define MT6351_BUCK_VSRAM_MD_CON5    (MT6351_PMIC_REG_BASE + 0x065A)
#define MT6351_BUCK_VSRAM_MD_CON6    (MT6351_PMIC_REG_BASE + 0x065C)
#define MT6351_BUCK_VSRAM_MD_CON7    (MT6351_PMIC_REG_BASE + 0x065E)
#define MT6351_BUCK_VSRAM_MD_CON8    (MT6351_PMIC_REG_BASE + 0x0660)
#define MT6351_BUCK_VSRAM_MD_CON9    (MT6351_PMIC_REG_BASE + 0x0662)
#define MT6351_BUCK_VS1_CON0         (MT6351_PMIC_REG_BASE + 0x0664)
#define MT6351_BUCK_VS1_CON1         (MT6351_PMIC_REG_BASE + 0x0666)
#define MT6351_BUCK_VS1_CON2         (MT6351_PMIC_REG_BASE + 0x0668)
#define MT6351_BUCK_VS1_CON3         (MT6351_PMIC_REG_BASE + 0x066A)
#define MT6351_BUCK_VS1_CON4         (MT6351_PMIC_REG_BASE + 0x066C)
#define MT6351_BUCK_VS1_CON5         (MT6351_PMIC_REG_BASE + 0x066E)
#define MT6351_BUCK_VS1_CON6         (MT6351_PMIC_REG_BASE + 0x0670)
#define MT6351_BUCK_VS1_CON7         (MT6351_PMIC_REG_BASE + 0x0672)
#define MT6351_BUCK_VS1_CON8         (MT6351_PMIC_REG_BASE + 0x0674)
#define MT6351_BUCK_VS1_CON9         (MT6351_PMIC_REG_BASE + 0x0676)
#define MT6351_BUCK_VS2_CON0         (MT6351_PMIC_REG_BASE + 0x0678)
#define MT6351_BUCK_VS2_CON1         (MT6351_PMIC_REG_BASE + 0x067A)
#define MT6351_BUCK_VS2_CON2         (MT6351_PMIC_REG_BASE + 0x067C)
#define MT6351_BUCK_VS2_CON3         (MT6351_PMIC_REG_BASE + 0x067E)
#define MT6351_BUCK_VS2_CON4         (MT6351_PMIC_REG_BASE + 0x0680)
#define MT6351_BUCK_VS2_CON5         (MT6351_PMIC_REG_BASE + 0x0682)
#define MT6351_BUCK_VS2_CON6         (MT6351_PMIC_REG_BASE + 0x0684)
#define MT6351_BUCK_VS2_CON7         (MT6351_PMIC_REG_BASE + 0x0686)
#define MT6351_BUCK_VS2_CON8         (MT6351_PMIC_REG_BASE + 0x0688)
#define MT6351_BUCK_VS2_CON9         (MT6351_PMIC_REG_BASE + 0x068A)
#define MT6351_BUCK_VPA_CON0         (MT6351_PMIC_REG_BASE + 0x068C)
#define MT6351_BUCK_VPA_CON1         (MT6351_PMIC_REG_BASE + 0x068E)
#define MT6351_BUCK_VPA_CON2         (MT6351_PMIC_REG_BASE + 0x0690)
#define MT6351_BUCK_VPA_CON3         (MT6351_PMIC_REG_BASE + 0x0692)
#define MT6351_BUCK_VPA_CON4         (MT6351_PMIC_REG_BASE + 0x0694)
#define MT6351_BUCK_VPA_CON5         (MT6351_PMIC_REG_BASE + 0x0696)
#define MT6351_BUCK_VPA_CON6         (MT6351_PMIC_REG_BASE + 0x0698)
#define MT6351_BUCK_VPA_CON7         (MT6351_PMIC_REG_BASE + 0x069A)
#define MT6351_BUCK_VPA_CON8         (MT6351_PMIC_REG_BASE + 0x069C)
#define MT6351_BUCK_VPA_CON9         (MT6351_PMIC_REG_BASE + 0x069E)
#define MT6351_BUCK_VSRAM_PROC_CON0  (MT6351_PMIC_REG_BASE + 0x06A0)
#define MT6351_BUCK_VSRAM_PROC_CON1  (MT6351_PMIC_REG_BASE + 0x06A2)
#define MT6351_BUCK_VSRAM_PROC_CON2  (MT6351_PMIC_REG_BASE + 0x06A4)
#define MT6351_BUCK_VSRAM_PROC_CON3  (MT6351_PMIC_REG_BASE + 0x06A6)
#define MT6351_BUCK_VSRAM_PROC_CON4  (MT6351_PMIC_REG_BASE + 0x06A8)
#define MT6351_BUCK_VSRAM_PROC_CON5  (MT6351_PMIC_REG_BASE + 0x06AA)
#define MT6351_BUCK_VSRAM_PROC_CON6  (MT6351_PMIC_REG_BASE + 0x06AC)
#define MT6351_BUCK_VSRAM_PROC_CON7  (MT6351_PMIC_REG_BASE + 0x06AE)
#define MT6351_BUCK_VSRAM_PROC_CON8  (MT6351_PMIC_REG_BASE + 0x06B0)
#define MT6351_BUCK_VSRAM_PROC_CON9  (MT6351_PMIC_REG_BASE + 0x06B2)
#define MT6351_BUCK_K_CON0           (MT6351_PMIC_REG_BASE + 0x06B4)
#define MT6351_BUCK_K_CON1           (MT6351_PMIC_REG_BASE + 0x06B6)
#define MT6351_BUCK_K_CON2           (MT6351_PMIC_REG_BASE + 0x06B8)
#define MT6351_BUCK_K_CON3           (MT6351_PMIC_REG_BASE + 0x06BA)
#define MT6351_WDTDBG_CON0           (MT6351_PMIC_REG_BASE + 0x06BC)
#define MT6351_WDTDBG_CON1           (MT6351_PMIC_REG_BASE + 0x06BE)
#define MT6351_WDTDBG_CON2           (MT6351_PMIC_REG_BASE + 0x06C0)
#define MT6351_WDTDBG_CON3           (MT6351_PMIC_REG_BASE + 0x06C2)
#define MT6351_ZCD_CON0              (MT6351_PMIC_REG_BASE + 0x0800)
#define MT6351_ZCD_CON1              (MT6351_PMIC_REG_BASE + 0x0802)
#define MT6351_ZCD_CON2              (MT6351_PMIC_REG_BASE + 0x0804)
#define MT6351_ZCD_CON3              (MT6351_PMIC_REG_BASE + 0x0806)
#define MT6351_ZCD_CON4              (MT6351_PMIC_REG_BASE + 0x0808)
#define MT6351_ZCD_CON5              (MT6351_PMIC_REG_BASE + 0x080A)
#define MT6351_ISINKA_ANA_CON_0      (MT6351_PMIC_REG_BASE + 0x080C)
#define MT6351_ISINKB_ANA_CON_0      (MT6351_PMIC_REG_BASE + 0x080E)
#define MT6351_ISINK0_CON0           (MT6351_PMIC_REG_BASE + 0x0810)
#define MT6351_ISINK0_CON1           (MT6351_PMIC_REG_BASE + 0x0812)
#define MT6351_ISINK0_CON2           (MT6351_PMIC_REG_BASE + 0x0814)
#define MT6351_ISINK0_CON3           (MT6351_PMIC_REG_BASE + 0x0816)
#define MT6351_ISINK1_CON0           (MT6351_PMIC_REG_BASE + 0x0818)
#define MT6351_ISINK1_CON1           (MT6351_PMIC_REG_BASE + 0x081A)
#define MT6351_ISINK1_CON2           (MT6351_PMIC_REG_BASE + 0x081C)
#define MT6351_ISINK1_CON3           (MT6351_PMIC_REG_BASE + 0x081E)
#define MT6351_ISINK4_CON0           (MT6351_PMIC_REG_BASE + 0x0820)
#define MT6351_ISINK4_CON1           (MT6351_PMIC_REG_BASE + 0x0822)
#define MT6351_ISINK4_CON2           (MT6351_PMIC_REG_BASE + 0x0824)
#define MT6351_ISINK4_CON3           (MT6351_PMIC_REG_BASE + 0x0826)
#define MT6351_ISINK5_CON0           (MT6351_PMIC_REG_BASE + 0x0828)
#define MT6351_ISINK5_CON1           (MT6351_PMIC_REG_BASE + 0x082A)
#define MT6351_ISINK5_CON2           (MT6351_PMIC_REG_BASE + 0x082C)
#define MT6351_ISINK5_CON3           (MT6351_PMIC_REG_BASE + 0x082E)
#define MT6351_ISINK_ANA1            (MT6351_PMIC_REG_BASE + 0x0830)
#define MT6351_ISINK_PHASE_DLY       (MT6351_PMIC_REG_BASE + 0x0832)
#define MT6351_ISINK_SFSTR           (MT6351_PMIC_REG_BASE + 0x0834)
#define MT6351_ISINK_EN_CTRL         (MT6351_PMIC_REG_BASE + 0x0836)
#define MT6351_ISINK_MODE_CTRL       (MT6351_PMIC_REG_BASE + 0x0838)
#define MT6351_ISINK_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x083A)
#define MT6351_ISINK2_CON1           (MT6351_PMIC_REG_BASE + 0x083C)
#define MT6351_ISINK3_CON1           (MT6351_PMIC_REG_BASE + 0x083E)
#define MT6351_ISINK6_CON1           (MT6351_PMIC_REG_BASE + 0x0840)
#define MT6351_ISINK7_CON1           (MT6351_PMIC_REG_BASE + 0x0842)
#define MT6351_ISINK_ANA1_SMPL       (MT6351_PMIC_REG_BASE + 0x0844)
#define MT6351_ISINK_PHASE_DLY_SMPL  (MT6351_PMIC_REG_BASE + 0x0846)
#define MT6351_ISINK_EN_CTRL_SMPL    (MT6351_PMIC_REG_BASE + 0x0848)
#define MT6351_CHRIND_CON0           (MT6351_PMIC_REG_BASE + 0x084A)
#define MT6351_CHRIND_CON1           (MT6351_PMIC_REG_BASE + 0x084C)
#define MT6351_CHRIND_CON2           (MT6351_PMIC_REG_BASE + 0x084E)
#define MT6351_CHRIND_CON3           (MT6351_PMIC_REG_BASE + 0x0850)
#define MT6351_CHRIND_EN_CTRL        (MT6351_PMIC_REG_BASE + 0x0852)
#define MT6351_LDO_VA18_CON0         (MT6351_PMIC_REG_BASE + 0x0A00)
#define MT6351_LDO_VA18_CON1         (MT6351_PMIC_REG_BASE + 0x0A02)
#define MT6351_LDO_VTCXO24_CON0      (MT6351_PMIC_REG_BASE + 0x0A04)
#define MT6351_LDO_VTCXO24_CON1      (MT6351_PMIC_REG_BASE + 0x0A06)
#define MT6351_LDO_VTCXO28_CON0      (MT6351_PMIC_REG_BASE + 0x0A08)
#define MT6351_LDO_VTCXO28_CON1      (MT6351_PMIC_REG_BASE + 0x0A0A)
#define MT6351_LDO_VCN28_CON0        (MT6351_PMIC_REG_BASE + 0x0A0C)
#define MT6351_LDO_VCN28_CON1        (MT6351_PMIC_REG_BASE + 0x0A0E)
#define MT6351_LDO_VCN28_CON2        (MT6351_PMIC_REG_BASE + 0x0A10)
#define MT6351_LDO_VCAMA_CON0        (MT6351_PMIC_REG_BASE + 0x0A12)
#define MT6351_LDO_VCAMA_CON1        (MT6351_PMIC_REG_BASE + 0x0A14)
#define MT6351_LDO_VUSB33_CON0       (MT6351_PMIC_REG_BASE + 0x0A16)
#define MT6351_LDO_VUSB33_CON1       (MT6351_PMIC_REG_BASE + 0x0A18)
#define MT6351_LDO_VUSB33_CON2       (MT6351_PMIC_REG_BASE + 0x0A1A)
#define MT6351_LDO_VSIM1_CON0        (MT6351_PMIC_REG_BASE + 0x0A1C)
#define MT6351_LDO_VSIM1_CON1        (MT6351_PMIC_REG_BASE + 0x0A1E)
#define MT6351_LDO_VSIM1_CON2        (MT6351_PMIC_REG_BASE + 0x0A20)
#define MT6351_LDO_VSIM2_CON0        (MT6351_PMIC_REG_BASE + 0x0A22)
#define MT6351_LDO_VSIM2_CON1        (MT6351_PMIC_REG_BASE + 0x0A24)
#define MT6351_LDO_VSIM2_CON2        (MT6351_PMIC_REG_BASE + 0x0A26)
#define MT6351_LDO_VEMC_CON0         (MT6351_PMIC_REG_BASE + 0x0A28)
#define MT6351_LDO_VEMC_CON1         (MT6351_PMIC_REG_BASE + 0x0A2A)
#define MT6351_LDO_VEMC_CON2         (MT6351_PMIC_REG_BASE + 0x0A2C)
#define MT6351_LDO_VMCH_CON0         (MT6351_PMIC_REG_BASE + 0x0A2E)
#define MT6351_LDO_VMCH_CON1         (MT6351_PMIC_REG_BASE + 0x0A30)
#define MT6351_LDO_VMCH_CON2         (MT6351_PMIC_REG_BASE + 0x0A32)
#define MT6351_LDO_VIO28_CON0        (MT6351_PMIC_REG_BASE + 0x0A34)
#define MT6351_LDO_VIO28_CON1        (MT6351_PMIC_REG_BASE + 0x0A36)
#define MT6351_LDO_VIO28_CON2        (MT6351_PMIC_REG_BASE + 0x0A38)
#define MT6351_LDO_VIBR_CON0         (MT6351_PMIC_REG_BASE + 0x0A3A)
#define MT6351_LDO_VIBR_CON1         (MT6351_PMIC_REG_BASE + 0x0A3C)
#define MT6351_LDO_VIBR_CON2         (MT6351_PMIC_REG_BASE + 0x0A3E)
#define MT6351_LDO_VCAMD_CON0        (MT6351_PMIC_REG_BASE + 0x0A40)
#define MT6351_LDO_VCAMD_CON1        (MT6351_PMIC_REG_BASE + 0x0A42)
#define MT6351_LDO_VCAMD_CON2        (MT6351_PMIC_REG_BASE + 0x0A44)
#define MT6351_LDO_VRF18_CON0        (MT6351_PMIC_REG_BASE + 0x0A46)
#define MT6351_LDO_VRF18_CON1        (MT6351_PMIC_REG_BASE + 0x0A48)
#define MT6351_LDO_VRF18_CON2        (MT6351_PMIC_REG_BASE + 0x0A4A)
#define MT6351_LDO_VIO18_CON0        (MT6351_PMIC_REG_BASE + 0x0A4C)
#define MT6351_LDO_VIO18_CON1        (MT6351_PMIC_REG_BASE + 0x0A4E)
#define MT6351_LDO_VIO18_CON2        (MT6351_PMIC_REG_BASE + 0x0A50)
#define MT6351_LDO_VCN18_CON0        (MT6351_PMIC_REG_BASE + 0x0A52)
#define MT6351_LDO_VCN18_CON1        (MT6351_PMIC_REG_BASE + 0x0A54)
#define MT6351_LDO_VCN18_CON2        (MT6351_PMIC_REG_BASE + 0x0A56)
#define MT6351_LDO_VCAMIO_CON0       (MT6351_PMIC_REG_BASE + 0x0A58)
#define MT6351_LDO_VCAMIO_CON1       (MT6351_PMIC_REG_BASE + 0x0A5A)
#define MT6351_LDO_VCAMIO_CON2       (MT6351_PMIC_REG_BASE + 0x0A5C)
#define MT6351_LDO_VSRAM_PROC_CON0   (MT6351_PMIC_REG_BASE + 0x0A5E)
#define MT6351_LDO_VSRAM_PROC_CON1   (MT6351_PMIC_REG_BASE + 0x0A60)
#define MT6351_LDO_VSRAM_PROC_CON2   (MT6351_PMIC_REG_BASE + 0x0A62)
#define MT6351_LDO_VXO22_CON0        (MT6351_PMIC_REG_BASE + 0x0A64)
#define MT6351_LDO_VXO22_CON1        (MT6351_PMIC_REG_BASE + 0x0A66)
#define MT6351_LDO_VRF12_CON0        (MT6351_PMIC_REG_BASE + 0x0A68)
#define MT6351_LDO_VRF12_CON1        (MT6351_PMIC_REG_BASE + 0x0A6A)
#define MT6351_LDO_VRF12_CON2        (MT6351_PMIC_REG_BASE + 0x0A6C)
#define MT6351_LDO_VA10_CON0         (MT6351_PMIC_REG_BASE + 0x0A6E)
#define MT6351_LDO_VA10_CON1         (MT6351_PMIC_REG_BASE + 0x0A70)
#define MT6351_LDO_VA10_CON2         (MT6351_PMIC_REG_BASE + 0x0A72)
#define MT6351_LDO_VDRAM_CON0        (MT6351_PMIC_REG_BASE + 0x0A74)
#define MT6351_LDO_VDRAM_CON1        (MT6351_PMIC_REG_BASE + 0x0A76)
#define MT6351_LDO_VDRAM_CON2        (MT6351_PMIC_REG_BASE + 0x0A78)
#define MT6351_LDO_VMIPI_CON0        (MT6351_PMIC_REG_BASE + 0x0A7A)
#define MT6351_LDO_VMIPI_CON1        (MT6351_PMIC_REG_BASE + 0x0A7C)
#define MT6351_LDO_VMIPI_CON2        (MT6351_PMIC_REG_BASE + 0x0A7E)
#define MT6351_LDO_VGP3_CON0         (MT6351_PMIC_REG_BASE + 0x0A80)
#define MT6351_LDO_VGP3_CON1         (MT6351_PMIC_REG_BASE + 0x0A82)
#define MT6351_LDO_VGP3_CON2         (MT6351_PMIC_REG_BASE + 0x0A84)
#define MT6351_LDO_VBIF28_CON0       (MT6351_PMIC_REG_BASE + 0x0A86)
#define MT6351_LDO_VBIF28_CON1       (MT6351_PMIC_REG_BASE + 0x0A88)
#define MT6351_LDO_VBIF28_CON2       (MT6351_PMIC_REG_BASE + 0x0A8A)
#define MT6351_LDO_VEFUSE_CON0       (MT6351_PMIC_REG_BASE + 0x0A8C)
#define MT6351_LDO_VEFUSE_CON1       (MT6351_PMIC_REG_BASE + 0x0A8E)
#define MT6351_LDO_VEFUSE_CON2       (MT6351_PMIC_REG_BASE + 0x0A90)
#define MT6351_LDO_VCN33_CON0        (MT6351_PMIC_REG_BASE + 0x0A92)
#define MT6351_LDO_VCN33_CON1        (MT6351_PMIC_REG_BASE + 0x0A94)
#define MT6351_LDO_VCN33_CON2        (MT6351_PMIC_REG_BASE + 0x0A96)
#define MT6351_LDO_VCN33_CON3        (MT6351_PMIC_REG_BASE + 0x0A98)
#define MT6351_LDO_VCN33_CON4        (MT6351_PMIC_REG_BASE + 0x0A9A)
#define MT6351_LDO_VLDO28_CON0       (MT6351_PMIC_REG_BASE + 0x0A9C)
#define MT6351_LDO_VLDO28_CON1       (MT6351_PMIC_REG_BASE + 0x0A9E)
#define MT6351_LDO_VLDO28_CON2       (MT6351_PMIC_REG_BASE + 0x0AA0)
#define MT6351_LDO_VLDO28_CON3       (MT6351_PMIC_REG_BASE + 0x0AA2)
#define MT6351_LDO_VLDO28_CON4       (MT6351_PMIC_REG_BASE + 0x0AA4)
#define MT6351_LDO_RSV_CON0          (MT6351_PMIC_REG_BASE + 0x0AA6)
#define MT6351_LDO_RSV_CON1          (MT6351_PMIC_REG_BASE + 0x0AA8)
#define MT6351_LDO_VMC_CON0          (MT6351_PMIC_REG_BASE + 0x0AAA)
#define MT6351_LDO_VMC_CON1          (MT6351_PMIC_REG_BASE + 0x0AAC)
#define MT6351_LDO_VMC_CON2          (MT6351_PMIC_REG_BASE + 0x0AAE)
#define MT6351_LDO_VMC_CON3          (MT6351_PMIC_REG_BASE + 0x0AB0)
#define MT6351_LDO_K_CON0            (MT6351_PMIC_REG_BASE + 0x0AB2)
#define MT6351_LDO_K_CON1            (MT6351_PMIC_REG_BASE + 0x0AB4)
#define MT6351_LDO_K_CON2            (MT6351_PMIC_REG_BASE + 0x0AB6)
#define MT6351_LDO_OCFB0             (MT6351_PMIC_REG_BASE + 0x0AB8)
#define MT6351_VRTC_CON0             (MT6351_PMIC_REG_BASE + 0x0ABA)
#define MT6351_ALDO_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0ABC)
#define MT6351_DLDO_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0ABE)
#define MT6351_SLDO20_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0AC0)
#define MT6351_SLDO14_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0AC2)
#define MT6351_VXO22_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0AC4)
#define MT6351_VTCXO28_ANA_CON0      (MT6351_PMIC_REG_BASE + 0x0AC6)
#define MT6351_VTCXO24_ANA_CON0      (MT6351_PMIC_REG_BASE + 0x0AC8)
#define MT6351_VBIF28_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0ACA)
#define MT6351_VCN28_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0ACC)
#define MT6351_VMCH_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0ACE)
#define MT6351_VMCH_ANA_CON1         (MT6351_PMIC_REG_BASE + 0x0AD0)
#define MT6351_VEMC_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0AD2)
#define MT6351_VEMC_ANA_CON1         (MT6351_PMIC_REG_BASE + 0x0AD4)
#define MT6351_VCAMA_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0AD6)
#define MT6351_VCAMA_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0AD8)
#define MT6351_VCN33_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0ADA)
#define MT6351_VCN33_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0ADC)
#define MT6351_VIO28_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0ADE)
#define MT6351_VIO28_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0AE0)
#define MT6351_VMC_ANA_CON0          (MT6351_PMIC_REG_BASE + 0x0AE2)
#define MT6351_VMC_ANA_CON1          (MT6351_PMIC_REG_BASE + 0x0AE4)
#define MT6351_VIBR_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0AE6)
#define MT6351_VIBR_ANA_CON1         (MT6351_PMIC_REG_BASE + 0x0AE8)
#define MT6351_VUSB33_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0AEA)
#define MT6351_VUSB33_ANA_CON1       (MT6351_PMIC_REG_BASE + 0x0AEC)
#define MT6351_VSIM1_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0AEE)
#define MT6351_VSIM1_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0AF0)
#define MT6351_VSIM2_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0AF2)
#define MT6351_VSIM2_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0AF4)
#define MT6351_VEFUSE_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0AF6)
#define MT6351_VEFUSE_ANA_CON1       (MT6351_PMIC_REG_BASE + 0x0AF8)
#define MT6351_VA18_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0AFA)
#define MT6351_VGP3_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0AFC)
#define MT6351_VGP3_ANA_CON1         (MT6351_PMIC_REG_BASE + 0x0AFE)
#define MT6351_VCAMD_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0B00)
#define MT6351_VCAMD_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0B02)
#define MT6351_VIO18_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0B04)
#define MT6351_VIO18_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0B06)
#define MT6351_VRF18_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0B08)
#define MT6351_VRF18_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0B0A)
#define MT6351_VRF12_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0B0C)
#define MT6351_VRF12_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0B0E)
#define MT6351_VA10_ANA_CON0         (MT6351_PMIC_REG_BASE + 0x0B10)
#define MT6351_VA10_ANA_CON1         (MT6351_PMIC_REG_BASE + 0x0B12)
#define MT6351_VCAMIO_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0B14)
#define MT6351_VCAMIO_ANA_CON1       (MT6351_PMIC_REG_BASE + 0x0B16)
#define MT6351_VCN18_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0B18)
#define MT6351_VCN18_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0B1A)
#define MT6351_VMIPI_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0B1C)
#define MT6351_VMIPI_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0B1E)
#define MT6351_VSRAM_PROC_ANA_CON1   (MT6351_PMIC_REG_BASE + 0x0B20)
#define MT6351_VDRAM_ANA_CON0        (MT6351_PMIC_REG_BASE + 0x0B22)
#define MT6351_VDRAM_ANA_CON1        (MT6351_PMIC_REG_BASE + 0x0B24)
#define MT6351_VLDO28_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0B26)
#define MT6351_VLDO28_ANA_CON1       (MT6351_PMIC_REG_BASE + 0x0B28)
#define MT6351_BIF_CON0              (MT6351_PMIC_REG_BASE + 0x0B2A)
#define MT6351_BIF_CON1              (MT6351_PMIC_REG_BASE + 0x0B2C)
#define MT6351_BIF_CON2              (MT6351_PMIC_REG_BASE + 0x0B2E)
#define MT6351_BIF_CON3              (MT6351_PMIC_REG_BASE + 0x0B30)
#define MT6351_BIF_CON4              (MT6351_PMIC_REG_BASE + 0x0B32)
#define MT6351_BIF_CON5              (MT6351_PMIC_REG_BASE + 0x0B34)
#define MT6351_BIF_CON6              (MT6351_PMIC_REG_BASE + 0x0B36)
#define MT6351_BIF_CON7              (MT6351_PMIC_REG_BASE + 0x0B38)
#define MT6351_BIF_CON8              (MT6351_PMIC_REG_BASE + 0x0B3A)
#define MT6351_BIF_CON9              (MT6351_PMIC_REG_BASE + 0x0B3C)
#define MT6351_BIF_CON10             (MT6351_PMIC_REG_BASE + 0x0B3E)
#define MT6351_BIF_CON11             (MT6351_PMIC_REG_BASE + 0x0B40)
#define MT6351_BIF_CON12             (MT6351_PMIC_REG_BASE + 0x0B42)
#define MT6351_BIF_CON13             (MT6351_PMIC_REG_BASE + 0x0B44)
#define MT6351_BIF_CON14             (MT6351_PMIC_REG_BASE + 0x0B46)
#define MT6351_BIF_CON15             (MT6351_PMIC_REG_BASE + 0x0B48)
#define MT6351_BIF_CON16             (MT6351_PMIC_REG_BASE + 0x0B4A)
#define MT6351_BIF_CON17             (MT6351_PMIC_REG_BASE + 0x0B4C)
#define MT6351_BIF_CON18             (MT6351_PMIC_REG_BASE + 0x0B4E)
#define MT6351_BIF_CON19             (MT6351_PMIC_REG_BASE + 0x0B50)
#define MT6351_BIF_CON20             (MT6351_PMIC_REG_BASE + 0x0B52)
#define MT6351_BIF_CON21             (MT6351_PMIC_REG_BASE + 0x0B54)
#define MT6351_BIF_CON22             (MT6351_PMIC_REG_BASE + 0x0B56)
#define MT6351_BIF_CON23             (MT6351_PMIC_REG_BASE + 0x0B58)
#define MT6351_BIF_CON24             (MT6351_PMIC_REG_BASE + 0x0B5A)
#define MT6351_BIF_CON25             (MT6351_PMIC_REG_BASE + 0x0B5C)
#define MT6351_BIF_CON26             (MT6351_PMIC_REG_BASE + 0x0B5E)
#define MT6351_BIF_CON27             (MT6351_PMIC_REG_BASE + 0x0B60)
#define MT6351_BIF_CON28             (MT6351_PMIC_REG_BASE + 0x0B62)
#define MT6351_BIF_CON29             (MT6351_PMIC_REG_BASE + 0x0B64)
#define MT6351_BIF_CON30             (MT6351_PMIC_REG_BASE + 0x0B66)
#define MT6351_BIF_CON31             (MT6351_PMIC_REG_BASE + 0x0B68)
#define MT6351_BIF_CON32             (MT6351_PMIC_REG_BASE + 0x0B6A)
#define MT6351_BIF_CON33             (MT6351_PMIC_REG_BASE + 0x0B6C)
#define MT6351_BIF_CON34             (MT6351_PMIC_REG_BASE + 0x0B6E)
#define MT6351_BIF_CON35             (MT6351_PMIC_REG_BASE + 0x0B70)
#define MT6351_BIF_CON36             (MT6351_PMIC_REG_BASE + 0x0B72)
#define MT6351_BIF_BAT_CON0          (MT6351_PMIC_REG_BASE + 0x0B74)
#define MT6351_BIF_CON37             (MT6351_PMIC_REG_BASE + 0x0B76)
#define MT6351_BIF_CON38             (MT6351_PMIC_REG_BASE + 0x0B78)
#define MT6351_BIF_CON39             (MT6351_PMIC_REG_BASE + 0x0B7A)
#define MT6351_OTP_CON0              (MT6351_PMIC_REG_BASE + 0x0C00)
#define MT6351_OTP_CON1              (MT6351_PMIC_REG_BASE + 0x0C02)
#define MT6351_OTP_CON2              (MT6351_PMIC_REG_BASE + 0x0C04)
#define MT6351_OTP_CON3              (MT6351_PMIC_REG_BASE + 0x0C06)
#define MT6351_OTP_CON4              (MT6351_PMIC_REG_BASE + 0x0C08)
#define MT6351_OTP_CON5              (MT6351_PMIC_REG_BASE + 0x0C0A)
#define MT6351_OTP_CON6              (MT6351_PMIC_REG_BASE + 0x0C0C)
#define MT6351_OTP_CON7              (MT6351_PMIC_REG_BASE + 0x0C0E)
#define MT6351_OTP_CON8              (MT6351_PMIC_REG_BASE + 0x0C10)
#define MT6351_OTP_CON9              (MT6351_PMIC_REG_BASE + 0x0C12)
#define MT6351_OTP_CON10             (MT6351_PMIC_REG_BASE + 0x0C14)
#define MT6351_OTP_CON11             (MT6351_PMIC_REG_BASE + 0x0C16)
#define MT6351_OTP_CON12             (MT6351_PMIC_REG_BASE + 0x0C18)
#define MT6351_OTP_CON13             (MT6351_PMIC_REG_BASE + 0x0C1A)
#define MT6351_OTP_CON14             (MT6351_PMIC_REG_BASE + 0x0C1C)
#define MT6351_OTP_DOUT_0_15         (MT6351_PMIC_REG_BASE + 0x0C1E)
#define MT6351_OTP_DOUT_16_31        (MT6351_PMIC_REG_BASE + 0x0C20)
#define MT6351_OTP_DOUT_32_47        (MT6351_PMIC_REG_BASE + 0x0C22)
#define MT6351_OTP_DOUT_48_63        (MT6351_PMIC_REG_BASE + 0x0C24)
#define MT6351_OTP_DOUT_64_79        (MT6351_PMIC_REG_BASE + 0x0C26)
#define MT6351_OTP_DOUT_80_95        (MT6351_PMIC_REG_BASE + 0x0C28)
#define MT6351_OTP_DOUT_96_111       (MT6351_PMIC_REG_BASE + 0x0C2A)
#define MT6351_OTP_DOUT_112_127      (MT6351_PMIC_REG_BASE + 0x0C2C)
#define MT6351_OTP_DOUT_128_143      (MT6351_PMIC_REG_BASE + 0x0C2E)
#define MT6351_OTP_DOUT_144_159      (MT6351_PMIC_REG_BASE + 0x0C30)
#define MT6351_OTP_DOUT_160_175      (MT6351_PMIC_REG_BASE + 0x0C32)
#define MT6351_OTP_DOUT_176_191      (MT6351_PMIC_REG_BASE + 0x0C34)
#define MT6351_OTP_DOUT_192_207      (MT6351_PMIC_REG_BASE + 0x0C36)
#define MT6351_OTP_DOUT_208_223      (MT6351_PMIC_REG_BASE + 0x0C38)
#define MT6351_OTP_DOUT_224_239      (MT6351_PMIC_REG_BASE + 0x0C3A)
#define MT6351_OTP_DOUT_240_255      (MT6351_PMIC_REG_BASE + 0x0C3C)
#define MT6351_OTP_DOUT_256_271      (MT6351_PMIC_REG_BASE + 0x0C3E)
#define MT6351_OTP_DOUT_272_287      (MT6351_PMIC_REG_BASE + 0x0C40)
#define MT6351_OTP_DOUT_288_303      (MT6351_PMIC_REG_BASE + 0x0C42)
#define MT6351_OTP_DOUT_304_319      (MT6351_PMIC_REG_BASE + 0x0C44)
#define MT6351_OTP_DOUT_320_335      (MT6351_PMIC_REG_BASE + 0x0C46)
#define MT6351_OTP_DOUT_336_351      (MT6351_PMIC_REG_BASE + 0x0C48)
#define MT6351_OTP_DOUT_352_367      (MT6351_PMIC_REG_BASE + 0x0C4A)
#define MT6351_OTP_DOUT_368_383      (MT6351_PMIC_REG_BASE + 0x0C4C)
#define MT6351_OTP_DOUT_384_399      (MT6351_PMIC_REG_BASE + 0x0C4E)
#define MT6351_OTP_DOUT_400_415      (MT6351_PMIC_REG_BASE + 0x0C50)
#define MT6351_OTP_DOUT_416_431      (MT6351_PMIC_REG_BASE + 0x0C52)
#define MT6351_OTP_DOUT_432_447      (MT6351_PMIC_REG_BASE + 0x0C54)
#define MT6351_OTP_DOUT_448_463      (MT6351_PMIC_REG_BASE + 0x0C56)
#define MT6351_OTP_DOUT_464_479      (MT6351_PMIC_REG_BASE + 0x0C58)
#define MT6351_OTP_DOUT_480_495      (MT6351_PMIC_REG_BASE + 0x0C5A)
#define MT6351_OTP_DOUT_496_511      (MT6351_PMIC_REG_BASE + 0x0C5C)
#define MT6351_OTP_VAL_0_15          (MT6351_PMIC_REG_BASE + 0x0C5E)
#define MT6351_OTP_VAL_16_31         (MT6351_PMIC_REG_BASE + 0x0C60)
#define MT6351_OTP_VAL_32_47         (MT6351_PMIC_REG_BASE + 0x0C62)
#define MT6351_OTP_VAL_48_63         (MT6351_PMIC_REG_BASE + 0x0C64)
#define MT6351_OTP_VAL_64_79         (MT6351_PMIC_REG_BASE + 0x0C66)
#define MT6351_OTP_VAL_80_95         (MT6351_PMIC_REG_BASE + 0x0C68)
#define MT6351_OTP_VAL_96_111        (MT6351_PMIC_REG_BASE + 0x0C6A)
#define MT6351_OTP_VAL_112_127       (MT6351_PMIC_REG_BASE + 0x0C6C)
#define MT6351_OTP_VAL_128_143       (MT6351_PMIC_REG_BASE + 0x0C6E)
#define MT6351_OTP_VAL_144_159       (MT6351_PMIC_REG_BASE + 0x0C70)
#define MT6351_OTP_VAL_160_175       (MT6351_PMIC_REG_BASE + 0x0C72)
#define MT6351_OTP_VAL_176_191       (MT6351_PMIC_REG_BASE + 0x0C74)
#define MT6351_OTP_VAL_192_207       (MT6351_PMIC_REG_BASE + 0x0C76)
#define MT6351_OTP_VAL_208_223       (MT6351_PMIC_REG_BASE + 0x0C78)
#define MT6351_OTP_VAL_224_239       (MT6351_PMIC_REG_BASE + 0x0C7A)
#define MT6351_OTP_VAL_240_255       (MT6351_PMIC_REG_BASE + 0x0C7C)
#define MT6351_OTP_VAL_256_271       (MT6351_PMIC_REG_BASE + 0x0C7E)
#define MT6351_OTP_VAL_272_287       (MT6351_PMIC_REG_BASE + 0x0C80)
#define MT6351_OTP_VAL_288_303       (MT6351_PMIC_REG_BASE + 0x0C82)
#define MT6351_OTP_VAL_304_319       (MT6351_PMIC_REG_BASE + 0x0C84)
#define MT6351_OTP_VAL_320_335       (MT6351_PMIC_REG_BASE + 0x0C86)
#define MT6351_OTP_VAL_336_351       (MT6351_PMIC_REG_BASE + 0x0C88)
#define MT6351_OTP_VAL_352_367       (MT6351_PMIC_REG_BASE + 0x0C8A)
#define MT6351_OTP_VAL_368_383       (MT6351_PMIC_REG_BASE + 0x0C8C)
#define MT6351_OTP_VAL_384_399       (MT6351_PMIC_REG_BASE + 0x0C8E)
#define MT6351_OTP_VAL_400_415       (MT6351_PMIC_REG_BASE + 0x0C90)
#define MT6351_OTP_VAL_416_431       (MT6351_PMIC_REG_BASE + 0x0C92)
#define MT6351_OTP_VAL_432_447       (MT6351_PMIC_REG_BASE + 0x0C94)
#define MT6351_OTP_VAL_448_463       (MT6351_PMIC_REG_BASE + 0x0C96)
#define MT6351_OTP_VAL_464_479       (MT6351_PMIC_REG_BASE + 0x0C98)
#define MT6351_OTP_VAL_480_495       (MT6351_PMIC_REG_BASE + 0x0C9A)
#define MT6351_OTP_VAL_496_511       (MT6351_PMIC_REG_BASE + 0x0C9C)
#define MT6351_RTC_MIX_CON0          (MT6351_PMIC_REG_BASE + 0x0C9E)
#define MT6351_RTC_MIX_CON1          (MT6351_PMIC_REG_BASE + 0x0CA0)
#define MT6351_RTC_MIX_CON2          (MT6351_PMIC_REG_BASE + 0x0CA2)
#define MT6351_FGADC_CON0            (MT6351_PMIC_REG_BASE + 0x0CA4)
#define MT6351_FGADC_CON1            (MT6351_PMIC_REG_BASE + 0x0CA6)
#define MT6351_FGADC_CON2            (MT6351_PMIC_REG_BASE + 0x0CA8)
#define MT6351_FGADC_CON3            (MT6351_PMIC_REG_BASE + 0x0CAA)
#define MT6351_FGADC_CON4            (MT6351_PMIC_REG_BASE + 0x0CAC)
#define MT6351_FGADC_CON5            (MT6351_PMIC_REG_BASE + 0x0CAE)
#define MT6351_FGADC_CON6            (MT6351_PMIC_REG_BASE + 0x0CB0)
#define MT6351_FGADC_CON7            (MT6351_PMIC_REG_BASE + 0x0CB2)
#define MT6351_FGADC_CON8            (MT6351_PMIC_REG_BASE + 0x0CB4)
#define MT6351_FGADC_CON9            (MT6351_PMIC_REG_BASE + 0x0CB6)
#define MT6351_FGADC_CON10           (MT6351_PMIC_REG_BASE + 0x0CB8)
#define MT6351_FGADC_CON11           (MT6351_PMIC_REG_BASE + 0x0CBA)
#define MT6351_FGADC_CON12           (MT6351_PMIC_REG_BASE + 0x0CBC)
#define MT6351_FGADC_CON13           (MT6351_PMIC_REG_BASE + 0x0CBE)
#define MT6351_FGADC_CON14           (MT6351_PMIC_REG_BASE + 0x0CC0)
#define MT6351_FGADC_CON15           (MT6351_PMIC_REG_BASE + 0x0CC2)
#define MT6351_FGADC_CON16           (MT6351_PMIC_REG_BASE + 0x0CC4)
#define MT6351_FGADC_CON17           (MT6351_PMIC_REG_BASE + 0x0CC6)
#define MT6351_FGADC_CON18           (MT6351_PMIC_REG_BASE + 0x0CC8)
#define MT6351_FGADC_CON19           (MT6351_PMIC_REG_BASE + 0x0CCA)
#define MT6351_FGADC_CON20           (MT6351_PMIC_REG_BASE + 0x0CCC)
#define MT6351_FGADC_CON21           (MT6351_PMIC_REG_BASE + 0x0CCE)
#define MT6351_FGADC_CON22           (MT6351_PMIC_REG_BASE + 0x0CD0)
#define MT6351_FGADC_CON23           (MT6351_PMIC_REG_BASE + 0x0CD2)
#define MT6351_FGADC_CON24           (MT6351_PMIC_REG_BASE + 0x0CD4)
#define MT6351_FGADC_CON25           (MT6351_PMIC_REG_BASE + 0x0CD6)
#define MT6351_FGADC_CON26           (MT6351_PMIC_REG_BASE + 0x0CD8)
#define MT6351_FGADC_CON27           (MT6351_PMIC_REG_BASE + 0x0CDA)
#define MT6351_FGADC_CON28           (MT6351_PMIC_REG_BASE + 0x0CDC)
#define MT6351_FGADC_CON29           (MT6351_PMIC_REG_BASE + 0x0CDE)
#define MT6351_FGADC_CON30           (MT6351_PMIC_REG_BASE + 0x0CE0)
#define MT6351_FGADC_CON31           (MT6351_PMIC_REG_BASE + 0x0CE2)
#define MT6351_FGADC_CON32           (MT6351_PMIC_REG_BASE + 0x0CE4)
#define MT6351_FGADC_CON33           (MT6351_PMIC_REG_BASE + 0x0CE6)
#define MT6351_SYSTEM_INFO_CON0      (MT6351_PMIC_REG_BASE + 0x0CE8)
#define MT6351_SYSTEM_INFO_CON1      (MT6351_PMIC_REG_BASE + 0x0CEA)
#define MT6351_SYSTEM_INFO_CON2      (MT6351_PMIC_REG_BASE + 0x0CEC)
#define MT6351_SYSTEM_INFO_CON3      (MT6351_PMIC_REG_BASE + 0x0CEE)
#define MT6351_SYSTEM_INFO_CON4      (MT6351_PMIC_REG_BASE + 0x0CF0)
#define MT6351_AUDDEC_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0CF2)
#define MT6351_AUDDEC_ANA_CON1       (MT6351_PMIC_REG_BASE + 0x0CF4)
#define MT6351_AUDDEC_ANA_CON2       (MT6351_PMIC_REG_BASE + 0x0CF6)
#define MT6351_AUDDEC_ANA_CON3       (MT6351_PMIC_REG_BASE + 0x0CF8)
#define MT6351_AUDDEC_ANA_CON4       (MT6351_PMIC_REG_BASE + 0x0CFA)
#define MT6351_AUDDEC_ANA_CON5       (MT6351_PMIC_REG_BASE + 0x0CFC)
#define MT6351_AUDDEC_ANA_CON6       (MT6351_PMIC_REG_BASE + 0x0CFE)
#define MT6351_AUDDEC_ANA_CON7       (MT6351_PMIC_REG_BASE + 0x0D00)
#define MT6351_AUDDEC_ANA_CON8       (MT6351_PMIC_REG_BASE + 0x0D02)
#define MT6351_AUDDEC_ANA_CON9       (MT6351_PMIC_REG_BASE + 0x0D04)
#define MT6351_AUDDEC_ANA_CON10      (MT6351_PMIC_REG_BASE + 0x0D06)
#define MT6351_AUDENC_ANA_CON0       (MT6351_PMIC_REG_BASE + 0x0D08)
#define MT6351_AUDENC_ANA_CON1       (MT6351_PMIC_REG_BASE + 0x0D0A)
#define MT6351_AUDENC_ANA_CON2       (MT6351_PMIC_REG_BASE + 0x0D0C)
#define MT6351_AUDENC_ANA_CON3       (MT6351_PMIC_REG_BASE + 0x0D0E)
#define MT6351_AUDENC_ANA_CON4       (MT6351_PMIC_REG_BASE + 0x0D10)
#define MT6351_AUDENC_ANA_CON5       (MT6351_PMIC_REG_BASE + 0x0D12)
#define MT6351_AUDENC_ANA_CON6       (MT6351_PMIC_REG_BASE + 0x0D14)
#define MT6351_AUDENC_ANA_CON7       (MT6351_PMIC_REG_BASE + 0x0D16)
#define MT6351_AUDENC_ANA_CON8       (MT6351_PMIC_REG_BASE + 0x0D18)
#define MT6351_AUDENC_ANA_CON9       (MT6351_PMIC_REG_BASE + 0x0D1A)
#define MT6351_AUDENC_ANA_CON10      (MT6351_PMIC_REG_BASE + 0x0D1C)
#define MT6351_AUDENC_ANA_CON11      (MT6351_PMIC_REG_BASE + 0x0D1E)
#define MT6351_AUDENC_ANA_CON12      (MT6351_PMIC_REG_BASE + 0x0D20)
#define MT6351_AUDENC_ANA_CON13      (MT6351_PMIC_REG_BASE + 0x0D22)
#define MT6351_AUDENC_ANA_CON14      (MT6351_PMIC_REG_BASE + 0x0D24)
#define MT6351_AUDENC_ANA_CON15      (MT6351_PMIC_REG_BASE + 0x0D26)
#define MT6351_AUDENC_ANA_CON16      (MT6351_PMIC_REG_BASE + 0x0D28)
#define MT6351_AUDNCP_CLKDIV_CON0    (MT6351_PMIC_REG_BASE + 0x0D2A)
#define MT6351_AUDNCP_CLKDIV_CON1    (MT6351_PMIC_REG_BASE + 0x0D2C)
#define MT6351_AUDNCP_CLKDIV_CON2    (MT6351_PMIC_REG_BASE + 0x0D2E)
#define MT6351_AUDNCP_CLKDIV_CON3    (MT6351_PMIC_REG_BASE + 0x0D30)
#define MT6351_AUDNCP_CLKDIV_CON4    (MT6351_PMIC_REG_BASE + 0x0D32)
#define MT6351_AUXADC_ADC0           (MT6351_PMIC_REG_BASE + 0x0E00)
#define MT6351_AUXADC_ADC1           (MT6351_PMIC_REG_BASE + 0x0E02)
#define MT6351_AUXADC_ADC2           (MT6351_PMIC_REG_BASE + 0x0E04)
#define MT6351_AUXADC_ADC3           (MT6351_PMIC_REG_BASE + 0x0E06)
#define MT6351_AUXADC_ADC4           (MT6351_PMIC_REG_BASE + 0x0E08)
#define MT6351_AUXADC_ADC5           (MT6351_PMIC_REG_BASE + 0x0E0A)
#define MT6351_AUXADC_ADC6           (MT6351_PMIC_REG_BASE + 0x0E0C)
#define MT6351_AUXADC_ADC7           (MT6351_PMIC_REG_BASE + 0x0E0E)
#define MT6351_AUXADC_ADC8           (MT6351_PMIC_REG_BASE + 0x0E10)
#define MT6351_AUXADC_ADC9           (MT6351_PMIC_REG_BASE + 0x0E12)
#define MT6351_AUXADC_ADC10          (MT6351_PMIC_REG_BASE + 0x0E14)
#define MT6351_AUXADC_ADC11          (MT6351_PMIC_REG_BASE + 0x0E16)
#define MT6351_AUXADC_ADC12          (MT6351_PMIC_REG_BASE + 0x0E18)
#define MT6351_AUXADC_ADC13          (MT6351_PMIC_REG_BASE + 0x0E1A)
#define MT6351_AUXADC_ADC14          (MT6351_PMIC_REG_BASE + 0x0E1C)
#define MT6351_AUXADC_ADC15          (MT6351_PMIC_REG_BASE + 0x0E1E)
#define MT6351_AUXADC_ADC16          (MT6351_PMIC_REG_BASE + 0x0E20)
#define MT6351_AUXADC_ADC17          (MT6351_PMIC_REG_BASE + 0x0E22)
#define MT6351_AUXADC_ADC18          (MT6351_PMIC_REG_BASE + 0x0E24)
#define MT6351_AUXADC_ADC19          (MT6351_PMIC_REG_BASE + 0x0E26)
#define MT6351_AUXADC_ADC20          (MT6351_PMIC_REG_BASE + 0x0E28)
#define MT6351_AUXADC_ADC21          (MT6351_PMIC_REG_BASE + 0x0E2A)
#define MT6351_AUXADC_ADC22          (MT6351_PMIC_REG_BASE + 0x0E2C)
#define MT6351_AUXADC_ADC23          (MT6351_PMIC_REG_BASE + 0x0E2E)
#define MT6351_AUXADC_ADC24          (MT6351_PMIC_REG_BASE + 0x0E30)
#define MT6351_AUXADC_ADC25          (MT6351_PMIC_REG_BASE + 0x0E32)
#define MT6351_AUXADC_ADC26          (MT6351_PMIC_REG_BASE + 0x0E34)
#define MT6351_AUXADC_ADC27          (MT6351_PMIC_REG_BASE + 0x0E36)
#define MT6351_AUXADC_ADC28          (MT6351_PMIC_REG_BASE + 0x0E38)
#define MT6351_AUXADC_ADC29          (MT6351_PMIC_REG_BASE + 0x0E3A)
#define MT6351_AUXADC_ADC30          (MT6351_PMIC_REG_BASE + 0x0E3C)
#define MT6351_AUXADC_ADC31          (MT6351_PMIC_REG_BASE + 0x0E3E)
#define MT6351_AUXADC_ADC32          (MT6351_PMIC_REG_BASE + 0x0E40)
#define MT6351_AUXADC_ADC33          (MT6351_PMIC_REG_BASE + 0x0E42)
#define MT6351_AUXADC_ADC34          (MT6351_PMIC_REG_BASE + 0x0E44)
#define MT6351_AUXADC_ADC35          (MT6351_PMIC_REG_BASE + 0x0E46)
#define MT6351_AUXADC_ADC36          (MT6351_PMIC_REG_BASE + 0x0E48)
#define MT6351_AUXADC_ADC37          (MT6351_PMIC_REG_BASE + 0x0E4A)
#define MT6351_AUXADC_ADC38          (MT6351_PMIC_REG_BASE + 0x0E4C)
#define MT6351_AUXADC_ADC39          (MT6351_PMIC_REG_BASE + 0x0E4E)
#define MT6351_AUXADC_BUF0           (MT6351_PMIC_REG_BASE + 0x0E50)
#define MT6351_AUXADC_BUF1           (MT6351_PMIC_REG_BASE + 0x0E52)
#define MT6351_AUXADC_BUF2           (MT6351_PMIC_REG_BASE + 0x0E54)
#define MT6351_AUXADC_BUF3           (MT6351_PMIC_REG_BASE + 0x0E56)
#define MT6351_AUXADC_BUF4           (MT6351_PMIC_REG_BASE + 0x0E58)
#define MT6351_AUXADC_BUF5           (MT6351_PMIC_REG_BASE + 0x0E5A)
#define MT6351_AUXADC_BUF6           (MT6351_PMIC_REG_BASE + 0x0E5C)
#define MT6351_AUXADC_BUF7           (MT6351_PMIC_REG_BASE + 0x0E5E)
#define MT6351_AUXADC_BUF8           (MT6351_PMIC_REG_BASE + 0x0E60)
#define MT6351_AUXADC_BUF9           (MT6351_PMIC_REG_BASE + 0x0E62)
#define MT6351_AUXADC_BUF10          (MT6351_PMIC_REG_BASE + 0x0E64)
#define MT6351_AUXADC_BUF11          (MT6351_PMIC_REG_BASE + 0x0E66)
#define MT6351_AUXADC_BUF12          (MT6351_PMIC_REG_BASE + 0x0E68)
#define MT6351_AUXADC_BUF13          (MT6351_PMIC_REG_BASE + 0x0E6A)
#define MT6351_AUXADC_BUF14          (MT6351_PMIC_REG_BASE + 0x0E6C)
#define MT6351_AUXADC_BUF15          (MT6351_PMIC_REG_BASE + 0x0E6E)
#define MT6351_AUXADC_BUF16          (MT6351_PMIC_REG_BASE + 0x0E70)
#define MT6351_AUXADC_BUF17          (MT6351_PMIC_REG_BASE + 0x0E72)
#define MT6351_AUXADC_BUF18          (MT6351_PMIC_REG_BASE + 0x0E74)
#define MT6351_AUXADC_BUF19          (MT6351_PMIC_REG_BASE + 0x0E76)
#define MT6351_AUXADC_BUF20          (MT6351_PMIC_REG_BASE + 0x0E78)
#define MT6351_AUXADC_BUF21          (MT6351_PMIC_REG_BASE + 0x0E7A)
#define MT6351_AUXADC_BUF22          (MT6351_PMIC_REG_BASE + 0x0E7C)
#define MT6351_AUXADC_BUF23          (MT6351_PMIC_REG_BASE + 0x0E7E)
#define MT6351_AUXADC_BUF24          (MT6351_PMIC_REG_BASE + 0x0E80)
#define MT6351_AUXADC_BUF25          (MT6351_PMIC_REG_BASE + 0x0E82)
#define MT6351_AUXADC_BUF26          (MT6351_PMIC_REG_BASE + 0x0E84)
#define MT6351_AUXADC_BUF27          (MT6351_PMIC_REG_BASE + 0x0E86)
#define MT6351_AUXADC_BUF28          (MT6351_PMIC_REG_BASE + 0x0E88)
#define MT6351_AUXADC_BUF29          (MT6351_PMIC_REG_BASE + 0x0E8A)
#define MT6351_AUXADC_BUF30          (MT6351_PMIC_REG_BASE + 0x0E8C)
#define MT6351_AUXADC_BUF31          (MT6351_PMIC_REG_BASE + 0x0E8E)
#define MT6351_AUXADC_STA0           (MT6351_PMIC_REG_BASE + 0x0E90)
#define MT6351_AUXADC_STA1           (MT6351_PMIC_REG_BASE + 0x0E92)
#define MT6351_AUXADC_STA2           (MT6351_PMIC_REG_BASE + 0x0E94)
#define MT6351_AUXADC_RQST0          (MT6351_PMIC_REG_BASE + 0x0E96)
#define MT6351_AUXADC_RQST0_SET      (MT6351_PMIC_REG_BASE + 0x0E98)
#define MT6351_AUXADC_RQST0_CLR      (MT6351_PMIC_REG_BASE + 0x0E9A)
#define MT6351_AUXADC_RQST1          (MT6351_PMIC_REG_BASE + 0x0E9C)
#define MT6351_AUXADC_RQST1_SET      (MT6351_PMIC_REG_BASE + 0x0E9E)
#define MT6351_AUXADC_RQST1_CLR      (MT6351_PMIC_REG_BASE + 0x0EA0)
#define MT6351_AUXADC_CON0           (MT6351_PMIC_REG_BASE + 0x0EA2)
#define MT6351_AUXADC_CON0_SET       (MT6351_PMIC_REG_BASE + 0x0EA4)
#define MT6351_AUXADC_CON0_CLR       (MT6351_PMIC_REG_BASE + 0x0EA6)
#define MT6351_AUXADC_CON1           (MT6351_PMIC_REG_BASE + 0x0EA8)
#define MT6351_AUXADC_CON2           (MT6351_PMIC_REG_BASE + 0x0EAA)
#define MT6351_AUXADC_CON3           (MT6351_PMIC_REG_BASE + 0x0EAC)
#define MT6351_AUXADC_CON4           (MT6351_PMIC_REG_BASE + 0x0EAE)
#define MT6351_AUXADC_CON5           (MT6351_PMIC_REG_BASE + 0x0EB0)
#define MT6351_AUXADC_CON6           (MT6351_PMIC_REG_BASE + 0x0EB2)
#define MT6351_AUXADC_CON7           (MT6351_PMIC_REG_BASE + 0x0EB4)
#define MT6351_AUXADC_CON8           (MT6351_PMIC_REG_BASE + 0x0EB6)
#define MT6351_AUXADC_CON9           (MT6351_PMIC_REG_BASE + 0x0EB8)
#define MT6351_AUXADC_CON10          (MT6351_PMIC_REG_BASE + 0x0EBA)
#define MT6351_AUXADC_CON11          (MT6351_PMIC_REG_BASE + 0x0EBC)
#define MT6351_AUXADC_CON12          (MT6351_PMIC_REG_BASE + 0x0EBE)
#define MT6351_AUXADC_CON13          (MT6351_PMIC_REG_BASE + 0x0EC0)
#define MT6351_AUXADC_CON14          (MT6351_PMIC_REG_BASE + 0x0EC2)
#define MT6351_AUXADC_CON15          (MT6351_PMIC_REG_BASE + 0x0EC4)
#define MT6351_AUXADC_CON16          (MT6351_PMIC_REG_BASE + 0x0EC6)
#define MT6351_AUXADC_AUTORPT0       (MT6351_PMIC_REG_BASE + 0x0EC8)
#define MT6351_AUXADC_LBAT0          (MT6351_PMIC_REG_BASE + 0x0ECA)
#define MT6351_AUXADC_LBAT1          (MT6351_PMIC_REG_BASE + 0x0ECC)
#define MT6351_AUXADC_LBAT2          (MT6351_PMIC_REG_BASE + 0x0ECE)
#define MT6351_AUXADC_LBAT3          (MT6351_PMIC_REG_BASE + 0x0ED0)
#define MT6351_AUXADC_LBAT4          (MT6351_PMIC_REG_BASE + 0x0ED2)
#define MT6351_AUXADC_LBAT5          (MT6351_PMIC_REG_BASE + 0x0ED4)
#define MT6351_AUXADC_LBAT6          (MT6351_PMIC_REG_BASE + 0x0ED6)
#define MT6351_AUXADC_ACCDET         (MT6351_PMIC_REG_BASE + 0x0ED8)
#define MT6351_AUXADC_THR0           (MT6351_PMIC_REG_BASE + 0x0EDA)
#define MT6351_AUXADC_THR1           (MT6351_PMIC_REG_BASE + 0x0EDC)
#define MT6351_AUXADC_THR2           (MT6351_PMIC_REG_BASE + 0x0EDE)
#define MT6351_AUXADC_THR3           (MT6351_PMIC_REG_BASE + 0x0EE0)
#define MT6351_AUXADC_THR4           (MT6351_PMIC_REG_BASE + 0x0EE2)
#define MT6351_AUXADC_THR5           (MT6351_PMIC_REG_BASE + 0x0EE4)
#define MT6351_AUXADC_THR6           (MT6351_PMIC_REG_BASE + 0x0EE6)
#define MT6351_AUXADC_EFUSE0         (MT6351_PMIC_REG_BASE + 0x0EE8)
#define MT6351_AUXADC_EFUSE1         (MT6351_PMIC_REG_BASE + 0x0EEA)
#define MT6351_AUXADC_EFUSE2         (MT6351_PMIC_REG_BASE + 0x0EEC)
#define MT6351_AUXADC_EFUSE3         (MT6351_PMIC_REG_BASE + 0x0EEE)
#define MT6351_AUXADC_EFUSE4         (MT6351_PMIC_REG_BASE + 0x0EF0)
#define MT6351_AUXADC_EFUSE5         (MT6351_PMIC_REG_BASE + 0x0EF2)
#define MT6351_AUXADC_DBG0           (MT6351_PMIC_REG_BASE + 0x0EF4)
#define MT6351_AUXADC_IMP0           (MT6351_PMIC_REG_BASE + 0x0EF6)
#define MT6351_AUXADC_IMP1           (MT6351_PMIC_REG_BASE + 0x0EF8)
#define MT6351_AUXADC_VISMPS0_1      (MT6351_PMIC_REG_BASE + 0x0EFA)
#define MT6351_AUXADC_VISMPS0_2      (MT6351_PMIC_REG_BASE + 0x0EFC)
#define MT6351_AUXADC_VISMPS0_3      (MT6351_PMIC_REG_BASE + 0x0EFE)
#define MT6351_AUXADC_VISMPS0_4      (MT6351_PMIC_REG_BASE + 0x0F00)
#define MT6351_AUXADC_VISMPS0_5      (MT6351_PMIC_REG_BASE + 0x0F02)
#define MT6351_AUXADC_VISMPS0_6      (MT6351_PMIC_REG_BASE + 0x0F04)
#define MT6351_AUXADC_VISMPS0_7      (MT6351_PMIC_REG_BASE + 0x0F06)
#define MT6351_AUXADC_LBAT2_1        (MT6351_PMIC_REG_BASE + 0x0F08)
#define MT6351_AUXADC_LBAT2_2        (MT6351_PMIC_REG_BASE + 0x0F0A)
#define MT6351_AUXADC_LBAT2_3        (MT6351_PMIC_REG_BASE + 0x0F0C)
#define MT6351_AUXADC_LBAT2_4        (MT6351_PMIC_REG_BASE + 0x0F0E)
#define MT6351_AUXADC_LBAT2_5        (MT6351_PMIC_REG_BASE + 0x0F10)
#define MT6351_AUXADC_LBAT2_6        (MT6351_PMIC_REG_BASE + 0x0F12)
#define MT6351_AUXADC_LBAT2_7        (MT6351_PMIC_REG_BASE + 0x0F14)
#define MT6351_AUXADC_MDBG_0         (MT6351_PMIC_REG_BASE + 0x0F16)
#define MT6351_AUXADC_MDBG_1         (MT6351_PMIC_REG_BASE + 0x0F18)
#define MT6351_AUXADC_MDBG_2         (MT6351_PMIC_REG_BASE + 0x0F1A)
#define MT6351_AUXADC_MDRT_0         (MT6351_PMIC_REG_BASE + 0x0F1C)
#define MT6351_AUXADC_MDRT_1         (MT6351_PMIC_REG_BASE + 0x0F1E)
#define MT6351_AUXADC_MDRT_2         (MT6351_PMIC_REG_BASE + 0x0F20)
#define MT6351_AUXADC_JEITA_0        (MT6351_PMIC_REG_BASE + 0x0F22)
#define MT6351_AUXADC_JEITA_1        (MT6351_PMIC_REG_BASE + 0x0F24)
#define MT6351_AUXADC_JEITA_2        (MT6351_PMIC_REG_BASE + 0x0F26)
#define MT6351_AUXADC_JEITA_3        (MT6351_PMIC_REG_BASE + 0x0F28)
#define MT6351_AUXADC_JEITA_4        (MT6351_PMIC_REG_BASE + 0x0F2A)
#define MT6351_AUXADC_JEITA_5        (MT6351_PMIC_REG_BASE + 0x0F2C)
#define MT6351_AUXADC_DCXO_MDRT_0    (MT6351_PMIC_REG_BASE + 0x0F2E)
#define MT6351_AUXADC_DCXO_MDRT_1    (MT6351_PMIC_REG_BASE + 0x0F30)
#define MT6351_AUXADC_DCXO_MDRT_2    (MT6351_PMIC_REG_BASE + 0x0F32)
#define MT6351_AUXADC_NAG_0          (MT6351_PMIC_REG_BASE + 0x0F34)
#define MT6351_AUXADC_NAG_1          (MT6351_PMIC_REG_BASE + 0x0F36)
#define MT6351_AUXADC_NAG_2          (MT6351_PMIC_REG_BASE + 0x0F38)
#define MT6351_AUXADC_NAG_3          (MT6351_PMIC_REG_BASE + 0x0F3A)
#define MT6351_AUXADC_NAG_4          (MT6351_PMIC_REG_BASE + 0x0F3C)
#define MT6351_AUXADC_NAG_5          (MT6351_PMIC_REG_BASE + 0x0F3E)
#define MT6351_AUXADC_NAG_6          (MT6351_PMIC_REG_BASE + 0x0F40)
#define MT6351_AUXADC_NAG_7          (MT6351_PMIC_REG_BASE + 0x0F42)
#define MT6351_AUXADC_NAG_8          (MT6351_PMIC_REG_BASE + 0x0F44)
#define MT6351_ACCDET_CON0           (MT6351_PMIC_REG_BASE + 0x0F46)
#define MT6351_ACCDET_CON1           (MT6351_PMIC_REG_BASE + 0x0F48)
#define MT6351_ACCDET_CON2           (MT6351_PMIC_REG_BASE + 0x0F4A)
#define MT6351_ACCDET_CON3           (MT6351_PMIC_REG_BASE + 0x0F4C)
#define MT6351_ACCDET_CON4           (MT6351_PMIC_REG_BASE + 0x0F4E)
#define MT6351_ACCDET_CON5           (MT6351_PMIC_REG_BASE + 0x0F50)
#define MT6351_ACCDET_CON6           (MT6351_PMIC_REG_BASE + 0x0F52)
#define MT6351_ACCDET_CON7           (MT6351_PMIC_REG_BASE + 0x0F54)
#define MT6351_ACCDET_CON8           (MT6351_PMIC_REG_BASE + 0x0F56)
#define MT6351_ACCDET_CON9           (MT6351_PMIC_REG_BASE + 0x0F58)
#define MT6351_ACCDET_CON10          (MT6351_PMIC_REG_BASE + 0x0F5A)
#define MT6351_ACCDET_CON11          (MT6351_PMIC_REG_BASE + 0x0F5C)
#define MT6351_ACCDET_CON12          (MT6351_PMIC_REG_BASE + 0x0F5E)
#define MT6351_ACCDET_CON13          (MT6351_PMIC_REG_BASE + 0x0F60)
#define MT6351_ACCDET_CON14          (MT6351_PMIC_REG_BASE + 0x0F62)
#define MT6351_ACCDET_CON15          (MT6351_PMIC_REG_BASE + 0x0F64)
#define MT6351_ACCDET_CON16          (MT6351_PMIC_REG_BASE + 0x0F66)
#define MT6351_ACCDET_CON17          (MT6351_PMIC_REG_BASE + 0x0F68)
#define MT6351_ACCDET_CON19          (MT6351_PMIC_REG_BASE + 0x0F6A)
#define MT6351_ACCDET_CON20          (MT6351_PMIC_REG_BASE + 0x0F6C)
#define MT6351_ACCDET_CON21          (MT6351_PMIC_REG_BASE + 0x0F6E)
#define MT6351_ACCDET_CON22          (MT6351_PMIC_REG_BASE + 0x0F70)
#define MT6351_ACCDET_CON23          (MT6351_PMIC_REG_BASE + 0x0F72)
#define MT6351_ACCDET_CON24          (MT6351_PMIC_REG_BASE + 0x0F74)
#define MT6351_ACCDET_CON25          (MT6351_PMIC_REG_BASE + 0x0F76)
#define MT6351_CHR_CON0              (MT6351_PMIC_REG_BASE + 0x0F78)
#define MT6351_CHR_CON1              (MT6351_PMIC_REG_BASE + 0x0F7A)
#define MT6351_CHR_CON2              (MT6351_PMIC_REG_BASE + 0x0F7C)
#define MT6351_CHR_CON3              (MT6351_PMIC_REG_BASE + 0x0F7E)
#define MT6351_CHR_CON4              (MT6351_PMIC_REG_BASE + 0x0F80)
#define MT6351_CHR_CON5              (MT6351_PMIC_REG_BASE + 0x0F82)
#define MT6351_CHR_CON6              (MT6351_PMIC_REG_BASE + 0x0F84)
#define MT6351_CHR_CON7              (MT6351_PMIC_REG_BASE + 0x0F86)
#define MT6351_CHR_CON8              (MT6351_PMIC_REG_BASE + 0x0F88)
#define MT6351_CHR_CON9              (MT6351_PMIC_REG_BASE + 0x0F8A)
#define MT6351_CHR_CON10             (MT6351_PMIC_REG_BASE + 0x0F8C)
#define MT6351_CHR_CON11             (MT6351_PMIC_REG_BASE + 0x0F8E)
#define MT6351_CHR_CON12             (MT6351_PMIC_REG_BASE + 0x0F90)
#define MT6351_CHR_CON13             (MT6351_PMIC_REG_BASE + 0x0F92)
#define MT6351_CHR_CON14             (MT6351_PMIC_REG_BASE + 0x0F94)
#define MT6351_CHR_CON15             (MT6351_PMIC_REG_BASE + 0x0F96)
#define MT6351_CHR_CON16             (MT6351_PMIC_REG_BASE + 0x0F98)
#define MT6351_CHR_CON17             (MT6351_PMIC_REG_BASE + 0x0F9A)
#define MT6351_CHR_CON18             (MT6351_PMIC_REG_BASE + 0x0F9C)
#define MT6351_CHR_CON19             (MT6351_PMIC_REG_BASE + 0x0F9E)
#define MT6351_CHR_CON20             (MT6351_PMIC_REG_BASE + 0x0FA0)
#define MT6351_CHR_CON21             (MT6351_PMIC_REG_BASE + 0x0FA2)
#define MT6351_CHR_CON22             (MT6351_PMIC_REG_BASE + 0x0FA4)
#define MT6351_CHR_CON23             (MT6351_PMIC_REG_BASE + 0x0FA6)
#define MT6351_CHR_CON24             (MT6351_PMIC_REG_BASE + 0x0FA8)
#define MT6351_CHR_CON25             (MT6351_PMIC_REG_BASE + 0x0FAA)
#define MT6351_CHR_CON26             (MT6351_PMIC_REG_BASE + 0x0FAC)
#define MT6351_CHR_CON27             (MT6351_PMIC_REG_BASE + 0x0FAE)
#define MT6351_CHR_CON28             (MT6351_PMIC_REG_BASE + 0x0FB0)
#define MT6351_CHR_CON29             (MT6351_PMIC_REG_BASE + 0x0FB2)
#define MT6351_CHR_CON30             (MT6351_PMIC_REG_BASE + 0x0FB4)
#define MT6351_CHR_CON31             (MT6351_PMIC_REG_BASE + 0x0FB6)
#define MT6351_CHR_CON32             (MT6351_PMIC_REG_BASE + 0x0FB8)
#define MT6351_CHR_CON33             (MT6351_PMIC_REG_BASE + 0x0FBA)
#define MT6351_CHR_CON34             (MT6351_PMIC_REG_BASE + 0x0FBC)
#define MT6351_CHR_CON35             (MT6351_PMIC_REG_BASE + 0x0FBE)
#define MT6351_CHR_CON36             (MT6351_PMIC_REG_BASE + 0x0FC0)
#define MT6351_CHR_CON37             (MT6351_PMIC_REG_BASE + 0x0FC2)
#define MT6351_CHR_CON38             (MT6351_PMIC_REG_BASE + 0x0FC4)
#define MT6351_CHR_CON39             (MT6351_PMIC_REG_BASE + 0x0FC6)
#define MT6351_CHR_CON40             (MT6351_PMIC_REG_BASE + 0x0FC8)
#define MT6351_CHR_CON41             (MT6351_PMIC_REG_BASE + 0x0FCA)
#define MT6351_CHR_CON42             (MT6351_PMIC_REG_BASE + 0x0FCC)
#define MT6351_BATON_CON0            (MT6351_PMIC_REG_BASE + 0x0FCE)
#define MT6351_CHR_CON43             (MT6351_PMIC_REG_BASE + 0x0FD0)
#define MT6351_CHR_CON44             (MT6351_PMIC_REG_BASE + 0x0FD2)
#define MT6351_CHR_CON45             (MT6351_PMIC_REG_BASE + 0x0FD4)
#define MT6351_CHR_CON46             (MT6351_PMIC_REG_BASE + 0x0FD6)
#define MT6351_CHR_CON47             (MT6351_PMIC_REG_BASE + 0x0FD8)
#define MT6351_CHR_CON48             (MT6351_PMIC_REG_BASE + 0x0FDA)
#define MT6351_EOSC_CALI_CON0        (MT6351_PMIC_REG_BASE + 0x0FDC)
#define MT6351_EOSC_CALI_CON1        (MT6351_PMIC_REG_BASE + 0x0FDE)
#define MT6351_VRTC_PWM_CON0         (MT6351_PMIC_REG_BASE + 0x0FE0)
// mask is HEX;  shift is Integer
#define MT6351_THR_DET_DIS_MASK                           0x1
#define MT6351_THR_DET_DIS_SHIFT                          0
#define MT6351_THR_TEST_MASK                              0x3
#define MT6351_THR_TEST_SHIFT                             1
#define MT6351_THR_HWPDN_EN_MASK                          0x1
#define MT6351_THR_HWPDN_EN_SHIFT                         5
#define MT6351_STRUP_THERMAL_DEB_SEL_MASK                 0x1
#define MT6351_STRUP_THERMAL_DEB_SEL_SHIFT                15
#define MT6351_USBDL_MASK                                 0x1
#define MT6351_USBDL_SHIFT                                0
#define MT6351_PMU_THERMAL_DEB_MASK                       0x1
#define MT6351_PMU_THERMAL_DEB_SHIFT                      1
#define MT6351_PMU_THR_DEB_MASK                           0x7
#define MT6351_PMU_THR_DEB_SHIFT                          4
#define MT6351_PMU_THR_STATUS_MASK                        0x7
#define MT6351_PMU_THR_STATUS_SHIFT                       8
#define MT6351_STRUP_THER_DEB_RMAX_MASK                   0xFFFF
#define MT6351_STRUP_THER_DEB_RMAX_SHIFT                  0
#define MT6351_STRUP_THER_DEB_FMAX_MASK                   0xFFFF
#define MT6351_STRUP_THER_DEB_FMAX_SHIFT                  0
#define MT6351_DDUVLO_DEB_EN_MASK                         0x1
#define MT6351_DDUVLO_DEB_EN_SHIFT                        0
#define MT6351_PWRBB_DEB_EN_MASK                          0x1
#define MT6351_PWRBB_DEB_EN_SHIFT                         1
#define MT6351_STRUP_OSC_EN_MASK                          0x1
#define MT6351_STRUP_OSC_EN_SHIFT                         2
#define MT6351_STRUP_OSC_EN_SEL_MASK                      0x1
#define MT6351_STRUP_OSC_EN_SEL_SHIFT                     3
#define MT6351_STRUP_FT_CTRL_MASK                         0x3
#define MT6351_STRUP_FT_CTRL_SHIFT                        4
#define MT6351_STRUP_PWRON_FORCE_MASK                     0x1
#define MT6351_STRUP_PWRON_FORCE_SHIFT                    6
#define MT6351_BIAS_GEN_EN_FORCE_MASK                     0x1
#define MT6351_BIAS_GEN_EN_FORCE_SHIFT                    7
#define MT6351_STRUP_PWRON_MASK                           0x1
#define MT6351_STRUP_PWRON_SHIFT                          8
#define MT6351_STRUP_PWRON_SEL_MASK                       0x1
#define MT6351_STRUP_PWRON_SEL_SHIFT                      9
#define MT6351_BIAS_GEN_EN_MASK                           0x1
#define MT6351_BIAS_GEN_EN_SHIFT                          10
#define MT6351_BIAS_GEN_EN_SEL_MASK                       0x1
#define MT6351_BIAS_GEN_EN_SEL_SHIFT                      11
#define MT6351_RTC_XOSC32_ENB_SW_MASK                     0x1
#define MT6351_RTC_XOSC32_ENB_SW_SHIFT                    12
#define MT6351_RTC_XOSC32_ENB_SEL_MASK                    0x1
#define MT6351_RTC_XOSC32_ENB_SEL_SHIFT                   13
#define MT6351_STRUP_DIG_IO_PG_FORCE_MASK                 0x1
#define MT6351_STRUP_DIG_IO_PG_FORCE_SHIFT                15
#define MT6351_RG_STRUP_VUSB33_PG_H2L_EN_MASK             0x1
#define MT6351_RG_STRUP_VUSB33_PG_H2L_EN_SHIFT            1
#define MT6351_RG_STRUP_VGPU_PG_H2L_EN_MASK               0x1
#define MT6351_RG_STRUP_VGPU_PG_H2L_EN_SHIFT              2
#define MT6351_RG_STRUP_VDRAM_PG_H2L_EN_MASK              0x1
#define MT6351_RG_STRUP_VDRAM_PG_H2L_EN_SHIFT             3
#define MT6351_RG_STRUP_VSRAM_PROC_PG_H2L_EN_MASK         0x1
#define MT6351_RG_STRUP_VSRAM_PROC_PG_H2L_EN_SHIFT        4
#define MT6351_RG_STRUP_VSRAM_MD_PG_H2L_EN_MASK           0x1
#define MT6351_RG_STRUP_VSRAM_MD_PG_H2L_EN_SHIFT          5
#define MT6351_RG_STRUP_VA10_PG_H2L_EN_MASK               0x1
#define MT6351_RG_STRUP_VA10_PG_H2L_EN_SHIFT              7
#define MT6351_RG_STRUP_VEMC_PG_H2L_EN_MASK               0x1
#define MT6351_RG_STRUP_VEMC_PG_H2L_EN_SHIFT              8
#define MT6351_RG_STRUP_VS2_PG_H2L_EN_MASK                0x1
#define MT6351_RG_STRUP_VS2_PG_H2L_EN_SHIFT               10
#define MT6351_RG_STRUP_VMODEM_PG_H2L_EN_MASK             0x1
#define MT6351_RG_STRUP_VMODEM_PG_H2L_EN_SHIFT            11
#define MT6351_RG_STRUP_VMD1_PG_H2L_EN_MASK               0x1
#define MT6351_RG_STRUP_VMD1_PG_H2L_EN_SHIFT              12
#define MT6351_RG_STRUP_VCORE_PG_H2L_EN_MASK              0x1
#define MT6351_RG_STRUP_VCORE_PG_H2L_EN_SHIFT             13
#define MT6351_RG_STRUP_VA18_PG_H2L_EN_MASK               0x1
#define MT6351_RG_STRUP_VA18_PG_H2L_EN_SHIFT              14
#define MT6351_RG_STRUP_VS1_PG_H2L_EN_MASK                0x1
#define MT6351_RG_STRUP_VS1_PG_H2L_EN_SHIFT               15
#define MT6351_RG_STRUP_VTCXO24_PG_ENB_MASK               0x1
#define MT6351_RG_STRUP_VTCXO24_PG_ENB_SHIFT              0
#define MT6351_RG_STRUP_VUSB33_PG_ENB_MASK                0x1
#define MT6351_RG_STRUP_VUSB33_PG_ENB_SHIFT               1
#define MT6351_RG_STRUP_VGPU_PG_ENB_MASK                  0x1
#define MT6351_RG_STRUP_VGPU_PG_ENB_SHIFT                 2
#define MT6351_RG_STRUP_VDRAM_PG_ENB_MASK                 0x1
#define MT6351_RG_STRUP_VDRAM_PG_ENB_SHIFT                3
#define MT6351_RG_STRUP_VSRAM_PROC_PG_ENB_MASK            0x1
#define MT6351_RG_STRUP_VSRAM_PROC_PG_ENB_SHIFT           4
#define MT6351_RG_STRUP_VSRAM_MD_PG_ENB_MASK              0x1
#define MT6351_RG_STRUP_VSRAM_MD_PG_ENB_SHIFT             5
#define MT6351_RG_STRUP_VIO28_PG_ENB_MASK                 0x1
#define MT6351_RG_STRUP_VIO28_PG_ENB_SHIFT                6
#define MT6351_RG_STRUP_VA10_PG_ENB_MASK                  0x1
#define MT6351_RG_STRUP_VA10_PG_ENB_SHIFT                 7
#define MT6351_RG_STRUP_VEMC_PG_ENB_MASK                  0x1
#define MT6351_RG_STRUP_VEMC_PG_ENB_SHIFT                 8
#define MT6351_RG_STRUP_VIO18_PG_ENB_MASK                 0x1
#define MT6351_RG_STRUP_VIO18_PG_ENB_SHIFT                9
#define MT6351_RG_STRUP_VS2_PG_ENB_MASK                   0x1
#define MT6351_RG_STRUP_VS2_PG_ENB_SHIFT                  10
#define MT6351_RG_STRUP_VMODEM_PG_ENB_MASK                0x1
#define MT6351_RG_STRUP_VMODEM_PG_ENB_SHIFT               11
#define MT6351_RG_STRUP_VMD1_PG_ENB_MASK                  0x1
#define MT6351_RG_STRUP_VMD1_PG_ENB_SHIFT                 12
#define MT6351_RG_STRUP_VCORE_PG_ENB_MASK                 0x1
#define MT6351_RG_STRUP_VCORE_PG_ENB_SHIFT                13
#define MT6351_RG_STRUP_VA18_PG_ENB_MASK                  0x1
#define MT6351_RG_STRUP_VA18_PG_ENB_SHIFT                 14
#define MT6351_RG_STRUP_VS1_PG_ENB_MASK                   0x1
#define MT6351_RG_STRUP_VS1_PG_ENB_SHIFT                  15
#define MT6351_RG_STRUP_VXO22_PG_ENB_MASK                 0x1
#define MT6351_RG_STRUP_VXO22_PG_ENB_SHIFT                15
#define MT6351_RG_STRUP_VGPU_OC_H2L_EN_MASK               0x1
#define MT6351_RG_STRUP_VGPU_OC_H2L_EN_SHIFT              9
#define MT6351_RG_STRUP_VSRAM_MD_OC_H2L_EN_MASK           0x1
#define MT6351_RG_STRUP_VSRAM_MD_OC_H2L_EN_SHIFT          10
#define MT6351_RG_STRUP_VS2_OC_H2L_EN_MASK                0x1
#define MT6351_RG_STRUP_VS2_OC_H2L_EN_SHIFT               11
#define MT6351_RG_STRUP_VMODEM_OC_H2L_EN_MASK             0x1
#define MT6351_RG_STRUP_VMODEM_OC_H2L_EN_SHIFT            12
#define MT6351_RG_STRUP_VMD1_OC_H2L_EN_MASK               0x1
#define MT6351_RG_STRUP_VMD1_OC_H2L_EN_SHIFT              13
#define MT6351_RG_STRUP_VCORE_OC_H2L_EN_MASK              0x1
#define MT6351_RG_STRUP_VCORE_OC_H2L_EN_SHIFT             14
#define MT6351_RG_STRUP_VS1_OC_H2L_EN_MASK                0x1
#define MT6351_RG_STRUP_VS1_OC_H2L_EN_SHIFT               15
#define MT6351_RG_STRUP_VGPU_OC_ENB_MASK                  0x1
#define MT6351_RG_STRUP_VGPU_OC_ENB_SHIFT                 9
#define MT6351_RG_STRUP_VSRAM_MD_OC_ENB_MASK              0x1
#define MT6351_RG_STRUP_VSRAM_MD_OC_ENB_SHIFT             10
#define MT6351_RG_STRUP_VS2_OC_ENB_MASK                   0x1
#define MT6351_RG_STRUP_VS2_OC_ENB_SHIFT                  11
#define MT6351_RG_STRUP_VMODEM_OC_ENB_MASK                0x1
#define MT6351_RG_STRUP_VMODEM_OC_ENB_SHIFT               12
#define MT6351_RG_STRUP_VMD1_OC_ENB_MASK                  0x1
#define MT6351_RG_STRUP_VMD1_OC_ENB_SHIFT                 13
#define MT6351_RG_STRUP_VCORE_OC_ENB_MASK                 0x1
#define MT6351_RG_STRUP_VCORE_OC_ENB_SHIFT                14
#define MT6351_RG_STRUP_VS1_OC_ENB_MASK                   0x1
#define MT6351_RG_STRUP_VS1_OC_ENB_SHIFT                  15
#define MT6351_RG_STRUP_VDRAM_PG_DEB_BYPASS_MASK          0x1
#define MT6351_RG_STRUP_VDRAM_PG_DEB_BYPASS_SHIFT         7
#define MT6351_RG_STRUP_VXO22_PG_DEB_BYPASS_MASK          0x1
#define MT6351_RG_STRUP_VXO22_PG_DEB_BYPASS_SHIFT         8
#define MT6351_RG_STRUP_VGPU_OC_DEB_BYPASS_MASK           0x1
#define MT6351_RG_STRUP_VGPU_OC_DEB_BYPASS_SHIFT          9
#define MT6351_RG_STRUP_VSRAM_MD_OC_DEB_BYPASS_MASK       0x1
#define MT6351_RG_STRUP_VSRAM_MD_OC_DEB_BYPASS_SHIFT      10
#define MT6351_RG_STRUP_VS2_OC_DEB_BYPASS_MASK            0x1
#define MT6351_RG_STRUP_VS2_OC_DEB_BYPASS_SHIFT           11
#define MT6351_RG_STRUP_VMODEM_OC_DEB_BYPASS_MASK         0x1
#define MT6351_RG_STRUP_VMODEM_OC_DEB_BYPASS_SHIFT        12
#define MT6351_RG_STRUP_VMD1_OC_DEB_BYPASS_MASK           0x1
#define MT6351_RG_STRUP_VMD1_OC_DEB_BYPASS_SHIFT          13
#define MT6351_RG_STRUP_VCORE_OC_DEB_BYPASS_MASK          0x1
#define MT6351_RG_STRUP_VCORE_OC_DEB_BYPASS_SHIFT         14
#define MT6351_RG_STRUP_VS1_OC_DEB_BYPASS_MASK            0x1
#define MT6351_RG_STRUP_VS1_OC_DEB_BYPASS_SHIFT           15
#define MT6351_RG_STRUP_VTCXO24_PG_DEB_BYPASS_MASK        0x1
#define MT6351_RG_STRUP_VTCXO24_PG_DEB_BYPASS_SHIFT       0
#define MT6351_RG_STRUP_VUSB33_PG_DEB_BYPASS_MASK         0x1
#define MT6351_RG_STRUP_VUSB33_PG_DEB_BYPASS_SHIFT        1
#define MT6351_RG_STRUP_VGPU_PG_DEB_BYPASS_MASK           0x1
#define MT6351_RG_STRUP_VGPU_PG_DEB_BYPASS_SHIFT          2
#define MT6351_RG_STRUP_VSRAM_DRAM_PG_DEB_BYPASS_MASK     0x1
#define MT6351_RG_STRUP_VSRAM_DRAM_PG_DEB_BYPASS_SHIFT    3
#define MT6351_RG_STRUP_VSRAM_PROC_PG_DEB_BYPASS_MASK     0x1
#define MT6351_RG_STRUP_VSRAM_PROC_PG_DEB_BYPASS_SHIFT    4
#define MT6351_RG_STRUP_VSRAM_MD_PG_DEB_BYPASS_MASK       0x1
#define MT6351_RG_STRUP_VSRAM_MD_PG_DEB_BYPASS_SHIFT      5
#define MT6351_RG_STRUP_VIO28_PG_DEB_BYPASS_MASK          0x1
#define MT6351_RG_STRUP_VIO28_PG_DEB_BYPASS_SHIFT         6
#define MT6351_RG_STRUP_VA10_PG_DEB_BYPASS_MASK           0x1
#define MT6351_RG_STRUP_VA10_PG_DEB_BYPASS_SHIFT          7
#define MT6351_RG_STRUP_VEMC_PG_DEB_BYPASS_MASK           0x1
#define MT6351_RG_STRUP_VEMC_PG_DEB_BYPASS_SHIFT          8
#define MT6351_RG_STRUP_VIO18_PG_DEB_BYPASS_MASK          0x1
#define MT6351_RG_STRUP_VIO18_PG_DEB_BYPASS_SHIFT         9
#define MT6351_RG_STRUP_VS2_PG_DEB_BYPASS_MASK            0x1
#define MT6351_RG_STRUP_VS2_PG_DEB_BYPASS_SHIFT           10
#define MT6351_RG_STRUP_VMODEM_PG_DEB_BYPASS_MASK         0x1
#define MT6351_RG_STRUP_VMODEM_PG_DEB_BYPASS_SHIFT        11
#define MT6351_RG_STRUP_VMD1_PG_DEB_BYPASS_MASK           0x1
#define MT6351_RG_STRUP_VMD1_PG_DEB_BYPASS_SHIFT          12
#define MT6351_RG_STRUP_VCORE_PG_DEB_BYPASS_MASK          0x1
#define MT6351_RG_STRUP_VCORE_PG_DEB_BYPASS_SHIFT         13
#define MT6351_RG_STRUP_VA18_PG_DEB_BYPASS_MASK           0x1
#define MT6351_RG_STRUP_VA18_PG_DEB_BYPASS_SHIFT          14
#define MT6351_RG_STRUP_VS1_PG_DEB_BYPASS_MASK            0x1
#define MT6351_RG_STRUP_VS1_PG_DEB_BYPASS_SHIFT           15
#define MT6351_CLR_JUST_RST_MASK                          0x1
#define MT6351_CLR_JUST_RST_SHIFT                         4
#define MT6351_UVLO_L2H_DEB_EN_MASK                       0x1
#define MT6351_UVLO_L2H_DEB_EN_SHIFT                      5
#define MT6351_JUST_PWRKEY_RST_MASK                       0x1
#define MT6351_JUST_PWRKEY_RST_SHIFT                      14
#define MT6351_DA_QI_OSC_EN_MASK                          0x1
#define MT6351_DA_QI_OSC_EN_SHIFT                         15
#define MT6351_STRUP_EXT_PMIC_EN_MASK                     0x1
#define MT6351_STRUP_EXT_PMIC_EN_SHIFT                    0
#define MT6351_STRUP_EXT_PMIC_SEL_MASK                    0x1
#define MT6351_STRUP_EXT_PMIC_SEL_SHIFT                   1
#define MT6351_STRUP_CON8_RSV0_MASK                       0x7F
#define MT6351_STRUP_CON8_RSV0_SHIFT                      8
#define MT6351_DA_QI_EXT_PMIC_EN_MASK                     0x1
#define MT6351_DA_QI_EXT_PMIC_EN_SHIFT                    15
#define MT6351_STRUP_AUXADC_START_SW_MASK                 0x1
#define MT6351_STRUP_AUXADC_START_SW_SHIFT                4
#define MT6351_STRUP_AUXADC_RSTB_SW_MASK                  0x1
#define MT6351_STRUP_AUXADC_RSTB_SW_SHIFT                 5
#define MT6351_STRUP_AUXADC_START_SEL_MASK                0x1
#define MT6351_STRUP_AUXADC_START_SEL_SHIFT               6
#define MT6351_STRUP_AUXADC_RSTB_SEL_MASK                 0x1
#define MT6351_STRUP_AUXADC_RSTB_SEL_SHIFT                7
#define MT6351_STRUP_PWROFF_SEQ_EN_MASK                   0x1
#define MT6351_STRUP_PWROFF_SEQ_EN_SHIFT                  0
#define MT6351_STRUP_PWROFF_PREOFF_EN_MASK                0x1
#define MT6351_STRUP_PWROFF_PREOFF_EN_SHIFT               1
#define MT6351_STRUP_PP_EN_MASK                           0x1
#define MT6351_STRUP_PP_EN_SHIFT                          0
#define MT6351_STRUP_PP_EN_SEL_MASK                       0x1
#define MT6351_STRUP_PP_EN_SEL_SHIFT                      1
#define MT6351_STRUP_DIG0_RSV0_MASK                       0xF
#define MT6351_STRUP_DIG0_RSV0_SHIFT                      2
#define MT6351_STRUP_DIG1_RSV0_MASK                       0x1F
#define MT6351_STRUP_DIG1_RSV0_SHIFT                      6
#define MT6351_RG_RSV_SWREG_MASK                          0xFFFF
#define MT6351_RG_RSV_SWREG_SHIFT                         0
#define MT6351_STRUP_PP_EN_PWROFF_CNT_MASK                0x3FF
#define MT6351_STRUP_PP_EN_PWROFF_CNT_SHIFT               0
#define MT6351_STRUP_UVLO_U1U2_SEL_MASK                   0x1
#define MT6351_STRUP_UVLO_U1U2_SEL_SHIFT                  0
#define MT6351_STRUP_UVLO_U1U2_SEL_SWCTRL_MASK            0x1
#define MT6351_STRUP_UVLO_U1U2_SEL_SWCTRL_SHIFT           1
#define MT6351_STRUP_AUXADC_RPCNT_MAX_MASK                0x7F
#define MT6351_STRUP_AUXADC_RPCNT_MAX_SHIFT               0
#define MT6351_RG_STRUP_THR_OVER_110_CLR_MASK             0x1
#define MT6351_RG_STRUP_THR_OVER_110_CLR_SHIFT            0
#define MT6351_RG_STRUP_THR_110_CLR_MASK                  0x1
#define MT6351_RG_STRUP_THR_110_CLR_SHIFT                 1
#define MT6351_RG_STRUP_THR_125_CLR_MASK                  0x1
#define MT6351_RG_STRUP_THR_125_CLR_SHIFT                 2
#define MT6351_RG_STRUP_THR_CLR_MASK                      0x1
#define MT6351_RG_STRUP_THR_CLR_SHIFT                     3
#define MT6351_RG_STRUP_THR_OVER_110_IRQ_EN_MASK          0x1
#define MT6351_RG_STRUP_THR_OVER_110_IRQ_EN_SHIFT         8
#define MT6351_RG_STRUP_THR_110_IRQ_EN_MASK               0x1
#define MT6351_RG_STRUP_THR_110_IRQ_EN_SHIFT              9
#define MT6351_RG_STRUP_THR_125_IRQ_EN_MASK               0x1
#define MT6351_RG_STRUP_THR_125_IRQ_EN_SHIFT              10
#define MT6351_RG_STRUP_THR_OVER_110_IRQ_STATUS_MASK      0x1
#define MT6351_RG_STRUP_THR_OVER_110_IRQ_STATUS_SHIFT     12
#define MT6351_RG_STRUP_THR_110_IRQ_STATUS_MASK           0x1
#define MT6351_RG_STRUP_THR_110_IRQ_STATUS_SHIFT          13
#define MT6351_RG_STRUP_THR_125_IRQ_STATUS_MASK           0x1
#define MT6351_RG_STRUP_THR_125_IRQ_STATUS_SHIFT          14
#define MT6351_STRUP_PG_STATUS_CLR_MASK                   0x1
#define MT6351_STRUP_PG_STATUS_CLR_SHIFT                  15
#define MT6351_RG_STRUP_LONG_PRESS_EXT_SEL_MASK           0x3
#define MT6351_RG_STRUP_LONG_PRESS_EXT_SEL_SHIFT          0
#define MT6351_RG_STRUP_LONG_PRESS_EXT_TD_MASK            0x3
#define MT6351_RG_STRUP_LONG_PRESS_EXT_TD_SHIFT           2
#define MT6351_RG_STRUP_LONG_PRESS_EXT_EN_MASK            0x1
#define MT6351_RG_STRUP_LONG_PRESS_EXT_EN_SHIFT           4
#define MT6351_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_MASK      0x1
#define MT6351_RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_SHIFT     5
#define MT6351_RG_STRUP_LONG_PRESS_EXT_PWRKY_CTRL_MASK    0x1
#define MT6351_RG_STRUP_LONG_PRESS_EXT_PWRKY_CTRL_SHIFT   6
#define MT6351_RG_STRUP_LONG_PRESS_EXT_PWRBB_CTRL_MASK    0x1
#define MT6351_RG_STRUP_LONG_PRESS_EXT_PWRBB_CTRL_SHIFT   7
#define MT6351_RG_STRUP_ENVTEM_MASK                       0x1
#define MT6351_RG_STRUP_ENVTEM_SHIFT                      14
#define MT6351_RG_STRUP_ENVTEM_CTRL_MASK                  0x1
#define MT6351_RG_STRUP_ENVTEM_CTRL_SHIFT                 15
#define MT6351_RG_STRUP_PWRKEY_COUNT_RESET_MASK           0x1
#define MT6351_RG_STRUP_PWRKEY_COUNT_RESET_SHIFT          0
#define MT6351_RGS_ANA_CHIP_ID_MASK                       0x7
#define MT6351_RGS_ANA_CHIP_ID_SHIFT                      7
#define MT6351_RG_PP_EN_DRVSEL_MASK                       0x1
#define MT6351_RG_PP_EN_DRVSEL_SHIFT                      10
#define MT6351_RG_FCHR_PU_EN_MASK                         0x1
#define MT6351_RG_FCHR_PU_EN_SHIFT                        11
#define MT6351_RG_PMU_RSV_MASK                            0xF
#define MT6351_RG_PMU_RSV_SHIFT                           12
#define MT6351_RG_FCHR_KEYDET_EN_MASK                     0x1
#define MT6351_RG_FCHR_KEYDET_EN_SHIFT                    1
#define MT6351_RG_EN_DRVSEL_MASK                          0x1
#define MT6351_RG_EN_DRVSEL_SHIFT                         2
#define MT6351_RG_RST_DRVSEL_MASK                         0x1
#define MT6351_RG_RST_DRVSEL_SHIFT                        3
#define MT6351_RG_STRUP_IREF_TRIM_MASK                    0x1F
#define MT6351_RG_STRUP_IREF_TRIM_SHIFT                   4
#define MT6351_RG_VREF_BG_MASK                            0x7
#define MT6351_RG_VREF_BG_SHIFT                           9
#define MT6351_RG_THR_TMODE_MASK                          0x1
#define MT6351_RG_THR_TMODE_SHIFT                         12
#define MT6351_RG_STRUP_THR_SEL_MASK                      0x3
#define MT6351_RG_STRUP_THR_SEL_SHIFT                     13
#define MT6351_RG_THRDET_SEL_MASK                         0x1
#define MT6351_RG_THRDET_SEL_SHIFT                        15
#define MT6351_HWCID_MASK                                 0xFFFF
#define MT6351_HWCID_SHIFT                                0
#define MT6351_SWCID_MASK                                 0xFFFF
#define MT6351_SWCID_SHIFT                                0
#define MT6351_RG_SRCLKEN_IN0_EN_MASK                     0x1
#define MT6351_RG_SRCLKEN_IN0_EN_SHIFT                    0
#define MT6351_RG_SRCLKEN_IN1_EN_MASK                     0x1
#define MT6351_RG_SRCLKEN_IN1_EN_SHIFT                    1
#define MT6351_RG_OSC_SEL_MASK                            0x1
#define MT6351_RG_OSC_SEL_SHIFT                           2
#define MT6351_RG_SRCLKEN_IN2_EN_MASK                     0x1
#define MT6351_RG_SRCLKEN_IN2_EN_SHIFT                    3
#define MT6351_RG_SRCLKEN_IN0_HW_MODE_MASK                0x1
#define MT6351_RG_SRCLKEN_IN0_HW_MODE_SHIFT               4
#define MT6351_RG_SRCLKEN_IN1_HW_MODE_MASK                0x1
#define MT6351_RG_SRCLKEN_IN1_HW_MODE_SHIFT               5
#define MT6351_RG_OSC_SEL_HW_MODE_MASK                    0x1
#define MT6351_RG_OSC_SEL_HW_MODE_SHIFT                   6
#define MT6351_RG_SRCLKEN_IN_SYNC_EN_MASK                 0x1
#define MT6351_RG_SRCLKEN_IN_SYNC_EN_SHIFT                8
#define MT6351_RG_OSC_EN_AUTO_OFF_MASK                    0x1
#define MT6351_RG_OSC_EN_AUTO_OFF_SHIFT                   9
#define MT6351_TEST_OUT_MASK                              0xFF
#define MT6351_TEST_OUT_SHIFT                             0
#define MT6351_RG_MON_FLAG_SEL_MASK                       0xFF
#define MT6351_RG_MON_FLAG_SEL_SHIFT                      0
#define MT6351_RG_MON_GRP_SEL_MASK                        0x1F
#define MT6351_RG_MON_GRP_SEL_SHIFT                       8
#define MT6351_RG_NANDTREE_MODE_MASK                      0x1
#define MT6351_RG_NANDTREE_MODE_SHIFT                     0
#define MT6351_RG_TEST_AUXADC_MASK                        0x1
#define MT6351_RG_TEST_AUXADC_SHIFT                       1
#define MT6351_RG_EFUSE_MODE_MASK                         0x1
#define MT6351_RG_EFUSE_MODE_SHIFT                        2
#define MT6351_RG_TEST_STRUP_MASK                         0x1
#define MT6351_RG_TEST_STRUP_SHIFT                        3
#define MT6351_TESTMODE_SW_MASK                           0x1
#define MT6351_TESTMODE_SW_SHIFT                          0
#define MT6351_EN_STATUS_VLDO28_MASK                      0x1
#define MT6351_EN_STATUS_VLDO28_SHIFT                     0
#define MT6351_EN_STATUS_VIO28_MASK                       0x1
#define MT6351_EN_STATUS_VIO28_SHIFT                      1
#define MT6351_EN_STATUS_VMCH_MASK                        0x1
#define MT6351_EN_STATUS_VMCH_SHIFT                       2
#define MT6351_EN_STATUS_VMC_MASK                         0x1
#define MT6351_EN_STATUS_VMC_SHIFT                        3
#define MT6351_EN_STATUS_VEMC_MASK                        0x1
#define MT6351_EN_STATUS_VEMC_SHIFT                       4
#define MT6351_EN_STATUS_VSIM2_MASK                       0x1
#define MT6351_EN_STATUS_VSIM2_SHIFT                      5
#define MT6351_EN_STATUS_VSIM1_MASK                       0x1
#define MT6351_EN_STATUS_VSIM1_SHIFT                      6
#define MT6351_EN_STATUS_VEFUSE_MASK                      0x1
#define MT6351_EN_STATUS_VEFUSE_SHIFT                     7
#define MT6351_EN_STATUS_VUSB33_MASK                      0x1
#define MT6351_EN_STATUS_VUSB33_SHIFT                     8
#define MT6351_EN_STATUS_VCN33_MASK                       0x1
#define MT6351_EN_STATUS_VCN33_SHIFT                      9
#define MT6351_EN_STATUS_VCAMA_MASK                       0x1
#define MT6351_EN_STATUS_VCAMA_SHIFT                      10
#define MT6351_EN_STATUS_VCN28_MASK                       0x1
#define MT6351_EN_STATUS_VCN28_SHIFT                      11
#define MT6351_EN_STATUS_VTCXO24_MASK                     0x1
#define MT6351_EN_STATUS_VTCXO24_SHIFT                    12
#define MT6351_EN_STATUS_VTCXO28_MASK                     0x1
#define MT6351_EN_STATUS_VTCXO28_SHIFT                    13
#define MT6351_EN_STATUS_VA18_MASK                        0x1
#define MT6351_EN_STATUS_VA18_SHIFT                       14
#define MT6351_EN_STATUS_VRTC_MASK                        0x1
#define MT6351_EN_STATUS_VRTC_SHIFT                       15
#define MT6351_EN_STATUS_VBIF28_MASK                      0x1
#define MT6351_EN_STATUS_VBIF28_SHIFT                     2
#define MT6351_EN_STATUS_VGP3_MASK                        0x1
#define MT6351_EN_STATUS_VGP3_SHIFT                       3
#define MT6351_EN_STATUS_VMIPI_MASK                       0x1
#define MT6351_EN_STATUS_VMIPI_SHIFT                      4
#define MT6351_EN_STATUS_VDRAM_MASK                       0x1
#define MT6351_EN_STATUS_VDRAM_SHIFT                      5
#define MT6351_EN_STATUS_VA10_MASK                        0x1
#define MT6351_EN_STATUS_VA10_SHIFT                       6
#define MT6351_EN_STATUS_VRF12_MASK                       0x1
#define MT6351_EN_STATUS_VRF12_SHIFT                      7
#define MT6351_EN_STATUS_VXO22_MASK                       0x1
#define MT6351_EN_STATUS_VXO22_SHIFT                      8
#define MT6351_EN_STATUS_VSRAM_PROC_MASK                  0x1
#define MT6351_EN_STATUS_VSRAM_PROC_SHIFT                 9
#define MT6351_EN_STATUS_VCAMIO_MASK                      0x1
#define MT6351_EN_STATUS_VCAMIO_SHIFT                     10
#define MT6351_EN_STATUS_VCN18_MASK                       0x1
#define MT6351_EN_STATUS_VCN18_SHIFT                      11
#define MT6351_EN_STATUS_VIO18_MASK                       0x1
#define MT6351_EN_STATUS_VIO18_SHIFT                      12
#define MT6351_EN_STATUS_VRF18_MASK                       0x1
#define MT6351_EN_STATUS_VRF18_SHIFT                      13
#define MT6351_EN_STATUS_VCAMD_MASK                       0x1
#define MT6351_EN_STATUS_VCAMD_SHIFT                      14
#define MT6351_EN_STATUS_VIBR_MASK                        0x1
#define MT6351_EN_STATUS_VIBR_SHIFT                       15
#define MT6351_OC_STATUS_VIBR_MASK                        0x1
#define MT6351_OC_STATUS_VIBR_SHIFT                       0
#define MT6351_OC_STATUS_VLDO28_MASK                      0x1
#define MT6351_OC_STATUS_VLDO28_SHIFT                     1
#define MT6351_OC_STATUS_VIO28_MASK                       0x1
#define MT6351_OC_STATUS_VIO28_SHIFT                      2
#define MT6351_OC_STATUS_VMC_MASK                         0x1
#define MT6351_OC_STATUS_VMC_SHIFT                        3
#define MT6351_OC_STATUS_VMCH_MASK                        0x1
#define MT6351_OC_STATUS_VMCH_SHIFT                       4
#define MT6351_OC_STATUS_VEMC_MASK                        0x1
#define MT6351_OC_STATUS_VEMC_SHIFT                       5
#define MT6351_OC_STATUS_VSIM2_MASK                       0x1
#define MT6351_OC_STATUS_VSIM2_SHIFT                      6
#define MT6351_OC_STATUS_VSIM1_MASK                       0x1
#define MT6351_OC_STATUS_VSIM1_SHIFT                      7
#define MT6351_OC_STATUS_VEFUSE_MASK                      0x1
#define MT6351_OC_STATUS_VEFUSE_SHIFT                     8
#define MT6351_OC_STATUS_VUSB33_MASK                      0x1
#define MT6351_OC_STATUS_VUSB33_SHIFT                     9
#define MT6351_OC_STATUS_VCN33_MASK                       0x1
#define MT6351_OC_STATUS_VCN33_SHIFT                      10
#define MT6351_OC_STATUS_VCAMA_MASK                       0x1
#define MT6351_OC_STATUS_VCAMA_SHIFT                      11
#define MT6351_OC_STATUS_VCN28_MASK                       0x1
#define MT6351_OC_STATUS_VCN28_SHIFT                      12
#define MT6351_OC_STATUS_VTCXO24_MASK                     0x1
#define MT6351_OC_STATUS_VTCXO24_SHIFT                    13
#define MT6351_OC_STATUS_VTCXO28_MASK                     0x1
#define MT6351_OC_STATUS_VTCXO28_SHIFT                    14
#define MT6351_OC_STATUS_VA18_MASK                        0x1
#define MT6351_OC_STATUS_VA18_SHIFT                       15
#define MT6351_OC_STATUS_VBIF28_MASK                      0x1
#define MT6351_OC_STATUS_VBIF28_SHIFT                     3
#define MT6351_OC_STATUS_VGP3_MASK                        0x1
#define MT6351_OC_STATUS_VGP3_SHIFT                       4
#define MT6351_OC_STATUS_VMIPI_MASK                       0x1
#define MT6351_OC_STATUS_VMIPI_SHIFT                      5
#define MT6351_OC_STATUS_VDRAM_MASK                       0x1
#define MT6351_OC_STATUS_VDRAM_SHIFT                      6
#define MT6351_OC_STATUS_VA10_MASK                        0x1
#define MT6351_OC_STATUS_VA10_SHIFT                       7
#define MT6351_OC_STATUS_VRF12_MASK                       0x1
#define MT6351_OC_STATUS_VRF12_SHIFT                      8
#define MT6351_OC_STATUS_VXO22_MASK                       0x1
#define MT6351_OC_STATUS_VXO22_SHIFT                      9
#define MT6351_OC_STATUS_VSRAM_PROC_MASK                  0x1
#define MT6351_OC_STATUS_VSRAM_PROC_SHIFT                 10
#define MT6351_OC_STATUS_VCAMIO_MASK                      0x1
#define MT6351_OC_STATUS_VCAMIO_SHIFT                     11
#define MT6351_OC_STATUS_VCN18_MASK                       0x1
#define MT6351_OC_STATUS_VCN18_SHIFT                      12
#define MT6351_OC_STATUS_VIO18_MASK                       0x1
#define MT6351_OC_STATUS_VIO18_SHIFT                      13
#define MT6351_OC_STATUS_VRF18_MASK                       0x1
#define MT6351_OC_STATUS_VRF18_SHIFT                      14
#define MT6351_OC_STATUS_VCAMD_MASK                       0x1
#define MT6351_OC_STATUS_VCAMD_SHIFT                      15
#define MT6351_VA18_PG_DEB_MASK                           0x1
#define MT6351_VA18_PG_DEB_SHIFT                          0
#define MT6351_VCORE_PG_DEB_MASK                          0x1
#define MT6351_VCORE_PG_DEB_SHIFT                         1
#define MT6351_VMD1_PG_DEB_MASK                           0x1
#define MT6351_VMD1_PG_DEB_SHIFT                          2
#define MT6351_VMODEM_PG_DEB_MASK                         0x1
#define MT6351_VMODEM_PG_DEB_SHIFT                        3
#define MT6351_VS2_PG_DEB_MASK                            0x1
#define MT6351_VS2_PG_DEB_SHIFT                           4
#define MT6351_VIO18_PG_DEB_MASK                          0x1
#define MT6351_VIO18_PG_DEB_SHIFT                         5
#define MT6351_VEMC_PG_DEB_MASK                           0x1
#define MT6351_VEMC_PG_DEB_SHIFT                          6
#define MT6351_VA10_PG_DEB_MASK                           0x1
#define MT6351_VA10_PG_DEB_SHIFT                          7
#define MT6351_VIO28_PG_DEB_MASK                          0x1
#define MT6351_VIO28_PG_DEB_SHIFT                         8
#define MT6351_VSRAM_MD_PG_DEB_MASK                       0x1
#define MT6351_VSRAM_MD_PG_DEB_SHIFT                      9
#define MT6351_VSRAM_PROC_PG_DEB_MASK                     0x1
#define MT6351_VSRAM_PROC_PG_DEB_SHIFT                    10
#define MT6351_VDRAM_PG_DEB_MASK                          0x1
#define MT6351_VDRAM_PG_DEB_SHIFT                         11
#define MT6351_VGPU_PG_DEB_MASK                           0x1
#define MT6351_VGPU_PG_DEB_SHIFT                          12
#define MT6351_VUSB33_PG_DEB_MASK                         0x1
#define MT6351_VUSB33_PG_DEB_SHIFT                        13
#define MT6351_VXO22_PG_DEB_MASK                          0x1
#define MT6351_VXO22_PG_DEB_SHIFT                         14
#define MT6351_VTCXO24_PG_DEB_MASK                        0x1
#define MT6351_VTCXO24_PG_DEB_SHIFT                       15
#define MT6351_VS1_PG_DEB_MASK                            0x1
#define MT6351_VS1_PG_DEB_SHIFT                           15
#define MT6351_STRUP_VA18_PG_STATUS_MASK                  0x1
#define MT6351_STRUP_VA18_PG_STATUS_SHIFT                 0
#define MT6351_STRUP_VCORE_PG_STATUS_MASK                 0x1
#define MT6351_STRUP_VCORE_PG_STATUS_SHIFT                1
#define MT6351_STRUP_VMD1_PG_STATUS_MASK                  0x1
#define MT6351_STRUP_VMD1_PG_STATUS_SHIFT                 2
#define MT6351_STRUP_VMODEM_PG_STATUS_MASK                0x1
#define MT6351_STRUP_VMODEM_PG_STATUS_SHIFT               3
#define MT6351_STRUP_VS2_PG_STATUS_MASK                   0x1
#define MT6351_STRUP_VS2_PG_STATUS_SHIFT                  4
#define MT6351_STRUP_VIO18_PG_STATUS_MASK                 0x1
#define MT6351_STRUP_VIO18_PG_STATUS_SHIFT                5
#define MT6351_STRUP_VEMC_PG_STATUS_MASK                  0x1
#define MT6351_STRUP_VEMC_PG_STATUS_SHIFT                 6
#define MT6351_STRUP_VA10_PG_STATUS_MASK                  0x1
#define MT6351_STRUP_VA10_PG_STATUS_SHIFT                 7
#define MT6351_STRUP_VIO28_PG_STATUS_MASK                 0x1
#define MT6351_STRUP_VIO28_PG_STATUS_SHIFT                8
#define MT6351_STRUP_VSRAM_MD_PG_STATUS_MASK              0x1
#define MT6351_STRUP_VSRAM_MD_PG_STATUS_SHIFT             9
#define MT6351_STRUP_VSRAM_PROC_PG_STATUS_MASK            0x1
#define MT6351_STRUP_VSRAM_PROC_PG_STATUS_SHIFT           10
#define MT6351_STRUP_VDRAM_PG_STATUS_MASK                 0x1
#define MT6351_STRUP_VDRAM_PG_STATUS_SHIFT                11
#define MT6351_STRUP_VGPU_PG_STATUS_MASK                  0x1
#define MT6351_STRUP_VGPU_PG_STATUS_SHIFT                 12
#define MT6351_STRUP_VUSB33_PG_STATUS_MASK                0x1
#define MT6351_STRUP_VUSB33_PG_STATUS_SHIFT               13
#define MT6351_STRUP_VXO22_PG_STATUS_MASK                 0x1
#define MT6351_STRUP_VXO22_PG_STATUS_SHIFT                14
#define MT6351_STRUP_VTCXO24_PG_STATUS_MASK               0x1
#define MT6351_STRUP_VTCXO24_PG_STATUS_SHIFT              15
#define MT6351_STRUP_VS1_PG_STATUS_MASK                   0x1
#define MT6351_STRUP_VS1_PG_STATUS_SHIFT                  15
#define MT6351_THERMAL_BACK110_MASK                       0x1
#define MT6351_THERMAL_BACK110_SHIFT                      12
#define MT6351_THERMAL_OVER110_MASK                       0x1
#define MT6351_THERMAL_OVER110_SHIFT                      13
#define MT6351_THERMAL_OVER125_MASK                       0x1
#define MT6351_THERMAL_OVER125_SHIFT                      14
#define MT6351_STRUP_THERMAL_STATUS_MASK                  0x1
#define MT6351_STRUP_THERMAL_STATUS_SHIFT                 15
#define MT6351_PMU_TEST_MODE_SCAN_MASK                    0x1
#define MT6351_PMU_TEST_MODE_SCAN_SHIFT                   0
#define MT6351_PWRKEY_DEB_MASK                            0x1
#define MT6351_PWRKEY_DEB_SHIFT                           1
#define MT6351_HOMEKEY_DEB_MASK                           0x1
#define MT6351_HOMEKEY_DEB_SHIFT                          2
#define MT6351_RTC_XTAL_DET_DONE_MASK                     0x1
#define MT6351_RTC_XTAL_DET_DONE_SHIFT                    6
#define MT6351_XOSC32_ENB_DET_MASK                        0x1
#define MT6351_XOSC32_ENB_DET_SHIFT                       7
#define MT6351_RTC_XTAL_DET_RSV_MASK                      0xF
#define MT6351_RTC_XTAL_DET_RSV_SHIFT                     8
#define MT6351_RG_PMU_TDSEL_MASK                          0x1
#define MT6351_RG_PMU_TDSEL_SHIFT                         0
#define MT6351_RG_SPI_TDSEL_MASK                          0x1
#define MT6351_RG_SPI_TDSEL_SHIFT                         1
#define MT6351_RG_AUD_TDSEL_MASK                          0x1
#define MT6351_RG_AUD_TDSEL_SHIFT                         2
#define MT6351_RG_E32CAL_TDSEL_MASK                       0x1
#define MT6351_RG_E32CAL_TDSEL_SHIFT                      3
#define MT6351_RG_PMU_RDSEL_MASK                          0x1
#define MT6351_RG_PMU_RDSEL_SHIFT                         0
#define MT6351_RG_SPI_RDSEL_MASK                          0x1
#define MT6351_RG_SPI_RDSEL_SHIFT                         1
#define MT6351_RG_AUD_RDSEL_MASK                          0x1
#define MT6351_RG_AUD_RDSEL_SHIFT                         2
#define MT6351_RG_E32CAL_RDSEL_MASK                       0x1
#define MT6351_RG_E32CAL_RDSEL_SHIFT                      3
#define MT6351_RG_SMT_WDTRSTB_IN_MASK                     0x1
#define MT6351_RG_SMT_WDTRSTB_IN_SHIFT                    0
#define MT6351_RG_SMT_HOMEKEY_MASK                        0x1
#define MT6351_RG_SMT_HOMEKEY_SHIFT                       1
#define MT6351_RG_SMT_SRCLKEN_IN0_MASK                    0x1
#define MT6351_RG_SMT_SRCLKEN_IN0_SHIFT                   2
#define MT6351_RG_SMT_SRCLKEN_IN1_MASK                    0x1
#define MT6351_RG_SMT_SRCLKEN_IN1_SHIFT                   3
#define MT6351_RG_SMT_RTC_32K1V8_0_MASK                   0x1
#define MT6351_RG_SMT_RTC_32K1V8_0_SHIFT                  4
#define MT6351_RG_SMT_RTC_32K1V8_1_MASK                   0x1
#define MT6351_RG_SMT_RTC_32K1V8_1_SHIFT                  5
#define MT6351_RG_SMT_SPI_CLK_MASK                        0x1
#define MT6351_RG_SMT_SPI_CLK_SHIFT                       0
#define MT6351_RG_SMT_SPI_CSN_MASK                        0x1
#define MT6351_RG_SMT_SPI_CSN_SHIFT                       1
#define MT6351_RG_SMT_SPI_MOSI_MASK                       0x1
#define MT6351_RG_SMT_SPI_MOSI_SHIFT                      2
#define MT6351_RG_SMT_SPI_MISO_MASK                       0x1
#define MT6351_RG_SMT_SPI_MISO_SHIFT                      3
#define MT6351_RG_SMT_AUD_CLK_MASK                        0x1
#define MT6351_RG_SMT_AUD_CLK_SHIFT                       0
#define MT6351_RG_SMT_AUD_DAT_MOSI_MASK                   0x1
#define MT6351_RG_SMT_AUD_DAT_MOSI_SHIFT                  1
#define MT6351_RG_SMT_AUD_DAT_MISO_MASK                   0x1
#define MT6351_RG_SMT_AUD_DAT_MISO_SHIFT                  2
#define MT6351_RG_SMT_ANC_DAT_MOSI_MASK                   0x1
#define MT6351_RG_SMT_ANC_DAT_MOSI_SHIFT                  3
#define MT6351_RG_SMT_VOW_CLK_MISO_MASK                   0x1
#define MT6351_RG_SMT_VOW_CLK_MISO_SHIFT                  4
#define MT6351_RG_SMT_ENBB_MASK                           0x1
#define MT6351_RG_SMT_ENBB_SHIFT                          5
#define MT6351_RG_SMT_XOSC_EN_MASK                        0x1
#define MT6351_RG_SMT_XOSC_EN_SHIFT                       6
#define MT6351_RG_OCTL_SRCLKEN_IN0_MASK                   0xF
#define MT6351_RG_OCTL_SRCLKEN_IN0_SHIFT                  0
#define MT6351_RG_OCTL_SRCLKEN_IN1_MASK                   0xF
#define MT6351_RG_OCTL_SRCLKEN_IN1_SHIFT                  4
#define MT6351_RG_OCTL_RTC_32K1V8_0_MASK                  0xF
#define MT6351_RG_OCTL_RTC_32K1V8_0_SHIFT                 8
#define MT6351_RG_OCTL_RTC_32K1V8_1_MASK                  0xF
#define MT6351_RG_OCTL_RTC_32K1V8_1_SHIFT                 12
#define MT6351_RG_OCTL_SPI_CLK_MASK                       0xF
#define MT6351_RG_OCTL_SPI_CLK_SHIFT                      0
#define MT6351_RG_OCTL_SPI_CSN_MASK                       0xF
#define MT6351_RG_OCTL_SPI_CSN_SHIFT                      4
#define MT6351_RG_OCTL_SPI_MOSI_MASK                      0xF
#define MT6351_RG_OCTL_SPI_MOSI_SHIFT                     8
#define MT6351_RG_OCTL_SPI_MISO_MASK                      0xF
#define MT6351_RG_OCTL_SPI_MISO_SHIFT                     12
#define MT6351_RG_OCTL_AUD_DAT_MOSI_MASK                  0xF
#define MT6351_RG_OCTL_AUD_DAT_MOSI_SHIFT                 0
#define MT6351_RG_OCTL_AUD_DAT_MISO_MASK                  0xF
#define MT6351_RG_OCTL_AUD_DAT_MISO_SHIFT                 4
#define MT6351_RG_OCTL_AUD_CLK_MASK                       0xF
#define MT6351_RG_OCTL_AUD_CLK_SHIFT                      8
#define MT6351_RG_OCTL_ANC_DAT_MOSI_MASK                  0xF
#define MT6351_RG_OCTL_ANC_DAT_MOSI_SHIFT                 12
#define MT6351_RG_OCTL_HOMEKEY_MASK                       0xF
#define MT6351_RG_OCTL_HOMEKEY_SHIFT                      0
#define MT6351_RG_OCTL_ENBB_MASK                          0xF
#define MT6351_RG_OCTL_ENBB_SHIFT                         4
#define MT6351_RG_OCTL_XOSC_EN_MASK                       0xF
#define MT6351_RG_OCTL_XOSC_EN_SHIFT                      8
#define MT6351_RG_OCTL_VOW_CLK_MISO_MASK                  0xF
#define MT6351_RG_OCTL_VOW_CLK_MISO_SHIFT                 12
#define MT6351_TOP_STATUS_MASK                            0xF
#define MT6351_TOP_STATUS_SHIFT                           0
#define MT6351_TOP_STATUS_SET_MASK                        0x3
#define MT6351_TOP_STATUS_SET_SHIFT                       0
#define MT6351_TOP_STATUS_CLR_MASK                        0x3
#define MT6351_TOP_STATUS_CLR_SHIFT                       0
#define MT6351_RG_G_SMPS_PD_CK_PDN_MASK                   0x1
#define MT6351_RG_G_SMPS_PD_CK_PDN_SHIFT                  0
#define MT6351_RG_G_SMPS_AUD_CK_PDN_MASK                  0x1
#define MT6351_RG_G_SMPS_AUD_CK_PDN_SHIFT                 1
#define MT6351_RG_G_DRV_2M_CK_PDN_MASK                    0x1
#define MT6351_RG_G_DRV_2M_CK_PDN_SHIFT                   2
#define MT6351_RG_DRV_32K_CK_PDN_MASK                     0x1
#define MT6351_RG_DRV_32K_CK_PDN_SHIFT                    3
#define MT6351_RG_DRV_ISINK0_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_ISINK0_CK_PDN_SHIFT                 4
#define MT6351_RG_DRV_ISINK1_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_ISINK1_CK_PDN_SHIFT                 5
#define MT6351_RG_DRV_ISINK2_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_ISINK2_CK_PDN_SHIFT                 6
#define MT6351_RG_DRV_ISINK3_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_ISINK3_CK_PDN_SHIFT                 7
#define MT6351_RG_AUXADC_1M_CK_PDN_MASK                   0x1
#define MT6351_RG_AUXADC_1M_CK_PDN_SHIFT                  8
#define MT6351_RG_AUXADC_SMPS_CK_PDN_MASK                 0x1
#define MT6351_RG_AUXADC_SMPS_CK_PDN_SHIFT                9
#define MT6351_RG_AUXADC_RNG_CK_PDN_MASK                  0x1
#define MT6351_RG_AUXADC_RNG_CK_PDN_SHIFT                 10
#define MT6351_RG_AUXADC_26M_CK_PDN_MASK                  0x1
#define MT6351_RG_AUXADC_26M_CK_PDN_SHIFT                 11
#define MT6351_RG_AUDNCP_CK_PDN_MASK                      0x1
#define MT6351_RG_AUDNCP_CK_PDN_SHIFT                     12
#define MT6351_RG_AUDIF_CK_PDN_MASK                       0x1
#define MT6351_RG_AUDIF_CK_PDN_SHIFT                      13
#define MT6351_RG_AUD_CK_PDN_MASK                         0x1
#define MT6351_RG_AUD_CK_PDN_SHIFT                        14
#define MT6351_RG_ZCD13M_CK_PDN_MASK                      0x1
#define MT6351_RG_ZCD13M_CK_PDN_SHIFT                     15
#define MT6351_TOP_CKPDN_CON0_SET_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON0_SET_SHIFT                   0
#define MT6351_TOP_CKPDN_CON0_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON0_CLR_SHIFT                   0
#define MT6351_RG_RTC_32K_CK_PDN_MASK                     0x1
#define MT6351_RG_RTC_32K_CK_PDN_SHIFT                    0
#define MT6351_RG_RTC_MCLK_PDN_MASK                       0x1
#define MT6351_RG_RTC_MCLK_PDN_SHIFT                      1
#define MT6351_RG_RTC_75K_CK_PDN_MASK                     0x1
#define MT6351_RG_RTC_75K_CK_PDN_SHIFT                    2
#define MT6351_RG_RTCDET_CK_PDN_MASK                      0x1
#define MT6351_RG_RTCDET_CK_PDN_SHIFT                     3
#define MT6351_RG_RTC32K_1V8_0_O_PDN_MASK                 0x1
#define MT6351_RG_RTC32K_1V8_0_O_PDN_SHIFT                4
#define MT6351_RG_RTC32K_1V8_1_O_PDN_MASK                 0x1
#define MT6351_RG_RTC32K_1V8_1_O_PDN_SHIFT                5
#define MT6351_RG_RTC_2SEC_OFF_DET_PDN_MASK               0x1
#define MT6351_RG_RTC_2SEC_OFF_DET_PDN_SHIFT              6
#define MT6351_RG_FQMTR_CK_PDN_MASK                       0x1
#define MT6351_RG_FQMTR_CK_PDN_SHIFT                      7
#define MT6351_RG_STB_1M_CK_PDN_MASK                      0x1
#define MT6351_RG_STB_1M_CK_PDN_SHIFT                     8
#define MT6351_RG_BUCK_1M_CK_PDN_MASK                     0x1
#define MT6351_RG_BUCK_1M_CK_PDN_SHIFT                    9
#define MT6351_RG_AUXADC_CK_PDN_MASK                      0x1
#define MT6351_RG_AUXADC_CK_PDN_SHIFT                     10
#define MT6351_RG_PWMOC_6M_CK_PDN_MASK                    0x1
#define MT6351_RG_PWMOC_6M_CK_PDN_SHIFT                   11
#define MT6351_RG_PWMOC_AUD_6M_CK_PDN_MASK                0x1
#define MT6351_RG_PWMOC_AUD_6M_CK_PDN_SHIFT               12
#define MT6351_TOP_CKPDN_CON1_SET_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON1_SET_SHIFT                   0
#define MT6351_TOP_CKPDN_CON1_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON1_CLR_SHIFT                   0
#define MT6351_RG_FGADC_ANA_CK_PDN_MASK                   0x1
#define MT6351_RG_FGADC_ANA_CK_PDN_SHIFT                  2
#define MT6351_RG_FGADC_DIG_CK_PDN_MASK                   0x1
#define MT6351_RG_FGADC_DIG_CK_PDN_SHIFT                  3
#define MT6351_RG_BIF_X72_CK_PDN_MASK                     0x1
#define MT6351_RG_BIF_X72_CK_PDN_SHIFT                    4
#define MT6351_RG_BIF_X4_CK_PDN_MASK                      0x1
#define MT6351_RG_BIF_X4_CK_PDN_SHIFT                     5
#define MT6351_RG_BIF_X1_CK_PDN_MASK                      0x1
#define MT6351_RG_BIF_X1_CK_PDN_SHIFT                     6
#define MT6351_RG_PCHR_32K_CK_PDN_MASK                    0x1
#define MT6351_RG_PCHR_32K_CK_PDN_SHIFT                   7
#define MT6351_RG_ACCDET_CK_PDN_MASK                      0x1
#define MT6351_RG_ACCDET_CK_PDN_SHIFT                     9
#define MT6351_RG_FQMTR_32K_CK_PDN_MASK                   0x1
#define MT6351_RG_FQMTR_32K_CK_PDN_SHIFT                  10
#define MT6351_RG_INTRP_CK_PDN_MASK                       0x1
#define MT6351_RG_INTRP_CK_PDN_SHIFT                      11
#define MT6351_RG_RTC_26M_CK_PDN_MASK                     0x1
#define MT6351_RG_RTC_26M_CK_PDN_SHIFT                    12
#define MT6351_RG_RTC_EOSC32_CK_PDN_MASK                  0x1
#define MT6351_RG_RTC_EOSC32_CK_PDN_SHIFT                 13
#define MT6351_RG_TRIM_75K_CK_PDN_MASK                    0x1
#define MT6351_RG_TRIM_75K_CK_PDN_SHIFT                   14
#define MT6351_RG_STRUP_LBAT_SEL_CK_PDN_MASK              0x1
#define MT6351_RG_STRUP_LBAT_SEL_CK_PDN_SHIFT             15
#define MT6351_TOP_CKPDN_CON2_SET_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON2_SET_SHIFT                   0
#define MT6351_TOP_CKPDN_CON2_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON2_CLR_SHIFT                   0
#define MT6351_RG_STRUP_75K_CK_PDN_MASK                   0x1
#define MT6351_RG_STRUP_75K_CK_PDN_SHIFT                  0
#define MT6351_RG_STRUP_32K_CK_PDN_MASK                   0x1
#define MT6351_RG_STRUP_32K_CK_PDN_SHIFT                  1
#define MT6351_RG_EFUSE_CK_PDN_MASK                       0x1
#define MT6351_RG_EFUSE_CK_PDN_SHIFT                      2
#define MT6351_RG_SMPS_CK_DIV_PDN_MASK                    0x1
#define MT6351_RG_SMPS_CK_DIV_PDN_SHIFT                   3
#define MT6351_RG_SPI_CK_PDN_MASK                         0x1
#define MT6351_RG_SPI_CK_PDN_SHIFT                        4
#define MT6351_RG_BGR_TEST_CK_PDN_MASK                    0x1
#define MT6351_RG_BGR_TEST_CK_PDN_SHIFT                   5
#define MT6351_RG_FGADC_FT_CK_PDN_MASK                    0x1
#define MT6351_RG_FGADC_FT_CK_PDN_SHIFT                   6
#define MT6351_RG_PCHR_TEST_CK_PDN_MASK                   0x1
#define MT6351_RG_PCHR_TEST_CK_PDN_SHIFT                  7
#define MT6351_RG_BUCK_32K_CK_PDN_MASK                    0x1
#define MT6351_RG_BUCK_32K_CK_PDN_SHIFT                   8
#define MT6351_RG_BUCK_ANA_CK_PDN_MASK                    0x1
#define MT6351_RG_BUCK_ANA_CK_PDN_SHIFT                   9
#define MT6351_RG_EOSC_CALI_TEST_CK_PDN_MASK              0x1
#define MT6351_RG_EOSC_CALI_TEST_CK_PDN_SHIFT             10
#define MT6351_RG_G_SMPS_TEST_CK_PDN_MASK                 0x1
#define MT6351_RG_G_SMPS_TEST_CK_PDN_SHIFT                11
#define MT6351_TOP_CKPDN_CON3_RSV_MASK                    0xF
#define MT6351_TOP_CKPDN_CON3_RSV_SHIFT                   12
#define MT6351_TOP_CKPDN_CON3_SET_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON3_SET_SHIFT                   0
#define MT6351_TOP_CKPDN_CON3_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON3_CLR_SHIFT                   0
#define MT6351_RG_BUCK_9M_CK_PDN_MASK                     0x1
#define MT6351_RG_BUCK_9M_CK_PDN_SHIFT                    0
#define MT6351_RG_BUCK_VSRAM_PROC_9M_CK_PDN_MASK          0x1
#define MT6351_RG_BUCK_VSRAM_PROC_9M_CK_PDN_SHIFT         1
#define MT6351_RG_BUCK_VPA_9M_CK_PDN_MASK                 0x1
#define MT6351_RG_BUCK_VPA_9M_CK_PDN_SHIFT                2
#define MT6351_RG_BUCK_VMODEM_9M_CK_PDN_MASK              0x1
#define MT6351_RG_BUCK_VMODEM_9M_CK_PDN_SHIFT             3
#define MT6351_RG_BUCK_VCORE_9M_CK_PDN_MASK               0x1
#define MT6351_RG_BUCK_VCORE_9M_CK_PDN_SHIFT              5
#define MT6351_RG_BUCK_VGPU_9M_CK_PDN_MASK                0x1
#define MT6351_RG_BUCK_VGPU_9M_CK_PDN_SHIFT               6
#define MT6351_TOP_CKPDN_CON4_RSV_MASK                    0x1FF
#define MT6351_TOP_CKPDN_CON4_RSV_SHIFT                   7
#define MT6351_TOP_CKPDN_CON4_SET_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON4_SET_SHIFT                   0
#define MT6351_TOP_CKPDN_CON4_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON4_CLR_SHIFT                   0
#define MT6351_RG_LDO_CALI_75K_CK_PDN_MASK                0x1
#define MT6351_RG_LDO_CALI_75K_CK_PDN_SHIFT               0
#define MT6351_RG_INTRP_PRE_OC_CK_PDN_MASK                0x1
#define MT6351_RG_INTRP_PRE_OC_CK_PDN_SHIFT               1
#define MT6351_RG_BUCK_VS2_9M_CK_PDN_MASK                 0x1
#define MT6351_RG_BUCK_VS2_9M_CK_PDN_SHIFT                2
#define MT6351_RG_BUCK_VS1_9M_CK_PDN_MASK                 0x1
#define MT6351_RG_BUCK_VS1_9M_CK_PDN_SHIFT                3
#define MT6351_RG_BUCK_VMD1_9M_CK_PDN_MASK                0x1
#define MT6351_RG_BUCK_VMD1_9M_CK_PDN_SHIFT               4
#define MT6351_RG_BUCK_VSRAM_MD_9M_CK_PDN_MASK            0x1
#define MT6351_RG_BUCK_VSRAM_MD_9M_CK_PDN_SHIFT           5
#define MT6351_RG_VOW32K_CK_PDN_MASK                      0x1
#define MT6351_RG_VOW32K_CK_PDN_SHIFT                     6
#define MT6351_RG_VOW12M_CK_PDN_MASK                      0x1
#define MT6351_RG_VOW12M_CK_PDN_SHIFT                     7
#define MT6351_RG_AUD18M_CK_PDN_MASK                      0x1
#define MT6351_RG_AUD18M_CK_PDN_SHIFT                     8
#define MT6351_RG_DRV_ISINK4_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_ISINK4_CK_PDN_SHIFT                 9
#define MT6351_RG_DRV_ISINK5_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_ISINK5_CK_PDN_SHIFT                 10
#define MT6351_RG_DRV_ISINK6_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_ISINK6_CK_PDN_SHIFT                 11
#define MT6351_RG_DRV_ISINK7_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_ISINK7_CK_PDN_SHIFT                 12
#define MT6351_RG_DRV_CHRIND_CK_PDN_MASK                  0x1
#define MT6351_RG_DRV_CHRIND_CK_PDN_SHIFT                 13
#define MT6351_RG_BUCK_AUD_1M_CK_PDN_MASK                 0x1
#define MT6351_RG_BUCK_AUD_1M_CK_PDN_SHIFT                14
#define MT6351_RG_STB_AUD_1M_CK_PDN_MASK                  0x1
#define MT6351_RG_STB_AUD_1M_CK_PDN_SHIFT                 15
#define MT6351_TOP_CKPDN_CON5_SET_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON5_SET_SHIFT                   0
#define MT6351_TOP_CKPDN_CON5_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKPDN_CON5_CLR_SHIFT                   0
#define MT6351_RG_AUDIF_CK_CKSEL_MASK                     0x1
#define MT6351_RG_AUDIF_CK_CKSEL_SHIFT                    0
#define MT6351_RG_AUD_CK_CKSEL_MASK                       0x1
#define MT6351_RG_AUD_CK_CKSEL_SHIFT                      1
#define MT6351_RG_DRV_ISINK0_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_ISINK0_CK_CKSEL_SHIFT               2
#define MT6351_RG_DRV_ISINK1_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_ISINK1_CK_CKSEL_SHIFT               3
#define MT6351_RG_DRV_ISINK2_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_ISINK2_CK_CKSEL_SHIFT               4
#define MT6351_RG_DRV_ISINK3_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_ISINK3_CK_CKSEL_SHIFT               5
#define MT6351_RG_FQMTR_CK_CKSEL_MASK                     0x7
#define MT6351_RG_FQMTR_CK_CKSEL_SHIFT                    6
#define MT6351_RG_75K_32K_SEL_MASK                        0x1
#define MT6351_RG_75K_32K_SEL_SHIFT                       9
#define MT6351_RG_AUXADC_CK_CKSEL_MASK                    0x1
#define MT6351_RG_AUXADC_CK_CKSEL_SHIFT                   10
#define MT6351_RG_OSC_SEL_HW_SRC_SEL_MASK                 0x3
#define MT6351_RG_OSC_SEL_HW_SRC_SEL_SHIFT                12
#define MT6351_RG_SRCLKEN_SRC_SEL_MASK                    0x3
#define MT6351_RG_SRCLKEN_SRC_SEL_SHIFT                   14
#define MT6351_TOP_CKSEL_CON_SET_MASK                     0xFFFF
#define MT6351_TOP_CKSEL_CON_SET_SHIFT                    0
#define MT6351_TOP_CKSEL_CON_CLR_MASK                     0xFFFF
#define MT6351_TOP_CKSEL_CON_CLR_SHIFT                    0
#define MT6351_RG_STRUP_75K_CK_CKSEL_MASK                 0x3
#define MT6351_RG_STRUP_75K_CK_CKSEL_SHIFT                0
#define MT6351_RG_BGR_TEST_CK_CKSEL_MASK                  0x1
#define MT6351_RG_BGR_TEST_CK_CKSEL_SHIFT                 2
#define MT6351_RG_PCHR_TEST_CK_CKSEL_MASK                 0x1
#define MT6351_RG_PCHR_TEST_CK_CKSEL_SHIFT                3
#define MT6351_RG_FGADC_ANA_CK_CKSEL_MASK                 0x1
#define MT6351_RG_FGADC_ANA_CK_CKSEL_SHIFT                4
#define MT6351_RG_DRV_ISINK4_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_ISINK4_CK_CKSEL_SHIFT               5
#define MT6351_RG_DRV_ISINK5_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_ISINK5_CK_CKSEL_SHIFT               6
#define MT6351_RG_DRV_ISINK6_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_ISINK6_CK_CKSEL_SHIFT               7
#define MT6351_RG_DRV_ISINK7_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_ISINK7_CK_CKSEL_SHIFT               8
#define MT6351_RG_DRV_CHRIND_CK_CKSEL_MASK                0x1
#define MT6351_RG_DRV_CHRIND_CK_CKSEL_SHIFT               9
#define MT6351_RG_TOP_CKSEL_CON1_RSV_MASK                 0x3F
#define MT6351_RG_TOP_CKSEL_CON1_RSV_SHIFT                10
#define MT6351_TOP_CKSEL_CON1_SET_MASK                    0xFFFF
#define MT6351_TOP_CKSEL_CON1_SET_SHIFT                   0
#define MT6351_TOP_CKSEL_CON1_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKSEL_CON1_CLR_SHIFT                   0
#define MT6351_RG_SRCVOLTEN_SW_MASK                       0x1
#define MT6351_RG_SRCVOLTEN_SW_SHIFT                      0
#define MT6351_RG_BUCK_OSC_SEL_SW_MASK                    0x1
#define MT6351_RG_BUCK_OSC_SEL_SW_SHIFT                   2
#define MT6351_RG_VOWEN_SW_MASK                           0x1
#define MT6351_RG_VOWEN_SW_SHIFT                          3
#define MT6351_RG_SRCVOLTEN_MODE_MASK                     0x1
#define MT6351_RG_SRCVOLTEN_MODE_SHIFT                    4
#define MT6351_RG_BUCK_OSC_SEL_MODE_MASK                  0x1
#define MT6351_RG_BUCK_OSC_SEL_MODE_SHIFT                 6
#define MT6351_RG_VOWEN_MODE_MASK                         0x1
#define MT6351_RG_VOWEN_MODE_SHIFT                        7
#define MT6351_RG_TOP_CKSEL_CON2_RSV_MASK                 0x3F
#define MT6351_RG_TOP_CKSEL_CON2_RSV_SHIFT                8
#define MT6351_RG_BUCK_VMD1_OSC_SEL_SW_MASK               0x1
#define MT6351_RG_BUCK_VMD1_OSC_SEL_SW_SHIFT              14
#define MT6351_RG_BUCK_VMD1_OSC_SEL_MODE_MASK             0x1
#define MT6351_RG_BUCK_VMD1_OSC_SEL_MODE_SHIFT            15
#define MT6351_TOP_CKSEL_CON2_SET_MASK                    0xFFFF
#define MT6351_TOP_CKSEL_CON2_SET_SHIFT                   0
#define MT6351_TOP_CKSEL_CON2_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKSEL_CON2_CLR_SHIFT                   0
#define MT6351_RG_BUCK_VCORE_OSC_SEL_SW_MASK              0x1
#define MT6351_RG_BUCK_VCORE_OSC_SEL_SW_SHIFT             0
#define MT6351_RG_BUCK_VSRAM_PROC_OSC_SEL_SW_MASK         0x1
#define MT6351_RG_BUCK_VSRAM_PROC_OSC_SEL_SW_SHIFT        1
#define MT6351_RG_BUCK_VPA_OSC_SEL_SW_MASK                0x1
#define MT6351_RG_BUCK_VPA_OSC_SEL_SW_SHIFT               2
#define MT6351_RG_BUCK_VMODEM_OSC_SEL_SW_MASK             0x1
#define MT6351_RG_BUCK_VMODEM_OSC_SEL_SW_SHIFT            3
#define MT6351_RG_BUCK_VGPU_OSC_SEL_SW_MASK               0x1
#define MT6351_RG_BUCK_VGPU_OSC_SEL_SW_SHIFT              4
#define MT6351_RG_BUCK_VSRAM_MD_OSC_SEL_SW_MASK           0x1
#define MT6351_RG_BUCK_VSRAM_MD_OSC_SEL_SW_SHIFT          5
#define MT6351_RG_BUCK_VS2_OSC_SEL_SW_MASK                0x1
#define MT6351_RG_BUCK_VS2_OSC_SEL_SW_SHIFT               6
#define MT6351_RG_BUCK_VS1_OSC_SEL_SW_MASK                0x1
#define MT6351_RG_BUCK_VS1_OSC_SEL_SW_SHIFT               7
#define MT6351_RG_BUCK_VCORE_OSC_SEL_MODE_MASK            0x1
#define MT6351_RG_BUCK_VCORE_OSC_SEL_MODE_SHIFT           8
#define MT6351_RG_BUCK_VSRAM_PROC_OSC_SEL_MODE_MASK       0x1
#define MT6351_RG_BUCK_VSRAM_PROC_OSC_SEL_MODE_SHIFT      9
#define MT6351_RG_BUCK_VPA_OSC_SEL_MODE_MASK              0x1
#define MT6351_RG_BUCK_VPA_OSC_SEL_MODE_SHIFT             10
#define MT6351_RG_BUCK_VMODEM_OSC_SEL_MODE_MASK           0x1
#define MT6351_RG_BUCK_VMODEM_OSC_SEL_MODE_SHIFT          11
#define MT6351_RG_BUCK_VGPU_OSC_SEL_MODE_MASK             0x1
#define MT6351_RG_BUCK_VGPU_OSC_SEL_MODE_SHIFT            12
#define MT6351_RG_BUCK_VSRAM_MD_OSC_SEL_MODE_MASK         0x1
#define MT6351_RG_BUCK_VSRAM_MD_OSC_SEL_MODE_SHIFT        13
#define MT6351_RG_BUCK_VS2_OSC_SEL_MODE_MASK              0x1
#define MT6351_RG_BUCK_VS2_OSC_SEL_MODE_SHIFT             14
#define MT6351_RG_BUCK_VS1_OSC_SEL_MODE_MASK              0x1
#define MT6351_RG_BUCK_VS1_OSC_SEL_MODE_SHIFT             15
#define MT6351_TOP_CKSEL_CON3_SET_MASK                    0xFFFF
#define MT6351_TOP_CKSEL_CON3_SET_SHIFT                   0
#define MT6351_TOP_CKSEL_CON3_CLR_MASK                    0xFFFF
#define MT6351_TOP_CKSEL_CON3_CLR_SHIFT                   0
#define MT6351_RG_STRUP_LBAT_SEL_CK_DIVSEL_MASK           0x3
#define MT6351_RG_STRUP_LBAT_SEL_CK_DIVSEL_SHIFT          0
#define MT6351_TOP_CKDIVSEL_CON_RSV_MASK                  0x3
#define MT6351_TOP_CKDIVSEL_CON_RSV_SHIFT                 2
#define MT6351_RG_BIF_X4_CK_DIVSEL_MASK                   0x7
#define MT6351_RG_BIF_X4_CK_DIVSEL_SHIFT                  4
#define MT6351_RG_REG_CK_DIVSEL_MASK                      0x3
#define MT6351_RG_REG_CK_DIVSEL_SHIFT                     8
#define MT6351_TOP_CKDIVSEL_CON0_RSV_MASK                 0x3F
#define MT6351_TOP_CKDIVSEL_CON0_RSV_SHIFT                10
#define MT6351_TOP_CKDIVSEL_CON0_SET_MASK                 0xFFFF
#define MT6351_TOP_CKDIVSEL_CON0_SET_SHIFT                0
#define MT6351_TOP_CKDIVSEL_CON0_CLR_MASK                 0xFFFF
#define MT6351_TOP_CKDIVSEL_CON0_CLR_SHIFT                0
#define MT6351_RG_AUXADC_SMPS_CK_DIVSEL_MASK              0x3
#define MT6351_RG_AUXADC_SMPS_CK_DIVSEL_SHIFT             0
#define MT6351_RG_AUXADC_26M_CK_DIVSEL_MASK               0x3
#define MT6351_RG_AUXADC_26M_CK_DIVSEL_SHIFT              2
#define MT6351_RG_BUCK_9M_CK_DIVSEL_MASK                  0x1
#define MT6351_RG_BUCK_9M_CK_DIVSEL_SHIFT                 4
#define MT6351_TOP_CKDIVSEL_CON1_SET_MASK                 0xFFFF
#define MT6351_TOP_CKDIVSEL_CON1_SET_SHIFT                0
#define MT6351_TOP_CKDIVSEL_CON1_CLR_MASK                 0xFFFF
#define MT6351_TOP_CKDIVSEL_CON1_CLR_SHIFT                0
#define MT6351_RG_G_SMPS_PD_CK_PDN_HWEN_MASK              0x1
#define MT6351_RG_G_SMPS_PD_CK_PDN_HWEN_SHIFT             0
#define MT6351_RG_G_SMPS_AUD_CK_PDN_HWEN_MASK             0x1
#define MT6351_RG_G_SMPS_AUD_CK_PDN_HWEN_SHIFT            1
#define MT6351_RG_G_DRV_2M_CK_PDN_HWEN_MASK               0x1
#define MT6351_RG_G_DRV_2M_CK_PDN_HWEN_SHIFT              2
#define MT6351_RG_AUXADC_CK_PDN_HWEN_MASK                 0x1
#define MT6351_RG_AUXADC_CK_PDN_HWEN_SHIFT                3
#define MT6351_RG_AUXADC_SMPS_CK_PDN_HWEN_MASK            0x1
#define MT6351_RG_AUXADC_SMPS_CK_PDN_HWEN_SHIFT           4
#define MT6351_RG_BUCK_1M_CK_PDN_HWEN_MASK                0x1
#define MT6351_RG_BUCK_1M_CK_PDN_HWEN_SHIFT               5
#define MT6351_RG_EFUSE_CK_PDN_HWEN_MASK                  0x1
#define MT6351_RG_EFUSE_CK_PDN_HWEN_SHIFT                 6
#define MT6351_RG_RTC_26M_CK_PDN_HWEN_MASK                0x1
#define MT6351_RG_RTC_26M_CK_PDN_HWEN_SHIFT               7
#define MT6351_RG_AUXADC_26M_CK_PDN_HWEN_MASK             0x1
#define MT6351_RG_AUXADC_26M_CK_PDN_HWEN_SHIFT            10
#define MT6351_RG_AUXADC_CK_CKSEL_HWEN_MASK               0x1
#define MT6351_RG_AUXADC_CK_CKSEL_HWEN_SHIFT              11
#define MT6351_TOP_CKHWEN_CON0_RSV_MASK                   0xF
#define MT6351_TOP_CKHWEN_CON0_RSV_SHIFT                  12
#define MT6351_TOP_CKHWEN_CON0_SET_MASK                   0xFFFF
#define MT6351_TOP_CKHWEN_CON0_SET_SHIFT                  0
#define MT6351_TOP_CKHWEN_CON0_CLR_MASK                   0xFFFF
#define MT6351_TOP_CKHWEN_CON0_CLR_SHIFT                  0
#define MT6351_RG_BUCK_VSRAM_PROC_9M_CK_PDN_HWEN_MASK     0x1
#define MT6351_RG_BUCK_VSRAM_PROC_9M_CK_PDN_HWEN_SHIFT    0
#define MT6351_RG_BUCK_VPA_9M_CK_PDN_HWEN_MASK            0x1
#define MT6351_RG_BUCK_VPA_9M_CK_PDN_HWEN_SHIFT           1
#define MT6351_RG_BUCK_VMODEM_9M_CK_PDN_HWEN_MASK         0x1
#define MT6351_RG_BUCK_VMODEM_9M_CK_PDN_HWEN_SHIFT        2
#define MT6351_RG_BUCK_VCORE_9M_CK_PDN_HWEN_MASK          0x1
#define MT6351_RG_BUCK_VCORE_9M_CK_PDN_HWEN_SHIFT         4
#define MT6351_RG_BUCK_VGPU_9M_CK_PDN_HWEN_MASK           0x1
#define MT6351_RG_BUCK_VGPU_9M_CK_PDN_HWEN_SHIFT          5
#define MT6351_TOP_CKHWEN_CON1_RSV_MASK                   0xF
#define MT6351_TOP_CKHWEN_CON1_RSV_SHIFT                  12
#define MT6351_TOP_CKHWEN_CON1_SET_MASK                   0xFFFF
#define MT6351_TOP_CKHWEN_CON1_SET_SHIFT                  0
#define MT6351_TOP_CKHWEN_CON1_CLR_MASK                   0xFFFF
#define MT6351_TOP_CKHWEN_CON1_CLR_SHIFT                  0
#define MT6351_RG_BUCK_VS2_9M_CK_PDN_HWEN_MASK            0x1
#define MT6351_RG_BUCK_VS2_9M_CK_PDN_HWEN_SHIFT           0
#define MT6351_RG_BUCK_VS1_9M_CK_PDN_HWEN_MASK            0x1
#define MT6351_RG_BUCK_VS1_9M_CK_PDN_HWEN_SHIFT           1
#define MT6351_RG_BUCK_VMD1_9M_CK_PDN_HWEN_MASK           0x1
#define MT6351_RG_BUCK_VMD1_9M_CK_PDN_HWEN_SHIFT          2
#define MT6351_RG_BUCK_VSRAM_MD_9M_CK_PDN_HWEN_MASK       0x1
#define MT6351_RG_BUCK_VSRAM_MD_9M_CK_PDN_HWEN_SHIFT      3
#define MT6351_RG_AUD18M_CK_PDN_HWEN_MASK                 0x1
#define MT6351_RG_AUD18M_CK_PDN_HWEN_SHIFT                4
#define MT6351_RG_BUCK_AUD_1M_CK_PDN_HWEN_MASK            0x1
#define MT6351_RG_BUCK_AUD_1M_CK_PDN_HWEN_SHIFT           5
#define MT6351_TOP_CKHWEN_CON2_RSV_MASK                   0x3FF
#define MT6351_TOP_CKHWEN_CON2_RSV_SHIFT                  6
#define MT6351_TOP_CKHWEN_CON2_SET_MASK                   0xFFFF
#define MT6351_TOP_CKHWEN_CON2_SET_SHIFT                  0
#define MT6351_TOP_CKHWEN_CON2_CLR_MASK                   0xFFFF
#define MT6351_TOP_CKHWEN_CON2_CLR_SHIFT                  0
#define MT6351_RG_PMU75K_CK_TST_DIS_MASK                  0x1
#define MT6351_RG_PMU75K_CK_TST_DIS_SHIFT                 0
#define MT6351_RG_SMPS_CK_TST_DIS_MASK                    0x1
#define MT6351_RG_SMPS_CK_TST_DIS_SHIFT                   1
#define MT6351_RG_AUD26M_CK_TST_DIS_MASK                  0x1
#define MT6351_RG_AUD26M_CK_TST_DIS_SHIFT                 2
#define MT6351_RG_RTC32K_CK_TST_DIS_MASK                  0x1
#define MT6351_RG_RTC32K_CK_TST_DIS_SHIFT                 4
#define MT6351_RG_FG_CK_TST_DIS_MASK                      0x1
#define MT6351_RG_FG_CK_TST_DIS_SHIFT                     6
#define MT6351_RG_RTC26M_CK_TST_DIS_MASK                  0x1
#define MT6351_RG_RTC26M_CK_TST_DIS_SHIFT                 7
#define MT6351_RG_VOW12M_CK_TST_DIS_MASK                  0x1
#define MT6351_RG_VOW12M_CK_TST_DIS_SHIFT                 8
#define MT6351_TOP_CKTST_CON0_RSV_MASK                    0x3F
#define MT6351_TOP_CKTST_CON0_RSV_SHIFT                   9
#define MT6351_RG_BUCK_ANA_AUTO_OFF_DIS_MASK              0x1
#define MT6351_RG_BUCK_ANA_AUTO_OFF_DIS_SHIFT             15
#define MT6351_RG_DRV_ISINK0_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_ISINK0_CK_TSTSEL_SHIFT              0
#define MT6351_RG_DRV_ISINK1_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_ISINK1_CK_TSTSEL_SHIFT              1
#define MT6351_RG_DRV_ISINK2_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_ISINK2_CK_TSTSEL_SHIFT              2
#define MT6351_RG_DRV_ISINK3_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_ISINK3_CK_TSTSEL_SHIFT              3
#define MT6351_RG_FQMTR_CK_TSTSEL_MASK                    0x1
#define MT6351_RG_FQMTR_CK_TSTSEL_SHIFT                   4
#define MT6351_RG_RTCDET_CK_TSTSEL_MASK                   0x1
#define MT6351_RG_RTCDET_CK_TSTSEL_SHIFT                  5
#define MT6351_RG_PMU75K_CK_TSTSEL_MASK                   0x1
#define MT6351_RG_PMU75K_CK_TSTSEL_SHIFT                  6
#define MT6351_RG_SMPS_CK_TSTSEL_MASK                     0x1
#define MT6351_RG_SMPS_CK_TSTSEL_SHIFT                    7
#define MT6351_RG_AUD26M_CK_TSTSEL_MASK                   0x1
#define MT6351_RG_AUD26M_CK_TSTSEL_SHIFT                  8
#define MT6351_RG_AUDIF_CK_TSTSEL_MASK                    0x1
#define MT6351_RG_AUDIF_CK_TSTSEL_SHIFT                   10
#define MT6351_RG_AUD_CK_TSTSEL_MASK                      0x1
#define MT6351_RG_AUD_CK_TSTSEL_SHIFT                     11
#define MT6351_RG_STRUP_75K_CK_TSTSEL_MASK                0x1
#define MT6351_RG_STRUP_75K_CK_TSTSEL_SHIFT               12
#define MT6351_RG_RTC32K_CK_TSTSEL_MASK                   0x1
#define MT6351_RG_RTC32K_CK_TSTSEL_SHIFT                  13
#define MT6351_RG_PCHR_TEST_CK_TSTSEL_MASK                0x1
#define MT6351_RG_PCHR_TEST_CK_TSTSEL_SHIFT               14
#define MT6351_RG_BGR_TEST_CK_TSTSEL_MASK                 0x1
#define MT6351_RG_BGR_TEST_CK_TSTSEL_SHIFT                15
#define MT6351_RG_FG_CK_TSTSEL_MASK                       0x1
#define MT6351_RG_FG_CK_TSTSEL_SHIFT                      0
#define MT6351_RG_FGADC_ANA_CK_TSTSEL_MASK                0x1
#define MT6351_RG_FGADC_ANA_CK_TSTSEL_SHIFT               1
#define MT6351_RG_RTC26M_CK_TSTSEL_MASK                   0x1
#define MT6351_RG_RTC26M_CK_TSTSEL_SHIFT                  3
#define MT6351_RG_RTC_EOSC32_CK_TSTSEL_MASK               0x1
#define MT6351_RG_RTC_EOSC32_CK_TSTSEL_SHIFT              4
#define MT6351_RG_EOSC_CALI_TEST_CK_TSTSEL_MASK           0x1
#define MT6351_RG_EOSC_CALI_TEST_CK_TSTSEL_SHIFT          5
#define MT6351_RG_AUXADC_CK_TSTSEL_MASK                   0x1
#define MT6351_RG_AUXADC_CK_TSTSEL_SHIFT                  6
#define MT6351_RG_AUXADC_SMPS_CK_TSTSEL_MASK              0x1
#define MT6351_RG_AUXADC_SMPS_CK_TSTSEL_SHIFT             7
#define MT6351_RG_AUXADC_26M_CK_TSTSEL_MASK               0x1
#define MT6351_RG_AUXADC_26M_CK_TSTSEL_SHIFT              8
#define MT6351_RG_VOW12M_CK_TSTSEL_MASK                   0x1
#define MT6351_RG_VOW12M_CK_TSTSEL_SHIFT                  9
#define MT6351_RG_DRV_ISINK4_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_ISINK4_CK_TSTSEL_SHIFT              10
#define MT6351_RG_DRV_ISINK5_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_ISINK5_CK_TSTSEL_SHIFT              11
#define MT6351_RG_DRV_ISINK6_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_ISINK6_CK_TSTSEL_SHIFT              12
#define MT6351_RG_DRV_ISINK7_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_ISINK7_CK_TSTSEL_SHIFT              13
#define MT6351_RG_DRV_CHRIND_CK_TSTSEL_MASK               0x1
#define MT6351_RG_DRV_CHRIND_CK_TSTSEL_SHIFT              14
#define MT6351_TOP_CKTST_CON2_RSV_MASK                    0x1
#define MT6351_TOP_CKTST_CON2_RSV_SHIFT                   15
#define MT6351_RG_CLKSQ_EN_AUD_MASK                       0x1
#define MT6351_RG_CLKSQ_EN_AUD_SHIFT                      0
#define MT6351_RG_CLKSQ_EN_FQR_MASK                       0x1
#define MT6351_RG_CLKSQ_EN_FQR_SHIFT                      1
#define MT6351_RG_CLKSQ_EN_AUX_AP_MASK                    0x1
#define MT6351_RG_CLKSQ_EN_AUX_AP_SHIFT                   2
#define MT6351_RG_CLKSQ_EN_AUX_MD_MASK                    0x1
#define MT6351_RG_CLKSQ_EN_AUX_MD_SHIFT                   3
#define MT6351_RG_CLKSQ_EN_AUX_GPS_MASK                   0x1
#define MT6351_RG_CLKSQ_EN_AUX_GPS_SHIFT                  4
#define MT6351_RG_CLKSQ_EN_AUX_RSV_MASK                   0x1
#define MT6351_RG_CLKSQ_EN_AUX_RSV_SHIFT                  5
#define MT6351_RG_CLKSQ_EN_AUX_AP_MODE_MASK               0x1
#define MT6351_RG_CLKSQ_EN_AUX_AP_MODE_SHIFT              8
#define MT6351_RG_CLKSQ_EN_AUX_MD_MODE_MASK               0x1
#define MT6351_RG_CLKSQ_EN_AUX_MD_MODE_SHIFT              9
#define MT6351_RG_CLKSQ_IN_SEL_VA18_MASK                  0x1
#define MT6351_RG_CLKSQ_IN_SEL_VA18_SHIFT                 10
#define MT6351_RG_CLKSQ_IN_SEL_VA18_SWCTRL_MASK           0x1
#define MT6351_RG_CLKSQ_IN_SEL_VA18_SWCTRL_SHIFT          11
#define MT6351_TOP_CLKSQ_RSV_MASK                         0x7
#define MT6351_TOP_CLKSQ_RSV_SHIFT                        12
#define MT6351_DA_CLKSQ_EN_VA18_MASK                      0x1
#define MT6351_DA_CLKSQ_EN_VA18_SHIFT                     15
#define MT6351_TOP_CLKSQ_SET_MASK                         0xFFFF
#define MT6351_TOP_CLKSQ_SET_SHIFT                        0
#define MT6351_TOP_CLKSQ_CLR_MASK                         0xFFFF
#define MT6351_TOP_CLKSQ_CLR_SHIFT                        0
#define MT6351_RG_CLKSQ_RTC_EN_MASK                       0x1
#define MT6351_RG_CLKSQ_RTC_EN_SHIFT                      0
#define MT6351_RG_CLKSQ_RTC_EN_HW_MODE_MASK               0x1
#define MT6351_RG_CLKSQ_RTC_EN_HW_MODE_SHIFT              1
#define MT6351_TOP_CLKSQ_RTC_RSV0_MASK                    0xF
#define MT6351_TOP_CLKSQ_RTC_RSV0_SHIFT                   2
#define MT6351_RG_ENBB_SEL_MASK                           0x1
#define MT6351_RG_ENBB_SEL_SHIFT                          8
#define MT6351_RG_XOSC_EN_SEL_MASK                        0x1
#define MT6351_RG_XOSC_EN_SEL_SHIFT                       9
#define MT6351_TOP_CLKSQ_RTC_RSV1_MASK                    0x3
#define MT6351_TOP_CLKSQ_RTC_RSV1_SHIFT                   10
#define MT6351_DA_CLKSQ_EN_VDIG18_MASK                    0x1
#define MT6351_DA_CLKSQ_EN_VDIG18_SHIFT                   15
#define MT6351_TOP_CLKSQ_RTC_SET_MASK                     0xFFFF
#define MT6351_TOP_CLKSQ_RTC_SET_SHIFT                    0
#define MT6351_TOP_CLKSQ_RTC_CLR_MASK                     0xFFFF
#define MT6351_TOP_CLKSQ_RTC_CLR_SHIFT                    0
#define MT6351_OSC_75K_TRIM_MASK                          0x1F
#define MT6351_OSC_75K_TRIM_SHIFT                         0
#define MT6351_RG_OSC_75K_TRIM_EN_MASK                    0x1
#define MT6351_RG_OSC_75K_TRIM_EN_SHIFT                   5
#define MT6351_RG_OSC_75K_TRIM_RATE_MASK                  0x3
#define MT6351_RG_OSC_75K_TRIM_RATE_SHIFT                 6
#define MT6351_DA_OSC_75K_TRIM_MASK                       0x1F
#define MT6351_DA_OSC_75K_TRIM_SHIFT                      8
#define MT6351_RG_EFUSE_MAN_RST_MASK                      0x1
#define MT6351_RG_EFUSE_MAN_RST_SHIFT                     0
#define MT6351_RG_AUXADC_RST_MASK                         0x1
#define MT6351_RG_AUXADC_RST_SHIFT                        1
#define MT6351_RG_AUXADC_REG_RST_MASK                     0x1
#define MT6351_RG_AUXADC_REG_RST_SHIFT                    2
#define MT6351_RG_AUDIO_RST_MASK                          0x1
#define MT6351_RG_AUDIO_RST_SHIFT                         3
#define MT6351_RG_ACCDET_RST_MASK                         0x1
#define MT6351_RG_ACCDET_RST_SHIFT                        4
#define MT6351_RG_BIF_RST_MASK                            0x1
#define MT6351_RG_BIF_RST_SHIFT                           5
#define MT6351_RG_DRIVER_RST_MASK                         0x1
#define MT6351_RG_DRIVER_RST_SHIFT                        6
#define MT6351_RG_FGADC_RST_MASK                          0x1
#define MT6351_RG_FGADC_RST_SHIFT                         7
#define MT6351_RG_FQMTR_RST_MASK                          0x1
#define MT6351_RG_FQMTR_RST_SHIFT                         8
#define MT6351_RG_RTC_RST_MASK                            0x1
#define MT6351_RG_RTC_RST_SHIFT                           9
#define MT6351_RG_CHRWDT_RST_MASK                         0x1
#define MT6351_RG_CHRWDT_RST_SHIFT                        11
#define MT6351_RG_ZCD_RST_MASK                            0x1
#define MT6351_RG_ZCD_RST_SHIFT                           12
#define MT6351_RG_AUDNCP_RST_MASK                         0x1
#define MT6351_RG_AUDNCP_RST_SHIFT                        13
#define MT6351_RG_CLK_TRIM_RST_MASK                       0x1
#define MT6351_RG_CLK_TRIM_RST_SHIFT                      14
#define MT6351_RG_LDO_CALI_RST_MASK                       0x1
#define MT6351_RG_LDO_CALI_RST_SHIFT                      15
#define MT6351_TOP_RST_CON0_SET_MASK                      0xFFFF
#define MT6351_TOP_RST_CON0_SET_SHIFT                     0
#define MT6351_TOP_RST_CON0_CLR_MASK                      0xFFFF
#define MT6351_TOP_RST_CON0_CLR_SHIFT                     0
#define MT6351_RG_STRUP_LONG_PRESS_RST_MASK               0x1
#define MT6351_RG_STRUP_LONG_PRESS_RST_SHIFT              0
#define MT6351_TOP_RST_CON1_RSV_MASK                      0x1F
#define MT6351_TOP_RST_CON1_RSV_SHIFT                     1
#define MT6351_TOP_RST_CON1_SET_MASK                      0xFFFF
#define MT6351_TOP_RST_CON1_SET_SHIFT                     0
#define MT6351_TOP_RST_CON1_CLR_MASK                      0xFFFF
#define MT6351_TOP_RST_CON1_CLR_SHIFT                     0
#define MT6351_RG_CHR_LDO_DET_MODE_MASK                   0x1
#define MT6351_RG_CHR_LDO_DET_MODE_SHIFT                  0
#define MT6351_RG_CHR_LDO_DET_SW_MASK                     0x1
#define MT6351_RG_CHR_LDO_DET_SW_SHIFT                    1
#define MT6351_RG_CHRWDT_FLAG_MODE_MASK                   0x1
#define MT6351_RG_CHRWDT_FLAG_MODE_SHIFT                  2
#define MT6351_RG_CHRWDT_FLAG_SW_MASK                     0x1
#define MT6351_RG_CHRWDT_FLAG_SW_SHIFT                    3
#define MT6351_TOP_RST_CON2_RSV_MASK                      0xF
#define MT6351_TOP_RST_CON2_RSV_SHIFT                     4
#define MT6351_RG_WDTRSTB_EN_MASK                         0x1
#define MT6351_RG_WDTRSTB_EN_SHIFT                        0
#define MT6351_RG_WDTRSTB_MODE_MASK                       0x1
#define MT6351_RG_WDTRSTB_MODE_SHIFT                      1
#define MT6351_WDTRSTB_STATUS_MASK                        0x1
#define MT6351_WDTRSTB_STATUS_SHIFT                       2
#define MT6351_WDTRSTB_STATUS_CLR_MASK                    0x1
#define MT6351_WDTRSTB_STATUS_CLR_SHIFT                   3
#define MT6351_RG_WDTRSTB_FB_EN_MASK                      0x1
#define MT6351_RG_WDTRSTB_FB_EN_SHIFT                     4
#define MT6351_RG_WDTRSTB_DEB_MASK                        0x1
#define MT6351_RG_WDTRSTB_DEB_SHIFT                       5
#define MT6351_RG_HOMEKEY_RST_EN_MASK                     0x1
#define MT6351_RG_HOMEKEY_RST_EN_SHIFT                    8
#define MT6351_RG_PWRKEY_RST_EN_MASK                      0x1
#define MT6351_RG_PWRKEY_RST_EN_SHIFT                     9
#define MT6351_RG_PWRRST_TMR_DIS_MASK                     0x1
#define MT6351_RG_PWRRST_TMR_DIS_SHIFT                    10
#define MT6351_RG_PWRKEY_RST_TD_MASK                      0x3
#define MT6351_RG_PWRKEY_RST_TD_SHIFT                     12
#define MT6351_TOP_RST_MISC_RSV_MASK                      0x3
#define MT6351_TOP_RST_MISC_RSV_SHIFT                     14
#define MT6351_TOP_RST_MISC_SET_MASK                      0xFFFF
#define MT6351_TOP_RST_MISC_SET_SHIFT                     0
#define MT6351_TOP_RST_MISC_CLR_MASK                      0xFFFF
#define MT6351_TOP_RST_MISC_CLR_SHIFT                     0
#define MT6351_VPWRIN_RSTB_STATUS_MASK                    0x1
#define MT6351_VPWRIN_RSTB_STATUS_SHIFT                   0
#define MT6351_DDLO_RSTB_STATUS_MASK                      0x1
#define MT6351_DDLO_RSTB_STATUS_SHIFT                     1
#define MT6351_UVLO_RSTB_STATUS_MASK                      0x1
#define MT6351_UVLO_RSTB_STATUS_SHIFT                     2
#define MT6351_RTC_DDLO_RSTB_STATUS_MASK                  0x1
#define MT6351_RTC_DDLO_RSTB_STATUS_SHIFT                 3
#define MT6351_CHRWDT_REG_RSTB_STATUS_MASK                0x1
#define MT6351_CHRWDT_REG_RSTB_STATUS_SHIFT               4
#define MT6351_CHRDET_REG_RSTB_STATUS_MASK                0x1
#define MT6351_CHRDET_REG_RSTB_STATUS_SHIFT               5
#define MT6351_TOP_RST_STATUS_RSV_MASK                    0x3
#define MT6351_TOP_RST_STATUS_RSV_SHIFT                   6
#define MT6351_TOP_RST_STATUS_SET_MASK                    0xFFFF
#define MT6351_TOP_RST_STATUS_SET_SHIFT                   0
#define MT6351_TOP_RST_STATUS_CLR_MASK                    0xFFFF
#define MT6351_TOP_RST_STATUS_CLR_SHIFT                   0
#define MT6351_RG_INT_EN_PWRKEY_MASK                      0x1
#define MT6351_RG_INT_EN_PWRKEY_SHIFT                     0
#define MT6351_RG_INT_EN_HOMEKEY_MASK                     0x1
#define MT6351_RG_INT_EN_HOMEKEY_SHIFT                    1
#define MT6351_RG_INT_EN_PWRKEY_R_MASK                    0x1
#define MT6351_RG_INT_EN_PWRKEY_R_SHIFT                   2
#define MT6351_RG_INT_EN_HOMEKEY_R_MASK                   0x1
#define MT6351_RG_INT_EN_HOMEKEY_R_SHIFT                  3
#define MT6351_RG_INT_EN_THR_H_MASK                       0x1
#define MT6351_RG_INT_EN_THR_H_SHIFT                      4
#define MT6351_RG_INT_EN_THR_L_MASK                       0x1
#define MT6351_RG_INT_EN_THR_L_SHIFT                      5
#define MT6351_RG_INT_EN_BAT_H_MASK                       0x1
#define MT6351_RG_INT_EN_BAT_H_SHIFT                      6
#define MT6351_RG_INT_EN_BAT_L_MASK                       0x1
#define MT6351_RG_INT_EN_BAT_L_SHIFT                      7
#define MT6351_RG_INT_EN_RTC_MASK                         0x1
#define MT6351_RG_INT_EN_RTC_SHIFT                        9
#define MT6351_RG_INT_EN_AUDIO_MASK                       0x1
#define MT6351_RG_INT_EN_AUDIO_SHIFT                      10
#define MT6351_RG_INT_EN_MAD_MASK                         0x1
#define MT6351_RG_INT_EN_MAD_SHIFT                        11
#define MT6351_RG_INT_EN_ACCDET_MASK                      0x1
#define MT6351_RG_INT_EN_ACCDET_SHIFT                     12
#define MT6351_RG_INT_EN_ACCDET_EINT_MASK                 0x1
#define MT6351_RG_INT_EN_ACCDET_EINT_SHIFT                13
#define MT6351_RG_INT_EN_ACCDET_NEGV_MASK                 0x1
#define MT6351_RG_INT_EN_ACCDET_NEGV_SHIFT                14
#define MT6351_RG_INT_EN_NI_LBAT_INT_MASK                 0x1
#define MT6351_RG_INT_EN_NI_LBAT_INT_SHIFT                15
#define MT6351_INT_CON0_SET_MASK                          0xFFFF
#define MT6351_INT_CON0_SET_SHIFT                         0
#define MT6351_INT_CON0_CLR_MASK                          0xFFFF
#define MT6351_INT_CON0_CLR_SHIFT                         0
#define MT6351_RG_INT_EN_VCORE_OC_MASK                    0x1
#define MT6351_RG_INT_EN_VCORE_OC_SHIFT                   0
#define MT6351_RG_INT_EN_VGPU_OC_MASK                     0x1
#define MT6351_RG_INT_EN_VGPU_OC_SHIFT                    1
#define MT6351_RG_INT_EN_VSRAM_MD_OC_MASK                 0x1
#define MT6351_RG_INT_EN_VSRAM_MD_OC_SHIFT                2
#define MT6351_RG_INT_EN_VMODEM_OC_MASK                   0x1
#define MT6351_RG_INT_EN_VMODEM_OC_SHIFT                  3
#define MT6351_RG_INT_EN_VM1_OC_MASK                      0x1
#define MT6351_RG_INT_EN_VM1_OC_SHIFT                     4
#define MT6351_RG_INT_EN_VS1_OC_MASK                      0x1
#define MT6351_RG_INT_EN_VS1_OC_SHIFT                     5
#define MT6351_RG_INT_EN_VS2_OC_MASK                      0x1
#define MT6351_RG_INT_EN_VS2_OC_SHIFT                     6
#define MT6351_RG_INT_EN_VPA_OC_MASK                      0x1
#define MT6351_RG_INT_EN_VPA_OC_SHIFT                     7
#define MT6351_RG_INT_EN_VCORE_PREOC_MASK                 0x1
#define MT6351_RG_INT_EN_VCORE_PREOC_SHIFT                8
#define MT6351_RG_INT_EN_VGPU_PREOC_MASK                  0x1
#define MT6351_RG_INT_EN_VGPU_PREOC_SHIFT                 9
#define MT6351_RG_INT_EN_VSRAM_MD_PREOC_MASK              0x1
#define MT6351_RG_INT_EN_VSRAM_MD_PREOC_SHIFT             10
#define MT6351_RG_INT_EN_VMODEM_PREOC_MASK                0x1
#define MT6351_RG_INT_EN_VMODEM_PREOC_SHIFT               11
#define MT6351_RG_INT_EN_VM1_PREOC_MASK                   0x1
#define MT6351_RG_INT_EN_VM1_PREOC_SHIFT                  12
#define MT6351_RG_INT_EN_VS1_PREOC_MASK                   0x1
#define MT6351_RG_INT_EN_VS1_PREOC_SHIFT                  13
#define MT6351_RG_INT_EN_VS2_PREOC_MASK                   0x1
#define MT6351_RG_INT_EN_VS2_PREOC_SHIFT                  14
#define MT6351_RG_INT_EN_LDO_OC_MASK                      0x1
#define MT6351_RG_INT_EN_LDO_OC_SHIFT                     15
#define MT6351_INT_CON1_SET_MASK                          0xFFFF
#define MT6351_INT_CON1_SET_SHIFT                         0
#define MT6351_INT_CON1_CLR_MASK                          0xFFFF
#define MT6351_INT_CON1_CLR_SHIFT                         0
#define MT6351_RG_INT_EN_JEITA_HOT_MASK                   0x1
#define MT6351_RG_INT_EN_JEITA_HOT_SHIFT                  0
#define MT6351_RG_INT_EN_JEITA_WARM_MASK                  0x1
#define MT6351_RG_INT_EN_JEITA_WARM_SHIFT                 1
#define MT6351_RG_INT_EN_JEITA_COOL_MASK                  0x1
#define MT6351_RG_INT_EN_JEITA_COOL_SHIFT                 2
#define MT6351_RG_INT_EN_JEITA_COLD_MASK                  0x1
#define MT6351_RG_INT_EN_JEITA_COLD_SHIFT                 3
#define MT6351_RG_INT_EN_AUXADC_IMP_MASK                  0x1
#define MT6351_RG_INT_EN_AUXADC_IMP_SHIFT                 4
#define MT6351_RG_INT_EN_NAG_C_DLTV_MASK                  0x1
#define MT6351_RG_INT_EN_NAG_C_DLTV_SHIFT                 5
#define MT6351_RG_INT_EN_OV_MASK                          0x1
#define MT6351_RG_INT_EN_OV_SHIFT                         8
#define MT6351_RG_INT_EN_BVALID_DET_MASK                  0x1
#define MT6351_RG_INT_EN_BVALID_DET_SHIFT                 9
#define MT6351_RG_INT_EN_RGS_BATON_HV_MASK                0x1
#define MT6351_RG_INT_EN_RGS_BATON_HV_SHIFT               10
#define MT6351_RG_INT_EN_VBATON_UNDET_MASK                0x1
#define MT6351_RG_INT_EN_VBATON_UNDET_SHIFT               11
#define MT6351_RG_INT_EN_WATCHDOG_MASK                    0x1
#define MT6351_RG_INT_EN_WATCHDOG_SHIFT                   12
#define MT6351_RG_INT_EN_PCHR_CM_VDEC_MASK                0x1
#define MT6351_RG_INT_EN_PCHR_CM_VDEC_SHIFT               13
#define MT6351_RG_INT_EN_CHRDET_MASK                      0x1
#define MT6351_RG_INT_EN_CHRDET_SHIFT                     14
#define MT6351_RG_INT_EN_PCHR_CM_VINC_MASK                0x1
#define MT6351_RG_INT_EN_PCHR_CM_VINC_SHIFT               15
#define MT6351_INT_CON2_SET_MASK                          0xFFFF
#define MT6351_INT_CON2_SET_SHIFT                         0
#define MT6351_INT_CON2_CLR_MASK                          0xFFFF
#define MT6351_INT_CON2_CLR_SHIFT                         0
#define MT6351_RG_INT_EN_FG_BAT_H_MASK                    0x1
#define MT6351_RG_INT_EN_FG_BAT_H_SHIFT                   0
#define MT6351_RG_INT_EN_FG_BAT_L_MASK                    0x1
#define MT6351_RG_INT_EN_FG_BAT_L_SHIFT                   1
#define MT6351_RG_INT_EN_FG_CUR_H_MASK                    0x1
#define MT6351_RG_INT_EN_FG_CUR_H_SHIFT                   2
#define MT6351_RG_INT_EN_FG_CUR_L_MASK                    0x1
#define MT6351_RG_INT_EN_FG_CUR_L_SHIFT                   3
#define MT6351_RG_INT_EN_FG_ZCV_MASK                      0x1
#define MT6351_RG_INT_EN_FG_ZCV_SHIFT                     4
#define MT6351_INT_CON3_SET_MASK                          0xFFFF
#define MT6351_INT_CON3_SET_SHIFT                         0
#define MT6351_INT_CON3_CLR_MASK                          0xFFFF
#define MT6351_INT_CON3_CLR_SHIFT                         0
#define MT6351_POLARITY_MASK                              0x1
#define MT6351_POLARITY_SHIFT                             0
#define MT6351_RG_HOMEKEY_INT_SEL_MASK                    0x1
#define MT6351_RG_HOMEKEY_INT_SEL_SHIFT                   1
#define MT6351_RG_PWRKEY_INT_SEL_MASK                     0x1
#define MT6351_RG_PWRKEY_INT_SEL_SHIFT                    2
#define MT6351_RG_CHRDET_INT_SEL_MASK                     0x1
#define MT6351_RG_CHRDET_INT_SEL_SHIFT                    3
#define MT6351_RG_PCHR_CM_VINC_POLARITY_RSV_MASK          0x1
#define MT6351_RG_PCHR_CM_VINC_POLARITY_RSV_SHIFT         4
#define MT6351_RG_PCHR_CM_VDEC_POLARITY_RSV_MASK          0x1
#define MT6351_RG_PCHR_CM_VDEC_POLARITY_RSV_SHIFT         5
#define MT6351_INT_MISC_CON_SET_MASK                      0xFFFF
#define MT6351_INT_MISC_CON_SET_SHIFT                     0
#define MT6351_INT_MISC_CON_CLR_MASK                      0xFFFF
#define MT6351_INT_MISC_CON_CLR_SHIFT                     0
#define MT6351_RG_INT_STATUS_PWRKEY_MASK                  0x1
#define MT6351_RG_INT_STATUS_PWRKEY_SHIFT                 0
#define MT6351_RG_INT_STATUS_HOMEKEY_MASK                 0x1
#define MT6351_RG_INT_STATUS_HOMEKEY_SHIFT                1
#define MT6351_RG_INT_STATUS_PWRKEY_R_MASK                0x1
#define MT6351_RG_INT_STATUS_PWRKEY_R_SHIFT               2
#define MT6351_RG_INT_STATUS_HOMEKEY_R_MASK               0x1
#define MT6351_RG_INT_STATUS_HOMEKEY_R_SHIFT              3
#define MT6351_RG_INT_STATUS_THR_H_MASK                   0x1
#define MT6351_RG_INT_STATUS_THR_H_SHIFT                  4
#define MT6351_RG_INT_STATUS_THR_L_MASK                   0x1
#define MT6351_RG_INT_STATUS_THR_L_SHIFT                  5
#define MT6351_RG_INT_STATUS_BAT_H_MASK                   0x1
#define MT6351_RG_INT_STATUS_BAT_H_SHIFT                  6
#define MT6351_RG_INT_STATUS_BAT_L_MASK                   0x1
#define MT6351_RG_INT_STATUS_BAT_L_SHIFT                  7
#define MT6351_RG_INT_STATUS_RTC_MASK                     0x1
#define MT6351_RG_INT_STATUS_RTC_SHIFT                    9
#define MT6351_RG_INT_STATUS_AUDIO_MASK                   0x1
#define MT6351_RG_INT_STATUS_AUDIO_SHIFT                  10
#define MT6351_RG_INT_STATUS_MAD_MASK                     0x1
#define MT6351_RG_INT_STATUS_MAD_SHIFT                    11
#define MT6351_RG_INT_STATUS_ACCDET_MASK                  0x1
#define MT6351_RG_INT_STATUS_ACCDET_SHIFT                 12
#define MT6351_RG_INT_STATUS_ACCDET_EINT_MASK             0x1
#define MT6351_RG_INT_STATUS_ACCDET_EINT_SHIFT            13
#define MT6351_RG_INT_STATUS_ACCDET_NEGV_MASK             0x1
#define MT6351_RG_INT_STATUS_ACCDET_NEGV_SHIFT            14
#define MT6351_RG_INT_STATUS_NI_LBAT_INT_MASK             0x1
#define MT6351_RG_INT_STATUS_NI_LBAT_INT_SHIFT            15
#define MT6351_RG_INT_STATUS_VCORE_OC_MASK                0x1
#define MT6351_RG_INT_STATUS_VCORE_OC_SHIFT               0
#define MT6351_RG_INT_STATUS_VGPU_OC_MASK                 0x1
#define MT6351_RG_INT_STATUS_VGPU_OC_SHIFT                1
#define MT6351_RG_INT_STATUS_VSRAM_MD_OC_MASK             0x1
#define MT6351_RG_INT_STATUS_VSRAM_MD_OC_SHIFT            2
#define MT6351_RG_INT_STATUS_VMODEM_OC_MASK               0x1
#define MT6351_RG_INT_STATUS_VMODEM_OC_SHIFT              3
#define MT6351_RG_INT_STATUS_VM1_OC_MASK                  0x1
#define MT6351_RG_INT_STATUS_VM1_OC_SHIFT                 4
#define MT6351_RG_INT_STATUS_VS1_OC_MASK                  0x1
#define MT6351_RG_INT_STATUS_VS1_OC_SHIFT                 5
#define MT6351_RG_INT_STATUS_VS2_OC_MASK                  0x1
#define MT6351_RG_INT_STATUS_VS2_OC_SHIFT                 6
#define MT6351_RG_INT_STATUS_VPA_OC_MASK                  0x1
#define MT6351_RG_INT_STATUS_VPA_OC_SHIFT                 7
#define MT6351_RG_INT_STATUS_VCORE_PREOC_MASK             0x1
#define MT6351_RG_INT_STATUS_VCORE_PREOC_SHIFT            8
#define MT6351_RG_INT_STATUS_VGPU_PREOC_MASK              0x1
#define MT6351_RG_INT_STATUS_VGPU_PREOC_SHIFT             9
#define MT6351_RG_INT_STATUS_VSRAM_MD_PREOC_MASK          0x1
#define MT6351_RG_INT_STATUS_VSRAM_MD_PREOC_SHIFT         10
#define MT6351_RG_INT_STATUS_VMODEM_PREOC_MASK            0x1
#define MT6351_RG_INT_STATUS_VMODEM_PREOC_SHIFT           11
#define MT6351_RG_INT_STATUS_VM1_PREOC_MASK               0x1
#define MT6351_RG_INT_STATUS_VM1_PREOC_SHIFT              12
#define MT6351_RG_INT_STATUS_VS1_PREOC_MASK               0x1
#define MT6351_RG_INT_STATUS_VS1_PREOC_SHIFT              13
#define MT6351_RG_INT_STATUS_VS2_PREOC_MASK               0x1
#define MT6351_RG_INT_STATUS_VS2_PREOC_SHIFT              14
#define MT6351_RG_INT_STATUS_LDO_OC_MASK                  0x1
#define MT6351_RG_INT_STATUS_LDO_OC_SHIFT                 15
#define MT6351_RG_INT_STATUS_JEITA_HOT_MASK               0x1
#define MT6351_RG_INT_STATUS_JEITA_HOT_SHIFT              0
#define MT6351_RG_INT_STATUS_JEITA_WARM_MASK              0x1
#define MT6351_RG_INT_STATUS_JEITA_WARM_SHIFT             1
#define MT6351_RG_INT_STATUS_JEITA_COOL_MASK              0x1
#define MT6351_RG_INT_STATUS_JEITA_COOL_SHIFT             2
#define MT6351_RG_INT_STATUS_JEITA_COLD_MASK              0x1
#define MT6351_RG_INT_STATUS_JEITA_COLD_SHIFT             3
#define MT6351_RG_INT_STATUS_AUXADC_IMP_MASK              0x1
#define MT6351_RG_INT_STATUS_AUXADC_IMP_SHIFT             4
#define MT6351_RG_INT_STATUS_NAG_C_DLTV_MASK              0x1
#define MT6351_RG_INT_STATUS_NAG_C_DLTV_SHIFT             5
#define MT6351_RG_INT_STATUS_OV_MASK                      0x1
#define MT6351_RG_INT_STATUS_OV_SHIFT                     8
#define MT6351_RG_INT_STATUS_BVALID_DET_MASK              0x1
#define MT6351_RG_INT_STATUS_BVALID_DET_SHIFT             9
#define MT6351_RG_INT_STATUS_RGS_BATON_HV_MASK            0x1
#define MT6351_RG_INT_STATUS_RGS_BATON_HV_SHIFT           10
#define MT6351_RG_INT_STATUS_VBATON_UNDET_MASK            0x1
#define MT6351_RG_INT_STATUS_VBATON_UNDET_SHIFT           11
#define MT6351_RG_INT_STATUS_WATCHDOG_MASK                0x1
#define MT6351_RG_INT_STATUS_WATCHDOG_SHIFT               12
#define MT6351_RG_INT_STATUS_PCHR_CM_VDEC_MASK            0x1
#define MT6351_RG_INT_STATUS_PCHR_CM_VDEC_SHIFT           13
#define MT6351_RG_INT_STATUS_CHRDET_MASK                  0x1
#define MT6351_RG_INT_STATUS_CHRDET_SHIFT                 14
#define MT6351_RG_INT_STATUS_PCHR_CM_VINC_MASK            0x1
#define MT6351_RG_INT_STATUS_PCHR_CM_VINC_SHIFT           15
#define MT6351_RG_INT_STATUS_FG_BAT_H_MASK                0x1
#define MT6351_RG_INT_STATUS_FG_BAT_H_SHIFT               0
#define MT6351_RG_INT_STATUS_FG_BAT_L_MASK                0x1
#define MT6351_RG_INT_STATUS_FG_BAT_L_SHIFT               1
#define MT6351_RG_INT_STATUS_FG_CUR_H_MASK                0x1
#define MT6351_RG_INT_STATUS_FG_CUR_H_SHIFT               2
#define MT6351_RG_INT_STATUS_FG_CUR_L_MASK                0x1
#define MT6351_RG_INT_STATUS_FG_CUR_L_SHIFT               3
#define MT6351_RG_INT_STATUS_FG_ZCV_MASK                  0x1
#define MT6351_RG_INT_STATUS_FG_ZCV_SHIFT                 4
#define MT6351_OC_GEAR_LDO_MASK                           0x3
#define MT6351_OC_GEAR_LDO_SHIFT                          0
#define MT6351_FQMTR_TCKSEL_MASK                          0x7
#define MT6351_FQMTR_TCKSEL_SHIFT                         0
#define MT6351_FQMTR_BUSY_MASK                            0x1
#define MT6351_FQMTR_BUSY_SHIFT                           3
#define MT6351_FQMTR_EN_MASK                              0x1
#define MT6351_FQMTR_EN_SHIFT                             15
#define MT6351_FQMTR_WINSET_MASK                          0xFFFF
#define MT6351_FQMTR_WINSET_SHIFT                         0
#define MT6351_FQMTR_DATA_MASK                            0xFFFF
#define MT6351_FQMTR_DATA_SHIFT                           0
#define MT6351_RG_SLP_RW_EN_MASK                          0x1
#define MT6351_RG_SLP_RW_EN_SHIFT                         0
#define MT6351_RG_SPI_RSV_MASK                            0x7FFF
#define MT6351_RG_SPI_RSV_SHIFT                           1
#define MT6351_DEW_DIO_EN_MASK                            0x1
#define MT6351_DEW_DIO_EN_SHIFT                           0
#define MT6351_DEW_READ_TEST_MASK                         0xFFFF
#define MT6351_DEW_READ_TEST_SHIFT                        0
#define MT6351_DEW_WRITE_TEST_MASK                        0xFFFF
#define MT6351_DEW_WRITE_TEST_SHIFT                       0
#define MT6351_DEW_CRC_SWRST_MASK                         0x1
#define MT6351_DEW_CRC_SWRST_SHIFT                        0
#define MT6351_DEW_CRC_EN_MASK                            0x1
#define MT6351_DEW_CRC_EN_SHIFT                           0
#define MT6351_DEW_CRC_VAL_MASK                           0xFF
#define MT6351_DEW_CRC_VAL_SHIFT                          0
#define MT6351_DEW_DBG_MON_SEL_MASK                       0xF
#define MT6351_DEW_DBG_MON_SEL_SHIFT                      0
#define MT6351_DEW_CIPHER_KEY_SEL_MASK                    0x3
#define MT6351_DEW_CIPHER_KEY_SEL_SHIFT                   0
#define MT6351_DEW_CIPHER_IV_SEL_MASK                     0x3
#define MT6351_DEW_CIPHER_IV_SEL_SHIFT                    0
#define MT6351_DEW_CIPHER_EN_MASK                         0x1
#define MT6351_DEW_CIPHER_EN_SHIFT                        0
#define MT6351_DEW_CIPHER_RDY_MASK                        0x1
#define MT6351_DEW_CIPHER_RDY_SHIFT                       0
#define MT6351_DEW_CIPHER_MODE_MASK                       0x1
#define MT6351_DEW_CIPHER_MODE_SHIFT                      0
#define MT6351_DEW_CIPHER_SWRST_MASK                      0x1
#define MT6351_DEW_CIPHER_SWRST_SHIFT                     0
#define MT6351_DEW_RDDMY_NO_MASK                          0xF
#define MT6351_DEW_RDDMY_NO_SHIFT                         0
#define MT6351_INT_TYPE_CON0_MASK                         0xFFFF
#define MT6351_INT_TYPE_CON0_SHIFT                        0
#define MT6351_INT_TYPE_CON0_SET_MASK                     0xFFFF
#define MT6351_INT_TYPE_CON0_SET_SHIFT                    0
#define MT6351_INT_TYPE_CON0_CLR_MASK                     0xFFFF
#define MT6351_INT_TYPE_CON0_CLR_SHIFT                    0
#define MT6351_INT_TYPE_CON1_MASK                         0xFFFF
#define MT6351_INT_TYPE_CON1_SHIFT                        0
#define MT6351_INT_TYPE_CON1_SET_MASK                     0xFFFF
#define MT6351_INT_TYPE_CON1_SET_SHIFT                    0
#define MT6351_INT_TYPE_CON1_CLR_MASK                     0xFFFF
#define MT6351_INT_TYPE_CON1_CLR_SHIFT                    0
#define MT6351_INT_TYPE_CON2_MASK                         0xFFFF
#define MT6351_INT_TYPE_CON2_SHIFT                        0
#define MT6351_INT_TYPE_CON2_SET_MASK                     0xFFFF
#define MT6351_INT_TYPE_CON2_SET_SHIFT                    0
#define MT6351_INT_TYPE_CON2_CLR_MASK                     0xFFFF
#define MT6351_INT_TYPE_CON2_CLR_SHIFT                    0
#define MT6351_INT_TYPE_CON3_MASK                         0x1F
#define MT6351_INT_TYPE_CON3_SHIFT                        0
#define MT6351_INT_TYPE_CON3_SET_MASK                     0x1F
#define MT6351_INT_TYPE_CON3_SET_SHIFT                    0
#define MT6351_INT_TYPE_CON3_CLR_MASK                     0x1F
#define MT6351_INT_TYPE_CON3_CLR_SHIFT                    0
#define MT6351_CPU_INT_STA_MASK                           0x1
#define MT6351_CPU_INT_STA_SHIFT                          0
#define MT6351_MD32_INT_STA_MASK                          0x1
#define MT6351_MD32_INT_STA_SHIFT                         1
#define MT6351_BUCK_LDO_FT_TESTMODE_EN_MASK               0x1
#define MT6351_BUCK_LDO_FT_TESTMODE_EN_SHIFT              0
#define MT6351_BUCK_ALL_CON0_RSV1_MASK                    0x7F
#define MT6351_BUCK_ALL_CON0_RSV1_SHIFT                   1
#define MT6351_BUCK_ALL_CON0_RSV0_MASK                    0xFF
#define MT6351_BUCK_ALL_CON0_RSV0_SHIFT                   8
#define MT6351_BUCK_BUCK_RSV_MASK                         0xFFFF
#define MT6351_BUCK_BUCK_RSV_SHIFT                        0
#define MT6351_BUCK_BUCK_OSC_SEL_SRCLKEN_SEL_MASK         0x3
#define MT6351_BUCK_BUCK_OSC_SEL_SRCLKEN_SEL_SHIFT        0
#define MT6351_BUCK_BUCK_R2R_PDN_SRCLKEN_SEL_MASK         0x3
#define MT6351_BUCK_BUCK_R2R_PDN_SRCLKEN_SEL_SHIFT        4
#define MT6351_BUCK_BUCK_VSLEEP_SRCLKEN_SEL_MASK          0x3
#define MT6351_BUCK_BUCK_VSLEEP_SRCLKEN_SEL_SHIFT         8
#define MT6351_BUCK_ALL_CON2_RSV0_MASK                    0x1F
#define MT6351_BUCK_ALL_CON2_RSV0_SHIFT                   11
#define MT6351_BUCK_VSLEEP_SRC0_MASK                      0x1FF
#define MT6351_BUCK_VSLEEP_SRC0_SHIFT                     0
#define MT6351_BUCK_VSLEEP_SRC1_MASK                      0xF
#define MT6351_BUCK_VSLEEP_SRC1_SHIFT                     12
#define MT6351_BUCK_R2R_SRC0_MASK                         0x1FF
#define MT6351_BUCK_R2R_SRC0_SHIFT                        0
#define MT6351_BUCK_R2R_SRC1_MASK                         0xF
#define MT6351_BUCK_R2R_SRC1_SHIFT                        12
#define MT6351_BUCK_BUCK_OSC_SEL_SRC0_MASK                0x1FF
#define MT6351_BUCK_BUCK_OSC_SEL_SRC0_SHIFT               0
#define MT6351_BUCK_SRCLKEN_DLY_SRC1_MASK                 0xF
#define MT6351_BUCK_SRCLKEN_DLY_SRC1_SHIFT                12
#define MT6351_BUCK_VSRAM_PROC_BIN2GRAY_MAP_ENB_MASK      0x1
#define MT6351_BUCK_VSRAM_PROC_BIN2GRAY_MAP_ENB_SHIFT     0
#define MT6351_BUCK_VS2_BIN2GRAY_MAP_ENB_MASK             0x1
#define MT6351_BUCK_VS2_BIN2GRAY_MAP_ENB_SHIFT            1
#define MT6351_BUCK_VS1_BIN2GRAY_MAP_ENB_MASK             0x1
#define MT6351_BUCK_VS1_BIN2GRAY_MAP_ENB_SHIFT            2
#define MT6351_BUCK_VSRAM_MD_BIN2GRAY_MAP_ENB_MASK        0x1
#define MT6351_BUCK_VSRAM_MD_BIN2GRAY_MAP_ENB_SHIFT       3
#define MT6351_BUCK_VMD1_BIN2GRAY_MAP_ENB_MASK            0x1
#define MT6351_BUCK_VMD1_BIN2GRAY_MAP_ENB_SHIFT           4
#define MT6351_BUCK_VPA_BIN2GRAY_MAP_ENB_MASK             0x1
#define MT6351_BUCK_VPA_BIN2GRAY_MAP_ENB_SHIFT            5
#define MT6351_BUCK_VMODEM_BIN2GRAY_MAP_ENB_MASK          0x1
#define MT6351_BUCK_VMODEM_BIN2GRAY_MAP_ENB_SHIFT         6
#define MT6351_BUCK_VGPU_BIN2GRAY_MAP_ENB_MASK            0x1
#define MT6351_BUCK_VGPU_BIN2GRAY_MAP_ENB_SHIFT           7
#define MT6351_BUCK_VCORE_BIN2GRAY_MAP_ENB_MASK           0x1
#define MT6351_BUCK_VCORE_BIN2GRAY_MAP_ENB_SHIFT          8
#define MT6351_BUCK_VPA_VOSEL_DLC011_MASK                 0x3F
#define MT6351_BUCK_VPA_VOSEL_DLC011_SHIFT                0
#define MT6351_BUCK_VPA_VOSEL_DLC111_MASK                 0x3F
#define MT6351_BUCK_VPA_VOSEL_DLC111_SHIFT                8
#define MT6351_BUCK_VPA_DLC_MAP_EN_MASK                   0x1
#define MT6351_BUCK_VPA_DLC_MAP_EN_SHIFT                  0
#define MT6351_BUCK_VPA_VOSEL_DLC001_MASK                 0x3F
#define MT6351_BUCK_VPA_VOSEL_DLC001_SHIFT                8
#define MT6351_BUCK_VPA_DLC_MASK                          0x7
#define MT6351_BUCK_VPA_DLC_SHIFT                         0
#define MT6351_DA_NI_VPA_DLC_MASK                         0x7
#define MT6351_DA_NI_VPA_DLC_SHIFT                        12
#define MT6351_BUCK_VPA_DVS_TRANS_TD_MASK                 0x3
#define MT6351_BUCK_VPA_DVS_TRANS_TD_SHIFT                0
#define MT6351_BUCK_VPA_DVS_TRANS_CTRL_MASK               0x3
#define MT6351_BUCK_VPA_DVS_TRANS_CTRL_SHIFT              4
#define MT6351_BUCK_VPA_DVS_TRANS_ONCE_MASK               0x1
#define MT6351_BUCK_VPA_DVS_TRANS_ONCE_SHIFT              6
#define MT6351_DA_NI_VPA_DVS_TRANST_MASK                  0x1
#define MT6351_DA_NI_VPA_DVS_TRANST_SHIFT                 7
#define MT6351_BUCK_VPA_DIG0_RSV5_MASK                    0xF
#define MT6351_BUCK_VPA_DIG0_RSV5_SHIFT                   8
#define MT6351_BUCK_VPA_DIG1_RSV5_MASK                    0xF
#define MT6351_BUCK_VPA_DIG1_RSV5_SHIFT                   12
#define MT6351_BUCK_VCORE_VOSEL_AUD_MASK                  0x7F
#define MT6351_BUCK_VCORE_VOSEL_AUD_SHIFT                 0
#define MT6351_BUCK_VCORE_DVFS_DONE_MASK                  0x1
#define MT6351_BUCK_VCORE_DVFS_DONE_SHIFT                 0
#define MT6351_BUCK_VCORE_DVFS_DONE_SW_MASK               0x1
#define MT6351_BUCK_VCORE_DVFS_DONE_SW_SHIFT              1
#define MT6351_BUCK_VCORE_DVFS_DONE_STA_MASK              0x1
#define MT6351_BUCK_VCORE_DVFS_DONE_STA_SHIFT             4
#define MT6351_BUCK_VSRAM_MD_VOSEL_AUD_MASK               0x7F
#define MT6351_BUCK_VSRAM_MD_VOSEL_AUD_SHIFT              0
#define MT6351_BUCK_VSRAM_MD_DVFS_DONE_MASK               0x1
#define MT6351_BUCK_VSRAM_MD_DVFS_DONE_SHIFT              0
#define MT6351_BUCK_VSRAM_MD_DVFS_DONE_SW_MASK            0x1
#define MT6351_BUCK_VSRAM_MD_DVFS_DONE_SW_SHIFT           1
#define MT6351_BUCK_VSRAM_MD_DVFS_DONE_STA_MASK           0x1
#define MT6351_BUCK_VSRAM_MD_DVFS_DONE_STA_SHIFT          4
#define MT6351_BUCK_VCORE_OC_STATUS_MASK                  0x1
#define MT6351_BUCK_VCORE_OC_STATUS_SHIFT                 0
#define MT6351_BUCK_VGPU_OC_STATUS_MASK                   0x1
#define MT6351_BUCK_VGPU_OC_STATUS_SHIFT                  1
#define MT6351_BUCK_VMODEM_OC_STATUS_MASK                 0x1
#define MT6351_BUCK_VMODEM_OC_STATUS_SHIFT                2
#define MT6351_BUCK_VMD1_OC_STATUS_MASK                   0x1
#define MT6351_BUCK_VMD1_OC_STATUS_SHIFT                  3
#define MT6351_BUCK_VSRAM_MD_OC_STATUS_MASK               0x1
#define MT6351_BUCK_VSRAM_MD_OC_STATUS_SHIFT              4
#define MT6351_BUCK_VS1_OC_STATUS_MASK                    0x1
#define MT6351_BUCK_VS1_OC_STATUS_SHIFT                   5
#define MT6351_BUCK_VS2_OC_STATUS_MASK                    0x1
#define MT6351_BUCK_VS2_OC_STATUS_SHIFT                   6
#define MT6351_BUCK_VPA_OC_STATUS_MASK                    0x1
#define MT6351_BUCK_VPA_OC_STATUS_SHIFT                   7
#define MT6351_BUCK_VCORE_OC_INT_EN_MASK                  0x1
#define MT6351_BUCK_VCORE_OC_INT_EN_SHIFT                 0
#define MT6351_BUCK_VGPU_OC_INT_EN_MASK                   0x1
#define MT6351_BUCK_VGPU_OC_INT_EN_SHIFT                  1
#define MT6351_BUCK_VMODEM_OC_INT_EN_MASK                 0x1
#define MT6351_BUCK_VMODEM_OC_INT_EN_SHIFT                2
#define MT6351_BUCK_VMD1_OC_INT_EN_MASK                   0x1
#define MT6351_BUCK_VMD1_OC_INT_EN_SHIFT                  3
#define MT6351_BUCK_VSRAM_MD_OC_INT_EN_MASK               0x1
#define MT6351_BUCK_VSRAM_MD_OC_INT_EN_SHIFT              4
#define MT6351_BUCK_VS1_OC_INT_EN_MASK                    0x1
#define MT6351_BUCK_VS1_OC_INT_EN_SHIFT                   5
#define MT6351_BUCK_VS2_OC_INT_EN_MASK                    0x1
#define MT6351_BUCK_VS2_OC_INT_EN_SHIFT                   6
#define MT6351_BUCK_VPA_OC_INT_EN_MASK                    0x1
#define MT6351_BUCK_VPA_OC_INT_EN_SHIFT                   7
#define MT6351_BUCK_VCORE_EN_OC_SDN_SEL_MASK              0x1
#define MT6351_BUCK_VCORE_EN_OC_SDN_SEL_SHIFT             0
#define MT6351_BUCK_VGPU_EN_OC_SDN_SEL_MASK               0x1
#define MT6351_BUCK_VGPU_EN_OC_SDN_SEL_SHIFT              1
#define MT6351_BUCK_VMODEM_EN_OC_SDN_SEL_MASK             0x1
#define MT6351_BUCK_VMODEM_EN_OC_SDN_SEL_SHIFT            2
#define MT6351_BUCK_VMD1_EN_OC_SDN_SEL_MASK               0x1
#define MT6351_BUCK_VMD1_EN_OC_SDN_SEL_SHIFT              3
#define MT6351_BUCK_VSRAM_MD_EN_OC_SDN_SEL_MASK           0x1
#define MT6351_BUCK_VSRAM_MD_EN_OC_SDN_SEL_SHIFT          4
#define MT6351_BUCK_VS1_EN_OC_SDN_SEL_MASK                0x1
#define MT6351_BUCK_VS1_EN_OC_SDN_SEL_SHIFT               5
#define MT6351_BUCK_VS2_EN_OC_SDN_SEL_MASK                0x1
#define MT6351_BUCK_VS2_EN_OC_SDN_SEL_SHIFT               6
#define MT6351_BUCK_VPA_EN_OC_SDN_SEL_MASK                0x1
#define MT6351_BUCK_VPA_EN_OC_SDN_SEL_SHIFT               7
#define MT6351_BUCK_VCORE_OC_FLAG_CLR_MASK                0x1
#define MT6351_BUCK_VCORE_OC_FLAG_CLR_SHIFT               0
#define MT6351_BUCK_VGPU_OC_FLAG_CLR_MASK                 0x1
#define MT6351_BUCK_VGPU_OC_FLAG_CLR_SHIFT                1
#define MT6351_BUCK_VMODEM_OC_FLAG_CLR_MASK               0x1
#define MT6351_BUCK_VMODEM_OC_FLAG_CLR_SHIFT              2
#define MT6351_BUCK_VMD1_OC_FLAG_CLR_MASK                 0x1
#define MT6351_BUCK_VMD1_OC_FLAG_CLR_SHIFT                3
#define MT6351_BUCK_VSRAM_MD_OC_FLAG_CLR_MASK             0x1
#define MT6351_BUCK_VSRAM_MD_OC_FLAG_CLR_SHIFT            4
#define MT6351_BUCK_VS1_OC_FLAG_CLR_MASK                  0x1
#define MT6351_BUCK_VS1_OC_FLAG_CLR_SHIFT                 5
#define MT6351_BUCK_VS2_OC_FLAG_CLR_MASK                  0x1
#define MT6351_BUCK_VS2_OC_FLAG_CLR_SHIFT                 6
#define MT6351_BUCK_VPA_OC_FLAG_CLR_MASK                  0x1
#define MT6351_BUCK_VPA_OC_FLAG_CLR_SHIFT                 7
#define MT6351_BUCK_VCORE_OC_FLAG_CLR_SEL_MASK            0x1
#define MT6351_BUCK_VCORE_OC_FLAG_CLR_SEL_SHIFT           0
#define MT6351_BUCK_VGPU_OC_FLAG_CLR_SEL_MASK             0x1
#define MT6351_BUCK_VGPU_OC_FLAG_CLR_SEL_SHIFT            1
#define MT6351_BUCK_VMODEM_OC_FLAG_CLR_SEL_MASK           0x1
#define MT6351_BUCK_VMODEM_OC_FLAG_CLR_SEL_SHIFT          2
#define MT6351_BUCK_VMD1_OC_FLAG_CLR_SEL_MASK             0x1
#define MT6351_BUCK_VMD1_OC_FLAG_CLR_SEL_SHIFT            3
#define MT6351_BUCK_VSRAM_MD_OC_FLAG_CLR_SEL_MASK         0x1
#define MT6351_BUCK_VSRAM_MD_OC_FLAG_CLR_SEL_SHIFT        4
#define MT6351_BUCK_VS1_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6351_BUCK_VS1_OC_FLAG_CLR_SEL_SHIFT             5
#define MT6351_BUCK_VS2_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6351_BUCK_VS2_OC_FLAG_CLR_SEL_SHIFT             6
#define MT6351_BUCK_VPA_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6351_BUCK_VPA_OC_FLAG_CLR_SEL_SHIFT             7
#define MT6351_BUCK_VCORE_OC_DEG_EN_MASK                  0x1
#define MT6351_BUCK_VCORE_OC_DEG_EN_SHIFT                 1
#define MT6351_BUCK_VCORE_OC_WND_MASK                     0x3
#define MT6351_BUCK_VCORE_OC_WND_SHIFT                    2
#define MT6351_BUCK_VCORE_OC_THD_MASK                     0x3
#define MT6351_BUCK_VCORE_OC_THD_SHIFT                    6
#define MT6351_BUCK_VGPU_OC_DEG_EN_MASK                   0x1
#define MT6351_BUCK_VGPU_OC_DEG_EN_SHIFT                  1
#define MT6351_BUCK_VGPU_OC_WND_MASK                      0x3
#define MT6351_BUCK_VGPU_OC_WND_SHIFT                     2
#define MT6351_BUCK_VGPU_OC_THD_MASK                      0x3
#define MT6351_BUCK_VGPU_OC_THD_SHIFT                     6
#define MT6351_BUCK_VMODEM_OC_DEG_EN_MASK                 0x1
#define MT6351_BUCK_VMODEM_OC_DEG_EN_SHIFT                1
#define MT6351_BUCK_VMODEM_OC_WND_MASK                    0x3
#define MT6351_BUCK_VMODEM_OC_WND_SHIFT                   2
#define MT6351_BUCK_VMODEM_OC_THD_MASK                    0x3
#define MT6351_BUCK_VMODEM_OC_THD_SHIFT                   6
#define MT6351_BUCK_VMD1_OC_DEG_EN_MASK                   0x1
#define MT6351_BUCK_VMD1_OC_DEG_EN_SHIFT                  1
#define MT6351_BUCK_VMD1_OC_WND_MASK                      0x3
#define MT6351_BUCK_VMD1_OC_WND_SHIFT                     2
#define MT6351_BUCK_VMD1_OC_THD_MASK                      0x3
#define MT6351_BUCK_VMD1_OC_THD_SHIFT                     6
#define MT6351_BUCK_VSRAM_MD_OC_DEG_EN_MASK               0x1
#define MT6351_BUCK_VSRAM_MD_OC_DEG_EN_SHIFT              1
#define MT6351_BUCK_VSRAM_MD_OC_WND_MASK                  0x3
#define MT6351_BUCK_VSRAM_MD_OC_WND_SHIFT                 2
#define MT6351_BUCK_VSRAM_MD_OC_THD_MASK                  0x3
#define MT6351_BUCK_VSRAM_MD_OC_THD_SHIFT                 6
#define MT6351_BUCK_VS1_OC_DEG_EN_MASK                    0x1
#define MT6351_BUCK_VS1_OC_DEG_EN_SHIFT                   1
#define MT6351_BUCK_VS1_OC_WND_MASK                       0x3
#define MT6351_BUCK_VS1_OC_WND_SHIFT                      2
#define MT6351_BUCK_VS1_OC_THD_MASK                       0x3
#define MT6351_BUCK_VS1_OC_THD_SHIFT                      6
#define MT6351_BUCK_VS2_OC_DEG_EN_MASK                    0x1
#define MT6351_BUCK_VS2_OC_DEG_EN_SHIFT                   1
#define MT6351_BUCK_VS2_OC_WND_MASK                       0x3
#define MT6351_BUCK_VS2_OC_WND_SHIFT                      2
#define MT6351_BUCK_VS2_OC_THD_MASK                       0x3
#define MT6351_BUCK_VS2_OC_THD_SHIFT                      6
#define MT6351_BUCK_VPA_OC_DEG_EN_MASK                    0x1
#define MT6351_BUCK_VPA_OC_DEG_EN_SHIFT                   1
#define MT6351_BUCK_VPA_OC_WND_MASK                       0x3
#define MT6351_BUCK_VPA_OC_WND_SHIFT                      2
#define MT6351_BUCK_VPA_OC_THD_MASK                       0x3
#define MT6351_BUCK_VPA_OC_THD_SHIFT                      6
#define MT6351_RG_SMPS_TESTMODE_B_MASK                    0xFFF
#define MT6351_RG_SMPS_TESTMODE_B_SHIFT                   0
#define MT6351_RG_VPA_BURSTH_MASK                         0x3
#define MT6351_RG_VPA_BURSTH_SHIFT                        12
#define MT6351_RG_VPA_BURSTL_MASK                         0x3
#define MT6351_RG_VPA_BURSTL_SHIFT                        14
#define MT6351_RG_VPA_TRIMH_MASK                          0x1F
#define MT6351_RG_VPA_TRIMH_SHIFT                         0
#define MT6351_RG_VPA_TRIML_MASK                          0x1F
#define MT6351_RG_VPA_TRIML_SHIFT                         5
#define MT6351_RG_VPA_TRIM_REF_MASK                       0x1F
#define MT6351_RG_VPA_TRIM_REF_SHIFT                      10
#define MT6351_RG_VCORE_TRIMH_MASK                        0x1F
#define MT6351_RG_VCORE_TRIMH_SHIFT                       0
#define MT6351_RG_VCORE_TRIML_MASK                        0x1F
#define MT6351_RG_VCORE_TRIML_SHIFT                       5
#define MT6351_RG_VCORE_VSLEEP_MASK                       0x7
#define MT6351_RG_VCORE_VSLEEP_SHIFT                      10
#define MT6351_RG_VGPU_TRIMH_MASK                         0x1F
#define MT6351_RG_VGPU_TRIMH_SHIFT                        0
#define MT6351_RG_VGPU_TRIML_MASK                         0x1F
#define MT6351_RG_VGPU_TRIML_SHIFT                        5
#define MT6351_RG_VGPU_VSLEEP_MASK                        0x7
#define MT6351_RG_VGPU_VSLEEP_SHIFT                       10
#define MT6351_RG_VSRAM_MD_TRIMH_MASK                     0x1F
#define MT6351_RG_VSRAM_MD_TRIMH_SHIFT                    0
#define MT6351_RG_VSRAM_MD_TRIML_MASK                     0x1F
#define MT6351_RG_VSRAM_MD_TRIML_SHIFT                    5
#define MT6351_RG_VSRAM_MD_VSLEEP_MASK                    0x7
#define MT6351_RG_VSRAM_MD_VSLEEP_SHIFT                   10
#define MT6351_RG_VMODEM_TRIMH_MASK                       0x1F
#define MT6351_RG_VMODEM_TRIMH_SHIFT                      0
#define MT6351_RG_VMODEM_TRIML_MASK                       0x1F
#define MT6351_RG_VMODEM_TRIML_SHIFT                      5
#define MT6351_RG_VMODEM_VSLEEP_MASK                      0x7
#define MT6351_RG_VMODEM_VSLEEP_SHIFT                     10
#define MT6351_RG_VMD1_TRIMH_MASK                         0x1F
#define MT6351_RG_VMD1_TRIMH_SHIFT                        0
#define MT6351_RG_VMD1_TRIML_MASK                         0x1F
#define MT6351_RG_VMD1_TRIML_SHIFT                        5
#define MT6351_RG_VMD1_VSLEEP_MASK                        0x7
#define MT6351_RG_VMD1_VSLEEP_SHIFT                       10
#define MT6351_RG_VS1_TRIMH_MASK                          0x1F
#define MT6351_RG_VS1_TRIMH_SHIFT                         0
#define MT6351_RG_VS1_TRIML_MASK                          0x1F
#define MT6351_RG_VS1_TRIML_SHIFT                         5
#define MT6351_RG_VS1_VSLEEP_MASK                         0x7
#define MT6351_RG_VS1_VSLEEP_SHIFT                        10
#define MT6351_RG_VS2_TRIML_MASK                          0x1F
#define MT6351_RG_VS2_TRIML_SHIFT                         0
#define MT6351_RG_VS2_VSLEEP_MASK                         0x7
#define MT6351_RG_VS2_VSLEEP_SHIFT                        5
#define MT6351_RG_VSRAM_PROCESSOR_TRIMH_MASK              0x1F
#define MT6351_RG_VSRAM_PROCESSOR_TRIMH_SHIFT             8
#define MT6351_RG_VSRAM_PROCESSOR_TRIML_MASK              0x1F
#define MT6351_RG_VSRAM_PROCESSOR_TRIML_SHIFT             0
#define MT6351_RG_VSRAM_PROCESSOR_VSLEEP_MASK             0x7
#define MT6351_RG_VSRAM_PROCESSOR_VSLEEP_SHIFT            5
#define MT6351_RG_VCORE_VSLEEP_SEL_MASK                   0x3
#define MT6351_RG_VCORE_VSLEEP_SEL_SHIFT                  8
#define MT6351_RG_VGPU_VSLEEP_SEL_MASK                    0x3
#define MT6351_RG_VGPU_VSLEEP_SEL_SHIFT                   10
#define MT6351_RG_VSRAM_MD_VSLEEP_SEL_MASK                0x3
#define MT6351_RG_VSRAM_MD_VSLEEP_SEL_SHIFT               12
#define MT6351_RG_VMODEM_VSLEEP_SEL_MASK                  0x3
#define MT6351_RG_VMODEM_VSLEEP_SEL_SHIFT                 14
#define MT6351_RG_VMD1_VSLEEP_SEL_MASK                    0x3
#define MT6351_RG_VMD1_VSLEEP_SEL_SHIFT                   0
#define MT6351_RG_VS1_VSLEEP_SEL_MASK                     0x3
#define MT6351_RG_VS1_VSLEEP_SEL_SHIFT                    2
#define MT6351_RG_VS2_VSLEEP_SEL_MASK                     0x3
#define MT6351_RG_VS2_VSLEEP_SEL_SHIFT                    4
#define MT6351_RG_VSRAM_PROCESSOR_VSLEEP_SEL_MASK         0x3
#define MT6351_RG_VSRAM_PROCESSOR_VSLEEP_SEL_SHIFT        6
#define MT6351_RG_VOUTDET_EN_MASK                         0x1
#define MT6351_RG_VOUTDET_EN_SHIFT                        8
#define MT6351_RG_VS2_TRIMH_MASK                          0x1F
#define MT6351_RG_VS2_TRIMH_SHIFT                         9
#define MT6351_RG_VCORE_MODESET_MASK                      0x1
#define MT6351_RG_VCORE_MODESET_SHIFT                     1
#define MT6351_RG_VCORE_NDIS_EN_MASK                      0x1
#define MT6351_RG_VCORE_NDIS_EN_SHIFT                     2
#define MT6351_RG_VCORE_VRF18_SSTART_EN_MASK              0x1
#define MT6351_RG_VCORE_VRF18_SSTART_EN_SHIFT             3
#define MT6351_RG_VCORE_AUTO_MODE_MASK                    0x1
#define MT6351_RG_VCORE_AUTO_MODE_SHIFT                   4
#define MT6351_RG_VCORE_RZSEL0_MASK                       0x7
#define MT6351_RG_VCORE_RZSEL0_SHIFT                      0
#define MT6351_RG_VCORE_RZSEL1_MASK                       0xF
#define MT6351_RG_VCORE_RZSEL1_SHIFT                      3
#define MT6351_RG_VCORE_CCSEL0_MASK                       0x3
#define MT6351_RG_VCORE_CCSEL0_SHIFT                      7
#define MT6351_RG_VCORE_CCSEL1_MASK                       0x3
#define MT6351_RG_VCORE_CCSEL1_SHIFT                      9
#define MT6351_RG_VCORE_CSL_MASK                          0xF
#define MT6351_RG_VCORE_CSL_SHIFT                         11
#define MT6351_RG_VCORE_SLP_MASK                          0x7
#define MT6351_RG_VCORE_SLP_SHIFT                         0
#define MT6351_RG_VCORE_ADRC_FEN_MASK                     0x1
#define MT6351_RG_VCORE_ADRC_FEN_SHIFT                    3
#define MT6351_RG_VCORE_VCCAP_CLAMP_FEN_MASK              0x1
#define MT6351_RG_VCORE_VCCAP_CLAMP_FEN_SHIFT             4
#define MT6351_RG_VCORE_VC_CLAMP_FEN_MASK                 0x1
#define MT6351_RG_VCORE_VC_CLAMP_FEN_SHIFT                5
#define MT6351_RG_VCORE_PREOC_SEL_MASK                    0x7
#define MT6351_RG_VCORE_PREOC_SEL_SHIFT                   6
#define MT6351_RG_VCORE_PFMOC_MASK                        0x7
#define MT6351_RG_VCORE_PFMOC_SHIFT                       9
#define MT6351_RG_VCORE_CSR_MASK                          0x7
#define MT6351_RG_VCORE_CSR_SHIFT                         12
#define MT6351_RG_VCORE_ZXOS_TRIM_MASK                    0xFF
#define MT6351_RG_VCORE_ZXOS_TRIM_SHIFT                   0
#define MT6351_RG_VCORE_CSM_N_MASK                        0x3F
#define MT6351_RG_VCORE_CSM_N_SHIFT                       8
#define MT6351_RG_VCORE_CSM_P_MASK                        0x3F
#define MT6351_RG_VCORE_CSM_P_SHIFT                       0
#define MT6351_RG_VCORE_PFMSR_EH_MASK                     0x1
#define MT6351_RG_VCORE_PFMSR_EH_SHIFT                    6
#define MT6351_RG_VCORE_NLIM_GATING_MASK                  0x1
#define MT6351_RG_VCORE_NLIM_GATING_SHIFT                 7
#define MT6351_RG_VCORE_PWRSR_EH_MASK                     0x1
#define MT6351_RG_VCORE_PWRSR_EH_SHIFT                    8
#define MT6351_RG_VCORE_HS_VTHDET_MASK                    0x1
#define MT6351_RG_VCORE_HS_VTHDET_SHIFT                   9
#define MT6351_RG_VCORE_PG_GATING_MASK                    0x1
#define MT6351_RG_VCORE_PG_GATING_SHIFT                   10
#define MT6351_RG_VCORE_HS_ONSPEED_EH_MASK                0x1
#define MT6351_RG_VCORE_HS_ONSPEED_EH_SHIFT               11
#define MT6351_RG_VCORE_NLIM_TRIMMING_MASK                0xF
#define MT6351_RG_VCORE_NLIM_TRIMMING_SHIFT               12
#define MT6351_RG_VCORE_DLC_MASK                          0x3
#define MT6351_RG_VCORE_DLC_SHIFT                         0
#define MT6351_RG_VCORE_DLC_N_MASK                        0x3
#define MT6351_RG_VCORE_DLC_N_SHIFT                       2
#define MT6351_RG_VCORE_PFM_RIP_MASK                      0x7
#define MT6351_RG_VCORE_PFM_RIP_SHIFT                     4
#define MT6351_RG_VCORE_TRAN_BST_MASK                     0x3F
#define MT6351_RG_VCORE_TRAN_BST_SHIFT                    7
#define MT6351_RG_VCORE_DTS_ENB_MASK                      0x1
#define MT6351_RG_VCORE_DTS_ENB_SHIFT                     13
#define MT6351_RG_VCORE_MIN_OFF_MASK                      0x3
#define MT6351_RG_VCORE_MIN_OFF_SHIFT                     14
#define MT6351_RG_VCORE_1P35UP_SEL_EN_MASK                0x1
#define MT6351_RG_VCORE_1P35UP_SEL_EN_SHIFT               0
#define MT6351_RG_VCORE_DLC_AUTO_MODE_MASK                0x1
#define MT6351_RG_VCORE_DLC_AUTO_MODE_SHIFT               1
#define MT6351_RG_VCORE_DLC_SEL_MASK                      0x7
#define MT6351_RG_VCORE_DLC_SEL_SHIFT                     2
#define MT6351_RG_VCORE_SRC_AUTO_MODE_MASK                0x1
#define MT6351_RG_VCORE_SRC_AUTO_MODE_SHIFT               5
#define MT6351_RG_VCORE_UGP_SR_MASK                       0x3
#define MT6351_RG_VCORE_UGP_SR_SHIFT                      6
#define MT6351_RG_VCORE_LGN_SR_MASK                       0x3
#define MT6351_RG_VCORE_LGN_SR_SHIFT                      8
#define MT6351_RG_VCORE_UGP_SR_PFM_MASK                   0x3
#define MT6351_RG_VCORE_UGP_SR_PFM_SHIFT                  10
#define MT6351_RG_VCORE_LGN_SR_PFM_MASK                   0x3
#define MT6351_RG_VCORE_LGN_SR_PFM_SHIFT                  12
#define MT6351_RG_VCORE_UGD_VTHSEL_MASK                   0x3
#define MT6351_RG_VCORE_UGD_VTHSEL_SHIFT                  14
#define MT6351_RG_VCORE_FNLX_SNS_MASK                     0x1
#define MT6351_RG_VCORE_FNLX_SNS_SHIFT                    0
#define MT6351_RG_VCORE_VDIFF_ENLOWIQ_MASK                0x1
#define MT6351_RG_VCORE_VDIFF_ENLOWIQ_SHIFT               1
#define MT6351_RG_VCORE_PFMOC_FWUPOFF_MASK                0x1
#define MT6351_RG_VCORE_PFMOC_FWUPOFF_SHIFT               2
#define MT6351_RG_VCORE_PWFMOC_FWUPOFF_MASK               0x1
#define MT6351_RG_VCORE_PWFMOC_FWUPOFF_SHIFT              3
#define MT6351_RG_VCORE_CP_FWUPOFF_MASK                   0x1
#define MT6351_RG_VCORE_CP_FWUPOFF_SHIFT                  4
#define MT6351_RG_VCORE_ZX_GATING_MASK                    0x1
#define MT6351_RG_VCORE_ZX_GATING_SHIFT                   5
#define MT6351_RG_VCORE_RSV_MASK                          0xFFFF
#define MT6351_RG_VCORE_RSV_SHIFT                         0
#define MT6351_RG_VCORE_PREOC_TRIMMING_MASK               0x1F
#define MT6351_RG_VCORE_PREOC_TRIMMING_SHIFT              0
#define MT6351_RG_VCORE_AZC_EN_MASK                       0x1
#define MT6351_RG_VCORE_AZC_EN_SHIFT                      5
#define MT6351_RG_VCORE_AZC_DELAY_MASK                    0x3
#define MT6351_RG_VCORE_AZC_DELAY_SHIFT                   6
#define MT6351_RG_VCORE_AZC_HOLD_ENB_MASK                 0x1
#define MT6351_RG_VCORE_AZC_HOLD_ENB_SHIFT                8
#define MT6351_RGS_QI_VCORE_OC_STATUS_MASK                0x1
#define MT6351_RGS_QI_VCORE_OC_STATUS_SHIFT               9
#define MT6351_RGS_QI_VCORE_DIG_MON_MASK                  0xF
#define MT6351_RGS_QI_VCORE_DIG_MON_SHIFT                 10
#define MT6351_RGS_VCORE_ENPWM_STATUS_MASK                0x1
#define MT6351_RGS_VCORE_ENPWM_STATUS_SHIFT               14
#define MT6351_RGS_QI_VCORE_PREOC_MASK                    0x1
#define MT6351_RGS_QI_VCORE_PREOC_SHIFT                   15
#define MT6351_RG_VGPU_MODESET_MASK                       0x1
#define MT6351_RG_VGPU_MODESET_SHIFT                      1
#define MT6351_RG_VGPU_NDIS_EN_MASK                       0x1
#define MT6351_RG_VGPU_NDIS_EN_SHIFT                      2
#define MT6351_RG_VGPU_VRF18_SSTART_EN_MASK               0x1
#define MT6351_RG_VGPU_VRF18_SSTART_EN_SHIFT              3
#define MT6351_RG_VGPU_AUTO_MODE_MASK                     0x1
#define MT6351_RG_VGPU_AUTO_MODE_SHIFT                    4
#define MT6351_RG_VGPU_RZSEL0_MASK                        0x7
#define MT6351_RG_VGPU_RZSEL0_SHIFT                       0
#define MT6351_RG_VGPU_RZSEL1_MASK                        0xF
#define MT6351_RG_VGPU_RZSEL1_SHIFT                       3
#define MT6351_RG_VGPU_CCSEL0_MASK                        0x3
#define MT6351_RG_VGPU_CCSEL0_SHIFT                       7
#define MT6351_RG_VGPU_CCSEL1_MASK                        0x3
#define MT6351_RG_VGPU_CCSEL1_SHIFT                       9
#define MT6351_RG_VGPU_CSL_MASK                           0xF
#define MT6351_RG_VGPU_CSL_SHIFT                          11
#define MT6351_RG_VGPU_SLP_MASK                           0x7
#define MT6351_RG_VGPU_SLP_SHIFT                          0
#define MT6351_RG_VGPU_ADRC_FEN_MASK                      0x1
#define MT6351_RG_VGPU_ADRC_FEN_SHIFT                     3
#define MT6351_RG_VGPU_VCCAP_CLAMP_FEN_MASK               0x1
#define MT6351_RG_VGPU_VCCAP_CLAMP_FEN_SHIFT              4
#define MT6351_RG_VGPU_VC_CLAMP_FEN_MASK                  0x1
#define MT6351_RG_VGPU_VC_CLAMP_FEN_SHIFT                 5
#define MT6351_RG_VGPU_PREOC_SEL_MASK                     0x7
#define MT6351_RG_VGPU_PREOC_SEL_SHIFT                    6
#define MT6351_RG_VGPU_PFMOC_MASK                         0x7
#define MT6351_RG_VGPU_PFMOC_SHIFT                        9
#define MT6351_RG_VGPU_CSR_MASK                           0x7
#define MT6351_RG_VGPU_CSR_SHIFT                          12
#define MT6351_RG_VGPU_ZXOS_TRIM_MASK                     0xFF
#define MT6351_RG_VGPU_ZXOS_TRIM_SHIFT                    0
#define MT6351_RG_VGPU_CSM_N_MASK                         0x3F
#define MT6351_RG_VGPU_CSM_N_SHIFT                        8
#define MT6351_RG_VGPU_CSM_P_MASK                         0x3F
#define MT6351_RG_VGPU_CSM_P_SHIFT                        0
#define MT6351_RG_VGPU_PFMSR_EH_MASK                      0x1
#define MT6351_RG_VGPU_PFMSR_EH_SHIFT                     6
#define MT6351_RG_VGPU_NLIM_GATING_MASK                   0x1
#define MT6351_RG_VGPU_NLIM_GATING_SHIFT                  7
#define MT6351_RG_VGPU_PWRSR_EH_MASK                      0x1
#define MT6351_RG_VGPU_PWRSR_EH_SHIFT                     8
#define MT6351_RG_VGPU_HS_VTHDET_MASK                     0x1
#define MT6351_RG_VGPU_HS_VTHDET_SHIFT                    9
#define MT6351_RG_VGPU_PG_GATING_MASK                     0x1
#define MT6351_RG_VGPU_PG_GATING_SHIFT                    10
#define MT6351_RG_VGPU_HS_ONSPEED_EH_MASK                 0x1
#define MT6351_RG_VGPU_HS_ONSPEED_EH_SHIFT                11
#define MT6351_RG_VGPU_NLIM_TRIMMING_MASK                 0xF
#define MT6351_RG_VGPU_NLIM_TRIMMING_SHIFT                12
#define MT6351_RG_VGPU_DLC_MASK                           0x3
#define MT6351_RG_VGPU_DLC_SHIFT                          0
#define MT6351_RG_VGPU_DLC_N_MASK                         0x3
#define MT6351_RG_VGPU_DLC_N_SHIFT                        2
#define MT6351_RG_VGPU_PFM_RIP_MASK                       0x7
#define MT6351_RG_VGPU_PFM_RIP_SHIFT                      4
#define MT6351_RG_VGPU_TRAN_BST_MASK                      0x3F
#define MT6351_RG_VGPU_TRAN_BST_SHIFT                     7
#define MT6351_RG_VGPU_DTS_ENB_MASK                       0x1
#define MT6351_RG_VGPU_DTS_ENB_SHIFT                      13
#define MT6351_RG_VGPU_MIN_OFF_MASK                       0x3
#define MT6351_RG_VGPU_MIN_OFF_SHIFT                      14
#define MT6351_RG_VGPU_1P35UP_SEL_EN_MASK                 0x1
#define MT6351_RG_VGPU_1P35UP_SEL_EN_SHIFT                0
#define MT6351_RG_VGPU_DLC_AUTO_MODE_MASK                 0x1
#define MT6351_RG_VGPU_DLC_AUTO_MODE_SHIFT                1
#define MT6351_RG_VGPU_DLC_SEL_MASK                       0x7
#define MT6351_RG_VGPU_DLC_SEL_SHIFT                      2
#define MT6351_RG_VGPU_SRC_AUTO_MODE_MASK                 0x1
#define MT6351_RG_VGPU_SRC_AUTO_MODE_SHIFT                5
#define MT6351_RG_VGPU_UGP_SR_MASK                        0x3
#define MT6351_RG_VGPU_UGP_SR_SHIFT                       6
#define MT6351_RG_VGPU_LGN_SR_MASK                        0x3
#define MT6351_RG_VGPU_LGN_SR_SHIFT                       8
#define MT6351_RG_VGPU_UGP_SR_PFM_MASK                    0x3
#define MT6351_RG_VGPU_UGP_SR_PFM_SHIFT                   10
#define MT6351_RG_VGPU_LGN_SR_PFM_MASK                    0x3
#define MT6351_RG_VGPU_LGN_SR_PFM_SHIFT                   12
#define MT6351_RG_VGPU_UGD_VTHSEL_MASK                    0x3
#define MT6351_RG_VGPU_UGD_VTHSEL_SHIFT                   14
#define MT6351_RG_VGPU_FNLX_SNS_MASK                      0x1
#define MT6351_RG_VGPU_FNLX_SNS_SHIFT                     0
#define MT6351_RG_VGPU_VDIFF_ENLOWIQ_MASK                 0x1
#define MT6351_RG_VGPU_VDIFF_ENLOWIQ_SHIFT                1
#define MT6351_RG_VGPU_PFMOC_FWUPOFF_MASK                 0x1
#define MT6351_RG_VGPU_PFMOC_FWUPOFF_SHIFT                2
#define MT6351_RG_VGPU_PWFMOC_FWUPOFF_MASK                0x1
#define MT6351_RG_VGPU_PWFMOC_FWUPOFF_SHIFT               3
#define MT6351_RG_VGPU_CP_FWUPOFF_MASK                    0x1
#define MT6351_RG_VGPU_CP_FWUPOFF_SHIFT                   4
#define MT6351_RG_VGPU_ZX_GATING_MASK                     0x1
#define MT6351_RG_VGPU_ZX_GATING_SHIFT                    5
#define MT6351_RG_VGPU_RSV_MASK                           0xFFFF
#define MT6351_RG_VGPU_RSV_SHIFT                          0
#define MT6351_RG_VGPU_PREOC_TRIMMING_MASK                0x1F
#define MT6351_RG_VGPU_PREOC_TRIMMING_SHIFT               0
#define MT6351_RG_VGPU_AZC_EN_MASK                        0x1
#define MT6351_RG_VGPU_AZC_EN_SHIFT                       5
#define MT6351_RG_VGPU_AZC_DELAY_MASK                     0x3
#define MT6351_RG_VGPU_AZC_DELAY_SHIFT                    6
#define MT6351_RG_VGPU_AZC_HOLD_ENB_MASK                  0x1
#define MT6351_RG_VGPU_AZC_HOLD_ENB_SHIFT                 8
#define MT6351_RGS_QI_VGPU_OC_STATUS_MASK                 0x1
#define MT6351_RGS_QI_VGPU_OC_STATUS_SHIFT                9
#define MT6351_RGS_QI_VGPU_DIG_MON_MASK                   0xF
#define MT6351_RGS_QI_VGPU_DIG_MON_SHIFT                  10
#define MT6351_RGS_VGPU_ENPWM_STATUS_MASK                 0x1
#define MT6351_RGS_VGPU_ENPWM_STATUS_SHIFT                14
#define MT6351_RGS_QI_VGPU_PREOC_MASK                     0x1
#define MT6351_RGS_QI_VGPU_PREOC_SHIFT                    15
#define MT6351_RG_VSRAM_MD_MODESET_MASK                   0x1
#define MT6351_RG_VSRAM_MD_MODESET_SHIFT                  1
#define MT6351_RG_VSRAM_MD_NDIS_EN_MASK                   0x1
#define MT6351_RG_VSRAM_MD_NDIS_EN_SHIFT                  2
#define MT6351_RG_VSRAM_MD_VRF18_SSTART_EN_MASK           0x1
#define MT6351_RG_VSRAM_MD_VRF18_SSTART_EN_SHIFT          3
#define MT6351_RG_VSRAM_MD_AUTO_MODE_MASK                 0x1
#define MT6351_RG_VSRAM_MD_AUTO_MODE_SHIFT                4
#define MT6351_RG_VSRAM_MD_RZSEL0_MASK                    0x7
#define MT6351_RG_VSRAM_MD_RZSEL0_SHIFT                   0
#define MT6351_RG_VSRAM_MD_RZSEL1_MASK                    0xF
#define MT6351_RG_VSRAM_MD_RZSEL1_SHIFT                   3
#define MT6351_RG_VSRAM_MD_CCSEL0_MASK                    0x3
#define MT6351_RG_VSRAM_MD_CCSEL0_SHIFT                   7
#define MT6351_RG_VSRAM_MD_CCSEL1_MASK                    0x3
#define MT6351_RG_VSRAM_MD_CCSEL1_SHIFT                   9
#define MT6351_RG_VSRAM_MD_CSL_MASK                       0xF
#define MT6351_RG_VSRAM_MD_CSL_SHIFT                      11
#define MT6351_RG_VSRAM_MD_SLP_MASK                       0x7
#define MT6351_RG_VSRAM_MD_SLP_SHIFT                      0
#define MT6351_RG_VSRAM_MD_ADRC_FEN_MASK                  0x1
#define MT6351_RG_VSRAM_MD_ADRC_FEN_SHIFT                 3
#define MT6351_RG_VSRAM_MD_VCCAP_CLAMP_FEN_MASK           0x1
#define MT6351_RG_VSRAM_MD_VCCAP_CLAMP_FEN_SHIFT          4
#define MT6351_RG_VSRAM_MD_VC_CLAMP_FEN_MASK              0x1
#define MT6351_RG_VSRAM_MD_VC_CLAMP_FEN_SHIFT             5
#define MT6351_RG_VSRAM_MD_PFMOC_MASK                     0x7
#define MT6351_RG_VSRAM_MD_PFMOC_SHIFT                    6
#define MT6351_RG_VSRAM_MD_CSR_MASK                       0x7
#define MT6351_RG_VSRAM_MD_CSR_SHIFT                      9
#define MT6351_RG_VSRAM_MD_ZXOS_TRIM_MASK                 0xFF
#define MT6351_RG_VSRAM_MD_ZXOS_TRIM_SHIFT                0
#define MT6351_RG_VSRAM_MD_PFMSR_EH_MASK                  0x1
#define MT6351_RG_VSRAM_MD_PFMSR_EH_SHIFT                 0
#define MT6351_RG_VSRAM_MD_NLIM_GATING_MASK               0x1
#define MT6351_RG_VSRAM_MD_NLIM_GATING_SHIFT              1
#define MT6351_RG_VSRAM_MD_PWRSR_EH_MASK                  0x1
#define MT6351_RG_VSRAM_MD_PWRSR_EH_SHIFT                 2
#define MT6351_RG_VSRAM_MD_HS_VTHDET_MASK                 0x1
#define MT6351_RG_VSRAM_MD_HS_VTHDET_SHIFT                3
#define MT6351_RG_VSRAM_MD_PG_GATING_MASK                 0x1
#define MT6351_RG_VSRAM_MD_PG_GATING_SHIFT                4
#define MT6351_RG_VSRAM_MD_HS_ONSPEED_EH_MASK             0x1
#define MT6351_RG_VSRAM_MD_HS_ONSPEED_EH_SHIFT            5
#define MT6351_RG_VSRAM_MD_NLIM_TRIMMING_MASK             0xF
#define MT6351_RG_VSRAM_MD_NLIM_TRIMMING_SHIFT            6
#define MT6351_RG_VSRAM_MD_DLC_MASK                       0x3
#define MT6351_RG_VSRAM_MD_DLC_SHIFT                      0
#define MT6351_RG_VSRAM_MD_DLC_N_MASK                     0x3
#define MT6351_RG_VSRAM_MD_DLC_N_SHIFT                    2
#define MT6351_RG_VSRAM_MD_PFM_RIP_MASK                   0x7
#define MT6351_RG_VSRAM_MD_PFM_RIP_SHIFT                  4
#define MT6351_RG_VSRAM_MD_TRAN_BST_MASK                  0x3F
#define MT6351_RG_VSRAM_MD_TRAN_BST_SHIFT                 7
#define MT6351_RG_VSRAM_MD_DTS_ENB_MASK                   0x1
#define MT6351_RG_VSRAM_MD_DTS_ENB_SHIFT                  13
#define MT6351_RG_VSRAM_MD_MIN_OFF_MASK                   0x3
#define MT6351_RG_VSRAM_MD_MIN_OFF_SHIFT                  14
#define MT6351_RG_VSRAM_MD_1P35UP_SEL_EN_MASK             0x1
#define MT6351_RG_VSRAM_MD_1P35UP_SEL_EN_SHIFT            0
#define MT6351_RG_VSRAM_MD_DLC_AUTO_MODE_MASK             0x1
#define MT6351_RG_VSRAM_MD_DLC_AUTO_MODE_SHIFT            1
#define MT6351_RG_VSRAM_MD_DLC_SEL_MASK                   0x7
#define MT6351_RG_VSRAM_MD_DLC_SEL_SHIFT                  2
#define MT6351_RG_VSRAM_MD_SRC_AUTO_MODE_MASK             0x1
#define MT6351_RG_VSRAM_MD_SRC_AUTO_MODE_SHIFT            5
#define MT6351_RG_VSRAM_MD_UGP_SR_MASK                    0x3
#define MT6351_RG_VSRAM_MD_UGP_SR_SHIFT                   6
#define MT6351_RG_VSRAM_MD_LGN_SR_MASK                    0x3
#define MT6351_RG_VSRAM_MD_LGN_SR_SHIFT                   8
#define MT6351_RG_VSRAM_MD_UGP_SR_PFM_MASK                0x3
#define MT6351_RG_VSRAM_MD_UGP_SR_PFM_SHIFT               10
#define MT6351_RG_VSRAM_MD_LGN_SR_PFM_MASK                0x3
#define MT6351_RG_VSRAM_MD_LGN_SR_PFM_SHIFT               12
#define MT6351_RG_VSRAM_MD_UGD_VTHSEL_MASK                0x3
#define MT6351_RG_VSRAM_MD_UGD_VTHSEL_SHIFT               14
#define MT6351_RG_VSRAM_MD_FNLX_SNS_MASK                  0x1
#define MT6351_RG_VSRAM_MD_FNLX_SNS_SHIFT                 0
#define MT6351_RG_VSRAM_MD_VDIFF_ENLOWIQ_MASK             0x1
#define MT6351_RG_VSRAM_MD_VDIFF_ENLOWIQ_SHIFT            1
#define MT6351_RG_VSRAM_MD_PFMOC_FWUPOFF_MASK             0x1
#define MT6351_RG_VSRAM_MD_PFMOC_FWUPOFF_SHIFT            2
#define MT6351_RG_VSRAM_MD_PWFMOC_FWUPOFF_MASK            0x1
#define MT6351_RG_VSRAM_MD_PWFMOC_FWUPOFF_SHIFT           3
#define MT6351_RG_VSRAM_MD_CP_FWUPOFF_MASK                0x1
#define MT6351_RG_VSRAM_MD_CP_FWUPOFF_SHIFT               4
#define MT6351_RG_VSRAM_MD_ZX_GATING_MASK                 0x1
#define MT6351_RG_VSRAM_MD_ZX_GATING_SHIFT                5
#define MT6351_RG_VSRAM_MD_RSV_MASK                       0xFFFF
#define MT6351_RG_VSRAM_MD_RSV_SHIFT                      0
#define MT6351_RG_VSRAM_MD_AZC_EN_MASK                    0x1
#define MT6351_RG_VSRAM_MD_AZC_EN_SHIFT                   0
#define MT6351_RG_VSRAM_MD_AZC_DELAY_MASK                 0x3
#define MT6351_RG_VSRAM_MD_AZC_DELAY_SHIFT                1
#define MT6351_RG_VSRAM_MD_AZC_HOLD_ENB_MASK              0x1
#define MT6351_RG_VSRAM_MD_AZC_HOLD_ENB_SHIFT             3
#define MT6351_RGS_QI_VSRAM_MD_OC_STATUS_MASK             0x1
#define MT6351_RGS_QI_VSRAM_MD_OC_STATUS_SHIFT            4
#define MT6351_RGS_QI_VSRAM_MD_DIG_MON_MASK               0xF
#define MT6351_RGS_QI_VSRAM_MD_DIG_MON_SHIFT              5
#define MT6351_RGS_VSRAM_MD_ENPWM_STATUS_MASK             0x1
#define MT6351_RGS_VSRAM_MD_ENPWM_STATUS_SHIFT            9
#define MT6351_RG_VMODEM_MODESET_MASK                     0x1
#define MT6351_RG_VMODEM_MODESET_SHIFT                    1
#define MT6351_RG_VMODEM_NDIS_EN_MASK                     0x1
#define MT6351_RG_VMODEM_NDIS_EN_SHIFT                    2
#define MT6351_RG_VMODEM_VRF18_SSTART_EN_MASK             0x1
#define MT6351_RG_VMODEM_VRF18_SSTART_EN_SHIFT            3
#define MT6351_RG_VMODEM_AUTO_MODE_MASK                   0x1
#define MT6351_RG_VMODEM_AUTO_MODE_SHIFT                  4
#define MT6351_RG_VMODEM_RZSEL0_MASK                      0x7
#define MT6351_RG_VMODEM_RZSEL0_SHIFT                     0
#define MT6351_RG_VMODEM_RZSEL1_MASK                      0xF
#define MT6351_RG_VMODEM_RZSEL1_SHIFT                     3
#define MT6351_RG_VMODEM_CCSEL0_MASK                      0x3
#define MT6351_RG_VMODEM_CCSEL0_SHIFT                     7
#define MT6351_RG_VMODEM_CCSEL1_MASK                      0x3
#define MT6351_RG_VMODEM_CCSEL1_SHIFT                     9
#define MT6351_RG_VMODEM_CSL_MASK                         0xF
#define MT6351_RG_VMODEM_CSL_SHIFT                        11
#define MT6351_RG_VMODEM_SLP_MASK                         0x7
#define MT6351_RG_VMODEM_SLP_SHIFT                        0
#define MT6351_RG_VMODEM_ADRC_FEN_MASK                    0x1
#define MT6351_RG_VMODEM_ADRC_FEN_SHIFT                   3
#define MT6351_RG_VMODEM_VCCAP_CLAMP_FEN_MASK             0x1
#define MT6351_RG_VMODEM_VCCAP_CLAMP_FEN_SHIFT            4
#define MT6351_RG_VMODEM_VC_CLAMP_FEN_MASK                0x1
#define MT6351_RG_VMODEM_VC_CLAMP_FEN_SHIFT               5
#define MT6351_RG_VMODEM_PFMOC_MASK                       0x7
#define MT6351_RG_VMODEM_PFMOC_SHIFT                      6
#define MT6351_RG_VMODEM_CSR_MASK                         0x7
#define MT6351_RG_VMODEM_CSR_SHIFT                        9
#define MT6351_RG_VMODEM_ZXOS_TRIM_MASK                   0xFF
#define MT6351_RG_VMODEM_ZXOS_TRIM_SHIFT                  0
#define MT6351_RG_VMODEM_PFMSR_EH_MASK                    0x1
#define MT6351_RG_VMODEM_PFMSR_EH_SHIFT                   0
#define MT6351_RG_VMODEM_NLIM_GATING_MASK                 0x1
#define MT6351_RG_VMODEM_NLIM_GATING_SHIFT                1
#define MT6351_RG_VMODEM_PWRSR_EH_MASK                    0x1
#define MT6351_RG_VMODEM_PWRSR_EH_SHIFT                   2
#define MT6351_RG_VMODEM_HS_VTHDET_MASK                   0x1
#define MT6351_RG_VMODEM_HS_VTHDET_SHIFT                  3
#define MT6351_RG_VMODEM_PG_GATING_MASK                   0x1
#define MT6351_RG_VMODEM_PG_GATING_SHIFT                  4
#define MT6351_RG_VMODEM_HS_ONSPEED_EH_MASK               0x1
#define MT6351_RG_VMODEM_HS_ONSPEED_EH_SHIFT              5
#define MT6351_RG_VMODEM_NLIM_TRIMMING_MASK               0xF
#define MT6351_RG_VMODEM_NLIM_TRIMMING_SHIFT              6
#define MT6351_RG_VMODEM_DLC_MASK                         0x3
#define MT6351_RG_VMODEM_DLC_SHIFT                        0
#define MT6351_RG_VMODEM_DLC_N_MASK                       0x3
#define MT6351_RG_VMODEM_DLC_N_SHIFT                      2
#define MT6351_RG_VMODEM_PFM_RIP_MASK                     0x7
#define MT6351_RG_VMODEM_PFM_RIP_SHIFT                    4
#define MT6351_RG_VMODEM_TRAN_BST_MASK                    0x3F
#define MT6351_RG_VMODEM_TRAN_BST_SHIFT                   7
#define MT6351_RG_VMODEM_DTS_ENB_MASK                     0x1
#define MT6351_RG_VMODEM_DTS_ENB_SHIFT                    13
#define MT6351_RG_VMODEM_MIN_OFF_MASK                     0x3
#define MT6351_RG_VMODEM_MIN_OFF_SHIFT                    14
#define MT6351_RG_VMODEM_1P35UP_SEL_EN_MASK               0x1
#define MT6351_RG_VMODEM_1P35UP_SEL_EN_SHIFT              0
#define MT6351_RG_VMODEM_DLC_AUTO_MODE_MASK               0x1
#define MT6351_RG_VMODEM_DLC_AUTO_MODE_SHIFT              1
#define MT6351_RG_VMODEM_DLC_SEL_MASK                     0x7
#define MT6351_RG_VMODEM_DLC_SEL_SHIFT                    2
#define MT6351_RG_VMODEM_SRC_AUTO_MODE_MASK               0x1
#define MT6351_RG_VMODEM_SRC_AUTO_MODE_SHIFT              5
#define MT6351_RG_VMODEM_UGP_SR_MASK                      0x3
#define MT6351_RG_VMODEM_UGP_SR_SHIFT                     6
#define MT6351_RG_VMODEM_LGN_SR_MASK                      0x3
#define MT6351_RG_VMODEM_LGN_SR_SHIFT                     8
#define MT6351_RG_VMODEM_UGP_SR_PFM_MASK                  0x3
#define MT6351_RG_VMODEM_UGP_SR_PFM_SHIFT                 10
#define MT6351_RG_VMODEM_LGN_SR_PFM_MASK                  0x3
#define MT6351_RG_VMODEM_LGN_SR_PFM_SHIFT                 12
#define MT6351_RG_VMODEM_UGD_VTHSEL_MASK                  0x3
#define MT6351_RG_VMODEM_UGD_VTHSEL_SHIFT                 14
#define MT6351_RG_VMODEM_FNLX_SNS_MASK                    0x1
#define MT6351_RG_VMODEM_FNLX_SNS_SHIFT                   0
#define MT6351_RG_VMODEM_VDIFF_ENLOWIQ_MASK               0x1
#define MT6351_RG_VMODEM_VDIFF_ENLOWIQ_SHIFT              1
#define MT6351_RG_VMODEM_PFMOC_FWUPOFF_MASK               0x1
#define MT6351_RG_VMODEM_PFMOC_FWUPOFF_SHIFT              2
#define MT6351_RG_VMODEM_PWFMOC_FWUPOFF_MASK              0x1
#define MT6351_RG_VMODEM_PWFMOC_FWUPOFF_SHIFT             3
#define MT6351_RG_VMODEM_CP_FWUPOFF_MASK                  0x1
#define MT6351_RG_VMODEM_CP_FWUPOFF_SHIFT                 4
#define MT6351_RG_VMODEM_ZX_GATING_MASK                   0x1
#define MT6351_RG_VMODEM_ZX_GATING_SHIFT                  5
#define MT6351_RG_VMODEM_RSV_MASK                         0xFFFF
#define MT6351_RG_VMODEM_RSV_SHIFT                        0
#define MT6351_RG_VMODEM_AZC_EN_MASK                      0x1
#define MT6351_RG_VMODEM_AZC_EN_SHIFT                     0
#define MT6351_RG_VMODEM_AZC_DELAY_MASK                   0x3
#define MT6351_RG_VMODEM_AZC_DELAY_SHIFT                  1
#define MT6351_RG_VMODEM_AZC_HOLD_ENB_MASK                0x1
#define MT6351_RG_VMODEM_AZC_HOLD_ENB_SHIFT               3
#define MT6351_RGS_QI_VMODEM_OC_STATUS_MASK               0x1
#define MT6351_RGS_QI_VMODEM_OC_STATUS_SHIFT              4
#define MT6351_RGS_QI_VMODEM_DIG_MON_MASK                 0xF
#define MT6351_RGS_QI_VMODEM_DIG_MON_SHIFT                5
#define MT6351_RGS_VMODEM_ENPWM_STATUS_MASK               0x1
#define MT6351_RGS_VMODEM_ENPWM_STATUS_SHIFT              9
#define MT6351_RG_VMD1_MODESET_MASK                       0x1
#define MT6351_RG_VMD1_MODESET_SHIFT                      1
#define MT6351_RG_VMD1_NDIS_EN_MASK                       0x1
#define MT6351_RG_VMD1_NDIS_EN_SHIFT                      2
#define MT6351_RG_VMD1_VRF18_SSTART_EN_MASK               0x1
#define MT6351_RG_VMD1_VRF18_SSTART_EN_SHIFT              3
#define MT6351_RG_VMD1_AUTO_MODE_MASK                     0x1
#define MT6351_RG_VMD1_AUTO_MODE_SHIFT                    4
#define MT6351_RG_VMD1_RZSEL0_MASK                        0x7
#define MT6351_RG_VMD1_RZSEL0_SHIFT                       0
#define MT6351_RG_VMD1_RZSEL1_MASK                        0xF
#define MT6351_RG_VMD1_RZSEL1_SHIFT                       3
#define MT6351_RG_VMD1_CCSEL0_MASK                        0x3
#define MT6351_RG_VMD1_CCSEL0_SHIFT                       7
#define MT6351_RG_VMD1_CCSEL1_MASK                        0x3
#define MT6351_RG_VMD1_CCSEL1_SHIFT                       9
#define MT6351_RG_VMD1_CSL_MASK                           0xF
#define MT6351_RG_VMD1_CSL_SHIFT                          11
#define MT6351_RG_VMD1_SLP_MASK                           0x7
#define MT6351_RG_VMD1_SLP_SHIFT                          0
#define MT6351_RG_VMD1_ADRC_FEN_MASK                      0x1
#define MT6351_RG_VMD1_ADRC_FEN_SHIFT                     3
#define MT6351_RG_VMD1_VCCAP_CLAMP_FEN_MASK               0x1
#define MT6351_RG_VMD1_VCCAP_CLAMP_FEN_SHIFT              4
#define MT6351_RG_VMD1_VC_CLAMP_FEN_MASK                  0x1
#define MT6351_RG_VMD1_VC_CLAMP_FEN_SHIFT                 5
#define MT6351_RG_VMD1_PFMOC_MASK                         0x7
#define MT6351_RG_VMD1_PFMOC_SHIFT                        6
#define MT6351_RG_VMD1_CSR_MASK                           0x7
#define MT6351_RG_VMD1_CSR_SHIFT                          9
#define MT6351_RG_VMD1_ZXOS_TRIM_MASK                     0xFF
#define MT6351_RG_VMD1_ZXOS_TRIM_SHIFT                    0
#define MT6351_RG_VMD1_PFMSR_EH_MASK                      0x1
#define MT6351_RG_VMD1_PFMSR_EH_SHIFT                     0
#define MT6351_RG_VMD1_NLIM_GATING_MASK                   0x1
#define MT6351_RG_VMD1_NLIM_GATING_SHIFT                  1
#define MT6351_RG_VMD1_PWRSR_EH_MASK                      0x1
#define MT6351_RG_VMD1_PWRSR_EH_SHIFT                     2
#define MT6351_RG_VMD1_HS_VTHDET_MASK                     0x1
#define MT6351_RG_VMD1_HS_VTHDET_SHIFT                    3
#define MT6351_RG_VMD1_PG_GATING_MASK                     0x1
#define MT6351_RG_VMD1_PG_GATING_SHIFT                    4
#define MT6351_RG_VMD1_HS_ONSPEED_EH_MASK                 0x1
#define MT6351_RG_VMD1_HS_ONSPEED_EH_SHIFT                5
#define MT6351_RG_VMD1_NLIM_TRIMMING_MASK                 0xF
#define MT6351_RG_VMD1_NLIM_TRIMMING_SHIFT                6
#define MT6351_RG_VMD1_DLC_MASK                           0x3
#define MT6351_RG_VMD1_DLC_SHIFT                          0
#define MT6351_RG_VMD1_DLC_N_MASK                         0x3
#define MT6351_RG_VMD1_DLC_N_SHIFT                        2
#define MT6351_RG_VMD1_PFM_RIP_MASK                       0x7
#define MT6351_RG_VMD1_PFM_RIP_SHIFT                      4
#define MT6351_RG_VMD1_TRAN_BST_MASK                      0x3F
#define MT6351_RG_VMD1_TRAN_BST_SHIFT                     7
#define MT6351_RG_VMD1_DTS_ENB_MASK                       0x1
#define MT6351_RG_VMD1_DTS_ENB_SHIFT                      13
#define MT6351_RG_VMD1_MIN_OFF_MASK                       0x3
#define MT6351_RG_VMD1_MIN_OFF_SHIFT                      14
#define MT6351_RG_VMD1_1P35UP_SEL_EN_MASK                 0x1
#define MT6351_RG_VMD1_1P35UP_SEL_EN_SHIFT                0
#define MT6351_RG_VMD1_DLC_AUTO_MODE_MASK                 0x1
#define MT6351_RG_VMD1_DLC_AUTO_MODE_SHIFT                1
#define MT6351_RG_VMD1_DLC_SEL_MASK                       0x7
#define MT6351_RG_VMD1_DLC_SEL_SHIFT                      2
#define MT6351_RG_VMD1_SRC_AUTO_MODE_MASK                 0x1
#define MT6351_RG_VMD1_SRC_AUTO_MODE_SHIFT                5
#define MT6351_RG_VMD1_UGP_SR_MASK                        0x3
#define MT6351_RG_VMD1_UGP_SR_SHIFT                       6
#define MT6351_RG_VMD1_LGN_SR_MASK                        0x3
#define MT6351_RG_VMD1_LGN_SR_SHIFT                       8
#define MT6351_RG_VMD1_UGP_SR_PFM_MASK                    0x3
#define MT6351_RG_VMD1_UGP_SR_PFM_SHIFT                   10
#define MT6351_RG_VMD1_LGN_SR_PFM_MASK                    0x3
#define MT6351_RG_VMD1_LGN_SR_PFM_SHIFT                   12
#define MT6351_RG_VMD1_UGD_VTHSEL_MASK                    0x3
#define MT6351_RG_VMD1_UGD_VTHSEL_SHIFT                   14
#define MT6351_RG_VMD1_FNLX_SNS_MASK                      0x1
#define MT6351_RG_VMD1_FNLX_SNS_SHIFT                     0
#define MT6351_RG_VMD1_VDIFF_ENLOWIQ_MASK                 0x1
#define MT6351_RG_VMD1_VDIFF_ENLOWIQ_SHIFT                1
#define MT6351_RG_VMD1_PFMOC_FWUPOFF_MASK                 0x1
#define MT6351_RG_VMD1_PFMOC_FWUPOFF_SHIFT                2
#define MT6351_RG_VMD1_PWFMOC_FWUPOFF_MASK                0x1
#define MT6351_RG_VMD1_PWFMOC_FWUPOFF_SHIFT               3
#define MT6351_RG_VMD1_CP_FWUPOFF_MASK                    0x1
#define MT6351_RG_VMD1_CP_FWUPOFF_SHIFT                   4
#define MT6351_RG_VMD1_ZX_GATING_MASK                     0x1
#define MT6351_RG_VMD1_ZX_GATING_SHIFT                    5
#define MT6351_RG_VMD1_RSV_MASK                           0xFFFF
#define MT6351_RG_VMD1_RSV_SHIFT                          0
#define MT6351_RG_VMD1_AZC_EN_MASK                        0x1
#define MT6351_RG_VMD1_AZC_EN_SHIFT                       0
#define MT6351_RG_VMD1_AZC_DELAY_MASK                     0x3
#define MT6351_RG_VMD1_AZC_DELAY_SHIFT                    1
#define MT6351_RG_VMD1_AZC_HOLD_ENB_MASK                  0x1
#define MT6351_RG_VMD1_AZC_HOLD_ENB_SHIFT                 3
#define MT6351_RGS_QI_VMD1_OC_STATUS_MASK                 0x1
#define MT6351_RGS_QI_VMD1_OC_STATUS_SHIFT                4
#define MT6351_RGS_QI_VMD1_DIG_MON_MASK                   0xF
#define MT6351_RGS_QI_VMD1_DIG_MON_SHIFT                  5
#define MT6351_RGS_VMD1_ENPWM_STATUS_MASK                 0x1
#define MT6351_RGS_VMD1_ENPWM_STATUS_SHIFT                9
#define MT6351_RG_VS1_MODESET_MASK                        0x1
#define MT6351_RG_VS1_MODESET_SHIFT                       1
#define MT6351_RG_VS1_NDIS_EN_MASK                        0x1
#define MT6351_RG_VS1_NDIS_EN_SHIFT                       2
#define MT6351_RG_VS1_VRF18_SSTART_EN_MASK                0x1
#define MT6351_RG_VS1_VRF18_SSTART_EN_SHIFT               3
#define MT6351_RG_VS1_AUTO_MODE_MASK                      0x1
#define MT6351_RG_VS1_AUTO_MODE_SHIFT                     4
#define MT6351_RG_VS1_RZSEL0_MASK                         0x7
#define MT6351_RG_VS1_RZSEL0_SHIFT                        0
#define MT6351_RG_VS1_RZSEL1_MASK                         0xF
#define MT6351_RG_VS1_RZSEL1_SHIFT                        3
#define MT6351_RG_VS1_CCSEL0_MASK                         0x3
#define MT6351_RG_VS1_CCSEL0_SHIFT                        7
#define MT6351_RG_VS1_CCSEL1_MASK                         0x3
#define MT6351_RG_VS1_CCSEL1_SHIFT                        9
#define MT6351_RG_VS1_CSL_MASK                            0xF
#define MT6351_RG_VS1_CSL_SHIFT                           11
#define MT6351_RG_VS1_SLP_MASK                            0x7
#define MT6351_RG_VS1_SLP_SHIFT                           0
#define MT6351_RG_VS1_ADRC_FEN_MASK                       0x1
#define MT6351_RG_VS1_ADRC_FEN_SHIFT                      3
#define MT6351_RG_VS1_VCCAP_CLAMP_FEN_MASK                0x1
#define MT6351_RG_VS1_VCCAP_CLAMP_FEN_SHIFT               4
#define MT6351_RG_VS1_VC_CLAMP_FEN_MASK                   0x1
#define MT6351_RG_VS1_VC_CLAMP_FEN_SHIFT                  5
#define MT6351_RG_VS1_PFMOC_MASK                          0x7
#define MT6351_RG_VS1_PFMOC_SHIFT                         6
#define MT6351_RG_VS1_CSR_MASK                            0x7
#define MT6351_RG_VS1_CSR_SHIFT                           9
#define MT6351_RG_VS1_ZXOS_TRIM_MASK                      0xFF
#define MT6351_RG_VS1_ZXOS_TRIM_SHIFT                     0
#define MT6351_RG_VS1_PFMSR_EH_MASK                       0x1
#define MT6351_RG_VS1_PFMSR_EH_SHIFT                      0
#define MT6351_RG_VS1_NLIM_GATING_MASK                    0x1
#define MT6351_RG_VS1_NLIM_GATING_SHIFT                   1
#define MT6351_RG_VS1_PWRSR_EH_MASK                       0x1
#define MT6351_RG_VS1_PWRSR_EH_SHIFT                      2
#define MT6351_RG_VS1_HS_VTHDET_MASK                      0x1
#define MT6351_RG_VS1_HS_VTHDET_SHIFT                     3
#define MT6351_RG_VS1_PG_GATING_MASK                      0x1
#define MT6351_RG_VS1_PG_GATING_SHIFT                     4
#define MT6351_RG_VS1_HS_ONSPEED_EH_MASK                  0x1
#define MT6351_RG_VS1_HS_ONSPEED_EH_SHIFT                 5
#define MT6351_RG_VS1_NLIM_TRIMMING_MASK                  0xF
#define MT6351_RG_VS1_NLIM_TRIMMING_SHIFT                 6
#define MT6351_RG_VS1_DLC_MASK                            0x3
#define MT6351_RG_VS1_DLC_SHIFT                           0
#define MT6351_RG_VS1_DLC_N_MASK                          0x3
#define MT6351_RG_VS1_DLC_N_SHIFT                         2
#define MT6351_RG_VS1_PFM_RIP_MASK                        0x7
#define MT6351_RG_VS1_PFM_RIP_SHIFT                       4
#define MT6351_RG_VS1_TRAN_BST_MASK                       0x3F
#define MT6351_RG_VS1_TRAN_BST_SHIFT                      7
#define MT6351_RG_VS1_DTS_ENB_MASK                        0x1
#define MT6351_RG_VS1_DTS_ENB_SHIFT                       13
#define MT6351_RG_VS1_MIN_OFF_MASK                        0x3
#define MT6351_RG_VS1_MIN_OFF_SHIFT                       14
#define MT6351_RG_VS1_1P35UP_SEL_EN_MASK                  0x1
#define MT6351_RG_VS1_1P35UP_SEL_EN_SHIFT                 0
#define MT6351_RG_VS1_DLC_AUTO_MODE_MASK                  0x1
#define MT6351_RG_VS1_DLC_AUTO_MODE_SHIFT                 1
#define MT6351_RG_VS1_DLC_SEL_MASK                        0x7
#define MT6351_RG_VS1_DLC_SEL_SHIFT                       2
#define MT6351_RG_VS1_SRC_AUTO_MODE_MASK                  0x1
#define MT6351_RG_VS1_SRC_AUTO_MODE_SHIFT                 5
#define MT6351_RG_VS1_UGP_SR_MASK                         0x3
#define MT6351_RG_VS1_UGP_SR_SHIFT                        6
#define MT6351_RG_VS1_LGN_SR_MASK                         0x3
#define MT6351_RG_VS1_LGN_SR_SHIFT                        8
#define MT6351_RG_VS1_UGP_SR_PFM_MASK                     0x3
#define MT6351_RG_VS1_UGP_SR_PFM_SHIFT                    10
#define MT6351_RG_VS1_LGN_SR_PFM_MASK                     0x3
#define MT6351_RG_VS1_LGN_SR_PFM_SHIFT                    12
#define MT6351_RG_VS1_UGD_VTHSEL_MASK                     0x3
#define MT6351_RG_VS1_UGD_VTHSEL_SHIFT                    14
#define MT6351_RG_VS1_FNLX_SNS_MASK                       0x1
#define MT6351_RG_VS1_FNLX_SNS_SHIFT                      0
#define MT6351_RG_VS1_VDIFF_ENLOWIQ_MASK                  0x1
#define MT6351_RG_VS1_VDIFF_ENLOWIQ_SHIFT                 1
#define MT6351_RG_VS1_PFMOC_FWUPOFF_MASK                  0x1
#define MT6351_RG_VS1_PFMOC_FWUPOFF_SHIFT                 2
#define MT6351_RG_VS1_PWFMOC_FWUPOFF_MASK                 0x1
#define MT6351_RG_VS1_PWFMOC_FWUPOFF_SHIFT                3
#define MT6351_RG_VS1_CP_FWUPOFF_MASK                     0x1
#define MT6351_RG_VS1_CP_FWUPOFF_SHIFT                    4
#define MT6351_RG_VS1_ZX_GATING_MASK                      0x1
#define MT6351_RG_VS1_ZX_GATING_SHIFT                     5
#define MT6351_RG_VS1_RSV_MASK                            0xFFFF
#define MT6351_RG_VS1_RSV_SHIFT                           0
#define MT6351_RG_VS1_AZC_EN_MASK                         0x1
#define MT6351_RG_VS1_AZC_EN_SHIFT                        0
#define MT6351_RG_VS1_AZC_DELAY_MASK                      0x3
#define MT6351_RG_VS1_AZC_DELAY_SHIFT                     1
#define MT6351_RG_VS1_AZC_HOLD_ENB_MASK                   0x1
#define MT6351_RG_VS1_AZC_HOLD_ENB_SHIFT                  3
#define MT6351_RGS_QI_VS1_OC_STATUS_MASK                  0x1
#define MT6351_RGS_QI_VS1_OC_STATUS_SHIFT                 4
#define MT6351_RGS_QI_VS1_DIG_MON_MASK                    0xF
#define MT6351_RGS_QI_VS1_DIG_MON_SHIFT                   5
#define MT6351_RGS_VS1_ENPWM_STATUS_MASK                  0x1
#define MT6351_RGS_VS1_ENPWM_STATUS_SHIFT                 9
#define MT6351_RG_VS2_MODESET_MASK                        0x1
#define MT6351_RG_VS2_MODESET_SHIFT                       1
#define MT6351_RG_VS2_NDIS_EN_MASK                        0x1
#define MT6351_RG_VS2_NDIS_EN_SHIFT                       2
#define MT6351_RG_VS2_VRF18_SSTART_EN_MASK                0x1
#define MT6351_RG_VS2_VRF18_SSTART_EN_SHIFT               3
#define MT6351_RG_VS2_AUTO_MODE_MASK                      0x1
#define MT6351_RG_VS2_AUTO_MODE_SHIFT                     4
#define MT6351_RG_VS2_RZSEL0_MASK                         0x7
#define MT6351_RG_VS2_RZSEL0_SHIFT                        0
#define MT6351_RG_VS2_RZSEL1_MASK                         0xF
#define MT6351_RG_VS2_RZSEL1_SHIFT                        3
#define MT6351_RG_VS2_CCSEL0_MASK                         0x3
#define MT6351_RG_VS2_CCSEL0_SHIFT                        7
#define MT6351_RG_VS2_CCSEL1_MASK                         0x3
#define MT6351_RG_VS2_CCSEL1_SHIFT                        9
#define MT6351_RG_VS2_CSL_MASK                            0xF
#define MT6351_RG_VS2_CSL_SHIFT                           11
#define MT6351_RG_VS2_SLP_MASK                            0x7
#define MT6351_RG_VS2_SLP_SHIFT                           0
#define MT6351_RG_VS2_ADRC_FEN_MASK                       0x1
#define MT6351_RG_VS2_ADRC_FEN_SHIFT                      3
#define MT6351_RG_VS2_VCCAP_CLAMP_FEN_MASK                0x1
#define MT6351_RG_VS2_VCCAP_CLAMP_FEN_SHIFT               4
#define MT6351_RG_VS2_VC_CLAMP_FEN_MASK                   0x1
#define MT6351_RG_VS2_VC_CLAMP_FEN_SHIFT                  5
#define MT6351_RG_VS2_PFMOC_MASK                          0x7
#define MT6351_RG_VS2_PFMOC_SHIFT                         6
#define MT6351_RG_VS2_CSR_MASK                            0x7
#define MT6351_RG_VS2_CSR_SHIFT                           9
#define MT6351_RG_VS2_ZXOS_TRIM_MASK                      0xFF
#define MT6351_RG_VS2_ZXOS_TRIM_SHIFT                     0
#define MT6351_RG_VS2_PFMSR_EH_MASK                       0x1
#define MT6351_RG_VS2_PFMSR_EH_SHIFT                      0
#define MT6351_RG_VS2_NLIM_GATING_MASK                    0x1
#define MT6351_RG_VS2_NLIM_GATING_SHIFT                   1
#define MT6351_RG_VS2_PWRSR_EH_MASK                       0x1
#define MT6351_RG_VS2_PWRSR_EH_SHIFT                      2
#define MT6351_RG_VS2_HS_VTHDET_MASK                      0x1
#define MT6351_RG_VS2_HS_VTHDET_SHIFT                     3
#define MT6351_RG_VS2_PG_GATING_MASK                      0x1
#define MT6351_RG_VS2_PG_GATING_SHIFT                     4
#define MT6351_RG_VS2_HS_ONSPEED_EH_MASK                  0x1
#define MT6351_RG_VS2_HS_ONSPEED_EH_SHIFT                 5
#define MT6351_RG_VS2_NLIM_TRIMMING_MASK                  0xF
#define MT6351_RG_VS2_NLIM_TRIMMING_SHIFT                 6
#define MT6351_RG_VS2_DLC_MASK                            0x3
#define MT6351_RG_VS2_DLC_SHIFT                           0
#define MT6351_RG_VS2_DLC_N_MASK                          0x3
#define MT6351_RG_VS2_DLC_N_SHIFT                         2
#define MT6351_RG_VS2_PFM_RIP_MASK                        0x7
#define MT6351_RG_VS2_PFM_RIP_SHIFT                       4
#define MT6351_RG_VS2_TRAN_BST_MASK                       0x3F
#define MT6351_RG_VS2_TRAN_BST_SHIFT                      7
#define MT6351_RG_VS2_DTS_ENB_MASK                        0x1
#define MT6351_RG_VS2_DTS_ENB_SHIFT                       13
#define MT6351_RG_VS2_MIN_OFF_MASK                        0x3
#define MT6351_RG_VS2_MIN_OFF_SHIFT                       14
#define MT6351_RG_VS2_1P35UP_SEL_EN_MASK                  0x1
#define MT6351_RG_VS2_1P35UP_SEL_EN_SHIFT                 0
#define MT6351_RG_VS2_DLC_AUTO_MODE_MASK                  0x1
#define MT6351_RG_VS2_DLC_AUTO_MODE_SHIFT                 1
#define MT6351_RG_VS2_DLC_SEL_MASK                        0x7
#define MT6351_RG_VS2_DLC_SEL_SHIFT                       2
#define MT6351_RG_VS2_SRC_AUTO_MODE_MASK                  0x1
#define MT6351_RG_VS2_SRC_AUTO_MODE_SHIFT                 5
#define MT6351_RG_VS2_UGP_SR_MASK                         0x3
#define MT6351_RG_VS2_UGP_SR_SHIFT                        6
#define MT6351_RG_VS2_LGN_SR_MASK                         0x3
#define MT6351_RG_VS2_LGN_SR_SHIFT                        8
#define MT6351_RG_VS2_UGP_SR_PFM_MASK                     0x3
#define MT6351_RG_VS2_UGP_SR_PFM_SHIFT                    10
#define MT6351_RG_VS2_LGN_SR_PFM_MASK                     0x3
#define MT6351_RG_VS2_LGN_SR_PFM_SHIFT                    12
#define MT6351_RG_VS2_UGD_VTHSEL_MASK                     0x3
#define MT6351_RG_VS2_UGD_VTHSEL_SHIFT                    14
#define MT6351_RG_VS2_FNLX_SNS_MASK                       0x1
#define MT6351_RG_VS2_FNLX_SNS_SHIFT                      0
#define MT6351_RG_VS2_VDIFF_ENLOWIQ_MASK                  0x1
#define MT6351_RG_VS2_VDIFF_ENLOWIQ_SHIFT                 1
#define MT6351_RG_VS2_PFMOC_FWUPOFF_MASK                  0x1
#define MT6351_RG_VS2_PFMOC_FWUPOFF_SHIFT                 2
#define MT6351_RG_VS2_PWFMOC_FWUPOFF_MASK                 0x1
#define MT6351_RG_VS2_PWFMOC_FWUPOFF_SHIFT                3
#define MT6351_RG_VS2_CP_FWUPOFF_MASK                     0x1
#define MT6351_RG_VS2_CP_FWUPOFF_SHIFT                    4
#define MT6351_RG_VS2_ZX_GATING_MASK                      0x1
#define MT6351_RG_VS2_ZX_GATING_SHIFT                     5
#define MT6351_RG_VS2_RSV_MASK                            0xFFFF
#define MT6351_RG_VS2_RSV_SHIFT                           0
#define MT6351_RG_VS2_AZC_EN_MASK                         0x1
#define MT6351_RG_VS2_AZC_EN_SHIFT                        0
#define MT6351_RG_VS2_AZC_DELAY_MASK                      0x3
#define MT6351_RG_VS2_AZC_DELAY_SHIFT                     1
#define MT6351_RG_VS2_AZC_HOLD_ENB_MASK                   0x1
#define MT6351_RG_VS2_AZC_HOLD_ENB_SHIFT                  3
#define MT6351_RGS_QI_VS2_OC_STATUS_MASK                  0x1
#define MT6351_RGS_QI_VS2_OC_STATUS_SHIFT                 4
#define MT6351_RGS_QI_VS2_DIG_MON_MASK                    0xF
#define MT6351_RGS_QI_VS2_DIG_MON_SHIFT                   5
#define MT6351_RGS_VS2_ENPWM_STATUS_MASK                  0x1
#define MT6351_RGS_VS2_ENPWM_STATUS_SHIFT                 9
#define MT6351_RG_VPA_NDIS_EN_MASK                        0x1
#define MT6351_RG_VPA_NDIS_EN_SHIFT                       1
#define MT6351_RG_VPA_MODESET_MASK                        0x1
#define MT6351_RG_VPA_MODESET_SHIFT                       3
#define MT6351_RG_VPA_CC_MASK                             0x3
#define MT6351_RG_VPA_CC_SHIFT                            0
#define MT6351_RG_VPA_CSR_MASK                            0x3
#define MT6351_RG_VPA_CSR_SHIFT                           2
#define MT6351_RG_VPA_CSMIR_MASK                          0x3
#define MT6351_RG_VPA_CSMIR_SHIFT                         4
#define MT6351_RG_VPA_CSL_MASK                            0x3
#define MT6351_RG_VPA_CSL_SHIFT                           6
#define MT6351_RG_VPA_SLP_MASK                            0x3
#define MT6351_RG_VPA_SLP_SHIFT                           8
#define MT6351_RG_VPA_AZC_EN_MASK                         0x1
#define MT6351_RG_VPA_AZC_EN_SHIFT                        10
#define MT6351_RG_VPA_CP_FWUPOFF_MASK                     0x1
#define MT6351_RG_VPA_CP_FWUPOFF_SHIFT                    11
#define MT6351_RG_VPA_AZC_DELAY_MASK                      0x3
#define MT6351_RG_VPA_AZC_DELAY_SHIFT                     12
#define MT6351_RG_VPA_RZSEL_MASK                          0x3
#define MT6351_RG_VPA_RZSEL_SHIFT                         14
#define MT6351_RG_VPA_ZXREF_MASK                          0xFF
#define MT6351_RG_VPA_ZXREF_SHIFT                         0
#define MT6351_RG_VPA_NLIM_SEL_MASK                       0xF
#define MT6351_RG_VPA_NLIM_SEL_SHIFT                      8
#define MT6351_RG_VPA_HZP_MASK                            0x1
#define MT6351_RG_VPA_HZP_SHIFT                           12
#define MT6351_RG_VPA_BWEX_GAT_MASK                       0x1
#define MT6351_RG_VPA_BWEX_GAT_SHIFT                      13
#define MT6351_RG_VPA_SLEW_MASK                           0x3
#define MT6351_RG_VPA_SLEW_SHIFT                          14
#define MT6351_RG_VPA_SLEW_NMOS_MASK                      0x3
#define MT6351_RG_VPA_SLEW_NMOS_SHIFT                     0
#define MT6351_RG_VPA_MIN_ON_MASK                         0x3
#define MT6351_RG_VPA_MIN_ON_SHIFT                        2
#define MT6351_RG_VPA_VBAT_DEL_MASK                       0x3
#define MT6351_RG_VPA_VBAT_DEL_SHIFT                      4
#define MT6351_RGS_VPA_AZC_VOS_SEL_MASK                   0xFF
#define MT6351_RGS_VPA_AZC_VOS_SEL_SHIFT                  6
#define MT6351_RG_VPA_MIN_PK_MASK                         0x3
#define MT6351_RG_VPA_MIN_PK_SHIFT                        14
#define MT6351_RG_VPA_RSV1_MASK                           0xFF
#define MT6351_RG_VPA_RSV1_SHIFT                          0
#define MT6351_RG_VPA_RSV2_MASK                           0xFF
#define MT6351_RG_VPA_RSV2_SHIFT                          8
#define MT6351_RGS_QI_VPA_OC_STATUS_MASK                  0x1
#define MT6351_RGS_QI_VPA_OC_STATUS_SHIFT                 0
#define MT6351_BUCK_VCORE_EN_CTRL_MASK                    0x1
#define MT6351_BUCK_VCORE_EN_CTRL_SHIFT                   0
#define MT6351_BUCK_VCORE_VOSEL_CTRL_MASK                 0x1
#define MT6351_BUCK_VCORE_VOSEL_CTRL_SHIFT                1
#define MT6351_BUCK_VCORE_EN_SEL_MASK                     0x7
#define MT6351_BUCK_VCORE_EN_SEL_SHIFT                    0
#define MT6351_BUCK_VCORE_VOSEL_SEL_MASK                  0x7
#define MT6351_BUCK_VCORE_VOSEL_SEL_SHIFT                 3
#define MT6351_BUCK_VCORE_EN_MASK                         0x1
#define MT6351_BUCK_VCORE_EN_SHIFT                        0
#define MT6351_BUCK_VCORE_STBTD_MASK                      0x3
#define MT6351_BUCK_VCORE_STBTD_SHIFT                     4
#define MT6351_DA_VCORE_STB_MASK                          0x1
#define MT6351_DA_VCORE_STB_SHIFT                         12
#define MT6351_DA_QI_VCORE_EN_MASK                        0x1
#define MT6351_DA_QI_VCORE_EN_SHIFT                       13
#define MT6351_BUCK_VCORE_SFCHG_FRATE_MASK                0x7F
#define MT6351_BUCK_VCORE_SFCHG_FRATE_SHIFT               0
#define MT6351_BUCK_VCORE_SFCHG_FEN_MASK                  0x1
#define MT6351_BUCK_VCORE_SFCHG_FEN_SHIFT                 7
#define MT6351_BUCK_VCORE_SFCHG_RRATE_MASK                0x7F
#define MT6351_BUCK_VCORE_SFCHG_RRATE_SHIFT               8
#define MT6351_BUCK_VCORE_SFCHG_REN_MASK                  0x1
#define MT6351_BUCK_VCORE_SFCHG_REN_SHIFT                 15
#define MT6351_BUCK_VCORE_VOSEL_MASK                      0x7F
#define MT6351_BUCK_VCORE_VOSEL_SHIFT                     0
#define MT6351_BUCK_VCORE_VOSEL_ON_MASK                   0x7F
#define MT6351_BUCK_VCORE_VOSEL_ON_SHIFT                  0
#define MT6351_BUCK_VCORE_VOSEL_SLEEP_MASK                0x7F
#define MT6351_BUCK_VCORE_VOSEL_SLEEP_SHIFT               0
#define MT6351_DA_NI_VCORE_VOSEL_MASK                     0x7F
#define MT6351_DA_NI_VCORE_VOSEL_SHIFT                    0
#define MT6351_DA_NI_VCORE_VOSEL_SYNC_MASK                0x7F
#define MT6351_DA_NI_VCORE_VOSEL_SYNC_SHIFT               0
#define MT6351_BUCK_VCORE_TRANS_TD_MASK                   0x3
#define MT6351_BUCK_VCORE_TRANS_TD_SHIFT                  0
#define MT6351_BUCK_VCORE_TRANS_CTRL_MASK                 0x3
#define MT6351_BUCK_VCORE_TRANS_CTRL_SHIFT                4
#define MT6351_BUCK_VCORE_TRANS_ONCE_MASK                 0x1
#define MT6351_BUCK_VCORE_TRANS_ONCE_SHIFT                6
#define MT6351_DA_QI_VCORE_DVS_EN_MASK                    0x1
#define MT6351_DA_QI_VCORE_DVS_EN_SHIFT                   7
#define MT6351_BUCK_VCORE_VSLEEP_EN_MASK                  0x1
#define MT6351_BUCK_VCORE_VSLEEP_EN_SHIFT                 8
#define MT6351_BUCK_VCORE_R2R_PDN_MASK                    0x1
#define MT6351_BUCK_VCORE_R2R_PDN_SHIFT                   10
#define MT6351_BUCK_VCORE_VSLEEP_SEL_MASK                 0x1
#define MT6351_BUCK_VCORE_VSLEEP_SEL_SHIFT                11
#define MT6351_DA_NI_VCORE_R2R_PDN_MASK                   0x1
#define MT6351_DA_NI_VCORE_R2R_PDN_SHIFT                  14
#define MT6351_DA_NI_VCORE_VSLEEP_SEL_MASK                0x1
#define MT6351_DA_NI_VCORE_VSLEEP_SEL_SHIFT               15
#define MT6351_BUCK_VGPU_EN_CTRL_MASK                     0x1
#define MT6351_BUCK_VGPU_EN_CTRL_SHIFT                    0
#define MT6351_BUCK_VGPU_VOSEL_CTRL_MASK                  0x1
#define MT6351_BUCK_VGPU_VOSEL_CTRL_SHIFT                 1
#define MT6351_BUCK_VGPU_EN_SEL_MASK                      0x7
#define MT6351_BUCK_VGPU_EN_SEL_SHIFT                     0
#define MT6351_BUCK_VGPU_VOSEL_SEL_MASK                   0x7
#define MT6351_BUCK_VGPU_VOSEL_SEL_SHIFT                  3
#define MT6351_BUCK_VGPU_EN_MASK                          0x1
#define MT6351_BUCK_VGPU_EN_SHIFT                         0
#define MT6351_BUCK_VGPU_STBTD_MASK                       0x3
#define MT6351_BUCK_VGPU_STBTD_SHIFT                      4
#define MT6351_DA_VGPU_STB_MASK                           0x1
#define MT6351_DA_VGPU_STB_SHIFT                          12
#define MT6351_DA_QI_VGPU_EN_MASK                         0x1
#define MT6351_DA_QI_VGPU_EN_SHIFT                        13
#define MT6351_BUCK_VGPU_SFCHG_FRATE_MASK                 0x7F
#define MT6351_BUCK_VGPU_SFCHG_FRATE_SHIFT                0
#define MT6351_BUCK_VGPU_SFCHG_FEN_MASK                   0x1
#define MT6351_BUCK_VGPU_SFCHG_FEN_SHIFT                  7
#define MT6351_BUCK_VGPU_SFCHG_RRATE_MASK                 0x7F
#define MT6351_BUCK_VGPU_SFCHG_RRATE_SHIFT                8
#define MT6351_BUCK_VGPU_SFCHG_REN_MASK                   0x1
#define MT6351_BUCK_VGPU_SFCHG_REN_SHIFT                  15
#define MT6351_BUCK_VGPU_VOSEL_MASK                       0x7F
#define MT6351_BUCK_VGPU_VOSEL_SHIFT                      0
#define MT6351_BUCK_VGPU_VOSEL_ON_MASK                    0x7F
#define MT6351_BUCK_VGPU_VOSEL_ON_SHIFT                   0
#define MT6351_BUCK_VGPU_VOSEL_SLEEP_MASK                 0x7F
#define MT6351_BUCK_VGPU_VOSEL_SLEEP_SHIFT                0
#define MT6351_DA_NI_VGPU_VOSEL_MASK                      0x7F
#define MT6351_DA_NI_VGPU_VOSEL_SHIFT                     0
#define MT6351_DA_NI_VGPU_VOSEL_SYNC_MASK                 0x7F
#define MT6351_DA_NI_VGPU_VOSEL_SYNC_SHIFT                0
#define MT6351_BUCK_VGPU_TRANS_TD_MASK                    0x3
#define MT6351_BUCK_VGPU_TRANS_TD_SHIFT                   0
#define MT6351_BUCK_VGPU_TRANS_CTRL_MASK                  0x3
#define MT6351_BUCK_VGPU_TRANS_CTRL_SHIFT                 4
#define MT6351_BUCK_VGPU_TRANS_ONCE_MASK                  0x1
#define MT6351_BUCK_VGPU_TRANS_ONCE_SHIFT                 6
#define MT6351_DA_QI_VGPU_DVS_EN_MASK                     0x1
#define MT6351_DA_QI_VGPU_DVS_EN_SHIFT                    7
#define MT6351_BUCK_VGPU_VSLEEP_EN_MASK                   0x1
#define MT6351_BUCK_VGPU_VSLEEP_EN_SHIFT                  8
#define MT6351_BUCK_VGPU_R2R_PDN_MASK                     0x1
#define MT6351_BUCK_VGPU_R2R_PDN_SHIFT                    10
#define MT6351_BUCK_VGPU_VSLEEP_SEL_MASK                  0x1
#define MT6351_BUCK_VGPU_VSLEEP_SEL_SHIFT                 11
#define MT6351_DA_NI_VGPU_R2R_PDN_MASK                    0x1
#define MT6351_DA_NI_VGPU_R2R_PDN_SHIFT                   14
#define MT6351_DA_NI_VGPU_VSLEEP_SEL_MASK                 0x1
#define MT6351_DA_NI_VGPU_VSLEEP_SEL_SHIFT                15
#define MT6351_BUCK_VMODEM_EN_CTRL_MASK                   0x1
#define MT6351_BUCK_VMODEM_EN_CTRL_SHIFT                  0
#define MT6351_BUCK_VMODEM_VOSEL_CTRL_MASK                0x1
#define MT6351_BUCK_VMODEM_VOSEL_CTRL_SHIFT               1
#define MT6351_BUCK_VMODEM_EN_SEL_MASK                    0x7
#define MT6351_BUCK_VMODEM_EN_SEL_SHIFT                   0
#define MT6351_BUCK_VMODEM_VOSEL_SEL_MASK                 0x7
#define MT6351_BUCK_VMODEM_VOSEL_SEL_SHIFT                3
#define MT6351_BUCK_VMODEM_EN_MASK                        0x1
#define MT6351_BUCK_VMODEM_EN_SHIFT                       0
#define MT6351_BUCK_VMODEM_STBTD_MASK                     0x3
#define MT6351_BUCK_VMODEM_STBTD_SHIFT                    4
#define MT6351_DA_VMODEM_STB_MASK                         0x1
#define MT6351_DA_VMODEM_STB_SHIFT                        12
#define MT6351_DA_QI_VMODEM_EN_MASK                       0x1
#define MT6351_DA_QI_VMODEM_EN_SHIFT                      13
#define MT6351_BUCK_VMODEM_SFCHG_FRATE_MASK               0x7F
#define MT6351_BUCK_VMODEM_SFCHG_FRATE_SHIFT              0
#define MT6351_BUCK_VMODEM_SFCHG_FEN_MASK                 0x1
#define MT6351_BUCK_VMODEM_SFCHG_FEN_SHIFT                7
#define MT6351_BUCK_VMODEM_SFCHG_RRATE_MASK               0x7F
#define MT6351_BUCK_VMODEM_SFCHG_RRATE_SHIFT              8
#define MT6351_BUCK_VMODEM_SFCHG_REN_MASK                 0x1
#define MT6351_BUCK_VMODEM_SFCHG_REN_SHIFT                15
#define MT6351_BUCK_VMODEM_VOSEL_MASK                     0x7F
#define MT6351_BUCK_VMODEM_VOSEL_SHIFT                    0
#define MT6351_BUCK_VMODEM_VOSEL_ON_MASK                  0x7F
#define MT6351_BUCK_VMODEM_VOSEL_ON_SHIFT                 0
#define MT6351_BUCK_VMODEM_VOSEL_SLEEP_MASK               0x7F
#define MT6351_BUCK_VMODEM_VOSEL_SLEEP_SHIFT              0
#define MT6351_DA_NI_VMODEM_VOSEL_MASK                    0x7F
#define MT6351_DA_NI_VMODEM_VOSEL_SHIFT                   0
#define MT6351_DA_NI_VMODEM_VOSEL_SYNC_MASK               0x7F
#define MT6351_DA_NI_VMODEM_VOSEL_SYNC_SHIFT              0
#define MT6351_BUCK_VMODEM_TRANS_TD_MASK                  0x3
#define MT6351_BUCK_VMODEM_TRANS_TD_SHIFT                 0
#define MT6351_BUCK_VMODEM_TRANS_CTRL_MASK                0x3
#define MT6351_BUCK_VMODEM_TRANS_CTRL_SHIFT               4
#define MT6351_BUCK_VMODEM_TRANS_ONCE_MASK                0x1
#define MT6351_BUCK_VMODEM_TRANS_ONCE_SHIFT               6
#define MT6351_DA_QI_VMODEM_DVS_EN_MASK                   0x1
#define MT6351_DA_QI_VMODEM_DVS_EN_SHIFT                  7
#define MT6351_BUCK_VMODEM_VSLEEP_EN_MASK                 0x1
#define MT6351_BUCK_VMODEM_VSLEEP_EN_SHIFT                8
#define MT6351_BUCK_VMODEM_R2R_PDN_MASK                   0x1
#define MT6351_BUCK_VMODEM_R2R_PDN_SHIFT                  10
#define MT6351_BUCK_VMODEM_VSLEEP_SEL_MASK                0x1
#define MT6351_BUCK_VMODEM_VSLEEP_SEL_SHIFT               11
#define MT6351_DA_NI_VMODEM_R2R_PDN_MASK                  0x1
#define MT6351_DA_NI_VMODEM_R2R_PDN_SHIFT                 14
#define MT6351_DA_NI_VMODEM_VSLEEP_SEL_MASK               0x1
#define MT6351_DA_NI_VMODEM_VSLEEP_SEL_SHIFT              15
#define MT6351_BUCK_VMD1_EN_CTRL_MASK                     0x1
#define MT6351_BUCK_VMD1_EN_CTRL_SHIFT                    0
#define MT6351_BUCK_VMD1_VOSEL_CTRL_MASK                  0x1
#define MT6351_BUCK_VMD1_VOSEL_CTRL_SHIFT                 1
#define MT6351_BUCK_VMD1_EN_SEL_MASK                      0x7
#define MT6351_BUCK_VMD1_EN_SEL_SHIFT                     0
#define MT6351_BUCK_VMD1_VOSEL_SEL_MASK                   0x7
#define MT6351_BUCK_VMD1_VOSEL_SEL_SHIFT                  3
#define MT6351_BUCK_VMD1_EN_MASK                          0x1
#define MT6351_BUCK_VMD1_EN_SHIFT                         0
#define MT6351_BUCK_VMD1_STBTD_MASK                       0x3
#define MT6351_BUCK_VMD1_STBTD_SHIFT                      4
#define MT6351_DA_VMD1_STB_MASK                           0x1
#define MT6351_DA_VMD1_STB_SHIFT                          12
#define MT6351_DA_QI_VMD1_EN_MASK                         0x1
#define MT6351_DA_QI_VMD1_EN_SHIFT                        13
#define MT6351_BUCK_VMD1_SFCHG_FRATE_MASK                 0x7F
#define MT6351_BUCK_VMD1_SFCHG_FRATE_SHIFT                0
#define MT6351_BUCK_VMD1_SFCHG_FEN_MASK                   0x1
#define MT6351_BUCK_VMD1_SFCHG_FEN_SHIFT                  7
#define MT6351_BUCK_VMD1_SFCHG_RRATE_MASK                 0x7F
#define MT6351_BUCK_VMD1_SFCHG_RRATE_SHIFT                8
#define MT6351_BUCK_VMD1_SFCHG_REN_MASK                   0x1
#define MT6351_BUCK_VMD1_SFCHG_REN_SHIFT                  15
#define MT6351_BUCK_VMD1_VOSEL_MASK                       0x7F
#define MT6351_BUCK_VMD1_VOSEL_SHIFT                      0
#define MT6351_BUCK_VMD1_VOSEL_ON_MASK                    0x7F
#define MT6351_BUCK_VMD1_VOSEL_ON_SHIFT                   0
#define MT6351_BUCK_VMD1_VOSEL_SLEEP_MASK                 0x7F
#define MT6351_BUCK_VMD1_VOSEL_SLEEP_SHIFT                0
#define MT6351_DA_NI_VMD1_VOSEL_MASK                      0x7F
#define MT6351_DA_NI_VMD1_VOSEL_SHIFT                     0
#define MT6351_DA_NI_VMD1_VOSEL_SYNC_MASK                 0x7F
#define MT6351_DA_NI_VMD1_VOSEL_SYNC_SHIFT                0
#define MT6351_BUCK_VMD1_TRANS_TD_MASK                    0x3
#define MT6351_BUCK_VMD1_TRANS_TD_SHIFT                   0
#define MT6351_BUCK_VMD1_TRANS_CTRL_MASK                  0x3
#define MT6351_BUCK_VMD1_TRANS_CTRL_SHIFT                 4
#define MT6351_BUCK_VMD1_TRANS_ONCE_MASK                  0x1
#define MT6351_BUCK_VMD1_TRANS_ONCE_SHIFT                 6
#define MT6351_DA_QI_VMD1_DVS_EN_MASK                     0x1
#define MT6351_DA_QI_VMD1_DVS_EN_SHIFT                    7
#define MT6351_BUCK_VMD1_VSLEEP_EN_MASK                   0x1
#define MT6351_BUCK_VMD1_VSLEEP_EN_SHIFT                  8
#define MT6351_BUCK_VMD1_R2R_PDN_MASK                     0x1
#define MT6351_BUCK_VMD1_R2R_PDN_SHIFT                    10
#define MT6351_BUCK_VMD1_VSLEEP_SEL_MASK                  0x1
#define MT6351_BUCK_VMD1_VSLEEP_SEL_SHIFT                 11
#define MT6351_DA_NI_VMD1_R2R_PDN_MASK                    0x1
#define MT6351_DA_NI_VMD1_R2R_PDN_SHIFT                   14
#define MT6351_DA_NI_VMD1_VSLEEP_SEL_MASK                 0x1
#define MT6351_DA_NI_VMD1_VSLEEP_SEL_SHIFT                15
#define MT6351_BUCK_VSRAM_MD_EN_CTRL_MASK                 0x1
#define MT6351_BUCK_VSRAM_MD_EN_CTRL_SHIFT                0
#define MT6351_BUCK_VSRAM_MD_VOSEL_CTRL_MASK              0x1
#define MT6351_BUCK_VSRAM_MD_VOSEL_CTRL_SHIFT             1
#define MT6351_BUCK_VSRAM_MD_EN_SEL_MASK                  0x7
#define MT6351_BUCK_VSRAM_MD_EN_SEL_SHIFT                 0
#define MT6351_BUCK_VSRAM_MD_VOSEL_SEL_MASK               0x7
#define MT6351_BUCK_VSRAM_MD_VOSEL_SEL_SHIFT              3
#define MT6351_BUCK_VSRAM_MD_EN_MASK                      0x1
#define MT6351_BUCK_VSRAM_MD_EN_SHIFT                     0
#define MT6351_BUCK_VSRAM_MD_STBTD_MASK                   0x3
#define MT6351_BUCK_VSRAM_MD_STBTD_SHIFT                  4
#define MT6351_DA_VSRAM_MD_STB_MASK                       0x1
#define MT6351_DA_VSRAM_MD_STB_SHIFT                      12
#define MT6351_DA_QI_VSRAM_MD_EN_MASK                     0x1
#define MT6351_DA_QI_VSRAM_MD_EN_SHIFT                    13
#define MT6351_BUCK_VSRAM_MD_SFCHG_FRATE_MASK             0x7F
#define MT6351_BUCK_VSRAM_MD_SFCHG_FRATE_SHIFT            0
#define MT6351_BUCK_VSRAM_MD_SFCHG_FEN_MASK               0x1
#define MT6351_BUCK_VSRAM_MD_SFCHG_FEN_SHIFT              7
#define MT6351_BUCK_VSRAM_MD_SFCHG_RRATE_MASK             0x7F
#define MT6351_BUCK_VSRAM_MD_SFCHG_RRATE_SHIFT            8
#define MT6351_BUCK_VSRAM_MD_SFCHG_REN_MASK               0x1
#define MT6351_BUCK_VSRAM_MD_SFCHG_REN_SHIFT              15
#define MT6351_BUCK_VSRAM_MD_VOSEL_MASK                   0x7F
#define MT6351_BUCK_VSRAM_MD_VOSEL_SHIFT                  0
#define MT6351_BUCK_VSRAM_MD_VOSEL_ON_MASK                0x7F
#define MT6351_BUCK_VSRAM_MD_VOSEL_ON_SHIFT               0
#define MT6351_BUCK_VSRAM_MD_VOSEL_SLEEP_MASK             0x7F
#define MT6351_BUCK_VSRAM_MD_VOSEL_SLEEP_SHIFT            0
#define MT6351_DA_NI_VSRAM_MD_VOSEL_MASK                  0x7F
#define MT6351_DA_NI_VSRAM_MD_VOSEL_SHIFT                 0
#define MT6351_DA_NI_VSRAM_MD_VOSEL_SYNC_MASK             0x7F
#define MT6351_DA_NI_VSRAM_MD_VOSEL_SYNC_SHIFT            0
#define MT6351_BUCK_VSRAM_MD_TRANS_TD_MASK                0x3
#define MT6351_BUCK_VSRAM_MD_TRANS_TD_SHIFT               0
#define MT6351_BUCK_VSRAM_MD_TRANS_CTRL_MASK              0x3
#define MT6351_BUCK_VSRAM_MD_TRANS_CTRL_SHIFT             4
#define MT6351_BUCK_VSRAM_MD_TRANS_ONCE_MASK              0x1
#define MT6351_BUCK_VSRAM_MD_TRANS_ONCE_SHIFT             6
#define MT6351_DA_QI_VSRAM_MD_DVS_EN_MASK                 0x1
#define MT6351_DA_QI_VSRAM_MD_DVS_EN_SHIFT                7
#define MT6351_BUCK_VSRAM_MD_VSLEEP_EN_MASK               0x1
#define MT6351_BUCK_VSRAM_MD_VSLEEP_EN_SHIFT              8
#define MT6351_BUCK_VSRAM_MD_R2R_PDN_MASK                 0x1
#define MT6351_BUCK_VSRAM_MD_R2R_PDN_SHIFT                10
#define MT6351_BUCK_VSRAM_MD_VSLEEP_SEL_MASK              0x1
#define MT6351_BUCK_VSRAM_MD_VSLEEP_SEL_SHIFT             11
#define MT6351_DA_NI_VSRAM_MD_R2R_PDN_MASK                0x1
#define MT6351_DA_NI_VSRAM_MD_R2R_PDN_SHIFT               14
#define MT6351_DA_NI_VSRAM_MD_VSLEEP_SEL_MASK             0x1
#define MT6351_DA_NI_VSRAM_MD_VSLEEP_SEL_SHIFT            15
#define MT6351_BUCK_VS1_EN_CTRL_MASK                      0x1
#define MT6351_BUCK_VS1_EN_CTRL_SHIFT                     0
#define MT6351_BUCK_VS1_VOSEL_CTRL_MASK                   0x1
#define MT6351_BUCK_VS1_VOSEL_CTRL_SHIFT                  1
#define MT6351_BUCK_VS1_EN_SEL_MASK                       0x7
#define MT6351_BUCK_VS1_EN_SEL_SHIFT                      0
#define MT6351_BUCK_VS1_VOSEL_SEL_MASK                    0x7
#define MT6351_BUCK_VS1_VOSEL_SEL_SHIFT                   3
#define MT6351_BUCK_VS1_EN_MASK                           0x1
#define MT6351_BUCK_VS1_EN_SHIFT                          0
#define MT6351_BUCK_VS1_STBTD_MASK                        0x3
#define MT6351_BUCK_VS1_STBTD_SHIFT                       4
#define MT6351_DA_VS1_STB_MASK                            0x1
#define MT6351_DA_VS1_STB_SHIFT                           12
#define MT6351_DA_QI_VS1_EN_MASK                          0x1
#define MT6351_DA_QI_VS1_EN_SHIFT                         13
#define MT6351_BUCK_VS1_SFCHG_FRATE_MASK                  0x7F
#define MT6351_BUCK_VS1_SFCHG_FRATE_SHIFT                 0
#define MT6351_BUCK_VS1_SFCHG_FEN_MASK                    0x1
#define MT6351_BUCK_VS1_SFCHG_FEN_SHIFT                   7
#define MT6351_BUCK_VS1_SFCHG_RRATE_MASK                  0x7F
#define MT6351_BUCK_VS1_SFCHG_RRATE_SHIFT                 8
#define MT6351_BUCK_VS1_SFCHG_REN_MASK                    0x1
#define MT6351_BUCK_VS1_SFCHG_REN_SHIFT                   15
#define MT6351_BUCK_VS1_VOSEL_MASK                        0x7F
#define MT6351_BUCK_VS1_VOSEL_SHIFT                       0
#define MT6351_BUCK_VS1_VOSEL_ON_MASK                     0x7F
#define MT6351_BUCK_VS1_VOSEL_ON_SHIFT                    0
#define MT6351_BUCK_VS1_VOSEL_SLEEP_MASK                  0x7F
#define MT6351_BUCK_VS1_VOSEL_SLEEP_SHIFT                 0
#define MT6351_DA_NI_VS1_VOSEL_MASK                       0x7F
#define MT6351_DA_NI_VS1_VOSEL_SHIFT                      0
#define MT6351_DA_NI_VS1_VOSEL_SYNC_MASK                  0x7F
#define MT6351_DA_NI_VS1_VOSEL_SYNC_SHIFT                 0
#define MT6351_BUCK_VS1_TRANS_TD_MASK                     0x3
#define MT6351_BUCK_VS1_TRANS_TD_SHIFT                    0
#define MT6351_BUCK_VS1_TRANS_CTRL_MASK                   0x3
#define MT6351_BUCK_VS1_TRANS_CTRL_SHIFT                  4
#define MT6351_BUCK_VS1_TRANS_ONCE_MASK                   0x1
#define MT6351_BUCK_VS1_TRANS_ONCE_SHIFT                  6
#define MT6351_DA_QI_VS1_DVS_EN_MASK                      0x1
#define MT6351_DA_QI_VS1_DVS_EN_SHIFT                     7
#define MT6351_BUCK_VS1_VSLEEP_EN_MASK                    0x1
#define MT6351_BUCK_VS1_VSLEEP_EN_SHIFT                   8
#define MT6351_BUCK_VS1_R2R_PDN_MASK                      0x1
#define MT6351_BUCK_VS1_R2R_PDN_SHIFT                     10
#define MT6351_BUCK_VS1_VSLEEP_SEL_MASK                   0x1
#define MT6351_BUCK_VS1_VSLEEP_SEL_SHIFT                  11
#define MT6351_DA_NI_VS1_R2R_PDN_MASK                     0x1
#define MT6351_DA_NI_VS1_R2R_PDN_SHIFT                    14
#define MT6351_DA_NI_VS1_VSLEEP_SEL_MASK                  0x1
#define MT6351_DA_NI_VS1_VSLEEP_SEL_SHIFT                 15
#define MT6351_BUCK_VS2_EN_CTRL_MASK                      0x1
#define MT6351_BUCK_VS2_EN_CTRL_SHIFT                     0
#define MT6351_BUCK_VS2_VOSEL_CTRL_MASK                   0x1
#define MT6351_BUCK_VS2_VOSEL_CTRL_SHIFT                  1
#define MT6351_BUCK_VS2_EN_SEL_MASK                       0x7
#define MT6351_BUCK_VS2_EN_SEL_SHIFT                      0
#define MT6351_BUCK_VS2_VOSEL_SEL_MASK                    0x7
#define MT6351_BUCK_VS2_VOSEL_SEL_SHIFT                   3
#define MT6351_BUCK_VS2_EN_MASK                           0x1
#define MT6351_BUCK_VS2_EN_SHIFT                          0
#define MT6351_BUCK_VS2_STBTD_MASK                        0x3
#define MT6351_BUCK_VS2_STBTD_SHIFT                       4
#define MT6351_DA_VS2_STB_MASK                            0x1
#define MT6351_DA_VS2_STB_SHIFT                           12
#define MT6351_DA_QI_VS2_EN_MASK                          0x1
#define MT6351_DA_QI_VS2_EN_SHIFT                         13
#define MT6351_BUCK_VS2_SFCHG_FRATE_MASK                  0x7F
#define MT6351_BUCK_VS2_SFCHG_FRATE_SHIFT                 0
#define MT6351_BUCK_VS2_SFCHG_FEN_MASK                    0x1
#define MT6351_BUCK_VS2_SFCHG_FEN_SHIFT                   7
#define MT6351_BUCK_VS2_SFCHG_RRATE_MASK                  0x7F
#define MT6351_BUCK_VS2_SFCHG_RRATE_SHIFT                 8
#define MT6351_BUCK_VS2_SFCHG_REN_MASK                    0x1
#define MT6351_BUCK_VS2_SFCHG_REN_SHIFT                   15
#define MT6351_BUCK_VS2_VOSEL_MASK                        0x7F
#define MT6351_BUCK_VS2_VOSEL_SHIFT                       0
#define MT6351_BUCK_VS2_VOSEL_ON_MASK                     0x7F
#define MT6351_BUCK_VS2_VOSEL_ON_SHIFT                    0
#define MT6351_BUCK_VS2_VOSEL_SLEEP_MASK                  0x7F
#define MT6351_BUCK_VS2_VOSEL_SLEEP_SHIFT                 0
#define MT6351_DA_NI_VS2_VOSEL_MASK                       0x7F
#define MT6351_DA_NI_VS2_VOSEL_SHIFT                      0
#define MT6351_DA_NI_VS2_VOSEL_SYNC_MASK                  0x7F
#define MT6351_DA_NI_VS2_VOSEL_SYNC_SHIFT                 0
#define MT6351_BUCK_VS2_TRANS_TD_MASK                     0x3
#define MT6351_BUCK_VS2_TRANS_TD_SHIFT                    0
#define MT6351_BUCK_VS2_TRANS_CTRL_MASK                   0x3
#define MT6351_BUCK_VS2_TRANS_CTRL_SHIFT                  4
#define MT6351_BUCK_VS2_TRANS_ONCE_MASK                   0x1
#define MT6351_BUCK_VS2_TRANS_ONCE_SHIFT                  6
#define MT6351_DA_QI_VS2_DVS_EN_MASK                      0x1
#define MT6351_DA_QI_VS2_DVS_EN_SHIFT                     7
#define MT6351_BUCK_VS2_VSLEEP_EN_MASK                    0x1
#define MT6351_BUCK_VS2_VSLEEP_EN_SHIFT                   8
#define MT6351_BUCK_VS2_R2R_PDN_MASK                      0x1
#define MT6351_BUCK_VS2_R2R_PDN_SHIFT                     10
#define MT6351_BUCK_VS2_VSLEEP_SEL_MASK                   0x1
#define MT6351_BUCK_VS2_VSLEEP_SEL_SHIFT                  11
#define MT6351_DA_NI_VS2_R2R_PDN_MASK                     0x1
#define MT6351_DA_NI_VS2_R2R_PDN_SHIFT                    14
#define MT6351_DA_NI_VS2_VSLEEP_SEL_MASK                  0x1
#define MT6351_DA_NI_VS2_VSLEEP_SEL_SHIFT                 15
#define MT6351_BUCK_VPA_EN_CTRL_MASK                      0x1
#define MT6351_BUCK_VPA_EN_CTRL_SHIFT                     0
#define MT6351_BUCK_VPA_VOSEL_CTRL_MASK                   0x1
#define MT6351_BUCK_VPA_VOSEL_CTRL_SHIFT                  1
#define MT6351_BUCK_VPA_EN_SEL_MASK                       0x7
#define MT6351_BUCK_VPA_EN_SEL_SHIFT                      0
#define MT6351_BUCK_VPA_VOSEL_SEL_MASK                    0x7
#define MT6351_BUCK_VPA_VOSEL_SEL_SHIFT                   3
#define MT6351_BUCK_VPA_EN_MASK                           0x1
#define MT6351_BUCK_VPA_EN_SHIFT                          0
#define MT6351_BUCK_VPA_STBTD_MASK                        0x3
#define MT6351_BUCK_VPA_STBTD_SHIFT                       4
#define MT6351_DA_VPA_STB_MASK                            0x1
#define MT6351_DA_VPA_STB_SHIFT                           12
#define MT6351_DA_QI_VPA_EN_MASK                          0x1
#define MT6351_DA_QI_VPA_EN_SHIFT                         13
#define MT6351_BUCK_VPA_SFCHG_FRATE_MASK                  0x7F
#define MT6351_BUCK_VPA_SFCHG_FRATE_SHIFT                 0
#define MT6351_BUCK_VPA_SFCHG_FEN_MASK                    0x1
#define MT6351_BUCK_VPA_SFCHG_FEN_SHIFT                   7
#define MT6351_BUCK_VPA_SFCHG_RRATE_MASK                  0x7F
#define MT6351_BUCK_VPA_SFCHG_RRATE_SHIFT                 8
#define MT6351_BUCK_VPA_SFCHG_REN_MASK                    0x1
#define MT6351_BUCK_VPA_SFCHG_REN_SHIFT                   15
#define MT6351_BUCK_VPA_VOSEL_MASK                        0x3F
#define MT6351_BUCK_VPA_VOSEL_SHIFT                       0
#define MT6351_BUCK_VPA_VOSEL_ON_MASK                     0x3F
#define MT6351_BUCK_VPA_VOSEL_ON_SHIFT                    0
#define MT6351_BUCK_VPA_VOSEL_SLEEP_MASK                  0x3F
#define MT6351_BUCK_VPA_VOSEL_SLEEP_SHIFT                 0
#define MT6351_DA_NI_VPA_VOSEL_GRAY_MASK                  0x7F
#define MT6351_DA_NI_VPA_VOSEL_GRAY_SHIFT                 0
#define MT6351_DA_NI_VPA_VOSEL_SYNC_MASK                  0x7F
#define MT6351_DA_NI_VPA_VOSEL_SYNC_SHIFT                 0
#define MT6351_BUCK_VPA_TRANS_TD_MASK                     0x3
#define MT6351_BUCK_VPA_TRANS_TD_SHIFT                    0
#define MT6351_BUCK_VPA_TRANS_CTRL_MASK                   0x3
#define MT6351_BUCK_VPA_TRANS_CTRL_SHIFT                  4
#define MT6351_BUCK_VPA_TRANS_ONCE_MASK                   0x1
#define MT6351_BUCK_VPA_TRANS_ONCE_SHIFT                  6
#define MT6351_DA_QI_VPA_DVS_EN_MASK                      0x1
#define MT6351_DA_QI_VPA_DVS_EN_SHIFT                     7
#define MT6351_BUCK_VPA_VSLEEP_EN_MASK                    0x1
#define MT6351_BUCK_VPA_VSLEEP_EN_SHIFT                   8
#define MT6351_BUCK_VPA_R2R_PDN_MASK                      0x1
#define MT6351_BUCK_VPA_R2R_PDN_SHIFT                     10
#define MT6351_BUCK_VPA_VSLEEP_SEL_MASK                   0x1
#define MT6351_BUCK_VPA_VSLEEP_SEL_SHIFT                  11
#define MT6351_DA_NI_VPA_R2R_PDN_MASK                     0x1
#define MT6351_DA_NI_VPA_R2R_PDN_SHIFT                    14
#define MT6351_DA_NI_VPA_VSLEEP_SEL_MASK                  0x1
#define MT6351_DA_NI_VPA_VSLEEP_SEL_SHIFT                 15
#define MT6351_BUCK_VSRAM_PROC_EN_CTRL_MASK               0x1
#define MT6351_BUCK_VSRAM_PROC_EN_CTRL_SHIFT              0
#define MT6351_BUCK_VSRAM_PROC_VOSEL_CTRL_MASK            0x1
#define MT6351_BUCK_VSRAM_PROC_VOSEL_CTRL_SHIFT           1
#define MT6351_BUCK_VSRAM_PROC_EN_SEL_MASK                0x7
#define MT6351_BUCK_VSRAM_PROC_EN_SEL_SHIFT               0
#define MT6351_BUCK_VSRAM_PROC_VOSEL_SEL_MASK             0x7
#define MT6351_BUCK_VSRAM_PROC_VOSEL_SEL_SHIFT            3
#define MT6351_BUCK_VSRAM_PROC_EN_MASK                    0x1
#define MT6351_BUCK_VSRAM_PROC_EN_SHIFT                   0
#define MT6351_BUCK_VSRAM_PROC_STBTD_MASK                 0x3
#define MT6351_BUCK_VSRAM_PROC_STBTD_SHIFT                4
#define MT6351_DA_VSRAM_PROC_STB_MASK                     0x1
#define MT6351_DA_VSRAM_PROC_STB_SHIFT                    12
#define MT6351_DA_QI_VSRAM_PROC_EN_RSV_MASK               0x1
#define MT6351_DA_QI_VSRAM_PROC_EN_RSV_SHIFT              13
#define MT6351_BUCK_VSRAM_PROC_SFCHG_FRATE_MASK           0x7F
#define MT6351_BUCK_VSRAM_PROC_SFCHG_FRATE_SHIFT          0
#define MT6351_BUCK_VSRAM_PROC_SFCHG_FEN_MASK             0x1
#define MT6351_BUCK_VSRAM_PROC_SFCHG_FEN_SHIFT            7
#define MT6351_BUCK_VSRAM_PROC_SFCHG_RRATE_MASK           0x7F
#define MT6351_BUCK_VSRAM_PROC_SFCHG_RRATE_SHIFT          8
#define MT6351_BUCK_VSRAM_PROC_SFCHG_REN_MASK             0x1
#define MT6351_BUCK_VSRAM_PROC_SFCHG_REN_SHIFT            15
#define MT6351_BUCK_VSRAM_PROC_VOSEL_MASK                 0x7F
#define MT6351_BUCK_VSRAM_PROC_VOSEL_SHIFT                0
#define MT6351_BUCK_VSRAM_PROC_VOSEL_ON_MASK              0x7F
#define MT6351_BUCK_VSRAM_PROC_VOSEL_ON_SHIFT             0
#define MT6351_BUCK_VSRAM_PROC_VOSEL_SLEEP_MASK           0x7F
#define MT6351_BUCK_VSRAM_PROC_VOSEL_SLEEP_SHIFT          0
#define MT6351_DA_NI_VSRAM_PROC_VOSEL_MASK                0x7F
#define MT6351_DA_NI_VSRAM_PROC_VOSEL_SHIFT               0
#define MT6351_DA_NI_VSRAM_PROC_VOSEL_SYNC_MASK           0x7F
#define MT6351_DA_NI_VSRAM_PROC_VOSEL_SYNC_SHIFT          0
#define MT6351_BUCK_VSRAM_PROC_TRANS_TD_MASK              0x3
#define MT6351_BUCK_VSRAM_PROC_TRANS_TD_SHIFT             0
#define MT6351_BUCK_VSRAM_PROC_TRANS_CTRL_MASK            0x3
#define MT6351_BUCK_VSRAM_PROC_TRANS_CTRL_SHIFT           4
#define MT6351_BUCK_VSRAM_PROC_TRANS_ONCE_MASK            0x1
#define MT6351_BUCK_VSRAM_PROC_TRANS_ONCE_SHIFT           6
#define MT6351_DA_QI_VSRAM_PROC_DVS_EN_MASK               0x1
#define MT6351_DA_QI_VSRAM_PROC_DVS_EN_SHIFT              7
#define MT6351_BUCK_VSRAM_PROC_VSLEEP_EN_MASK             0x1
#define MT6351_BUCK_VSRAM_PROC_VSLEEP_EN_SHIFT            8
#define MT6351_BUCK_VSRAM_PROC_R2R_PDN_MASK               0x1
#define MT6351_BUCK_VSRAM_PROC_R2R_PDN_SHIFT              10
#define MT6351_BUCK_VSRAM_PROC_VSLEEP_SEL_MASK            0x1
#define MT6351_BUCK_VSRAM_PROC_VSLEEP_SEL_SHIFT           11
#define MT6351_DA_NI_VSRAM_PROC_R2R_PDN_MASK              0x1
#define MT6351_DA_NI_VSRAM_PROC_R2R_PDN_SHIFT             14
#define MT6351_DA_NI_VSRAM_PROC_VSLEEP_SEL_MASK           0x1
#define MT6351_DA_NI_VSRAM_PROC_VSLEEP_SEL_SHIFT          15
#define MT6351_BUCK_K_RST_DONE_MASK                       0x1
#define MT6351_BUCK_K_RST_DONE_SHIFT                      0
#define MT6351_BUCK_K_MAP_SEL_MASK                        0x1
#define MT6351_BUCK_K_MAP_SEL_SHIFT                       1
#define MT6351_BUCK_K_ONCE_EN_MASK                        0x1
#define MT6351_BUCK_K_ONCE_EN_SHIFT                       2
#define MT6351_BUCK_K_ONCE_MASK                           0x1
#define MT6351_BUCK_K_ONCE_SHIFT                          3
#define MT6351_BUCK_K_START_MANUAL_MASK                   0x1
#define MT6351_BUCK_K_START_MANUAL_SHIFT                  4
#define MT6351_BUCK_K_SRC_SEL_MASK                        0x1
#define MT6351_BUCK_K_SRC_SEL_SHIFT                       5
#define MT6351_BUCK_K_AUTO_EN_MASK                        0x1
#define MT6351_BUCK_K_AUTO_EN_SHIFT                       6
#define MT6351_BUCK_K_INV_MASK                            0x1
#define MT6351_BUCK_K_INV_SHIFT                           7
#define MT6351_BUCK_K_CONTROL_SMPS_MASK                   0x3F
#define MT6351_BUCK_K_CONTROL_SMPS_SHIFT                  8
#define MT6351_K_RESULT_MASK                              0x1
#define MT6351_K_RESULT_SHIFT                             0
#define MT6351_K_DONE_MASK                                0x1
#define MT6351_K_DONE_SHIFT                               1
#define MT6351_K_CONTROL_MASK                             0x3F
#define MT6351_K_CONTROL_SHIFT                            2
#define MT6351_DA_QI_SMPS_OSC_CAL_MASK                    0x3F
#define MT6351_DA_QI_SMPS_OSC_CAL_SHIFT                   8
#define MT6351_BUCK_K_BUCK_CK_CNT_MASK                    0x3FF
#define MT6351_BUCK_K_BUCK_CK_CNT_SHIFT                   0
#define MT6351_WDTDBG_CLR_MASK                            0x1
#define MT6351_WDTDBG_CLR_SHIFT                           0
#define MT6351_WDTDBG_CON0_RSV0_MASK                      0x1
#define MT6351_WDTDBG_CON0_RSV0_SHIFT                     1
#define MT6351_VGPU_VOSEL_WDTDBG_MASK                     0x7F
#define MT6351_VGPU_VOSEL_WDTDBG_SHIFT                    0
#define MT6351_VCORE_VOSEL_WDTDBG_MASK                    0x7F
#define MT6351_VCORE_VOSEL_WDTDBG_SHIFT                   8
#define MT6351_VMD1_VOSEL_WDTDBG_MASK                     0x7F
#define MT6351_VMD1_VOSEL_WDTDBG_SHIFT                    0
#define MT6351_VMODEM_VOSEL_WDTDBG_MASK                   0x7F
#define MT6351_VMODEM_VOSEL_WDTDBG_SHIFT                  8
#define MT6351_VSRAM_PROC_VOSEL_WDTDBG_MASK               0x7F
#define MT6351_VSRAM_PROC_VOSEL_WDTDBG_SHIFT              0
#define MT6351_VSRAM_MD_VOSEL_WDTDBG_MASK                 0x7F
#define MT6351_VSRAM_MD_VOSEL_WDTDBG_SHIFT                8
#define MT6351_RG_AUDZCDENABLE_MASK                       0x1
#define MT6351_RG_AUDZCDENABLE_SHIFT                      0
#define MT6351_RG_AUDZCDGAINSTEPTIME_MASK                 0x7
#define MT6351_RG_AUDZCDGAINSTEPTIME_SHIFT                1
#define MT6351_RG_AUDZCDGAINSTEPSIZE_MASK                 0x3
#define MT6351_RG_AUDZCDGAINSTEPSIZE_SHIFT                4
#define MT6351_RG_AUDZCDTIMEOUTMODESEL_MASK               0x1
#define MT6351_RG_AUDZCDTIMEOUTMODESEL_SHIFT              6
#define MT6351_RG_AUDZCDCLKSEL_VAUDP15_MASK               0x1
#define MT6351_RG_AUDZCDCLKSEL_VAUDP15_SHIFT              7
#define MT6351_RG_AUDZCDMUXSEL_VAUDP15_MASK               0x7
#define MT6351_RG_AUDZCDMUXSEL_VAUDP15_SHIFT              8
#define MT6351_RG_AUDLOLGAIN_MASK                         0x1F
#define MT6351_RG_AUDLOLGAIN_SHIFT                        0
#define MT6351_RG_AUDLORGAIN_MASK                         0x1F
#define MT6351_RG_AUDLORGAIN_SHIFT                        7
#define MT6351_RG_AUDHPLGAIN_MASK                         0x1F
#define MT6351_RG_AUDHPLGAIN_SHIFT                        0
#define MT6351_RG_AUDHPRGAIN_MASK                         0x1F
#define MT6351_RG_AUDHPRGAIN_SHIFT                        7
#define MT6351_RG_AUDHSGAIN_MASK                          0x1F
#define MT6351_RG_AUDHSGAIN_SHIFT                         0
#define MT6351_RG_AUDIVLGAIN_MASK                         0x7
#define MT6351_RG_AUDIVLGAIN_SHIFT                        0
#define MT6351_RG_AUDIVRGAIN_MASK                         0x7
#define MT6351_RG_AUDIVRGAIN_SHIFT                        8
#define MT6351_RG_AUDINTGAIN1_MASK                        0x3F
#define MT6351_RG_AUDINTGAIN1_SHIFT                       0
#define MT6351_RG_AUDINTGAIN2_MASK                        0x3F
#define MT6351_RG_AUDINTGAIN2_SHIFT                       8
#define MT6351_RG_A_TRIM_EN_MASK                          0x1
#define MT6351_RG_A_TRIM_EN_SHIFT                         0
#define MT6351_RG_A_TRIM_SEL_MASK                         0x7
#define MT6351_RG_A_TRIM_SEL_SHIFT                        1
#define MT6351_RG_A_ISINKS_RSV_MASK                       0xFF
#define MT6351_RG_A_ISINKS_RSV_SHIFT                      4
#define MT6351_RG_B_TRIM_EN_MASK                          0x1
#define MT6351_RG_B_TRIM_EN_SHIFT                         0
#define MT6351_RG_B_TRIM_SEL_MASK                         0x7
#define MT6351_RG_B_TRIM_SEL_SHIFT                        1
#define MT6351_RG_B_ISINKS_RSV_MASK                       0xFF
#define MT6351_RG_B_ISINKS_RSV_SHIFT                      4
#define MT6351_ISINK_DIM0_FSEL_MASK                       0xFFFF
#define MT6351_ISINK_DIM0_FSEL_SHIFT                      0
#define MT6351_ISINK0_RSV1_MASK                           0xF
#define MT6351_ISINK0_RSV1_SHIFT                          0
#define MT6351_ISINK0_RSV0_MASK                           0x7
#define MT6351_ISINK0_RSV0_SHIFT                          4
#define MT6351_ISINK_DIM0_DUTY_MASK                       0x1F
#define MT6351_ISINK_DIM0_DUTY_SHIFT                      7
#define MT6351_ISINK_CH0_STEP_MASK                        0x7
#define MT6351_ISINK_CH0_STEP_SHIFT                       12
#define MT6351_ISINK_BREATH0_TF2_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH0_TF2_SEL_SHIFT                0
#define MT6351_ISINK_BREATH0_TF1_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH0_TF1_SEL_SHIFT                4
#define MT6351_ISINK_BREATH0_TR2_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH0_TR2_SEL_SHIFT                8
#define MT6351_ISINK_BREATH0_TR1_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH0_TR1_SEL_SHIFT                12
#define MT6351_ISINK_BREATH0_TOFF_SEL_MASK                0xF
#define MT6351_ISINK_BREATH0_TOFF_SEL_SHIFT               0
#define MT6351_ISINK_BREATH0_TON_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH0_TON_SEL_SHIFT                8
#define MT6351_ISINK_DIM1_FSEL_MASK                       0xFFFF
#define MT6351_ISINK_DIM1_FSEL_SHIFT                      0
#define MT6351_ISINK1_RSV1_MASK                           0xF
#define MT6351_ISINK1_RSV1_SHIFT                          0
#define MT6351_ISINK1_RSV0_MASK                           0x7
#define MT6351_ISINK1_RSV0_SHIFT                          4
#define MT6351_ISINK_DIM1_DUTY_MASK                       0x1F
#define MT6351_ISINK_DIM1_DUTY_SHIFT                      7
#define MT6351_ISINK_CH1_STEP_MASK                        0x7
#define MT6351_ISINK_CH1_STEP_SHIFT                       12
#define MT6351_ISINK_BREATH1_TF2_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH1_TF2_SEL_SHIFT                0
#define MT6351_ISINK_BREATH1_TF1_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH1_TF1_SEL_SHIFT                4
#define MT6351_ISINK_BREATH1_TR2_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH1_TR2_SEL_SHIFT                8
#define MT6351_ISINK_BREATH1_TR1_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH1_TR1_SEL_SHIFT                12
#define MT6351_ISINK_BREATH1_TOFF_SEL_MASK                0xF
#define MT6351_ISINK_BREATH1_TOFF_SEL_SHIFT               0
#define MT6351_ISINK_BREATH1_TON_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH1_TON_SEL_SHIFT                8
#define MT6351_ISINK_DIM4_FSEL_MASK                       0xFFFF
#define MT6351_ISINK_DIM4_FSEL_SHIFT                      0
#define MT6351_ISINK4_RSV1_MASK                           0xF
#define MT6351_ISINK4_RSV1_SHIFT                          0
#define MT6351_ISINK4_RSV0_MASK                           0x7
#define MT6351_ISINK4_RSV0_SHIFT                          4
#define MT6351_ISINK_DIM4_DUTY_MASK                       0x1F
#define MT6351_ISINK_DIM4_DUTY_SHIFT                      7
#define MT6351_ISINK_CH4_STEP_MASK                        0x7
#define MT6351_ISINK_CH4_STEP_SHIFT                       12
#define MT6351_ISINK_BREATH4_TF2_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH4_TF2_SEL_SHIFT                0
#define MT6351_ISINK_BREATH4_TF1_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH4_TF1_SEL_SHIFT                4
#define MT6351_ISINK_BREATH4_TR2_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH4_TR2_SEL_SHIFT                8
#define MT6351_ISINK_BREATH4_TR1_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH4_TR1_SEL_SHIFT                12
#define MT6351_ISINK_BREATH4_TOFF_SEL_MASK                0xF
#define MT6351_ISINK_BREATH4_TOFF_SEL_SHIFT               0
#define MT6351_ISINK_BREATH4_TON_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH4_TON_SEL_SHIFT                8
#define MT6351_ISINK_DIM5_FSEL_MASK                       0xFFFF
#define MT6351_ISINK_DIM5_FSEL_SHIFT                      0
#define MT6351_ISINK5_RSV1_MASK                           0xF
#define MT6351_ISINK5_RSV1_SHIFT                          0
#define MT6351_ISINK5_RSV0_MASK                           0x7
#define MT6351_ISINK5_RSV0_SHIFT                          4
#define MT6351_ISINK_DIM5_DUTY_MASK                       0x1F
#define MT6351_ISINK_DIM5_DUTY_SHIFT                      7
#define MT6351_ISINK_CH5_STEP_MASK                        0x7
#define MT6351_ISINK_CH5_STEP_SHIFT                       12
#define MT6351_ISINK_BREATH5_TF2_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH5_TF2_SEL_SHIFT                0
#define MT6351_ISINK_BREATH5_TF1_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH5_TF1_SEL_SHIFT                4
#define MT6351_ISINK_BREATH5_TR2_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH5_TR2_SEL_SHIFT                8
#define MT6351_ISINK_BREATH5_TR1_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH5_TR1_SEL_SHIFT                12
#define MT6351_ISINK_BREATH5_TOFF_SEL_MASK                0xF
#define MT6351_ISINK_BREATH5_TOFF_SEL_SHIFT               0
#define MT6351_ISINK_BREATH5_TON_SEL_MASK                 0xF
#define MT6351_ISINK_BREATH5_TON_SEL_SHIFT                8
#define MT6351_AD_NI_B_ISINK1_STATUS_MASK                 0x1
#define MT6351_AD_NI_B_ISINK1_STATUS_SHIFT                0
#define MT6351_AD_NI_B_ISINK0_STATUS_MASK                 0x1
#define MT6351_AD_NI_B_ISINK0_STATUS_SHIFT                1
#define MT6351_AD_NI_A_ISINK1_STATUS_MASK                 0x1
#define MT6351_AD_NI_A_ISINK1_STATUS_SHIFT                2
#define MT6351_AD_NI_A_ISINK0_STATUS_MASK                 0x1
#define MT6351_AD_NI_A_ISINK0_STATUS_SHIFT                3
#define MT6351_ISINK_PHASE0_DLY_EN_MASK                   0x1
#define MT6351_ISINK_PHASE0_DLY_EN_SHIFT                  0
#define MT6351_ISINK_PHASE1_DLY_EN_MASK                   0x1
#define MT6351_ISINK_PHASE1_DLY_EN_SHIFT                  1
#define MT6351_ISINK_PHASE4_DLY_EN_MASK                   0x1
#define MT6351_ISINK_PHASE4_DLY_EN_SHIFT                  2
#define MT6351_ISINK_PHASE5_DLY_EN_MASK                   0x1
#define MT6351_ISINK_PHASE5_DLY_EN_SHIFT                  3
#define MT6351_ISINK_PHASE_DLY_TC_MASK                    0x3
#define MT6351_ISINK_PHASE_DLY_TC_SHIFT                   4
#define MT6351_ISINK_CHOP0_SW_MASK                        0x1
#define MT6351_ISINK_CHOP0_SW_SHIFT                       12
#define MT6351_ISINK_CHOP1_SW_MASK                        0x1
#define MT6351_ISINK_CHOP1_SW_SHIFT                       13
#define MT6351_ISINK_CHOP4_SW_MASK                        0x1
#define MT6351_ISINK_CHOP4_SW_SHIFT                       14
#define MT6351_ISINK_CHOP5_SW_MASK                        0x1
#define MT6351_ISINK_CHOP5_SW_SHIFT                       15
#define MT6351_ISINK_SFSTR5_EN_MASK                       0x1
#define MT6351_ISINK_SFSTR5_EN_SHIFT                      0
#define MT6351_ISINK_SFSTR5_TC_MASK                       0x3
#define MT6351_ISINK_SFSTR5_TC_SHIFT                      1
#define MT6351_ISINK_SFSTR4_EN_MASK                       0x1
#define MT6351_ISINK_SFSTR4_EN_SHIFT                      4
#define MT6351_ISINK_SFSTR4_TC_MASK                       0x3
#define MT6351_ISINK_SFSTR4_TC_SHIFT                      5
#define MT6351_ISINK_SFSTR1_EN_MASK                       0x1
#define MT6351_ISINK_SFSTR1_EN_SHIFT                      8
#define MT6351_ISINK_SFSTR1_TC_MASK                       0x3
#define MT6351_ISINK_SFSTR1_TC_SHIFT                      9
#define MT6351_ISINK_SFSTR0_EN_MASK                       0x1
#define MT6351_ISINK_SFSTR0_EN_SHIFT                      12
#define MT6351_ISINK_SFSTR0_TC_MASK                       0x3
#define MT6351_ISINK_SFSTR0_TC_SHIFT                      13
#define MT6351_ISINK_CH0_EN_MASK                          0x1
#define MT6351_ISINK_CH0_EN_SHIFT                         0
#define MT6351_ISINK_CH1_EN_MASK                          0x1
#define MT6351_ISINK_CH1_EN_SHIFT                         1
#define MT6351_ISINK_CH4_EN_MASK                          0x1
#define MT6351_ISINK_CH4_EN_SHIFT                         2
#define MT6351_ISINK_CH5_EN_MASK                          0x1
#define MT6351_ISINK_CH5_EN_SHIFT                         3
#define MT6351_ISINK_CHOP0_EN_MASK                        0x1
#define MT6351_ISINK_CHOP0_EN_SHIFT                       4
#define MT6351_ISINK_CHOP1_EN_MASK                        0x1
#define MT6351_ISINK_CHOP1_EN_SHIFT                       5
#define MT6351_ISINK_CHOP4_EN_MASK                        0x1
#define MT6351_ISINK_CHOP4_EN_SHIFT                       6
#define MT6351_ISINK_CHOP5_EN_MASK                        0x1
#define MT6351_ISINK_CHOP5_EN_SHIFT                       7
#define MT6351_ISINK_CH0_BIAS_EN_MASK                     0x1
#define MT6351_ISINK_CH0_BIAS_EN_SHIFT                    8
#define MT6351_ISINK_CH1_BIAS_EN_MASK                     0x1
#define MT6351_ISINK_CH1_BIAS_EN_SHIFT                    9
#define MT6351_ISINK_CH4_BIAS_EN_MASK                     0x1
#define MT6351_ISINK_CH4_BIAS_EN_SHIFT                    10
#define MT6351_ISINK_CH5_BIAS_EN_MASK                     0x1
#define MT6351_ISINK_CH5_BIAS_EN_SHIFT                    11
#define MT6351_ISINK_RSV_MASK                             0x1F
#define MT6351_ISINK_RSV_SHIFT                            0
#define MT6351_ISINK_CH5_MODE_MASK                        0x3
#define MT6351_ISINK_CH5_MODE_SHIFT                       8
#define MT6351_ISINK_CH4_MODE_MASK                        0x3
#define MT6351_ISINK_CH4_MODE_SHIFT                       10
#define MT6351_ISINK_CH1_MODE_MASK                        0x3
#define MT6351_ISINK_CH1_MODE_SHIFT                       12
#define MT6351_ISINK_CH0_MODE_MASK                        0x3
#define MT6351_ISINK_CH0_MODE_SHIFT                       14
#define MT6351_DA_QI_A_ISINKS_CH0_STEP_MASK               0x7
#define MT6351_DA_QI_A_ISINKS_CH0_STEP_SHIFT              0
#define MT6351_DA_QI_A_ISINKS_CH1_STEP_MASK               0x7
#define MT6351_DA_QI_A_ISINKS_CH1_STEP_SHIFT              3
#define MT6351_DA_QI_B_ISINKS_CH0_STEP_MASK               0x7
#define MT6351_DA_QI_B_ISINKS_CH0_STEP_SHIFT              6
#define MT6351_DA_QI_B_ISINKS_CH1_STEP_MASK               0x7
#define MT6351_DA_QI_B_ISINKS_CH1_STEP_SHIFT              9
#define MT6351_ISINK2_RSV1_MASK                           0xF
#define MT6351_ISINK2_RSV1_SHIFT                          0
#define MT6351_ISINK2_RSV0_MASK                           0x7
#define MT6351_ISINK2_RSV0_SHIFT                          4
#define MT6351_ISINK_CH2_STEP_MASK                        0x7
#define MT6351_ISINK_CH2_STEP_SHIFT                       12
#define MT6351_ISINK3_RSV1_MASK                           0xF
#define MT6351_ISINK3_RSV1_SHIFT                          0
#define MT6351_ISINK3_RSV0_MASK                           0x7
#define MT6351_ISINK3_RSV0_SHIFT                          4
#define MT6351_ISINK_CH3_STEP_MASK                        0x7
#define MT6351_ISINK_CH3_STEP_SHIFT                       12
#define MT6351_ISINK6_RSV1_MASK                           0xF
#define MT6351_ISINK6_RSV1_SHIFT                          0
#define MT6351_ISINK6_RSV0_MASK                           0x7
#define MT6351_ISINK6_RSV0_SHIFT                          4
#define MT6351_ISINK_CH6_STEP_MASK                        0x7
#define MT6351_ISINK_CH6_STEP_SHIFT                       12
#define MT6351_ISINK7_RSV1_MASK                           0xF
#define MT6351_ISINK7_RSV1_SHIFT                          0
#define MT6351_ISINK7_RSV0_MASK                           0x7
#define MT6351_ISINK7_RSV0_SHIFT                          4
#define MT6351_ISINK_CH7_STEP_MASK                        0x7
#define MT6351_ISINK_CH7_STEP_SHIFT                       12
#define MT6351_AD_NI_B_ISINK3_STATUS_MASK                 0x1
#define MT6351_AD_NI_B_ISINK3_STATUS_SHIFT                0
#define MT6351_AD_NI_B_ISINK2_STATUS_MASK                 0x1
#define MT6351_AD_NI_B_ISINK2_STATUS_SHIFT                1
#define MT6351_AD_NI_A_ISINK3_STATUS_MASK                 0x1
#define MT6351_AD_NI_A_ISINK3_STATUS_SHIFT                2
#define MT6351_AD_NI_A_ISINK2_STATUS_MASK                 0x1
#define MT6351_AD_NI_A_ISINK2_STATUS_SHIFT                3
#define MT6351_ISINK_CHOP7_SW_MASK                        0x1
#define MT6351_ISINK_CHOP7_SW_SHIFT                       12
#define MT6351_ISINK_CHOP6_SW_MASK                        0x1
#define MT6351_ISINK_CHOP6_SW_SHIFT                       13
#define MT6351_ISINK_CHOP3_SW_MASK                        0x1
#define MT6351_ISINK_CHOP3_SW_SHIFT                       14
#define MT6351_ISINK_CHOP2_SW_MASK                        0x1
#define MT6351_ISINK_CHOP2_SW_SHIFT                       15
#define MT6351_ISINK_CH7_EN_MASK                          0x1
#define MT6351_ISINK_CH7_EN_SHIFT                         0
#define MT6351_ISINK_CH6_EN_MASK                          0x1
#define MT6351_ISINK_CH6_EN_SHIFT                         1
#define MT6351_ISINK_CH3_EN_MASK                          0x1
#define MT6351_ISINK_CH3_EN_SHIFT                         2
#define MT6351_ISINK_CH2_EN_MASK                          0x1
#define MT6351_ISINK_CH2_EN_SHIFT                         3
#define MT6351_ISINK_CHOP7_EN_MASK                        0x1
#define MT6351_ISINK_CHOP7_EN_SHIFT                       4
#define MT6351_ISINK_CHOP6_EN_MASK                        0x1
#define MT6351_ISINK_CHOP6_EN_SHIFT                       5
#define MT6351_ISINK_CHOP3_EN_MASK                        0x1
#define MT6351_ISINK_CHOP3_EN_SHIFT                       6
#define MT6351_ISINK_CHOP2_EN_MASK                        0x1
#define MT6351_ISINK_CHOP2_EN_SHIFT                       7
#define MT6351_ISINK_CH7_BIAS_EN_MASK                     0x1
#define MT6351_ISINK_CH7_BIAS_EN_SHIFT                    8
#define MT6351_ISINK_CH6_BIAS_EN_MASK                     0x1
#define MT6351_ISINK_CH6_BIAS_EN_SHIFT                    9
#define MT6351_ISINK_CH3_BIAS_EN_MASK                     0x1
#define MT6351_ISINK_CH3_BIAS_EN_SHIFT                    10
#define MT6351_ISINK_CH2_BIAS_EN_MASK                     0x1
#define MT6351_ISINK_CH2_BIAS_EN_SHIFT                    11
#define MT6351_CHRIND_DIM_FSEL_MASK                       0xFFFF
#define MT6351_CHRIND_DIM_FSEL_SHIFT                      0
#define MT6351_CHRIND_RSV1_MASK                           0xF
#define MT6351_CHRIND_RSV1_SHIFT                          0
#define MT6351_CHRIND_RSV0_MASK                           0x7
#define MT6351_CHRIND_RSV0_SHIFT                          4
#define MT6351_CHRIND_DIM_DUTY_MASK                       0x1F
#define MT6351_CHRIND_DIM_DUTY_SHIFT                      7
#define MT6351_CHRIND_STEP_MASK                           0x7
#define MT6351_CHRIND_STEP_SHIFT                          12
#define MT6351_CHRIND_BREATH_TF2_SEL_MASK                 0xF
#define MT6351_CHRIND_BREATH_TF2_SEL_SHIFT                0
#define MT6351_CHRIND_BREATH_TF1_SEL_MASK                 0xF
#define MT6351_CHRIND_BREATH_TF1_SEL_SHIFT                4
#define MT6351_CHRIND_BREATH_TR2_SEL_MASK                 0xF
#define MT6351_CHRIND_BREATH_TR2_SEL_SHIFT                8
#define MT6351_CHRIND_BREATH_TR1_SEL_MASK                 0xF
#define MT6351_CHRIND_BREATH_TR1_SEL_SHIFT                12
#define MT6351_CHRIND_BREATH_TOFF_SEL_MASK                0xF
#define MT6351_CHRIND_BREATH_TOFF_SEL_SHIFT               0
#define MT6351_CHRIND_BREATH_TON_SEL_MASK                 0xF
#define MT6351_CHRIND_BREATH_TON_SEL_SHIFT                8
#define MT6351_CHRIND_SFSTR_EN_MASK                       0x1
#define MT6351_CHRIND_SFSTR_EN_SHIFT                      0
#define MT6351_CHRIND_SFSTR_TC_MASK                       0x3
#define MT6351_CHRIND_SFSTR_TC_SHIFT                      1
#define MT6351_CHRIND_EN_SEL_MASK                         0x1
#define MT6351_CHRIND_EN_SEL_SHIFT                        3
#define MT6351_CHRIND_EN_MASK                             0x1
#define MT6351_CHRIND_EN_SHIFT                            4
#define MT6351_CHRIND_CHOP_EN_MASK                        0x1
#define MT6351_CHRIND_CHOP_EN_SHIFT                       5
#define MT6351_CHRIND_MODE_MASK                           0x3
#define MT6351_CHRIND_MODE_SHIFT                          6
#define MT6351_CHRIND_CHOP_SW_MASK                        0x1
#define MT6351_CHRIND_CHOP_SW_SHIFT                       8
#define MT6351_CHRIND_BIAS_EN_MASK                        0x1
#define MT6351_CHRIND_BIAS_EN_SHIFT                       9
#define MT6351_RG_VA18_MODE_SET_MASK                      0x1
#define MT6351_RG_VA18_MODE_SET_SHIFT                     0
#define MT6351_RG_VA18_EN_MASK                            0x1
#define MT6351_RG_VA18_EN_SHIFT                           1
#define MT6351_RG_VA18_MODE_CTRL_MASK                     0x1
#define MT6351_RG_VA18_MODE_CTRL_SHIFT                    2
#define MT6351_RG_VA18_ON_CTRL_MASK                       0x1
#define MT6351_RG_VA18_ON_CTRL_SHIFT                      3
#define MT6351_RG_VA18_SRCLK_MODE_SEL_MASK                0x7
#define MT6351_RG_VA18_SRCLK_MODE_SEL_SHIFT               5
#define MT6351_DA_QI_VA18_MODE_MASK                       0x1
#define MT6351_DA_QI_VA18_MODE_SHIFT                      8
#define MT6351_RG_VA18_STBTD_MASK                         0x3
#define MT6351_RG_VA18_STBTD_SHIFT                        9
#define MT6351_RG_VA18_SRCLK_EN_SEL_MASK                  0x7
#define MT6351_RG_VA18_SRCLK_EN_SEL_SHIFT                 11
#define MT6351_DA_QI_VA18_STB_MASK                        0x1
#define MT6351_DA_QI_VA18_STB_SHIFT                       14
#define MT6351_DA_QI_VA18_EN_MASK                         0x1
#define MT6351_DA_QI_VA18_EN_SHIFT                        15
#define MT6351_RG_VA18_AUXADC_PWDB_EN_MASK                0x1
#define MT6351_RG_VA18_AUXADC_PWDB_EN_SHIFT               2
#define MT6351_RG_VA18_OCFB_EN_MASK                       0x1
#define MT6351_RG_VA18_OCFB_EN_SHIFT                      9
#define MT6351_DA_QI_VA18_OCFB_EN_MASK                    0x1
#define MT6351_DA_QI_VA18_OCFB_EN_SHIFT                   10
#define MT6351_RG_VTCXO24_MODE_SET_MASK                   0x1
#define MT6351_RG_VTCXO24_MODE_SET_SHIFT                  0
#define MT6351_RG_VTCXO24_EN_MASK                         0x1
#define MT6351_RG_VTCXO24_EN_SHIFT                        1
#define MT6351_RG_VTCXO24_MODE_CTRL_MASK                  0x1
#define MT6351_RG_VTCXO24_MODE_CTRL_SHIFT                 2
#define MT6351_RG_VTCXO24_ON_CTRL_MASK                    0x1
#define MT6351_RG_VTCXO24_ON_CTRL_SHIFT                   3
#define MT6351_RG_VTCXO24_SWITCH_MASK                     0x1
#define MT6351_RG_VTCXO24_SWITCH_SHIFT                    4
#define MT6351_RG_VTCXO24_SRCLK_MODE_SEL_MASK             0x7
#define MT6351_RG_VTCXO24_SRCLK_MODE_SEL_SHIFT            5
#define MT6351_DA_QI_VTCXO24_MODE_MASK                    0x1
#define MT6351_DA_QI_VTCXO24_MODE_SHIFT                   8
#define MT6351_RG_VTCXO24_STBTD_MASK                      0x3
#define MT6351_RG_VTCXO24_STBTD_SHIFT                     9
#define MT6351_RG_VTCXO24_SRCLK_EN_SEL_MASK               0x7
#define MT6351_RG_VTCXO24_SRCLK_EN_SEL_SHIFT              11
#define MT6351_DA_QI_VTCXO24_STB_MASK                     0x1
#define MT6351_DA_QI_VTCXO24_STB_SHIFT                    14
#define MT6351_DA_QI_VTCXO24_EN_MASK                      0x1
#define MT6351_DA_QI_VTCXO24_EN_SHIFT                     15
#define MT6351_RG_VTCXO24_OCFB_EN_MASK                    0x1
#define MT6351_RG_VTCXO24_OCFB_EN_SHIFT                   9
#define MT6351_DA_QI_VTCXO24_OCFB_EN_MASK                 0x1
#define MT6351_DA_QI_VTCXO24_OCFB_EN_SHIFT                10
#define MT6351_RG_VTCXO28_MODE_SET_MASK                   0x1
#define MT6351_RG_VTCXO28_MODE_SET_SHIFT                  0
#define MT6351_RG_VTCXO28_EN_MASK                         0x1
#define MT6351_RG_VTCXO28_EN_SHIFT                        1
#define MT6351_RG_VTCXO28_MODE_CTRL_MASK                  0x1
#define MT6351_RG_VTCXO28_MODE_CTRL_SHIFT                 2
#define MT6351_RG_VTCXO28_ON_CTRL_MASK                    0x1
#define MT6351_RG_VTCXO28_ON_CTRL_SHIFT                   3
#define MT6351_RG_VTCXO28_SRCLK_MODE_SEL_MASK             0x7
#define MT6351_RG_VTCXO28_SRCLK_MODE_SEL_SHIFT            5
#define MT6351_DA_QI_VTCXO28_MODE_MASK                    0x1
#define MT6351_DA_QI_VTCXO28_MODE_SHIFT                   8
#define MT6351_RG_VTCXO28_STBTD_MASK                      0x3
#define MT6351_RG_VTCXO28_STBTD_SHIFT                     9
#define MT6351_RG_VTCXO28_SRCLK_EN_SEL_MASK               0x7
#define MT6351_RG_VTCXO28_SRCLK_EN_SEL_SHIFT              11
#define MT6351_DA_QI_VTCXO28_STB_MASK                     0x1
#define MT6351_DA_QI_VTCXO28_STB_SHIFT                    14
#define MT6351_DA_QI_VTCXO28_EN_MASK                      0x1
#define MT6351_DA_QI_VTCXO28_EN_SHIFT                     15
#define MT6351_RG_VTCXO28_OCFB_EN_MASK                    0x1
#define MT6351_RG_VTCXO28_OCFB_EN_SHIFT                   9
#define MT6351_DA_QI_VTCXO28_OCFB_EN_MASK                 0x1
#define MT6351_DA_QI_VTCXO28_OCFB_EN_SHIFT                10
#define MT6351_RG_VCN28_MODE_SET_MASK                     0x1
#define MT6351_RG_VCN28_MODE_SET_SHIFT                    0
#define MT6351_RG_VCN28_EN_MASK                           0x1
#define MT6351_RG_VCN28_EN_SHIFT                          1
#define MT6351_RG_VCN28_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VCN28_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VCN28_ON_CTRL_MASK                      0x1
#define MT6351_RG_VCN28_ON_CTRL_SHIFT                     3
#define MT6351_RG_VCN28_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VCN28_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VCN28_MODE_MASK                      0x1
#define MT6351_DA_QI_VCN28_MODE_SHIFT                     8
#define MT6351_RG_VCN28_STBTD_MASK                        0x3
#define MT6351_RG_VCN28_STBTD_SHIFT                       9
#define MT6351_RG_VCN28_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VCN28_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VCN28_STB_MASK                       0x1
#define MT6351_DA_QI_VCN28_STB_SHIFT                      14
#define MT6351_DA_QI_VCN28_EN_MASK                        0x1
#define MT6351_DA_QI_VCN28_EN_SHIFT                       15
#define MT6351_RG_VCN28_OCFB_EN_MASK                      0x1
#define MT6351_RG_VCN28_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VCN28_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VCN28_OCFB_EN_SHIFT                  10
#define MT6351_RG_VCN28_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VCN28_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VCN28_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VCN28_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VCN28_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VCN28_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VCN28_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VCN28_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VCN28_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VCN28_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VCAMA_EN_MASK                           0x1
#define MT6351_RG_VCAMA_EN_SHIFT                          1
#define MT6351_RG_VCAMA_ON_CTRL_MASK                      0x1
#define MT6351_RG_VCAMA_ON_CTRL_SHIFT                     3
#define MT6351_RG_VCAMA_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VCAMA_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VCAMA_MODE_MASK                      0x1
#define MT6351_DA_QI_VCAMA_MODE_SHIFT                     8
#define MT6351_RG_VCAMA_STBTD_MASK                        0x3
#define MT6351_RG_VCAMA_STBTD_SHIFT                       9
#define MT6351_RG_VCAMA_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VCAMA_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VCAMA_STB_MASK                       0x1
#define MT6351_DA_QI_VCAMA_STB_SHIFT                      14
#define MT6351_DA_QI_VCAMA_EN_MASK                        0x1
#define MT6351_DA_QI_VCAMA_EN_SHIFT                       15
#define MT6351_RG_VCAMA_OCFB_EN_MASK                      0x1
#define MT6351_RG_VCAMA_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VCAMA_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VCAMA_OCFB_EN_SHIFT                  10
#define MT6351_RG_VUSB33_MODE_SET_MASK                    0x1
#define MT6351_RG_VUSB33_MODE_SET_SHIFT                   0
#define MT6351_RG_VUSB33_EN_MASK                          0x1
#define MT6351_RG_VUSB33_EN_SHIFT                         1
#define MT6351_RG_VUSB33_MODE_CTRL_MASK                   0x1
#define MT6351_RG_VUSB33_MODE_CTRL_SHIFT                  2
#define MT6351_RG_VUSB33_ON_CTRL_MASK                     0x1
#define MT6351_RG_VUSB33_ON_CTRL_SHIFT                    3
#define MT6351_RG_VUSB33_SRCLK_MODE_SEL_MASK              0x7
#define MT6351_RG_VUSB33_SRCLK_MODE_SEL_SHIFT             5
#define MT6351_DA_QI_VUSB33_MODE_MASK                     0x1
#define MT6351_DA_QI_VUSB33_MODE_SHIFT                    8
#define MT6351_RG_VUSB33_STBTD_MASK                       0x3
#define MT6351_RG_VUSB33_STBTD_SHIFT                      9
#define MT6351_RG_VUSB33_SRCLK_EN_SEL_MASK                0x7
#define MT6351_RG_VUSB33_SRCLK_EN_SEL_SHIFT               11
#define MT6351_DA_QI_VUSB33_STB_MASK                      0x1
#define MT6351_DA_QI_VUSB33_STB_SHIFT                     14
#define MT6351_DA_QI_VUSB33_EN_MASK                       0x1
#define MT6351_DA_QI_VUSB33_EN_SHIFT                      15
#define MT6351_RG_VUSB33_OCFB_EN_MASK                     0x1
#define MT6351_RG_VUSB33_OCFB_EN_SHIFT                    9
#define MT6351_DA_QI_VUSB33_OCFB_EN_MASK                  0x1
#define MT6351_DA_QI_VUSB33_OCFB_EN_SHIFT                 10
#define MT6351_RG_VUSB33_DUMMY_LOAD_EN_MASK               0x1
#define MT6351_RG_VUSB33_DUMMY_LOAD_EN_SHIFT              0
#define MT6351_RG_VUSB33_DUMMY_LOAD_CTRL_MASK             0x1
#define MT6351_RG_VUSB33_DUMMY_LOAD_CTRL_SHIFT            1
#define MT6351_RG_VUSB33_DUMMY_LOAD_MASK                  0x7
#define MT6351_RG_VUSB33_DUMMY_LOAD_SHIFT                 4
#define MT6351_RG_VUSB33_DUMMY_LOAD_SRCLKEN_SEL_MASK      0x7
#define MT6351_RG_VUSB33_DUMMY_LOAD_SRCLKEN_SEL_SHIFT     8
#define MT6351_DA_QI_VUSB33_DUMMY_LOAD_MASK               0x1F
#define MT6351_DA_QI_VUSB33_DUMMY_LOAD_SHIFT              11
#define MT6351_RG_VSIM1_MODE_SET_MASK                     0x1
#define MT6351_RG_VSIM1_MODE_SET_SHIFT                    0
#define MT6351_RG_VSIM1_EN_MASK                           0x1
#define MT6351_RG_VSIM1_EN_SHIFT                          1
#define MT6351_RG_VSIM1_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VSIM1_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VSIM1_ON_CTRL_MASK                      0x1
#define MT6351_RG_VSIM1_ON_CTRL_SHIFT                     3
#define MT6351_RG_VSIM1_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VSIM1_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VSIM1_MODE_MASK                      0x1
#define MT6351_DA_QI_VSIM1_MODE_SHIFT                     8
#define MT6351_RG_VSIM1_STBTD_MASK                        0x3
#define MT6351_RG_VSIM1_STBTD_SHIFT                       9
#define MT6351_RG_VSIM1_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VSIM1_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VSIM1_STB_MASK                       0x1
#define MT6351_DA_QI_VSIM1_STB_SHIFT                      14
#define MT6351_DA_QI_VSIM1_EN_MASK                        0x1
#define MT6351_DA_QI_VSIM1_EN_SHIFT                       15
#define MT6351_RG_VSIM1_OCFB_EN_MASK                      0x1
#define MT6351_RG_VSIM1_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VSIM1_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VSIM1_OCFB_EN_SHIFT                  10
#define MT6351_RG_VSIM1_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VSIM1_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VSIM1_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VSIM1_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VSIM1_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VSIM1_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VSIM1_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VSIM1_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VSIM1_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VSIM1_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VSIM2_MODE_SET_MASK                     0x1
#define MT6351_RG_VSIM2_MODE_SET_SHIFT                    0
#define MT6351_RG_VSIM2_EN_MASK                           0x1
#define MT6351_RG_VSIM2_EN_SHIFT                          1
#define MT6351_RG_VSIM2_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VSIM2_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VSIM2_ON_CTRL_MASK                      0x1
#define MT6351_RG_VSIM2_ON_CTRL_SHIFT                     3
#define MT6351_RG_VSIM2_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VSIM2_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VSIM2_MODE_MASK                      0x1
#define MT6351_DA_QI_VSIM2_MODE_SHIFT                     8
#define MT6351_RG_VSIM2_STBTD_MASK                        0x3
#define MT6351_RG_VSIM2_STBTD_SHIFT                       9
#define MT6351_RG_VSIM2_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VSIM2_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VSIM2_STB_MASK                       0x1
#define MT6351_DA_QI_VSIM2_STB_SHIFT                      14
#define MT6351_DA_QI_VSIM2_EN_MASK                        0x1
#define MT6351_DA_QI_VSIM2_EN_SHIFT                       15
#define MT6351_RG_VSIM2_OCFB_EN_MASK                      0x1
#define MT6351_RG_VSIM2_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VSIM2_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VSIM2_OCFB_EN_SHIFT                  10
#define MT6351_RG_VSIM2_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VSIM2_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VSIM2_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VSIM2_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VSIM2_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VSIM2_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VSIM2_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VSIM2_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VSIM2_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VSIM2_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VEMC_MODE_SET_MASK                      0x1
#define MT6351_RG_VEMC_MODE_SET_SHIFT                     0
#define MT6351_RG_VEMC_EN_MASK                            0x1
#define MT6351_RG_VEMC_EN_SHIFT                           1
#define MT6351_RG_VEMC_MODE_CTRL_MASK                     0x1
#define MT6351_RG_VEMC_MODE_CTRL_SHIFT                    2
#define MT6351_RG_VEMC_ON_CTRL_MASK                       0x1
#define MT6351_RG_VEMC_ON_CTRL_SHIFT                      3
#define MT6351_RG_VEMC_SRCLK_MODE_SEL_MASK                0x7
#define MT6351_RG_VEMC_SRCLK_MODE_SEL_SHIFT               5
#define MT6351_DA_QI_VEMC_MODE_MASK                       0x1
#define MT6351_DA_QI_VEMC_MODE_SHIFT                      8
#define MT6351_RG_VEMC_STBTD_MASK                         0x3
#define MT6351_RG_VEMC_STBTD_SHIFT                        9
#define MT6351_RG_VEMC_SRCLK_EN_SEL_MASK                  0x7
#define MT6351_RG_VEMC_SRCLK_EN_SEL_SHIFT                 11
#define MT6351_DA_QI_VEMC_STB_MASK                        0x1
#define MT6351_DA_QI_VEMC_STB_SHIFT                       14
#define MT6351_DA_QI_VEMC_EN_MASK                         0x1
#define MT6351_DA_QI_VEMC_EN_SHIFT                        15
#define MT6351_RG_VEMC_OCFB_EN_MASK                       0x1
#define MT6351_RG_VEMC_OCFB_EN_SHIFT                      9
#define MT6351_DA_QI_VEMC_OCFB_EN_MASK                    0x1
#define MT6351_DA_QI_VEMC_OCFB_EN_SHIFT                   10
#define MT6351_RG_VEMC_DUMMY_LOAD_EN_MASK                 0x1
#define MT6351_RG_VEMC_DUMMY_LOAD_EN_SHIFT                0
#define MT6351_RG_VEMC_DUMMY_LOAD_CTRL_MASK               0x1
#define MT6351_RG_VEMC_DUMMY_LOAD_CTRL_SHIFT              1
#define MT6351_RG_VEMC_DUMMY_LOAD_MASK                    0x7
#define MT6351_RG_VEMC_DUMMY_LOAD_SHIFT                   4
#define MT6351_RG_VEMC_DUMMY_LOAD_SRCLKEN_SEL_MASK        0x7
#define MT6351_RG_VEMC_DUMMY_LOAD_SRCLKEN_SEL_SHIFT       8
#define MT6351_DA_QI_VEMC_DUMMY_LOAD_MASK                 0x1F
#define MT6351_DA_QI_VEMC_DUMMY_LOAD_SHIFT                11
#define MT6351_RG_VMCH_MODE_SET_MASK                      0x1
#define MT6351_RG_VMCH_MODE_SET_SHIFT                     0
#define MT6351_RG_VMCH_EN_MASK                            0x1
#define MT6351_RG_VMCH_EN_SHIFT                           1
#define MT6351_RG_VMCH_MODE_CTRL_MASK                     0x1
#define MT6351_RG_VMCH_MODE_CTRL_SHIFT                    2
#define MT6351_RG_VMCH_ON_CTRL_MASK                       0x1
#define MT6351_RG_VMCH_ON_CTRL_SHIFT                      3
#define MT6351_RG_VMCH_SRCLK_MODE_SEL_MASK                0x7
#define MT6351_RG_VMCH_SRCLK_MODE_SEL_SHIFT               5
#define MT6351_DA_QI_VMCH_MODE_MASK                       0x1
#define MT6351_DA_QI_VMCH_MODE_SHIFT                      8
#define MT6351_RG_VMCH_STBTD_MASK                         0x3
#define MT6351_RG_VMCH_STBTD_SHIFT                        9
#define MT6351_RG_VMCH_SRCLK_EN_SEL_MASK                  0x7
#define MT6351_RG_VMCH_SRCLK_EN_SEL_SHIFT                 11
#define MT6351_DA_QI_VMCH_STB_MASK                        0x1
#define MT6351_DA_QI_VMCH_STB_SHIFT                       14
#define MT6351_DA_QI_VMCH_EN_MASK                         0x1
#define MT6351_DA_QI_VMCH_EN_SHIFT                        15
#define MT6351_RG_VMCH_OCFB_EN_MASK                       0x1
#define MT6351_RG_VMCH_OCFB_EN_SHIFT                      9
#define MT6351_DA_QI_VMCH_OCFB_EN_MASK                    0x1
#define MT6351_DA_QI_VMCH_OCFB_EN_SHIFT                   10
#define MT6351_RG_VMCH_DUMMY_LOAD_EN_MASK                 0x1
#define MT6351_RG_VMCH_DUMMY_LOAD_EN_SHIFT                0
#define MT6351_RG_VMCH_DUMMY_LOAD_CTRL_MASK               0x1
#define MT6351_RG_VMCH_DUMMY_LOAD_CTRL_SHIFT              1
#define MT6351_RG_VMCH_DUMMY_LOAD_MASK                    0x7
#define MT6351_RG_VMCH_DUMMY_LOAD_SHIFT                   4
#define MT6351_RG_VMCH_DUMMY_LOAD_SRCLKEN_SEL_MASK        0x7
#define MT6351_RG_VMCH_DUMMY_LOAD_SRCLKEN_SEL_SHIFT       8
#define MT6351_DA_QI_VMCH_DUMMY_LOAD_MASK                 0x1F
#define MT6351_DA_QI_VMCH_DUMMY_LOAD_SHIFT                11
#define MT6351_RG_VIO28_MODE_SET_MASK                     0x1
#define MT6351_RG_VIO28_MODE_SET_SHIFT                    0
#define MT6351_RG_VIO28_EN_MASK                           0x1
#define MT6351_RG_VIO28_EN_SHIFT                          1
#define MT6351_RG_VIO28_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VIO28_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VIO28_ON_CTRL_MASK                      0x1
#define MT6351_RG_VIO28_ON_CTRL_SHIFT                     3
#define MT6351_RG_VIO28_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VIO28_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VIO28_MODE_MASK                      0x1
#define MT6351_DA_QI_VIO28_MODE_SHIFT                     8
#define MT6351_RG_VIO28_STBTD_MASK                        0x3
#define MT6351_RG_VIO28_STBTD_SHIFT                       9
#define MT6351_RG_VIO28_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VIO28_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VIO28_STB_MASK                       0x1
#define MT6351_DA_QI_VIO28_STB_SHIFT                      14
#define MT6351_DA_QI_VIO28_EN_MASK                        0x1
#define MT6351_DA_QI_VIO28_EN_SHIFT                       15
#define MT6351_RG_VIO28_OCFB_EN_MASK                      0x1
#define MT6351_RG_VIO28_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VIO28_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VIO28_OCFB_EN_SHIFT                  10
#define MT6351_RG_VIO28_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VIO28_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VIO28_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VIO28_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VIO28_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VIO28_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VIO28_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VIO28_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VIO28_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VIO28_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VIBR_MODE_SET_MASK                      0x1
#define MT6351_RG_VIBR_MODE_SET_SHIFT                     0
#define MT6351_RG_VIBR_EN_MASK                            0x1
#define MT6351_RG_VIBR_EN_SHIFT                           1
#define MT6351_RG_VIBR_MODE_CTRL_MASK                     0x1
#define MT6351_RG_VIBR_MODE_CTRL_SHIFT                    2
#define MT6351_RG_VIBR_ON_CTRL_MASK                       0x1
#define MT6351_RG_VIBR_ON_CTRL_SHIFT                      3
#define MT6351_RG_VIBR_THER_SDN_EN_MASK                   0x1
#define MT6351_RG_VIBR_THER_SDN_EN_SHIFT                  4
#define MT6351_RG_VIBR_SRCLK_MODE_SEL_MASK                0x7
#define MT6351_RG_VIBR_SRCLK_MODE_SEL_SHIFT               5
#define MT6351_DA_QI_VIBR_MODE_MASK                       0x1
#define MT6351_DA_QI_VIBR_MODE_SHIFT                      8
#define MT6351_RG_VIBR_STBTD_MASK                         0x3
#define MT6351_RG_VIBR_STBTD_SHIFT                        9
#define MT6351_RG_VIBR_SRCLK_EN_SEL_MASK                  0x7
#define MT6351_RG_VIBR_SRCLK_EN_SEL_SHIFT                 11
#define MT6351_DA_QI_VIBR_STB_MASK                        0x1
#define MT6351_DA_QI_VIBR_STB_SHIFT                       14
#define MT6351_DA_QI_VIBR_EN_MASK                         0x1
#define MT6351_DA_QI_VIBR_EN_SHIFT                        15
#define MT6351_RG_VIBR_OCFB_EN_MASK                       0x1
#define MT6351_RG_VIBR_OCFB_EN_SHIFT                      9
#define MT6351_DA_QI_VIBR_OCFB_EN_MASK                    0x1
#define MT6351_DA_QI_VIBR_OCFB_EN_SHIFT                   10
#define MT6351_RG_VIBR_DUMMY_LOAD_EN_MASK                 0x1
#define MT6351_RG_VIBR_DUMMY_LOAD_EN_SHIFT                0
#define MT6351_RG_VIBR_DUMMY_LOAD_CTRL_MASK               0x1
#define MT6351_RG_VIBR_DUMMY_LOAD_CTRL_SHIFT              1
#define MT6351_RG_VIBR_DUMMY_LOAD_MASK                    0x7
#define MT6351_RG_VIBR_DUMMY_LOAD_SHIFT                   4
#define MT6351_RG_VIBR_DUMMY_LOAD_SRCLKEN_SEL_MASK        0x7
#define MT6351_RG_VIBR_DUMMY_LOAD_SRCLKEN_SEL_SHIFT       8
#define MT6351_DA_QI_VIBR_DUMMY_LOAD_MASK                 0x1F
#define MT6351_DA_QI_VIBR_DUMMY_LOAD_SHIFT                11
#define MT6351_RG_VCAMD_MODE_SET_MASK                     0x1
#define MT6351_RG_VCAMD_MODE_SET_SHIFT                    0
#define MT6351_RG_VCAMD_EN_MASK                           0x1
#define MT6351_RG_VCAMD_EN_SHIFT                          1
#define MT6351_RG_VCAMD_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VCAMD_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VCAMD_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VCAMD_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VCAMD_MODE_MASK                      0x1
#define MT6351_DA_QI_VCAMD_MODE_SHIFT                     8
#define MT6351_RG_VCAMD_STBTD_MASK                        0x3
#define MT6351_RG_VCAMD_STBTD_SHIFT                       9
#define MT6351_DA_QI_VCAMD_STB_MASK                       0x1
#define MT6351_DA_QI_VCAMD_STB_SHIFT                      14
#define MT6351_DA_QI_VCAMD_EN_MASK                        0x1
#define MT6351_DA_QI_VCAMD_EN_SHIFT                       15
#define MT6351_RG_VCAMD_OCFB_EN_MASK                      0x1
#define MT6351_RG_VCAMD_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VCAMD_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VCAMD_OCFB_EN_SHIFT                  10
#define MT6351_RG_VCAMD_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VCAMD_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VCAMD_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VCAMD_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VCAMD_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VCAMD_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VCAMD_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VCAMD_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VCAMD_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VCAMD_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VRF18_MODE_SET_MASK                     0x1
#define MT6351_RG_VRF18_MODE_SET_SHIFT                    0
#define MT6351_RG_VRF18_EN_MASK                           0x1
#define MT6351_RG_VRF18_EN_SHIFT                          1
#define MT6351_RG_VRF18_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VRF18_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VRF18_ON_CTRL_MASK                      0x1
#define MT6351_RG_VRF18_ON_CTRL_SHIFT                     3
#define MT6351_RG_VRF18_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VRF18_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VRF18_MODE_MASK                      0x1
#define MT6351_DA_QI_VRF18_MODE_SHIFT                     8
#define MT6351_RG_VRF18_STBTD_MASK                        0x3
#define MT6351_RG_VRF18_STBTD_SHIFT                       9
#define MT6351_RG_VRF18_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VRF18_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VRF18_STB_MASK                       0x1
#define MT6351_DA_QI_VRF18_STB_SHIFT                      14
#define MT6351_DA_QI_VRF18_EN_MASK                        0x1
#define MT6351_DA_QI_VRF18_EN_SHIFT                       15
#define MT6351_RG_VRF18_OCFB_EN_MASK                      0x1
#define MT6351_RG_VRF18_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VRF18_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VRF18_OCFB_EN_SHIFT                  10
#define MT6351_RG_VRF18_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VRF18_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VRF18_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VRF18_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VRF18_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VRF18_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VRF18_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VRF18_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VRF18_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VRF18_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VIO18_MODE_SET_MASK                     0x1
#define MT6351_RG_VIO18_MODE_SET_SHIFT                    0
#define MT6351_RG_VIO18_EN_MASK                           0x1
#define MT6351_RG_VIO18_EN_SHIFT                          1
#define MT6351_RG_VIO18_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VIO18_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VIO18_ON_CTRL_MASK                      0x1
#define MT6351_RG_VIO18_ON_CTRL_SHIFT                     3
#define MT6351_RG_VIO18_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VIO18_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VIO18_MODE_MASK                      0x1
#define MT6351_DA_QI_VIO18_MODE_SHIFT                     8
#define MT6351_RG_VIO18_STBTD_MASK                        0x3
#define MT6351_RG_VIO18_STBTD_SHIFT                       9
#define MT6351_RG_VIO18_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VIO18_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VIO18_STB_MASK                       0x1
#define MT6351_DA_QI_VIO18_STB_SHIFT                      14
#define MT6351_DA_QI_VIO18_EN_MASK                        0x1
#define MT6351_DA_QI_VIO18_EN_SHIFT                       15
#define MT6351_RG_VIO18_OCFB_EN_MASK                      0x1
#define MT6351_RG_VIO18_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VIO18_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VIO18_OCFB_EN_SHIFT                  10
#define MT6351_RG_VIO18_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VIO18_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VIO18_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VIO18_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VIO18_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VIO18_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VIO18_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VIO18_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VIO18_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VIO18_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VCN18_MODE_SET_MASK                     0x1
#define MT6351_RG_VCN18_MODE_SET_SHIFT                    0
#define MT6351_RG_VCN18_EN_MASK                           0x1
#define MT6351_RG_VCN18_EN_SHIFT                          1
#define MT6351_RG_VCN18_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VCN18_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VCN18_ON_CTRL_MASK                      0x1
#define MT6351_RG_VCN18_ON_CTRL_SHIFT                     3
#define MT6351_RG_VCN18_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VCN18_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VCN18_MODE_MASK                      0x1
#define MT6351_DA_QI_VCN18_MODE_SHIFT                     8
#define MT6351_RG_VCN18_STBTD_MASK                        0x3
#define MT6351_RG_VCN18_STBTD_SHIFT                       9
#define MT6351_RG_VCN18_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VCN18_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VCN18_STB_MASK                       0x1
#define MT6351_DA_QI_VCN18_STB_SHIFT                      14
#define MT6351_DA_QI_VCN18_EN_MASK                        0x1
#define MT6351_DA_QI_VCN18_EN_SHIFT                       15
#define MT6351_RG_VCN18_OCFB_EN_MASK                      0x1
#define MT6351_RG_VCN18_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VCN18_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VCN18_OCFB_EN_SHIFT                  10
#define MT6351_RG_VCN18_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VCN18_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VCN18_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VCN18_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VCN18_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VCN18_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VCN18_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VCN18_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VCN18_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VCN18_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VCAMIO_MODE_SET_MASK                    0x1
#define MT6351_RG_VCAMIO_MODE_SET_SHIFT                   0
#define MT6351_RG_VCAMIO_EN_MASK                          0x1
#define MT6351_RG_VCAMIO_EN_SHIFT                         1
#define MT6351_RG_VCAMIO_MODE_CTRL_MASK                   0x1
#define MT6351_RG_VCAMIO_MODE_CTRL_SHIFT                  2
#define MT6351_RG_VCAMIO_SRCLK_MODE_SEL_MASK              0x7
#define MT6351_RG_VCAMIO_SRCLK_MODE_SEL_SHIFT             5
#define MT6351_DA_QI_VCAMIO_MODE_MASK                     0x1
#define MT6351_DA_QI_VCAMIO_MODE_SHIFT                    8
#define MT6351_RG_VCAMIO_STBTD_MASK                       0x3
#define MT6351_RG_VCAMIO_STBTD_SHIFT                      9
#define MT6351_DA_QI_VCAMIO_STB_MASK                      0x1
#define MT6351_DA_QI_VCAMIO_STB_SHIFT                     14
#define MT6351_DA_QI_VCAMIO_EN_MASK                       0x1
#define MT6351_DA_QI_VCAMIO_EN_SHIFT                      15
#define MT6351_RG_VCAMIO_OCFB_EN_MASK                     0x1
#define MT6351_RG_VCAMIO_OCFB_EN_SHIFT                    9
#define MT6351_DA_QI_VCAMIO_OCFB_EN_MASK                  0x1
#define MT6351_DA_QI_VCAMIO_OCFB_EN_SHIFT                 10
#define MT6351_RG_VCAMIO_DUMMY_LOAD_EN_MASK               0x1
#define MT6351_RG_VCAMIO_DUMMY_LOAD_EN_SHIFT              0
#define MT6351_RG_VCAMIO_DUMMY_LOAD_CTRL_MASK             0x1
#define MT6351_RG_VCAMIO_DUMMY_LOAD_CTRL_SHIFT            1
#define MT6351_RG_VCAMIO_DUMMY_LOAD_MASK                  0x7
#define MT6351_RG_VCAMIO_DUMMY_LOAD_SHIFT                 4
#define MT6351_RG_VCAMIO_DUMMY_LOAD_SRCLKEN_SEL_MASK      0x7
#define MT6351_RG_VCAMIO_DUMMY_LOAD_SRCLKEN_SEL_SHIFT     8
#define MT6351_DA_QI_VCAMIO_DUMMY_LOAD_MASK               0x1F
#define MT6351_DA_QI_VCAMIO_DUMMY_LOAD_SHIFT              11
#define MT6351_RG_VSRAM_PROC_MODE_SET_MASK                0x1
#define MT6351_RG_VSRAM_PROC_MODE_SET_SHIFT               0
#define MT6351_RG_VSRAM_PROC_EN_MASK                      0x1
#define MT6351_RG_VSRAM_PROC_EN_SHIFT                     1
#define MT6351_RG_VSRAM_PROC_MODE_CTRL_MASK               0x1
#define MT6351_RG_VSRAM_PROC_MODE_CTRL_SHIFT              2
#define MT6351_RG_VSRAM_PROC_ON_CTRL_MASK                 0x1
#define MT6351_RG_VSRAM_PROC_ON_CTRL_SHIFT                3
#define MT6351_RG_VSRAM_PROC_SRCLK_MODE_SEL_MASK          0x7
#define MT6351_RG_VSRAM_PROC_SRCLK_MODE_SEL_SHIFT         5
#define MT6351_DA_QI_VSRAM_PROC_MODE_MASK                 0x1
#define MT6351_DA_QI_VSRAM_PROC_MODE_SHIFT                8
#define MT6351_RG_VSRAM_PROC_STBTD_MASK                   0x3
#define MT6351_RG_VSRAM_PROC_STBTD_SHIFT                  9
#define MT6351_RG_VSRAM_PROC_SRCLK_EN_SEL_MASK            0x7
#define MT6351_RG_VSRAM_PROC_SRCLK_EN_SEL_SHIFT           11
#define MT6351_DA_QI_VSRAM_PROC_STB_MASK                  0x1
#define MT6351_DA_QI_VSRAM_PROC_STB_SHIFT                 14
#define MT6351_DA_QI_VSRAM_PROC_EN_MASK                   0x1
#define MT6351_DA_QI_VSRAM_PROC_EN_SHIFT                  15
#define MT6351_RG_VSRAM_PROC_OCFB_EN_MASK                 0x1
#define MT6351_RG_VSRAM_PROC_OCFB_EN_SHIFT                9
#define MT6351_DA_QI_VSRAM_PROC_OCFB_EN_MASK              0x1
#define MT6351_DA_QI_VSRAM_PROC_OCFB_EN_SHIFT             10
#define MT6351_RG_VSRAM_PROC_DUMMY_LOAD_EN_MASK           0x1
#define MT6351_RG_VSRAM_PROC_DUMMY_LOAD_EN_SHIFT          0
#define MT6351_RG_VSRAM_PROC_DUMMY_LOAD_CTRL_MASK         0x1
#define MT6351_RG_VSRAM_PROC_DUMMY_LOAD_CTRL_SHIFT        1
#define MT6351_RG_VSRAM_PROC_DUMMY_LOAD_MASK              0x7
#define MT6351_RG_VSRAM_PROC_DUMMY_LOAD_SHIFT             4
#define MT6351_RG_VSRAM_PROC_DUMMY_LOAD_SRCLKEN_SEL_MASK  0x7
#define MT6351_RG_VSRAM_PROC_DUMMY_LOAD_SRCLKEN_SEL_SHIFT 8
#define MT6351_DA_QI_VSRAM_PROC_DUMMY_LOAD_MASK           0x1F
#define MT6351_DA_QI_VSRAM_PROC_DUMMY_LOAD_SHIFT          11
#define MT6351_RG_VXO22_MODE_SET_MASK                     0x1
#define MT6351_RG_VXO22_MODE_SET_SHIFT                    0
#define MT6351_RG_VXO22_EN_MASK                           0x1
#define MT6351_RG_VXO22_EN_SHIFT                          1
#define MT6351_RG_VXO22_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VXO22_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VXO22_ON_CTRL_MASK                      0x1
#define MT6351_RG_VXO22_ON_CTRL_SHIFT                     3
#define MT6351_RG_VXO22_SWITCH_MASK                       0x1
#define MT6351_RG_VXO22_SWITCH_SHIFT                      4
#define MT6351_RG_VXO22_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VXO22_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VXO22_MODE_MASK                      0x1
#define MT6351_DA_QI_VXO22_MODE_SHIFT                     8
#define MT6351_RG_VXO22_STBTD_MASK                        0x3
#define MT6351_RG_VXO22_STBTD_SHIFT                       9
#define MT6351_RG_VXO22_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VXO22_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VXO22_STB_MASK                       0x1
#define MT6351_DA_QI_VXO22_STB_SHIFT                      14
#define MT6351_DA_QI_VXO22_EN_MASK                        0x1
#define MT6351_DA_QI_VXO22_EN_SHIFT                       15
#define MT6351_RG_VXO22_OCFB_EN_MASK                      0x1
#define MT6351_RG_VXO22_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VXO22_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VXO22_OCFB_EN_SHIFT                  10
#define MT6351_RG_VRF12_MODE_SET_MASK                     0x1
#define MT6351_RG_VRF12_MODE_SET_SHIFT                    0
#define MT6351_RG_VRF12_EN_MASK                           0x1
#define MT6351_RG_VRF12_EN_SHIFT                          1
#define MT6351_RG_VRF12_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VRF12_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VRF12_ON_CTRL_MASK                      0x1
#define MT6351_RG_VRF12_ON_CTRL_SHIFT                     3
#define MT6351_RG_VRF12_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VRF12_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VRF12_MODE_MASK                      0x1
#define MT6351_DA_QI_VRF12_MODE_SHIFT                     8
#define MT6351_RG_VRF12_STBTD_MASK                        0x3
#define MT6351_RG_VRF12_STBTD_SHIFT                       9
#define MT6351_RG_VRF12_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VRF12_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VRF12_STB_MASK                       0x1
#define MT6351_DA_QI_VRF12_STB_SHIFT                      14
#define MT6351_DA_QI_VRF12_EN_MASK                        0x1
#define MT6351_DA_QI_VRF12_EN_SHIFT                       15
#define MT6351_RG_VRF12_OCFB_EN_MASK                      0x1
#define MT6351_RG_VRF12_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VRF12_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VRF12_OCFB_EN_SHIFT                  10
#define MT6351_RG_VRF12_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VRF12_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VRF12_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VRF12_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VRF12_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VRF12_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VRF12_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VRF12_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VRF12_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VRF12_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VA10_MODE_SET_MASK                      0x1
#define MT6351_RG_VA10_MODE_SET_SHIFT                     0
#define MT6351_RG_VA10_EN_MASK                            0x1
#define MT6351_RG_VA10_EN_SHIFT                           1
#define MT6351_RG_VA10_MODE_CTRL_MASK                     0x1
#define MT6351_RG_VA10_MODE_CTRL_SHIFT                    2
#define MT6351_RG_VA10_ON_CTRL_MASK                       0x1
#define MT6351_RG_VA10_ON_CTRL_SHIFT                      3
#define MT6351_RG_VA10_SRCLK_MODE_SEL_MASK                0x7
#define MT6351_RG_VA10_SRCLK_MODE_SEL_SHIFT               5
#define MT6351_DA_QI_VA10_MODE_MASK                       0x1
#define MT6351_DA_QI_VA10_MODE_SHIFT                      8
#define MT6351_RG_VA10_STBTD_MASK                         0x3
#define MT6351_RG_VA10_STBTD_SHIFT                        9
#define MT6351_RG_VA10_SRCLK_EN_SEL_MASK                  0x7
#define MT6351_RG_VA10_SRCLK_EN_SEL_SHIFT                 11
#define MT6351_DA_QI_VA10_STB_MASK                        0x1
#define MT6351_DA_QI_VA10_STB_SHIFT                       14
#define MT6351_DA_QI_VA10_EN_MASK                         0x1
#define MT6351_DA_QI_VA10_EN_SHIFT                        15
#define MT6351_RG_VA10_OCFB_EN_MASK                       0x1
#define MT6351_RG_VA10_OCFB_EN_SHIFT                      9
#define MT6351_DA_QI_VA10_OCFB_EN_MASK                    0x1
#define MT6351_DA_QI_VA10_OCFB_EN_SHIFT                   10
#define MT6351_RG_VA10_DUMMY_LOAD_EN_MASK                 0x1
#define MT6351_RG_VA10_DUMMY_LOAD_EN_SHIFT                0
#define MT6351_RG_VA10_DUMMY_LOAD_CTRL_MASK               0x1
#define MT6351_RG_VA10_DUMMY_LOAD_CTRL_SHIFT              1
#define MT6351_RG_VA10_DUMMY_LOAD_MASK                    0x7
#define MT6351_RG_VA10_DUMMY_LOAD_SHIFT                   4
#define MT6351_RG_VA10_DUMMY_LOAD_SRCLKEN_SEL_MASK        0x7
#define MT6351_RG_VA10_DUMMY_LOAD_SRCLKEN_SEL_SHIFT       8
#define MT6351_DA_QI_VA10_DUMMY_LOAD_MASK                 0x1F
#define MT6351_DA_QI_VA10_DUMMY_LOAD_SHIFT                11
#define MT6351_RG_VDRAM_MODE_SET_MASK                     0x1
#define MT6351_RG_VDRAM_MODE_SET_SHIFT                    0
#define MT6351_RG_VDRAM_EN_MASK                           0x1
#define MT6351_RG_VDRAM_EN_SHIFT                          1
#define MT6351_RG_VDRAM_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VDRAM_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VDRAM_ON_CTRL_MASK                      0x1
#define MT6351_RG_VDRAM_ON_CTRL_SHIFT                     3
#define MT6351_RG_VDRAM_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VDRAM_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VDRAM_MODE_MASK                      0x1
#define MT6351_DA_QI_VDRAM_MODE_SHIFT                     8
#define MT6351_RG_VDRAM_STBTD_MASK                        0x3
#define MT6351_RG_VDRAM_STBTD_SHIFT                       9
#define MT6351_RG_VDRAM_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VDRAM_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VDRAM_STB_MASK                       0x1
#define MT6351_DA_QI_VDRAM_STB_SHIFT                      14
#define MT6351_DA_QI_VDRAM_EN_MASK                        0x1
#define MT6351_DA_QI_VDRAM_EN_SHIFT                       15
#define MT6351_RG_VDRAM_OCFB_EN_MASK                      0x1
#define MT6351_RG_VDRAM_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VDRAM_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VDRAM_OCFB_EN_SHIFT                  10
#define MT6351_RG_VDRAM_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VDRAM_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VDRAM_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VDRAM_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VDRAM_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VDRAM_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VDRAM_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VDRAM_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VDRAM_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VDRAM_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VMIPI_MODE_SET_MASK                     0x1
#define MT6351_RG_VMIPI_MODE_SET_SHIFT                    0
#define MT6351_RG_VMIPI_EN_MASK                           0x1
#define MT6351_RG_VMIPI_EN_SHIFT                          1
#define MT6351_RG_VMIPI_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VMIPI_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VMIPI_ON_CTRL_MASK                      0x1
#define MT6351_RG_VMIPI_ON_CTRL_SHIFT                     3
#define MT6351_RG_VMIPI_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VMIPI_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VMIPI_MODE_MASK                      0x1
#define MT6351_DA_QI_VMIPI_MODE_SHIFT                     8
#define MT6351_RG_VMIPI_STBTD_MASK                        0x3
#define MT6351_RG_VMIPI_STBTD_SHIFT                       9
#define MT6351_RG_VMIPI_SRCLK_EN_SEL_MASK                 0x7
#define MT6351_RG_VMIPI_SRCLK_EN_SEL_SHIFT                11
#define MT6351_DA_QI_VMIPI_STB_MASK                       0x1
#define MT6351_DA_QI_VMIPI_STB_SHIFT                      14
#define MT6351_DA_QI_VMIPI_EN_MASK                        0x1
#define MT6351_DA_QI_VMIPI_EN_SHIFT                       15
#define MT6351_RG_VMIPI_OCFB_EN_MASK                      0x1
#define MT6351_RG_VMIPI_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VMIPI_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VMIPI_OCFB_EN_SHIFT                  10
#define MT6351_RG_VMIPI_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VMIPI_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VMIPI_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VMIPI_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VMIPI_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VMIPI_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VMIPI_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VMIPI_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VMIPI_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VMIPI_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VGP3_MODE_SET_MASK                      0x1
#define MT6351_RG_VGP3_MODE_SET_SHIFT                     0
#define MT6351_RG_VGP3_EN_MASK                            0x1
#define MT6351_RG_VGP3_EN_SHIFT                           1
#define MT6351_RG_VGP3_MODE_CTRL_MASK                     0x1
#define MT6351_RG_VGP3_MODE_CTRL_SHIFT                    2
#define MT6351_RG_VGP3_ON_CTRL_MASK                       0x1
#define MT6351_RG_VGP3_ON_CTRL_SHIFT                      3
#define MT6351_RG_VGP3_SRCLK_MODE_SEL_MASK                0x7
#define MT6351_RG_VGP3_SRCLK_MODE_SEL_SHIFT               5
#define MT6351_DA_QI_VGP3_MODE_MASK                       0x1
#define MT6351_DA_QI_VGP3_MODE_SHIFT                      8
#define MT6351_RG_VGP3_STBTD_MASK                         0x3
#define MT6351_RG_VGP3_STBTD_SHIFT                        9
#define MT6351_RG_VGP3_SRCLK_EN_SEL_MASK                  0x7
#define MT6351_RG_VGP3_SRCLK_EN_SEL_SHIFT                 11
#define MT6351_DA_QI_VGP3_STB_MASK                        0x1
#define MT6351_DA_QI_VGP3_STB_SHIFT                       14
#define MT6351_DA_QI_VGP3_EN_MASK                         0x1
#define MT6351_DA_QI_VGP3_EN_SHIFT                        15
#define MT6351_RG_VGP3_OCFB_EN_MASK                       0x1
#define MT6351_RG_VGP3_OCFB_EN_SHIFT                      9
#define MT6351_DA_QI_VGP3_OCFB_EN_MASK                    0x1
#define MT6351_DA_QI_VGP3_OCFB_EN_SHIFT                   10
#define MT6351_RG_VGP3_DUMMY_LOAD_EN_MASK                 0x1
#define MT6351_RG_VGP3_DUMMY_LOAD_EN_SHIFT                0
#define MT6351_RG_VGP3_DUMMY_LOAD_CTRL_MASK               0x1
#define MT6351_RG_VGP3_DUMMY_LOAD_CTRL_SHIFT              1
#define MT6351_RG_VGP3_DUMMY_LOAD_MASK                    0x7
#define MT6351_RG_VGP3_DUMMY_LOAD_SHIFT                   4
#define MT6351_RG_VGP3_DUMMY_LOAD_SRCLKEN_SEL_MASK        0x7
#define MT6351_RG_VGP3_DUMMY_LOAD_SRCLKEN_SEL_SHIFT       8
#define MT6351_DA_QI_VGP3_DUMMY_LOAD_MASK                 0x1F
#define MT6351_DA_QI_VGP3_DUMMY_LOAD_SHIFT                11
#define MT6351_RG_VBIF28_MODE_SET_MASK                    0x1
#define MT6351_RG_VBIF28_MODE_SET_SHIFT                   0
#define MT6351_RG_VBIF28_EN_MASK                          0x1
#define MT6351_RG_VBIF28_EN_SHIFT                         1
#define MT6351_RG_VBIF28_MODE_CTRL_MASK                   0x1
#define MT6351_RG_VBIF28_MODE_CTRL_SHIFT                  2
#define MT6351_RG_VBIF28_ON_CTRL_MASK                     0x1
#define MT6351_RG_VBIF28_ON_CTRL_SHIFT                    3
#define MT6351_RG_VBIF28_SRCLK_MODE_SEL_MASK              0x7
#define MT6351_RG_VBIF28_SRCLK_MODE_SEL_SHIFT             5
#define MT6351_DA_QI_VBIF28_MODE_MASK                     0x1
#define MT6351_DA_QI_VBIF28_MODE_SHIFT                    8
#define MT6351_RG_VBIF28_STBTD_MASK                       0x3
#define MT6351_RG_VBIF28_STBTD_SHIFT                      9
#define MT6351_RG_VBIF28_SRCLK_EN_SEL_MASK                0x7
#define MT6351_RG_VBIF28_SRCLK_EN_SEL_SHIFT               11
#define MT6351_DA_QI_VBIF28_STB_MASK                      0x1
#define MT6351_DA_QI_VBIF28_STB_SHIFT                     14
#define MT6351_DA_QI_VBIF28_EN_MASK                       0x1
#define MT6351_DA_QI_VBIF28_EN_SHIFT                      15
#define MT6351_RG_VBIF28_OCFB_EN_MASK                     0x1
#define MT6351_RG_VBIF28_OCFB_EN_SHIFT                    9
#define MT6351_DA_QI_VBIF28_OCFB_EN_MASK                  0x1
#define MT6351_DA_QI_VBIF28_OCFB_EN_SHIFT                 10
#define MT6351_RG_VBIF28_DUMMY_LOAD_EN_MASK               0x1
#define MT6351_RG_VBIF28_DUMMY_LOAD_EN_SHIFT              0
#define MT6351_RG_VBIF28_DUMMY_LOAD_CTRL_MASK             0x1
#define MT6351_RG_VBIF28_DUMMY_LOAD_CTRL_SHIFT            1
#define MT6351_RG_VBIF28_DUMMY_LOAD_MASK                  0x7
#define MT6351_RG_VBIF28_DUMMY_LOAD_SHIFT                 4
#define MT6351_RG_VBIF28_DUMMY_LOAD_SRCLKEN_SEL_MASK      0x7
#define MT6351_RG_VBIF28_DUMMY_LOAD_SRCLKEN_SEL_SHIFT     8
#define MT6351_DA_QI_VBIF28_DUMMY_LOAD_MASK               0x1F
#define MT6351_DA_QI_VBIF28_DUMMY_LOAD_SHIFT              11
#define MT6351_RG_VEFUSE_MODE_SET_MASK                    0x1
#define MT6351_RG_VEFUSE_MODE_SET_SHIFT                   0
#define MT6351_RG_VEFUSE_EN_MASK                          0x1
#define MT6351_RG_VEFUSE_EN_SHIFT                         1
#define MT6351_RG_VEFUSE_MODE_CTRL_MASK                   0x1
#define MT6351_RG_VEFUSE_MODE_CTRL_SHIFT                  2
#define MT6351_RG_VEFUSE_SRCLK_MODE_SEL_MASK              0x7
#define MT6351_RG_VEFUSE_SRCLK_MODE_SEL_SHIFT             5
#define MT6351_DA_QI_VEFUSE_MODE_MASK                     0x1
#define MT6351_DA_QI_VEFUSE_MODE_SHIFT                    8
#define MT6351_RG_VEFUSE_STBTD_MASK                       0x3
#define MT6351_RG_VEFUSE_STBTD_SHIFT                      9
#define MT6351_DA_QI_VEFUSE_STB_MASK                      0x1
#define MT6351_DA_QI_VEFUSE_STB_SHIFT                     14
#define MT6351_DA_QI_VEFUSE_EN_MASK                       0x1
#define MT6351_DA_QI_VEFUSE_EN_SHIFT                      15
#define MT6351_RG_VEFUSE_OCFB_EN_MASK                     0x1
#define MT6351_RG_VEFUSE_OCFB_EN_SHIFT                    9
#define MT6351_DA_QI_VEFUSE_OCFB_EN_MASK                  0x1
#define MT6351_DA_QI_VEFUSE_OCFB_EN_SHIFT                 10
#define MT6351_RG_VEFUSE_DUMMY_LOAD_EN_MASK               0x1
#define MT6351_RG_VEFUSE_DUMMY_LOAD_EN_SHIFT              0
#define MT6351_RG_VEFUSE_DUMMY_LOAD_CTRL_MASK             0x1
#define MT6351_RG_VEFUSE_DUMMY_LOAD_CTRL_SHIFT            1
#define MT6351_RG_VEFUSE_DUMMY_LOAD_MASK                  0x7
#define MT6351_RG_VEFUSE_DUMMY_LOAD_SHIFT                 4
#define MT6351_RG_VEFUSE_DUMMY_LOAD_SRCLKEN_SEL_MASK      0x7
#define MT6351_RG_VEFUSE_DUMMY_LOAD_SRCLKEN_SEL_SHIFT     8
#define MT6351_DA_QI_VEFUSE_DUMMY_LOAD_MASK               0x1F
#define MT6351_DA_QI_VEFUSE_DUMMY_LOAD_SHIFT              11
#define MT6351_RG_VCN33_MODE_SET_MASK                     0x1
#define MT6351_RG_VCN33_MODE_SET_SHIFT                    0
#define MT6351_RG_VCN33_MODE_CTRL_MASK                    0x1
#define MT6351_RG_VCN33_MODE_CTRL_SHIFT                   2
#define MT6351_RG_VCN33_SRCLK_MODE_SEL_MASK               0x7
#define MT6351_RG_VCN33_SRCLK_MODE_SEL_SHIFT              5
#define MT6351_DA_QI_VCN33_MODE_MASK                      0x1
#define MT6351_DA_QI_VCN33_MODE_SHIFT                     8
#define MT6351_RG_VCN33_STBTD_MASK                        0x3
#define MT6351_RG_VCN33_STBTD_SHIFT                       9
#define MT6351_DA_QI_VCN33_STB_MASK                       0x1
#define MT6351_DA_QI_VCN33_STB_SHIFT                      14
#define MT6351_DA_QI_VCN33_EN_MASK                        0x1
#define MT6351_DA_QI_VCN33_EN_SHIFT                       15
#define MT6351_RG_VCN33_OCFB_EN_MASK                      0x1
#define MT6351_RG_VCN33_OCFB_EN_SHIFT                     9
#define MT6351_DA_QI_VCN33_OCFB_EN_MASK                   0x1
#define MT6351_DA_QI_VCN33_OCFB_EN_SHIFT                  10
#define MT6351_RG_VCN33_DUMMY_LOAD_EN_MASK                0x1
#define MT6351_RG_VCN33_DUMMY_LOAD_EN_SHIFT               0
#define MT6351_RG_VCN33_DUMMY_LOAD_CTRL_MASK              0x1
#define MT6351_RG_VCN33_DUMMY_LOAD_CTRL_SHIFT             1
#define MT6351_RG_VCN33_DUMMY_LOAD_MASK                   0x7
#define MT6351_RG_VCN33_DUMMY_LOAD_SHIFT                  4
#define MT6351_RG_VCN33_DUMMY_LOAD_SRCLKEN_SEL_MASK       0x7
#define MT6351_RG_VCN33_DUMMY_LOAD_SRCLKEN_SEL_SHIFT      8
#define MT6351_DA_QI_VCN33_DUMMY_LOAD_MASK                0x1F
#define MT6351_DA_QI_VCN33_DUMMY_LOAD_SHIFT               11
#define MT6351_RG_VCN33_EN_BT_MASK                        0x1
#define MT6351_RG_VCN33_EN_BT_SHIFT                       1
#define MT6351_RG_VCN33_ON_CTRL_BT_MASK                   0x1
#define MT6351_RG_VCN33_ON_CTRL_BT_SHIFT                  3
#define MT6351_RG_VCN33_SRCLK_EN_SEL_BT_MASK              0x7
#define MT6351_RG_VCN33_SRCLK_EN_SEL_BT_SHIFT             11
#define MT6351_RG_VCN33_EN_WIFI_MASK                      0x1
#define MT6351_RG_VCN33_EN_WIFI_SHIFT                     1
#define MT6351_RG_VCN33_ON_CTRL_WIFI_MASK                 0x1
#define MT6351_RG_VCN33_ON_CTRL_WIFI_SHIFT                3
#define MT6351_RG_VCN33_SRCLK_EN_SEL_WIFI_MASK            0x7
#define MT6351_RG_VCN33_SRCLK_EN_SEL_WIFI_SHIFT           11
#define MT6351_RG_VLDO28_MODE_SET_MASK                    0x1
#define MT6351_RG_VLDO28_MODE_SET_SHIFT                   0
#define MT6351_RG_VLDO28_MODE_CTRL_MASK                   0x1
#define MT6351_RG_VLDO28_MODE_CTRL_SHIFT                  2
#define MT6351_RG_VLDO28_ON_CTRL_MASK                     0x1
#define MT6351_RG_VLDO28_ON_CTRL_SHIFT                    3
#define MT6351_RG_VLDO28_SRCLK_MODE_SEL_MASK              0x7
#define MT6351_RG_VLDO28_SRCLK_MODE_SEL_SHIFT             5
#define MT6351_DA_QI_VLDO28_MODE_MASK                     0x1
#define MT6351_DA_QI_VLDO28_MODE_SHIFT                    8
#define MT6351_RG_VLDO28_STBTD_MASK                       0x3
#define MT6351_RG_VLDO28_STBTD_SHIFT                      9
#define MT6351_DA_QI_VLDO28_STB_MASK                      0x1
#define MT6351_DA_QI_VLDO28_STB_SHIFT                     14
#define MT6351_DA_QI_VLDO28_EN_MASK                       0x1
#define MT6351_DA_QI_VLDO28_EN_SHIFT                      15
#define MT6351_RG_VLDO28_OCFB_EN_MASK                     0x1
#define MT6351_RG_VLDO28_OCFB_EN_SHIFT                    9
#define MT6351_DA_QI_VLDO28_OCFB_EN_MASK                  0x1
#define MT6351_DA_QI_VLDO28_OCFB_EN_SHIFT                 10
#define MT6351_RG_VLDO28_DUMMY_LOAD_EN_MASK               0x1
#define MT6351_RG_VLDO28_DUMMY_LOAD_EN_SHIFT              0
#define MT6351_RG_VLDO28_DUMMY_LOAD_CTRL_MASK             0x1
#define MT6351_RG_VLDO28_DUMMY_LOAD_CTRL_SHIFT            1
#define MT6351_RG_VLDO28_DUMMY_LOAD_MASK                  0x7
#define MT6351_RG_VLDO28_DUMMY_LOAD_SHIFT                 4
#define MT6351_RG_VLDO28_DUMMY_LOAD_SRCLKEN_SEL_MASK      0x7
#define MT6351_RG_VLDO28_DUMMY_LOAD_SRCLKEN_SEL_SHIFT     8
#define MT6351_DA_QI_VLDO28_DUMMY_LOAD_MASK               0x1F
#define MT6351_DA_QI_VLDO28_DUMMY_LOAD_SHIFT              11
#define MT6351_RG_VLDO28_EN_0_MASK                        0x1
#define MT6351_RG_VLDO28_EN_0_SHIFT                       1
#define MT6351_RG_VLDO28_ON_CTRL_0_MASK                   0x1
#define MT6351_RG_VLDO28_ON_CTRL_0_SHIFT                  3
#define MT6351_RG_VLDO28_SRCLK_EN_SEL_0_MASK              0x7
#define MT6351_RG_VLDO28_SRCLK_EN_SEL_0_SHIFT             11
#define MT6351_RG_VLDO28_EN_1_MASK                        0x1
#define MT6351_RG_VLDO28_EN_1_SHIFT                       1
#define MT6351_RG_VLDO28_ON_CTRL_1_MASK                   0x1
#define MT6351_RG_VLDO28_ON_CTRL_1_SHIFT                  3
#define MT6351_RG_VLDO28_SRCLK_EN_SEL_1_MASK              0x7
#define MT6351_RG_VLDO28_SRCLK_EN_SEL_1_SHIFT             11
#define MT6351_RG_LDO_RSV1_MASK                           0x3FF
#define MT6351_RG_LDO_RSV1_SHIFT                          0
#define MT6351_RG_LDO_RSV0_MASK                           0x3F
#define MT6351_RG_LDO_RSV0_SHIFT                          10
#define MT6351_RG_LDO_RSV2_MASK                           0xFFFF
#define MT6351_RG_LDO_RSV2_SHIFT                          0
#define MT6351_RG_VMC_MODE_SET_MASK                       0x1
#define MT6351_RG_VMC_MODE_SET_SHIFT                      0
#define MT6351_RG_VMC_EN_MASK                             0x1
#define MT6351_RG_VMC_EN_SHIFT                            1
#define MT6351_RG_VMC_MODE_CTRL_MASK                      0x1
#define MT6351_RG_VMC_MODE_CTRL_SHIFT                     2
#define MT6351_RG_VMC_ON_CTRL_MASK                        0x1
#define MT6351_RG_VMC_ON_CTRL_SHIFT                       3
#define MT6351_RG_VMC_SRCLK_MODE_SEL_MASK                 0x7
#define MT6351_RG_VMC_SRCLK_MODE_SEL_SHIFT                5
#define MT6351_DA_QI_VMC_MODE_MASK                        0x1
#define MT6351_DA_QI_VMC_MODE_SHIFT                       8
#define MT6351_RG_VMC_STBTD_MASK                          0x3
#define MT6351_RG_VMC_STBTD_SHIFT                         9
#define MT6351_RG_VMC_SRCLK_EN_SEL_MASK                   0x7
#define MT6351_RG_VMC_SRCLK_EN_SEL_SHIFT                  11
#define MT6351_DA_QI_VMC_STB_MASK                         0x1
#define MT6351_DA_QI_VMC_STB_SHIFT                        14
#define MT6351_DA_QI_VMC_EN_MASK                          0x1
#define MT6351_DA_QI_VMC_EN_SHIFT                         15
#define MT6351_RG_VMC_OCFB_EN_MASK                        0x1
#define MT6351_RG_VMC_OCFB_EN_SHIFT                       9
#define MT6351_DA_QI_VMC_OCFB_EN_MASK                     0x1
#define MT6351_DA_QI_VMC_OCFB_EN_SHIFT                    10
#define MT6351_RG_VMC_DUMMY_LOAD_EN_MASK                  0x1
#define MT6351_RG_VMC_DUMMY_LOAD_EN_SHIFT                 0
#define MT6351_RG_VMC_DUMMY_LOAD_CTRL_MASK                0x1
#define MT6351_RG_VMC_DUMMY_LOAD_CTRL_SHIFT               1
#define MT6351_RG_VMC_DUMMY_LOAD_MASK                     0x7
#define MT6351_RG_VMC_DUMMY_LOAD_SHIFT                    4
#define MT6351_RG_VMC_DUMMY_LOAD_SRCLKEN_SEL_MASK         0x7
#define MT6351_RG_VMC_DUMMY_LOAD_SRCLKEN_SEL_SHIFT        8
#define MT6351_DA_QI_VMC_DUMMY_LOAD_MASK                  0x1F
#define MT6351_DA_QI_VMC_DUMMY_LOAD_SHIFT                 11
#define MT6351_RG_VMC_TRANS_EN_MASK                       0x1
#define MT6351_RG_VMC_TRANS_EN_SHIFT                      0
#define MT6351_RG_VMC_TRANS_CTRL_MASK                     0x3
#define MT6351_RG_VMC_TRANS_CTRL_SHIFT                    1
#define MT6351_RG_VMC_TRANS_ONCE_MASK                     0x1
#define MT6351_RG_VMC_TRANS_ONCE_SHIFT                    3
#define MT6351_RG_VMC_INT_DIS_SEL_MASK                    0x3
#define MT6351_RG_VMC_INT_DIS_SEL_SHIFT                   4
#define MT6351_DA_QI_VMC_INT_DIS_MASK                     0x1
#define MT6351_DA_QI_VMC_INT_DIS_SHIFT                    15
#define MT6351_RG_LDO_MANUAL_OFS_SEL_MASK                 0x1F
#define MT6351_RG_LDO_MANUAL_OFS_SEL_SHIFT                0
#define MT6351_RG_LDO_MANUAL_OFS_EN_MASK                  0x1
#define MT6351_RG_LDO_MANUAL_OFS_EN_SHIFT                 7
#define MT6351_RG_LDO_CALI_RSV_MASK                       0x1F
#define MT6351_RG_LDO_CALI_RSV_SHIFT                      8
#define MT6351_RG_LDO_CALI_MODE_SEL_MASK                  0x1
#define MT6351_RG_LDO_CALI_MODE_SEL_SHIFT                 13
#define MT6351_RG_LDO_MANUAL_MODE_MASK                    0x1
#define MT6351_RG_LDO_MANUAL_MODE_SHIFT                   14
#define MT6351_RG_LDO_AUTO_START_MASK                     0x1
#define MT6351_RG_LDO_AUTO_START_SHIFT                    15
#define MT6351_RG_LDO_CALI_CLR_MASK                       0x1
#define MT6351_RG_LDO_CALI_CLR_SHIFT                      0
#define MT6351_LDO_CALI_INC_COUNT_MASK                    0x3
#define MT6351_LDO_CALI_INC_COUNT_SHIFT                   1
#define MT6351_LDO_K_START_MASK                           0x1
#define MT6351_LDO_K_START_SHIFT                          3
#define MT6351_LDO_CALI_DONE_MASK                         0x1
#define MT6351_LDO_CALI_DONE_SHIFT                        4
#define MT6351_LDO_CALI_CNT_MASK                          0x7
#define MT6351_LDO_CALI_CNT_SHIFT                         5
#define MT6351_LDO_CALI_EFUSE_EN_MASK                     0x1
#define MT6351_LDO_CALI_EFUSE_EN_SHIFT                    8
#define MT6351_DA_QI_VIO18_OFS_CAL_EN_MASK                0x1
#define MT6351_DA_QI_VIO18_OFS_CAL_EN_SHIFT               0
#define MT6351_AD_QI_VIO18_CAL_INDI_MASK                  0x1
#define MT6351_AD_QI_VIO18_CAL_INDI_SHIFT                 1
#define MT6351_DA_QI_VIO18_OFS_SEL_MASK                   0x1F
#define MT6351_DA_QI_VIO18_OFS_SEL_SHIFT                  11
#define MT6351_LDO_DEGTD_SEL_MASK                         0x3
#define MT6351_LDO_DEGTD_SEL_SHIFT                        14
#define MT6351_RG_VRTC_EN_MASK                            0x1
#define MT6351_RG_VRTC_EN_SHIFT                           1
#define MT6351_DA_QI_VRTC_EN_MASK                         0x1
#define MT6351_DA_QI_VRTC_EN_SHIFT                        15
#define MT6351_RG_ALDO_RESEV_MASK                         0x7F
#define MT6351_RG_ALDO_RESEV_SHIFT                        0
#define MT6351_RG_DLDO_RESEV_MASK                         0xFF
#define MT6351_RG_DLDO_RESEV_SHIFT                        0
#define MT6351_RG_SLDO_RESEV195_MASK                      0x7F
#define MT6351_RG_SLDO_RESEV195_SHIFT                     0
#define MT6351_RG_SLDO_2_RESEV195_MASK                    0x7F
#define MT6351_RG_SLDO_2_RESEV195_SHIFT                   7
#define MT6351_RG_SLDO_RESEV135_MASK                      0x7F
#define MT6351_RG_SLDO_RESEV135_SHIFT                     0
#define MT6351_RG_SLDO_2_RESEV135_MASK                    0x7F
#define MT6351_RG_SLDO_2_RESEV135_SHIFT                   7
#define MT6351_RG_VXO22_CAL_MASK                          0xF
#define MT6351_RG_VXO22_CAL_SHIFT                         0
#define MT6351_RG_VXO22_VOSEL_MASK                        0x3
#define MT6351_RG_VXO22_VOSEL_SHIFT                       8
#define MT6351_RG_VXO22_NDIS_EN_MASK                      0x1
#define MT6351_RG_VXO22_NDIS_EN_SHIFT                     11
#define MT6351_RG_VTCXO28_CAL_MASK                        0xF
#define MT6351_RG_VTCXO28_CAL_SHIFT                       0
#define MT6351_RG_VTCXO28_VOSEL_MASK                      0x3
#define MT6351_RG_VTCXO28_VOSEL_SHIFT                     8
#define MT6351_RG_VTCXO28_NDIS_EN_MASK                    0x1
#define MT6351_RG_VTCXO28_NDIS_EN_SHIFT                   11
#define MT6351_RG_VTCXO24_CAL_MASK                        0xF
#define MT6351_RG_VTCXO24_CAL_SHIFT                       0
#define MT6351_RG_VTCXO24_VOSEL_MASK                      0x3
#define MT6351_RG_VTCXO24_VOSEL_SHIFT                     8
#define MT6351_RG_VTCXO24_NDIS_EN_MASK                    0x1
#define MT6351_RG_VTCXO24_NDIS_EN_SHIFT                   11
#define MT6351_RG_VBIF28_CAL_MASK                         0xF
#define MT6351_RG_VBIF28_CAL_SHIFT                        0
#define MT6351_RG_VBIF28_VOSEL_MASK                       0x3
#define MT6351_RG_VBIF28_VOSEL_SHIFT                      8
#define MT6351_RG_VBIF28_NDIS_EN_MASK                     0x1
#define MT6351_RG_VBIF28_NDIS_EN_SHIFT                    11
#define MT6351_RG_VCN28_CAL_MASK                          0xF
#define MT6351_RG_VCN28_CAL_SHIFT                         0
#define MT6351_RG_VCN28_VOSEL_MASK                        0x3
#define MT6351_RG_VCN28_VOSEL_SHIFT                       8
#define MT6351_RG_VCN28_NDIS_EN_MASK                      0x1
#define MT6351_RG_VCN28_NDIS_EN_SHIFT                     11
#define MT6351_RG_VMCH_CAL_MASK                           0x1F
#define MT6351_RG_VMCH_CAL_SHIFT                          0
#define MT6351_RG_VMCH_VOSEL_MASK                         0x1
#define MT6351_RG_VMCH_VOSEL_SHIFT                        8
#define MT6351_RG_VMCH_NDIS_EN_MASK                       0x1
#define MT6351_RG_VMCH_NDIS_EN_SHIFT                      1
#define MT6351_RG_VMCH_OC_TRIM_MASK                       0x3F
#define MT6351_RG_VMCH_OC_TRIM_SHIFT                      2
#define MT6351_RG_VMCH_N2LP_EHC_V18_MASK                  0x1
#define MT6351_RG_VMCH_N2LP_EHC_V18_SHIFT                 8
#define MT6351_RG_VEMC_CAL_MASK                           0x1F
#define MT6351_RG_VEMC_CAL_SHIFT                          0
#define MT6351_RG_VEMC_VOSEL_MASK                         0x1
#define MT6351_RG_VEMC_VOSEL_SHIFT                        8
#define MT6351_RG_VEMC_NDIS_EN_MASK                       0x1
#define MT6351_RG_VEMC_NDIS_EN_SHIFT                      1
#define MT6351_RG_VEMC_OC_TRIM_MASK                       0x3F
#define MT6351_RG_VEMC_OC_TRIM_SHIFT                      2
#define MT6351_RG_VEMC_N2LP_EHC_V18_MASK                  0x1
#define MT6351_RG_VEMC_N2LP_EHC_V18_SHIFT                 8
#define MT6351_RG_VCAMA_CAL_MASK                          0xF
#define MT6351_RG_VCAMA_CAL_SHIFT                         0
#define MT6351_RG_VCAMA_VOSEL_MASK                        0x7
#define MT6351_RG_VCAMA_VOSEL_SHIFT                       8
#define MT6351_RG_VCAMA_NDIS_EN_MASK                      0x1
#define MT6351_RG_VCAMA_NDIS_EN_SHIFT                     1
#define MT6351_RG_VCAMA_FBSEL_MASK                        0x3
#define MT6351_RG_VCAMA_FBSEL_SHIFT                       2
#define MT6351_RG_VCN33_CAL_MASK                          0x1F
#define MT6351_RG_VCN33_CAL_SHIFT                         0
#define MT6351_RG_VCN33_VOSEL_MASK                        0x3
#define MT6351_RG_VCN33_VOSEL_SHIFT                       9
#define MT6351_RG_VCN33_NDIS_EN_MASK                      0x1
#define MT6351_RG_VCN33_NDIS_EN_SHIFT                     1
#define MT6351_RG_VCN33_N2LP_EHC_V18_MASK                 0x1
#define MT6351_RG_VCN33_N2LP_EHC_V18_SHIFT                2
#define MT6351_RG_VIO28_CAL_MASK                          0xF
#define MT6351_RG_VIO28_CAL_SHIFT                         0
#define MT6351_RG_VIO28_VOSEL_MASK                        0x7
#define MT6351_RG_VIO28_VOSEL_SHIFT                       8
#define MT6351_RG_VIO28_NDIS_EN_MASK                      0x1
#define MT6351_RG_VIO28_NDIS_EN_SHIFT                     1
#define MT6351_RG_VIO28_LP_HIGH_SPEED_ENB_MASK            0x1
#define MT6351_RG_VIO28_LP_HIGH_SPEED_ENB_SHIFT           2
#define MT6351_RG_VMC_CAL_MASK                            0x1F
#define MT6351_RG_VMC_CAL_SHIFT                           0
#define MT6351_RG_VMC_VOSEL_MASK                          0x7
#define MT6351_RG_VMC_VOSEL_SHIFT                         8
#define MT6351_RG_VMC_NDIS_EN_MASK                        0x1
#define MT6351_RG_VMC_NDIS_EN_SHIFT                       1
#define MT6351_RG_VMC_LP_HIGH_SPEED_ENB_MASK              0x1
#define MT6351_RG_VMC_LP_HIGH_SPEED_ENB_SHIFT             2
#define MT6351_RG_VIBR_CAL_MASK                           0xF
#define MT6351_RG_VIBR_CAL_SHIFT                          0
#define MT6351_RG_VIBR_VOSEL_MASK                         0x7
#define MT6351_RG_VIBR_VOSEL_SHIFT                        8
#define MT6351_RG_VIBR_NDIS_EN_MASK                       0x1
#define MT6351_RG_VIBR_NDIS_EN_SHIFT                      1
#define MT6351_RG_VIBR_LP_HIGH_SPEED_ENB_MASK             0x1
#define MT6351_RG_VIBR_LP_HIGH_SPEED_ENB_SHIFT            2
#define MT6351_RG_VUSB33_CAL_MASK                         0xF
#define MT6351_RG_VUSB33_CAL_SHIFT                        0
#define MT6351_RG_VUSB33_NDIS_EN_MASK                     0x1
#define MT6351_RG_VUSB33_NDIS_EN_SHIFT                    1
#define MT6351_RG_VUSB33_OC_TRIM_MASK                     0x3F
#define MT6351_RG_VUSB33_OC_TRIM_SHIFT                    2
#define MT6351_RG_VSIM1_CAL_MASK                          0xF
#define MT6351_RG_VSIM1_CAL_SHIFT                         0
#define MT6351_RG_VSIM1_VOSEL_MASK                        0x7
#define MT6351_RG_VSIM1_VOSEL_SHIFT                       8
#define MT6351_RG_VSIM1_NDIS_EN_MASK                      0x1
#define MT6351_RG_VSIM1_NDIS_EN_SHIFT                     1
#define MT6351_RG_VSIM1_STB_CAL_MASK                      0x3
#define MT6351_RG_VSIM1_STB_CAL_SHIFT                     6
#define MT6351_RG_VSIM1_STB_SEL_MASK                      0x1
#define MT6351_RG_VSIM1_STB_SEL_SHIFT                     8
#define MT6351_RG_VSIM1_OC_TRIM_MASK                      0xF
#define MT6351_RG_VSIM1_OC_TRIM_SHIFT                     9
#define MT6351_RG_VSIM1_NDIS_EN_INT_MASK                  0x1
#define MT6351_RG_VSIM1_NDIS_EN_INT_SHIFT                 13
#define MT6351_RG_EFUSE_SIM1_MODE_MASK                    0x1
#define MT6351_RG_EFUSE_SIM1_MODE_SHIFT                   14
#define MT6351_RG_VSIM1_LP_HIGH_SPEED_ENB_MASK            0x1
#define MT6351_RG_VSIM1_LP_HIGH_SPEED_ENB_SHIFT           15
#define MT6351_RG_VSIM2_CAL_MASK                          0xF
#define MT6351_RG_VSIM2_CAL_SHIFT                         0
#define MT6351_RG_VSIM2_VOSEL_MASK                        0x7
#define MT6351_RG_VSIM2_VOSEL_SHIFT                       8
#define MT6351_RG_VSIM2_NDIS_EN_MASK                      0x1
#define MT6351_RG_VSIM2_NDIS_EN_SHIFT                     1
#define MT6351_RG_VSIM2_STB_CAL_MASK                      0x3
#define MT6351_RG_VSIM2_STB_CAL_SHIFT                     6
#define MT6351_RG_VSIM2_STB_SEL_MASK                      0x1
#define MT6351_RG_VSIM2_STB_SEL_SHIFT                     8
#define MT6351_RG_VSIM2_OC_TRIM_MASK                      0xF
#define MT6351_RG_VSIM2_OC_TRIM_SHIFT                     9
#define MT6351_RG_VSIM2_NDIS_EN_INT_MASK                  0x1
#define MT6351_RG_VSIM2_NDIS_EN_INT_SHIFT                 13
#define MT6351_RG_EFUSE_VSIM2_MODE_MASK                   0x1
#define MT6351_RG_EFUSE_VSIM2_MODE_SHIFT                  14
#define MT6351_RG_VSIM2_LP_HIGH_SPEED_ENB_MASK            0x1
#define MT6351_RG_VSIM2_LP_HIGH_SPEED_ENB_SHIFT           15
#define MT6351_RG_VEFUSE_CAL_MASK                         0xF
#define MT6351_RG_VEFUSE_CAL_SHIFT                        0
#define MT6351_RG_VEFUSE_VOSEL_MASK                       0x7
#define MT6351_RG_VEFUSE_VOSEL_SHIFT                      8
#define MT6351_RG_VEFUSE_NDIS_EN_MASK                     0x1
#define MT6351_RG_VEFUSE_NDIS_EN_SHIFT                    1
#define MT6351_RG_VEFUSE_STB_CAL_MASK                     0x3
#define MT6351_RG_VEFUSE_STB_CAL_SHIFT                    6
#define MT6351_RG_VEFUSE_STB_SEL_MASK                     0x1
#define MT6351_RG_VEFUSE_STB_SEL_SHIFT                    8
#define MT6351_RG_VEFUSE_OC_TRIM_MASK                     0xF
#define MT6351_RG_VEFUSE_OC_TRIM_SHIFT                    9
#define MT6351_RG_VEFUSE_NDIS_EN_INT_MASK                 0x1
#define MT6351_RG_VEFUSE_NDIS_EN_INT_SHIFT                13
#define MT6351_RG_EFUSE_MODE_1_MASK                       0x1
#define MT6351_RG_EFUSE_MODE_1_SHIFT                      14
#define MT6351_RG_VEFUSE_LP_HIGH_SPEED_ENB_MASK           0x1
#define MT6351_RG_VEFUSE_LP_HIGH_SPEED_ENB_SHIFT          15
#define MT6351_RG_VA18_CAL_MASK                           0xF
#define MT6351_RG_VA18_CAL_SHIFT                          0
#define MT6351_RG_VA18_VOSEL_MASK                         0x3
#define MT6351_RG_VA18_VOSEL_SHIFT                        8
#define MT6351_RG_VA18_NDIS_EN_MASK                       0x1
#define MT6351_RG_VA18_NDIS_EN_SHIFT                      11
#define MT6351_RG_VGP3_CAL_MASK                           0xF
#define MT6351_RG_VGP3_CAL_SHIFT                          0
#define MT6351_RG_VGP3_VOSEL_MASK                         0x7
#define MT6351_RG_VGP3_VOSEL_SHIFT                        8
#define MT6351_RG_VGP3_NDIS_EN_MASK                       0x1
#define MT6351_RG_VGP3_NDIS_EN_SHIFT                      1
#define MT6351_RG_VGP3_FT_DNMC_EN_MASK                    0x1
#define MT6351_RG_VGP3_FT_DNMC_EN_SHIFT                   4
#define MT6351_RG_VCAMD_CAL_MASK                          0x1F
#define MT6351_RG_VCAMD_CAL_SHIFT                         0
#define MT6351_RG_VCAMD_VOSEL_MASK                        0x7
#define MT6351_RG_VCAMD_VOSEL_SHIFT                       8
#define MT6351_RG_VCAMD_NDIS_EN_MASK                      0x1
#define MT6351_RG_VCAMD_NDIS_EN_SHIFT                     1
#define MT6351_RG_VCAMD_RSV_MASK                          0xFF
#define MT6351_RG_VCAMD_RSV_SHIFT                         2
#define MT6351_RG_VCAMD_OC_TRIM_MASK                      0xF
#define MT6351_RG_VCAMD_OC_TRIM_SHIFT                     10
#define MT6351_RG_VIO18_CAL_MASK                          0xF
#define MT6351_RG_VIO18_CAL_SHIFT                         0
#define MT6351_RG_VIO18_NDIS_EN_MASK                      0x1
#define MT6351_RG_VIO18_NDIS_EN_SHIFT                     1
#define MT6351_RG_VIO18_FT_DNMC_EN_MASK                   0x1
#define MT6351_RG_VIO18_FT_DNMC_EN_SHIFT                  4
#define MT6351_RG_VRF18_CAL_MASK                          0xF
#define MT6351_RG_VRF18_CAL_SHIFT                         0
#define MT6351_RG_VRF18_VOSEL_MASK                        0x7
#define MT6351_RG_VRF18_VOSEL_SHIFT                       8
#define MT6351_RG_VRF18_NDIS_EN_MASK                      0x1
#define MT6351_RG_VRF18_NDIS_EN_SHIFT                     1
#define MT6351_RG_VRF18_FT_DNMC_EN_MASK                   0x1
#define MT6351_RG_VRF18_FT_DNMC_EN_SHIFT                  4
#define MT6351_RG_VRF12_CAL_MASK                          0xF
#define MT6351_RG_VRF12_CAL_SHIFT                         0
#define MT6351_RG_VRF12_VOSEL_MASK                        0x7
#define MT6351_RG_VRF12_VOSEL_SHIFT                       8
#define MT6351_RG_VRF12_NDIS_EN_MASK                      0x1
#define MT6351_RG_VRF12_NDIS_EN_SHIFT                     1
#define MT6351_RG_VRF12_STB_SEL_MASK                      0x1
#define MT6351_RG_VRF12_STB_SEL_SHIFT                     2
#define MT6351_RG_VA10_CAL_MASK                           0xF
#define MT6351_RG_VA10_CAL_SHIFT                          0
#define MT6351_RG_VA10_VOSEL_MASK                         0x7
#define MT6351_RG_VA10_VOSEL_SHIFT                        8
#define MT6351_RG_VA10_NDIS_EN_MASK                       0x1
#define MT6351_RG_VA10_NDIS_EN_SHIFT                      1
#define MT6351_RG_VA10_STB_SEL_MASK                       0x1
#define MT6351_RG_VA10_STB_SEL_SHIFT                      2
#define MT6351_RG_VCAMIO_CAL_MASK                         0xF
#define MT6351_RG_VCAMIO_CAL_SHIFT                        0
#define MT6351_RG_VCAMIO_VOSEL_MASK                       0x7
#define MT6351_RG_VCAMIO_VOSEL_SHIFT                      8
#define MT6351_RG_VCAMIO_NDIS_EN_MASK                     0x1
#define MT6351_RG_VCAMIO_NDIS_EN_SHIFT                    1
#define MT6351_RG_VCAMIO_STB_SEL_MASK                     0x1
#define MT6351_RG_VCAMIO_STB_SEL_SHIFT                    2
#define MT6351_RG_VCN18_CAL_MASK                          0xF
#define MT6351_RG_VCN18_CAL_SHIFT                         0
#define MT6351_RG_VCN18_VOSEL_MASK                        0x7
#define MT6351_RG_VCN18_VOSEL_SHIFT                       8
#define MT6351_RG_VCN18_NDIS_EN_MASK                      0x1
#define MT6351_RG_VCN18_NDIS_EN_SHIFT                     1
#define MT6351_RG_VCN18_STB_SEL_MASK                      0x1
#define MT6351_RG_VCN18_STB_SEL_SHIFT                     2
#define MT6351_RG_VMIPI_CAL_MASK                          0xF
#define MT6351_RG_VMIPI_CAL_SHIFT                         0
#define MT6351_RG_VMIPI_VOSEL_MASK                        0x7
#define MT6351_RG_VMIPI_VOSEL_SHIFT                       8
#define MT6351_RG_VMIPI_NDIS_EN_MASK                      0x1
#define MT6351_RG_VMIPI_NDIS_EN_SHIFT                     1
#define MT6351_RG_VMIPI_STB_SEL_MASK                      0x1
#define MT6351_RG_VMIPI_STB_SEL_SHIFT                     2
#define MT6351_RG_VSRAM_PROC_NDIS_EN_MASK                 0x1
#define MT6351_RG_VSRAM_PROC_NDIS_EN_SHIFT                1
#define MT6351_RG_VSRAM_PROC_NDIS_PLCUR_MASK              0x3
#define MT6351_RG_VSRAM_PROC_NDIS_PLCUR_SHIFT             2
#define MT6351_RG_VSRAM_PROC_STB_SEL_MASK                 0x1
#define MT6351_RG_VSRAM_PROC_STB_SEL_SHIFT                4
#define MT6351_RG_VSRAM_PROC_PLCUR_EN_MASK                0x1
#define MT6351_RG_VSRAM_PROC_PLCUR_EN_SHIFT               5
#define MT6351_RG_VDRAM_CAL_MASK                          0x1F
#define MT6351_RG_VDRAM_CAL_SHIFT                         0
#define MT6351_RG_VDRAM_VOSEL_MASK                        0x7
#define MT6351_RG_VDRAM_VOSEL_SHIFT                       8
#define MT6351_RG_VDRAM_NDIS_EN_MASK                      0x1
#define MT6351_RG_VDRAM_NDIS_EN_SHIFT                     1
#define MT6351_RG_VDRAM_RSV_MASK                          0xFF
#define MT6351_RG_VDRAM_RSV_SHIFT                         2
#define MT6351_RG_VDRAM_OC_TRIM_MASK                      0xF
#define MT6351_RG_VDRAM_OC_TRIM_SHIFT                     10
#define MT6351_RG_VLDO28_CAL_MASK                         0x1F
#define MT6351_RG_VLDO28_CAL_SHIFT                        0
#define MT6351_RG_VLDO28_NDIS_EN_MASK                     0x1
#define MT6351_RG_VLDO28_NDIS_EN_SHIFT                    1
#define MT6351_RG_VLDO28_OC_TRIM_MASK                     0x3F
#define MT6351_RG_VLDO28_OC_TRIM_SHIFT                    2
#define MT6351_RG_VLDO28_N2LP_EHC_V18_MASK                0x1
#define MT6351_RG_VLDO28_N2LP_EHC_V18_SHIFT               8
#define MT6351_BIF_COMMAND_0_MASK                         0x7FF
#define MT6351_BIF_COMMAND_0_SHIFT                        0
#define MT6351_BIF_COMMAND_1_MASK                         0x7FF
#define MT6351_BIF_COMMAND_1_SHIFT                        0
#define MT6351_BIF_COMMAND_2_MASK                         0x7FF
#define MT6351_BIF_COMMAND_2_SHIFT                        0
#define MT6351_BIF_COMMAND_3_MASK                         0x7FF
#define MT6351_BIF_COMMAND_3_SHIFT                        0
#define MT6351_BIF_COMMAND_4_MASK                         0x7FF
#define MT6351_BIF_COMMAND_4_SHIFT                        0
#define MT6351_BIF_COMMAND_5_MASK                         0x7FF
#define MT6351_BIF_COMMAND_5_SHIFT                        0
#define MT6351_BIF_COMMAND_6_MASK                         0x7FF
#define MT6351_BIF_COMMAND_6_SHIFT                        0
#define MT6351_BIF_COMMAND_7_MASK                         0x7FF
#define MT6351_BIF_COMMAND_7_SHIFT                        0
#define MT6351_BIF_COMMAND_8_MASK                         0x7FF
#define MT6351_BIF_COMMAND_8_SHIFT                        0
#define MT6351_BIF_COMMAND_9_MASK                         0x7FF
#define MT6351_BIF_COMMAND_9_SHIFT                        0
#define MT6351_BIF_COMMAND_10_MASK                        0x7FF
#define MT6351_BIF_COMMAND_10_SHIFT                       0
#define MT6351_BIF_COMMAND_11_MASK                        0x7FF
#define MT6351_BIF_COMMAND_11_SHIFT                       0
#define MT6351_BIF_COMMAND_12_MASK                        0x7FF
#define MT6351_BIF_COMMAND_12_SHIFT                       0
#define MT6351_BIF_COMMAND_13_MASK                        0x7FF
#define MT6351_BIF_COMMAND_13_SHIFT                       0
#define MT6351_BIF_COMMAND_14_MASK                        0x7FF
#define MT6351_BIF_COMMAND_14_SHIFT                       0
#define MT6351_BIF_RSV_MASK                               0x7F
#define MT6351_BIF_RSV_SHIFT                              0
#define MT6351_BIF_COMMAND_TYPE_MASK                      0x3
#define MT6351_BIF_COMMAND_TYPE_SHIFT                     8
#define MT6351_BIF_TRASFER_NUM_MASK                       0xF
#define MT6351_BIF_TRASFER_NUM_SHIFT                      12
#define MT6351_BIF_LOGIC_0_SET_MASK                       0xF
#define MT6351_BIF_LOGIC_0_SET_SHIFT                      0
#define MT6351_BIF_LOGIC_1_SET_MASK                       0x1F
#define MT6351_BIF_LOGIC_1_SET_SHIFT                      4
#define MT6351_BIF_STOP_SET_MASK                          0x3F
#define MT6351_BIF_STOP_SET_SHIFT                         10
#define MT6351_BIF_DEBOUNCE_WND_MASK                      0x3
#define MT6351_BIF_DEBOUNCE_WND_SHIFT                     0
#define MT6351_BIF_DEBOUNCE_THD_MASK                      0x3
#define MT6351_BIF_DEBOUNCE_THD_SHIFT                     2
#define MT6351_BIF_DEBOUNCE_EN_MASK                       0x1
#define MT6351_BIF_DEBOUNCE_EN_SHIFT                      4
#define MT6351_BIF_READ_EXPECT_NUM_MASK                   0xF
#define MT6351_BIF_READ_EXPECT_NUM_SHIFT                  12
#define MT6351_BIF_TRASACT_TRIGGER_MASK                   0x1
#define MT6351_BIF_TRASACT_TRIGGER_SHIFT                  0
#define MT6351_BIF_DATA_NUM_MASK                          0xF
#define MT6351_BIF_DATA_NUM_SHIFT                         0
#define MT6351_BIF_RESPONSE_MASK                          0x1
#define MT6351_BIF_RESPONSE_SHIFT                         12
#define MT6351_BIF_DATA_0_MASK                            0xFF
#define MT6351_BIF_DATA_0_SHIFT                           0
#define MT6351_BIF_ACK_0_MASK                             0x1
#define MT6351_BIF_ACK_0_SHIFT                            8
#define MT6351_BIF_ERROR_0_MASK                           0x1
#define MT6351_BIF_ERROR_0_SHIFT                          15
#define MT6351_BIF_DATA_1_MASK                            0xFF
#define MT6351_BIF_DATA_1_SHIFT                           0
#define MT6351_BIF_ACK_1_MASK                             0x1
#define MT6351_BIF_ACK_1_SHIFT                            8
#define MT6351_BIF_ERROR_1_MASK                           0x1
#define MT6351_BIF_ERROR_1_SHIFT                          15
#define MT6351_BIF_DATA_2_MASK                            0xFF
#define MT6351_BIF_DATA_2_SHIFT                           0
#define MT6351_BIF_ACK_2_MASK                             0x1
#define MT6351_BIF_ACK_2_SHIFT                            8
#define MT6351_BIF_ERROR_2_MASK                           0x1
#define MT6351_BIF_ERROR_2_SHIFT                          15
#define MT6351_BIF_DATA_3_MASK                            0xFF
#define MT6351_BIF_DATA_3_SHIFT                           0
#define MT6351_BIF_ACK_3_MASK                             0x1
#define MT6351_BIF_ACK_3_SHIFT                            8
#define MT6351_BIF_ERROR_3_MASK                           0x1
#define MT6351_BIF_ERROR_3_SHIFT                          15
#define MT6351_BIF_DATA_4_MASK                            0xFF
#define MT6351_BIF_DATA_4_SHIFT                           0
#define MT6351_BIF_ACK_4_MASK                             0x1
#define MT6351_BIF_ACK_4_SHIFT                            8
#define MT6351_BIF_ERROR_4_MASK                           0x1
#define MT6351_BIF_ERROR_4_SHIFT                          15
#define MT6351_BIF_DATA_5_MASK                            0xFF
#define MT6351_BIF_DATA_5_SHIFT                           0
#define MT6351_BIF_ACK_5_MASK                             0x1
#define MT6351_BIF_ACK_5_SHIFT                            8
#define MT6351_BIF_ERROR_5_MASK                           0x1
#define MT6351_BIF_ERROR_5_SHIFT                          15
#define MT6351_BIF_DATA_6_MASK                            0xFF
#define MT6351_BIF_DATA_6_SHIFT                           0
#define MT6351_BIF_ACK_6_MASK                             0x1
#define MT6351_BIF_ACK_6_SHIFT                            8
#define MT6351_BIF_ERROR_6_MASK                           0x1
#define MT6351_BIF_ERROR_6_SHIFT                          15
#define MT6351_BIF_DATA_7_MASK                            0xFF
#define MT6351_BIF_DATA_7_SHIFT                           0
#define MT6351_BIF_ACK_7_MASK                             0x1
#define MT6351_BIF_ACK_7_SHIFT                            8
#define MT6351_BIF_ERROR_7_MASK                           0x1
#define MT6351_BIF_ERROR_7_SHIFT                          15
#define MT6351_BIF_DATA_8_MASK                            0xFF
#define MT6351_BIF_DATA_8_SHIFT                           0
#define MT6351_BIF_ACK_8_MASK                             0x1
#define MT6351_BIF_ACK_8_SHIFT                            8
#define MT6351_BIF_ERROR_8_MASK                           0x1
#define MT6351_BIF_ERROR_8_SHIFT                          15
#define MT6351_BIF_DATA_9_MASK                            0xFF
#define MT6351_BIF_DATA_9_SHIFT                           0
#define MT6351_BIF_ACK_9_MASK                             0x1
#define MT6351_BIF_ACK_9_SHIFT                            8
#define MT6351_BIF_ERROR_9_MASK                           0x1
#define MT6351_BIF_ERROR_9_SHIFT                          15
#define MT6351_BIF_TEST_MODE0_MASK                        0x1
#define MT6351_BIF_TEST_MODE0_SHIFT                       0
#define MT6351_BIF_TEST_MODE1_MASK                        0x1
#define MT6351_BIF_TEST_MODE1_SHIFT                       1
#define MT6351_BIF_TEST_MODE2_MASK                        0x1
#define MT6351_BIF_TEST_MODE2_SHIFT                       2
#define MT6351_BIF_TEST_MODE3_MASK                        0x1
#define MT6351_BIF_TEST_MODE3_SHIFT                       3
#define MT6351_BIF_TEST_MODE4_MASK                        0x1
#define MT6351_BIF_TEST_MODE4_SHIFT                       4
#define MT6351_BIF_TEST_MODE5_MASK                        0x1
#define MT6351_BIF_TEST_MODE5_SHIFT                       5
#define MT6351_BIF_TEST_MODE6_MASK                        0x1
#define MT6351_BIF_TEST_MODE6_SHIFT                       6
#define MT6351_BIF_TEST_MODE7_MASK                        0x1
#define MT6351_BIF_TEST_MODE7_SHIFT                       7
#define MT6351_BIF_TEST_MODE8_MASK                        0x1
#define MT6351_BIF_TEST_MODE8_SHIFT                       8
#define MT6351_BIF_BAT_LOST_SW_MASK                       0x1
#define MT6351_BIF_BAT_LOST_SW_SHIFT                      11
#define MT6351_BIF_RX_DATA_SW_MASK                        0x1
#define MT6351_BIF_RX_DATA_SW_SHIFT                       12
#define MT6351_BIF_TX_DATA_SW_MASK                        0x1
#define MT6351_BIF_TX_DATA_SW_SHIFT                       13
#define MT6351_BIF_RX_EN_SW_MASK                          0x1
#define MT6351_BIF_RX_EN_SW_SHIFT                         14
#define MT6351_BIF_TX_EN_SW_MASK                          0x1
#define MT6351_BIF_TX_EN_SW_SHIFT                         15
#define MT6351_BIF_BACK_NORMAL_MASK                       0x1
#define MT6351_BIF_BACK_NORMAL_SHIFT                      0
#define MT6351_BIF_IRQ_CLR_MASK                           0x1
#define MT6351_BIF_IRQ_CLR_SHIFT                          1
#define MT6351_BIF_BAT_LOST_GATED_MASK                    0x1
#define MT6351_BIF_BAT_LOST_GATED_SHIFT                   10
#define MT6351_BIF_IRQ_MASK                               0x1
#define MT6351_BIF_IRQ_SHIFT                              11
#define MT6351_BIF_TIMEOUT_MASK                           0x1
#define MT6351_BIF_TIMEOUT_SHIFT                          12
#define MT6351_BIF_BAT_LOST_MASK                          0x1
#define MT6351_BIF_BAT_LOST_SHIFT                         13
#define MT6351_BIF_TOTAL_VALID_MASK                       0x1
#define MT6351_BIF_TOTAL_VALID_SHIFT                      14
#define MT6351_BIF_BUS_STATUS_MASK                        0x1
#define MT6351_BIF_BUS_STATUS_SHIFT                       15
#define MT6351_BIF_POWER_UP_COUNT_MASK                    0x1F
#define MT6351_BIF_POWER_UP_COUNT_SHIFT                   0
#define MT6351_BIF_POWER_UP_MASK                          0x1
#define MT6351_BIF_POWER_UP_SHIFT                         15
#define MT6351_BIF_RX_ERROR_UNKNOW_MASK                   0x1
#define MT6351_BIF_RX_ERROR_UNKNOW_SHIFT                  2
#define MT6351_BIF_RX_ERROR_INSUFF_MASK                   0x1
#define MT6351_BIF_RX_ERROR_INSUFF_SHIFT                  3
#define MT6351_BIF_RX_ERROR_LOWPHASE_MASK                 0x1
#define MT6351_BIF_RX_ERROR_LOWPHASE_SHIFT                4
#define MT6351_BIF_RX_STATE_MASK                          0x7
#define MT6351_BIF_RX_STATE_SHIFT                         5
#define MT6351_BIF_FLOW_CTL_STATE_MASK                    0x3
#define MT6351_BIF_FLOW_CTL_STATE_SHIFT                   8
#define MT6351_BIF_TX_STATE_MASK                          0x3
#define MT6351_BIF_TX_STATE_SHIFT                         10
#define MT6351_AD_QI_BIF_RX_DATA_MASK                     0x1
#define MT6351_AD_QI_BIF_RX_DATA_SHIFT                    12
#define MT6351_DA_QI_BIF_RX_EN_MASK                       0x1
#define MT6351_DA_QI_BIF_RX_EN_SHIFT                      13
#define MT6351_DA_QI_BIF_TX_DATA_MASK                     0x1
#define MT6351_DA_QI_BIF_TX_DATA_SHIFT                    14
#define MT6351_DA_QI_BIF_TX_EN_MASK                       0x1
#define MT6351_DA_QI_BIF_TX_EN_SHIFT                      15
#define MT6351_BIF_TX_DATA_FIANL_MASK                     0xFFFF
#define MT6351_BIF_TX_DATA_FIANL_SHIFT                    0
#define MT6351_BIF_RX_DATA_SAMPLING_MASK                  0xFFFF
#define MT6351_BIF_RX_DATA_SAMPLING_SHIFT                 0
#define MT6351_BIF_RX_DATA_RECOVERY_MASK                  0x3FFF
#define MT6351_BIF_RX_DATA_RECOVERY_SHIFT                 0
#define MT6351_RG_BATON_HT_EN_MASK                        0x1
#define MT6351_RG_BATON_HT_EN_SHIFT                       0
#define MT6351_RG_BATON_HT_EN_DLY_TIME_MASK               0x1
#define MT6351_RG_BATON_HT_EN_DLY_TIME_SHIFT              4
#define MT6351_DA_QI_BATON_HT_EN_MASK                     0x1
#define MT6351_DA_QI_BATON_HT_EN_SHIFT                    5
#define MT6351_BIF_TIMEOUT_SET_MASK                       0xFFFF
#define MT6351_BIF_TIMEOUT_SET_SHIFT                      0
#define MT6351_BIF_RX_DEG_WND_MASK                        0x3FF
#define MT6351_BIF_RX_DEG_WND_SHIFT                       0
#define MT6351_BIF_RX_DEG_EN_MASK                         0x1
#define MT6351_BIF_RX_DEG_EN_SHIFT                        15
#define MT6351_BIF_RSV1_MASK                              0xFF
#define MT6351_BIF_RSV1_SHIFT                             0
#define MT6351_BIF_RSV0_MASK                              0xFF
#define MT6351_BIF_RSV0_SHIFT                             8
#define MT6351_RG_OTP_PA_MASK                             0x3F
#define MT6351_RG_OTP_PA_SHIFT                            0
#define MT6351_RG_OTP_PDIN_MASK                           0xFF
#define MT6351_RG_OTP_PDIN_SHIFT                          0
#define MT6351_RG_OTP_PTM_MASK                            0x3
#define MT6351_RG_OTP_PTM_SHIFT                           0
#define MT6351_RG_OTP_PWE_MASK                            0x3
#define MT6351_RG_OTP_PWE_SHIFT                           0
#define MT6351_RG_OTP_PPROG_MASK                          0x1
#define MT6351_RG_OTP_PPROG_SHIFT                         0
#define MT6351_RG_OTP_PWE_SRC_MASK                        0x1
#define MT6351_RG_OTP_PWE_SRC_SHIFT                       0
#define MT6351_RG_OTP_PROG_PKEY_MASK                      0xFFFF
#define MT6351_RG_OTP_PROG_PKEY_SHIFT                     0
#define MT6351_RG_OTP_RD_PKEY_MASK                        0xFFFF
#define MT6351_RG_OTP_RD_PKEY_SHIFT                       0
#define MT6351_RG_OTP_RD_TRIG_MASK                        0x1
#define MT6351_RG_OTP_RD_TRIG_SHIFT                       0
#define MT6351_RG_RD_RDY_BYPASS_MASK                      0x1
#define MT6351_RG_RD_RDY_BYPASS_SHIFT                     0
#define MT6351_RG_SKIP_OTP_OUT_MASK                       0x1
#define MT6351_RG_SKIP_OTP_OUT_SHIFT                      0
#define MT6351_RG_OTP_RD_SW_MASK                          0x1
#define MT6351_RG_OTP_RD_SW_SHIFT                         0
#define MT6351_RG_OTP_DOUT_SW_MASK                        0xFFFF
#define MT6351_RG_OTP_DOUT_SW_SHIFT                       0
#define MT6351_RG_OTP_RD_BUSY_MASK                        0x1
#define MT6351_RG_OTP_RD_BUSY_SHIFT                       0
#define MT6351_RG_OTP_RD_ACK_MASK                         0x1
#define MT6351_RG_OTP_RD_ACK_SHIFT                        2
#define MT6351_RG_OTP_PA_SW_MASK                          0x1F
#define MT6351_RG_OTP_PA_SW_SHIFT                         0
#define MT6351_RG_OTP_DOUT_0_15_MASK                      0xFFFF
#define MT6351_RG_OTP_DOUT_0_15_SHIFT                     0
#define MT6351_RG_OTP_DOUT_16_31_MASK                     0xFFFF
#define MT6351_RG_OTP_DOUT_16_31_SHIFT                    0
#define MT6351_RG_OTP_DOUT_32_47_MASK                     0xFFFF
#define MT6351_RG_OTP_DOUT_32_47_SHIFT                    0
#define MT6351_RG_OTP_DOUT_48_63_MASK                     0xFFFF
#define MT6351_RG_OTP_DOUT_48_63_SHIFT                    0
#define MT6351_RG_OTP_DOUT_64_79_MASK                     0xFFFF
#define MT6351_RG_OTP_DOUT_64_79_SHIFT                    0
#define MT6351_RG_OTP_DOUT_80_95_MASK                     0xFFFF
#define MT6351_RG_OTP_DOUT_80_95_SHIFT                    0
#define MT6351_RG_OTP_DOUT_96_111_MASK                    0xFFFF
#define MT6351_RG_OTP_DOUT_96_111_SHIFT                   0
#define MT6351_RG_OTP_DOUT_112_127_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_112_127_SHIFT                  0
#define MT6351_RG_OTP_DOUT_128_143_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_128_143_SHIFT                  0
#define MT6351_RG_OTP_DOUT_144_159_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_144_159_SHIFT                  0
#define MT6351_RG_OTP_DOUT_160_175_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_160_175_SHIFT                  0
#define MT6351_RG_OTP_DOUT_176_191_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_176_191_SHIFT                  0
#define MT6351_RG_OTP_DOUT_192_207_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_192_207_SHIFT                  0
#define MT6351_RG_OTP_DOUT_208_223_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_208_223_SHIFT                  0
#define MT6351_RG_OTP_DOUT_224_239_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_224_239_SHIFT                  0
#define MT6351_RG_OTP_DOUT_240_255_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_240_255_SHIFT                  0
#define MT6351_RG_OTP_DOUT_256_271_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_256_271_SHIFT                  0
#define MT6351_RG_OTP_DOUT_272_287_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_272_287_SHIFT                  0
#define MT6351_RG_OTP_DOUT_288_303_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_288_303_SHIFT                  0
#define MT6351_RG_OTP_DOUT_304_319_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_304_319_SHIFT                  0
#define MT6351_RG_OTP_DOUT_320_335_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_320_335_SHIFT                  0
#define MT6351_RG_OTP_DOUT_336_351_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_336_351_SHIFT                  0
#define MT6351_RG_OTP_DOUT_352_367_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_352_367_SHIFT                  0
#define MT6351_RG_OTP_DOUT_368_383_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_368_383_SHIFT                  0
#define MT6351_RG_OTP_DOUT_384_399_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_384_399_SHIFT                  0
#define MT6351_RG_OTP_DOUT_400_415_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_400_415_SHIFT                  0
#define MT6351_RG_OTP_DOUT_416_431_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_416_431_SHIFT                  0
#define MT6351_RG_OTP_DOUT_432_447_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_432_447_SHIFT                  0
#define MT6351_RG_OTP_DOUT_448_463_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_448_463_SHIFT                  0
#define MT6351_RG_OTP_DOUT_464_479_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_464_479_SHIFT                  0
#define MT6351_RG_OTP_DOUT_480_495_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_480_495_SHIFT                  0
#define MT6351_RG_OTP_DOUT_496_511_MASK                   0xFFFF
#define MT6351_RG_OTP_DOUT_496_511_SHIFT                  0
#define MT6351_RG_OTP_VAL_0_15_MASK                       0xFFFF
#define MT6351_RG_OTP_VAL_0_15_SHIFT                      0
#define MT6351_RG_OTP_VAL_16_31_MASK                      0xFFFF
#define MT6351_RG_OTP_VAL_16_31_SHIFT                     0
#define MT6351_RG_OTP_VAL_32_47_MASK                      0xFFFF
#define MT6351_RG_OTP_VAL_32_47_SHIFT                     0
#define MT6351_RG_OTP_VAL_48_63_MASK                      0xFFFF
#define MT6351_RG_OTP_VAL_48_63_SHIFT                     0
#define MT6351_RG_OTP_VAL_64_79_MASK                      0xFFFF
#define MT6351_RG_OTP_VAL_64_79_SHIFT                     0
#define MT6351_RG_OTP_VAL_80_95_MASK                      0xFFFF
#define MT6351_RG_OTP_VAL_80_95_SHIFT                     0
#define MT6351_RG_OTP_VAL_96_111_MASK                     0xFFFF
#define MT6351_RG_OTP_VAL_96_111_SHIFT                    0
#define MT6351_RG_OTP_VAL_112_127_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_112_127_SHIFT                   0
#define MT6351_RG_OTP_VAL_128_143_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_128_143_SHIFT                   0
#define MT6351_RG_OTP_VAL_144_159_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_144_159_SHIFT                   0
#define MT6351_RG_OTP_VAL_160_175_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_160_175_SHIFT                   0
#define MT6351_RG_OTP_VAL_176_191_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_176_191_SHIFT                   0
#define MT6351_RG_OTP_VAL_192_207_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_192_207_SHIFT                   0
#define MT6351_RG_OTP_VAL_208_223_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_208_223_SHIFT                   0
#define MT6351_RG_OTP_VAL_224_239_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_224_239_SHIFT                   0
#define MT6351_RG_OTP_VAL_240_255_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_240_255_SHIFT                   0
#define MT6351_RG_OTP_VAL_256_271_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_256_271_SHIFT                   0
#define MT6351_RG_OTP_VAL_272_287_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_272_287_SHIFT                   0
#define MT6351_RG_OTP_VAL_288_303_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_288_303_SHIFT                   0
#define MT6351_RG_OTP_VAL_304_319_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_304_319_SHIFT                   0
#define MT6351_RG_OTP_VAL_320_335_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_320_335_SHIFT                   0
#define MT6351_RG_OTP_VAL_336_351_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_336_351_SHIFT                   0
#define MT6351_RG_OTP_VAL_352_367_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_352_367_SHIFT                   0
#define MT6351_RG_OTP_VAL_368_383_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_368_383_SHIFT                   0
#define MT6351_RG_OTP_VAL_384_399_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_384_399_SHIFT                   0
#define MT6351_RG_OTP_VAL_400_415_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_400_415_SHIFT                   0
#define MT6351_RG_OTP_VAL_416_431_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_416_431_SHIFT                   0
#define MT6351_RG_OTP_VAL_432_447_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_432_447_SHIFT                   0
#define MT6351_RG_OTP_VAL_448_463_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_448_463_SHIFT                   0
#define MT6351_RG_OTP_VAL_464_479_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_464_479_SHIFT                   0
#define MT6351_RG_OTP_VAL_480_495_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_480_495_SHIFT                   0
#define MT6351_RG_OTP_VAL_496_511_MASK                    0xFFFF
#define MT6351_RG_OTP_VAL_496_511_SHIFT                   0
#define MT6351_MIX_EOSC32_STP_LPDTB_MASK                  0x1
#define MT6351_MIX_EOSC32_STP_LPDTB_SHIFT                 1
#define MT6351_MIX_EOSC32_STP_LPDEN_MASK                  0x1
#define MT6351_MIX_EOSC32_STP_LPDEN_SHIFT                 2
#define MT6351_MIX_XOSC32_STP_PWDB_MASK                   0x1
#define MT6351_MIX_XOSC32_STP_PWDB_SHIFT                  3
#define MT6351_MIX_XOSC32_STP_LPDTB_MASK                  0x1
#define MT6351_MIX_XOSC32_STP_LPDTB_SHIFT                 4
#define MT6351_MIX_XOSC32_STP_LPDEN_MASK                  0x1
#define MT6351_MIX_XOSC32_STP_LPDEN_SHIFT                 5
#define MT6351_MIX_XOSC32_STP_LPDRST_MASK                 0x1
#define MT6351_MIX_XOSC32_STP_LPDRST_SHIFT                6
#define MT6351_MIX_XOSC32_STP_CALI_MASK                   0x1F
#define MT6351_MIX_XOSC32_STP_CALI_SHIFT                  7
#define MT6351_STMP_MODE_MASK                             0x1
#define MT6351_STMP_MODE_SHIFT                            12
#define MT6351_MIX_EOSC32_STP_CHOP_EN_MASK                0x1
#define MT6351_MIX_EOSC32_STP_CHOP_EN_SHIFT               0
#define MT6351_MIX_DCXO_STP_LVSH_EN_MASK                  0x1
#define MT6351_MIX_DCXO_STP_LVSH_EN_SHIFT                 1
#define MT6351_MIX_PMU_STP_DDLO_VRTC_MASK                 0x1
#define MT6351_MIX_PMU_STP_DDLO_VRTC_SHIFT                2
#define MT6351_MIX_PMU_STP_DDLO_VRTC_EN_MASK              0x1
#define MT6351_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT             3
#define MT6351_MIX_RTC_STP_XOSC32_ENB_MASK                0x1
#define MT6351_MIX_RTC_STP_XOSC32_ENB_SHIFT               4
#define MT6351_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK       0x1
#define MT6351_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT      5
#define MT6351_MIX_EOSC32_STP_RSV_MASK                    0x3
#define MT6351_MIX_EOSC32_STP_RSV_SHIFT                   6
#define MT6351_MIX_EOSC32_VCT_EN_MASK                     0x1
#define MT6351_MIX_EOSC32_VCT_EN_SHIFT                    8
#define MT6351_MIX_EOSC32_OPT_MASK                        0x3
#define MT6351_MIX_EOSC32_OPT_SHIFT                       9
#define MT6351_MIX_DCXO_STP_LVSH_EN_INT_MASK              0x1
#define MT6351_MIX_DCXO_STP_LVSH_EN_INT_SHIFT             11
#define MT6351_MIX_RTC_GPIO_COREDETB_MASK                 0x1
#define MT6351_MIX_RTC_GPIO_COREDETB_SHIFT                12
#define MT6351_MIX_RTC_GPIO_F32KOB_MASK                   0x1
#define MT6351_MIX_RTC_GPIO_F32KOB_SHIFT                  13
#define MT6351_MIX_RTC_GPIO_GPO_MASK                      0x1
#define MT6351_MIX_RTC_GPIO_GPO_SHIFT                     14
#define MT6351_MIX_RTC_GPIO_OE_MASK                       0x1
#define MT6351_MIX_RTC_GPIO_OE_SHIFT                      15
#define MT6351_MIX_RTC_STP_DEBUG_OUT_MASK                 0x3
#define MT6351_MIX_RTC_STP_DEBUG_OUT_SHIFT                0
#define MT6351_MIX_RTC_STP_DEBUG_SEL_MASK                 0x3
#define MT6351_MIX_RTC_STP_DEBUG_SEL_SHIFT                4
#define MT6351_MIX_RTC_STP_K_EOSC32_EN_MASK               0x1
#define MT6351_MIX_RTC_STP_K_EOSC32_EN_SHIFT              7
#define MT6351_MIX_RTC_STP_EMBCK_SEL_MASK                 0x1
#define MT6351_MIX_RTC_STP_EMBCK_SEL_SHIFT                8
#define MT6351_MIX_STP_BBWAKEUP_MASK                      0x1
#define MT6351_MIX_STP_BBWAKEUP_SHIFT                     9
#define MT6351_MIX_STP_RTC_DDLO_MASK                      0x1
#define MT6351_MIX_STP_RTC_DDLO_SHIFT                     10
#define MT6351_MIX_RTC_XOSC32_ENB_MASK                    0x1
#define MT6351_MIX_RTC_XOSC32_ENB_SHIFT                   11
#define MT6351_MIX_EFUSE_XOSC32_ENB_OPT_MASK              0x1
#define MT6351_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT             12
#define MT6351_FG_ON_MASK                                 0x1
#define MT6351_FG_ON_SHIFT                                0
#define MT6351_FG_CAL_MASK                                0x3
#define MT6351_FG_CAL_SHIFT                               2
#define MT6351_FG_AUTOCALRATE_MASK                        0x7
#define MT6351_FG_AUTOCALRATE_SHIFT                       4
#define MT6351_FG_SW_CR_MASK                              0x1
#define MT6351_FG_SW_CR_SHIFT                             8
#define MT6351_FG_SW_READ_PRE_MASK                        0x1
#define MT6351_FG_SW_READ_PRE_SHIFT                       9
#define MT6351_FG_LATCHDATA_ST_MASK                       0x1
#define MT6351_FG_LATCHDATA_ST_SHIFT                      10
#define MT6351_FG_SW_CLEAR_MASK                           0x1
#define MT6351_FG_SW_CLEAR_SHIFT                          11
#define MT6351_FG_OFFSET_RST_MASK                         0x1
#define MT6351_FG_OFFSET_RST_SHIFT                        12
#define MT6351_FG_TIME_RST_MASK                           0x1
#define MT6351_FG_TIME_RST_SHIFT                          13
#define MT6351_FG_CHARGE_RST_MASK                         0x1
#define MT6351_FG_CHARGE_RST_SHIFT                        14
#define MT6351_FG_SW_RSTCLR_MASK                          0x1
#define MT6351_FG_SW_RSTCLR_SHIFT                         15
#define MT6351_FG_CAR_34_19_MASK                          0xFFFF
#define MT6351_FG_CAR_34_19_SHIFT                         0
#define MT6351_FG_CAR_18_03_MASK                          0xFFFF
#define MT6351_FG_CAR_18_03_SHIFT                         0
#define MT6351_FG_CAR_02_00_MASK                          0x7
#define MT6351_FG_CAR_02_00_SHIFT                         0
#define MT6351_FG_NTER_32_17_MASK                         0xFFFF
#define MT6351_FG_NTER_32_17_SHIFT                        0
#define MT6351_FG_NTER_16_01_MASK                         0xFFFF
#define MT6351_FG_NTER_16_01_SHIFT                        0
#define MT6351_FG_NTER_00_MASK                            0x1
#define MT6351_FG_NTER_00_SHIFT                           0
#define MT6351_FG_BLTR_31_16_MASK                         0xFFFF
#define MT6351_FG_BLTR_31_16_SHIFT                        0
#define MT6351_FG_BLTR_15_00_MASK                         0xFFFF
#define MT6351_FG_BLTR_15_00_SHIFT                        0
#define MT6351_FG_BFTR_31_16_MASK                         0xFFFF
#define MT6351_FG_BFTR_31_16_SHIFT                        0
#define MT6351_FG_BFTR_15_00_MASK                         0xFFFF
#define MT6351_FG_BFTR_15_00_SHIFT                        0
#define MT6351_FG_CURRENT_OUT_MASK                        0xFFFF
#define MT6351_FG_CURRENT_OUT_SHIFT                       0
#define MT6351_FG_ADJUST_OFFSET_VALUE_MASK                0xFFFF
#define MT6351_FG_ADJUST_OFFSET_VALUE_SHIFT               0
#define MT6351_FG_OFFSET_MASK                             0xFFFF
#define MT6351_FG_OFFSET_SHIFT                            0
#define MT6351_RG_FGANALOGTEST_MASK                       0xF
#define MT6351_RG_FGANALOGTEST_SHIFT                      0
#define MT6351_RG_FGRINTMODE_MASK                         0x1
#define MT6351_RG_FGRINTMODE_SHIFT                        4
#define MT6351_RG_SPARE_MASK                              0xFF
#define MT6351_RG_SPARE_SHIFT                             5
#define MT6351_FG_OSR_MASK                                0xF
#define MT6351_FG_OSR_SHIFT                               0
#define MT6351_FG_ADJ_OFFSET_EN_MASK                      0x1
#define MT6351_FG_ADJ_OFFSET_EN_SHIFT                     8
#define MT6351_FG_ADC_AUTORST_MASK                        0x1
#define MT6351_FG_ADC_AUTORST_SHIFT                       9
#define MT6351_FG_FIR1BYPASS_MASK                         0x1
#define MT6351_FG_FIR1BYPASS_SHIFT                        0
#define MT6351_FG_FIR2BYPASS_MASK                         0x1
#define MT6351_FG_FIR2BYPASS_SHIFT                        1
#define MT6351_FG_L_CUR_INT_STS_MASK                      0x1
#define MT6351_FG_L_CUR_INT_STS_SHIFT                     2
#define MT6351_FG_H_CUR_INT_STS_MASK                      0x1
#define MT6351_FG_H_CUR_INT_STS_SHIFT                     3
#define MT6351_FG_L_INT_STS_MASK                          0x1
#define MT6351_FG_L_INT_STS_SHIFT                         4
#define MT6351_FG_H_INT_STS_MASK                          0x1
#define MT6351_FG_H_INT_STS_SHIFT                         5
#define MT6351_FG_ADC_RSTDETECT_MASK                      0x1
#define MT6351_FG_ADC_RSTDETECT_SHIFT                     7
#define MT6351_FG_SLP_EN_MASK                             0x1
#define MT6351_FG_SLP_EN_SHIFT                            8
#define MT6351_FG_ZCV_DET_EN_MASK                         0x1
#define MT6351_FG_ZCV_DET_EN_SHIFT                        9
#define MT6351_RG_FG_AUXADC_R_MASK                        0x1
#define MT6351_RG_FG_AUXADC_R_SHIFT                       10
#define MT6351_DA_FGADC_EN_MASK                           0x1
#define MT6351_DA_FGADC_EN_SHIFT                          12
#define MT6351_DA_FGCAL_EN_MASK                           0x1
#define MT6351_DA_FGCAL_EN_SHIFT                          13
#define MT6351_DA_FG_RST_MASK                             0x1
#define MT6351_DA_FG_RST_SHIFT                            14
#define MT6351_FG_CIC2_MASK                               0xFFFF
#define MT6351_FG_CIC2_SHIFT                              0
#define MT6351_FG_SLP_CUR_TH_MASK                         0xFFFF
#define MT6351_FG_SLP_CUR_TH_SHIFT                        0
#define MT6351_FG_SLP_TIME_MASK                           0xFF
#define MT6351_FG_SLP_TIME_SHIFT                          0
#define MT6351_FG_SRCVOLTEN_FTIME_MASK                    0xFF
#define MT6351_FG_SRCVOLTEN_FTIME_SHIFT                   0
#define MT6351_FG_DET_TIME_MASK                           0xFF
#define MT6351_FG_DET_TIME_SHIFT                          8
#define MT6351_FG_ZCV_CAR_34_19_MASK                      0xFFFF
#define MT6351_FG_ZCV_CAR_34_19_SHIFT                     0
#define MT6351_FG_ZCV_CAR_18_03_MASK                      0xFFFF
#define MT6351_FG_ZCV_CAR_18_03_SHIFT                     0
#define MT6351_FG_ZCV_CAR_02_00_MASK                      0x7
#define MT6351_FG_ZCV_CAR_02_00_SHIFT                     0
#define MT6351_FG_ZCV_CURR_MASK                           0xFFFF
#define MT6351_FG_ZCV_CURR_SHIFT                          0
#define MT6351_FG_R_CURR_MASK                             0xFFFF
#define MT6351_FG_R_CURR_SHIFT                            0
#define MT6351_FG_MODE_MASK                               0x1
#define MT6351_FG_MODE_SHIFT                              0
#define MT6351_FG_RST_SW_MASK                             0x1
#define MT6351_FG_RST_SW_SHIFT                            1
#define MT6351_FG_FGCAL_EN_SW_MASK                        0x1
#define MT6351_FG_FGCAL_EN_SW_SHIFT                       2
#define MT6351_FG_FGADC_EN_SW_MASK                        0x1
#define MT6351_FG_FGADC_EN_SW_SHIFT                       3
#define MT6351_FG_RSV1_MASK                               0xF
#define MT6351_FG_RSV1_SHIFT                              4
#define MT6351_FG_TEST_MODE0_MASK                         0x1
#define MT6351_FG_TEST_MODE0_SHIFT                        14
#define MT6351_FG_TEST_MODE1_MASK                         0x1
#define MT6351_FG_TEST_MODE1_SHIFT                        15
#define MT6351_FG_GAIN_MASK                               0x1FFF
#define MT6351_FG_GAIN_SHIFT                              0
#define MT6351_FG_CUR_HTH_MASK                            0xFFFF
#define MT6351_FG_CUR_HTH_SHIFT                           0
#define MT6351_FG_CUR_LTH_MASK                            0xFFFF
#define MT6351_FG_CUR_LTH_SHIFT                           0
#define MT6351_FG_ZCV_DET_TIME_MASK                       0x3F
#define MT6351_FG_ZCV_DET_TIME_SHIFT                      0
#define MT6351_FG_ZCV_CAR_TH_33_19_MASK                   0x7FFF
#define MT6351_FG_ZCV_CAR_TH_33_19_SHIFT                  0
#define MT6351_FG_ZCV_CAR_TH_18_03_MASK                   0xFFFF
#define MT6351_FG_ZCV_CAR_TH_18_03_SHIFT                  0
#define MT6351_FG_ZCV_CAR_TH_02_00_MASK                   0x7
#define MT6351_FG_ZCV_CAR_TH_02_00_SHIFT                  0
#define MT6351_SYSTEM_INFO_CON0_MASK                      0xFFFF
#define MT6351_SYSTEM_INFO_CON0_SHIFT                     0
#define MT6351_SYSTEM_INFO_CON1_MASK                      0xFFFF
#define MT6351_SYSTEM_INFO_CON1_SHIFT                     0
#define MT6351_SYSTEM_INFO_CON2_MASK                      0xFFFF
#define MT6351_SYSTEM_INFO_CON2_SHIFT                     0
#define MT6351_SYSTEM_INFO_CON3_MASK                      0xFFFF
#define MT6351_SYSTEM_INFO_CON3_SHIFT                     0
#define MT6351_SYSTEM_INFO_CON4_MASK                      0xFFFF
#define MT6351_SYSTEM_INFO_CON4_SHIFT                     0
#define MT6351_RG_AUDDACLPWRUP_VAUDP32_MASK               0x1
#define MT6351_RG_AUDDACLPWRUP_VAUDP32_SHIFT              0
#define MT6351_RG_AUDDACRPWRUP_VAUDP32_MASK               0x1
#define MT6351_RG_AUDDACRPWRUP_VAUDP32_SHIFT              1
#define MT6351_RG_AUD_DAC_PWR_UP_VA32_MASK                0x1
#define MT6351_RG_AUD_DAC_PWR_UP_VA32_SHIFT               2
#define MT6351_RG_AUD_DAC_PWL_UP_VA32_MASK                0x1
#define MT6351_RG_AUD_DAC_PWL_UP_VA32_SHIFT               3
#define MT6351_RG_AUDHSPWRUP_VAUDP32_MASK                 0x1
#define MT6351_RG_AUDHSPWRUP_VAUDP32_SHIFT                4
#define MT6351_RG_AUDHPLPWRUP_VAUDP32_MASK                0x1
#define MT6351_RG_AUDHPLPWRUP_VAUDP32_SHIFT               5
#define MT6351_RG_AUDHPRPWRUP_VAUDP32_MASK                0x1
#define MT6351_RG_AUDHPRPWRUP_VAUDP32_SHIFT               6
#define MT6351_RG_AUDHSMUXINPUTSEL_VAUDP32_MASK           0x3
#define MT6351_RG_AUDHSMUXINPUTSEL_VAUDP32_SHIFT          7
#define MT6351_RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK          0x3
#define MT6351_RG_AUDHPLMUXINPUTSEL_VAUDP32_SHIFT         9
#define MT6351_RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK          0x3
#define MT6351_RG_AUDHPRMUXINPUTSEL_VAUDP32_SHIFT         11
#define MT6351_RG_AUDHSSCDISABLE_VAUDP32_MASK             0x1
#define MT6351_RG_AUDHSSCDISABLE_VAUDP32_SHIFT            13
#define MT6351_RG_AUDHPLSCDISABLE_VAUDP32_MASK            0x1
#define MT6351_RG_AUDHPLSCDISABLE_VAUDP32_SHIFT           14
#define MT6351_RG_AUDHPRSCDISABLE_VAUDP32_MASK            0x1
#define MT6351_RG_AUDHPRSCDISABLE_VAUDP32_SHIFT           15
#define MT6351_RG_AUDHSBSCCURRENT_VAUDP32_MASK            0x1
#define MT6351_RG_AUDHSBSCCURRENT_VAUDP32_SHIFT           0
#define MT6351_RG_AUDHPLBSCCURRENT_VAUDP32_MASK           0x1
#define MT6351_RG_AUDHPLBSCCURRENT_VAUDP32_SHIFT          1
#define MT6351_RG_AUDHPRBSCCURRENT_VAUDP32_MASK           0x1
#define MT6351_RG_AUDHPRBSCCURRENT_VAUDP32_SHIFT          2
#define MT6351_RG_AUDHSSTARTUP_VAUDP32_MASK               0x1
#define MT6351_RG_AUDHSSTARTUP_VAUDP32_SHIFT              3
#define MT6351_RG_AUDHPSTARTUP_VAUDP32_MASK               0x1
#define MT6351_RG_AUDHPSTARTUP_VAUDP32_SHIFT              4
#define MT6351_RG_AUDBGBON_VAUDP32_MASK                   0x1
#define MT6351_RG_AUDBGBON_VAUDP32_SHIFT                  5
#define MT6351_RG_PRECHARGEBUF_EN_VAUDP32_MASK            0x1
#define MT6351_RG_PRECHARGEBUF_EN_VAUDP32_SHIFT           6
#define MT6351_RG_HSINPUTSTBENH_VAUDP32_MASK              0x1
#define MT6351_RG_HSINPUTSTBENH_VAUDP32_SHIFT             7
#define MT6351_RG_HSOUTPUTSTBENH_VAUDP32_MASK             0x1
#define MT6351_RG_HSOUTPUTSTBENH_VAUDP32_SHIFT            8
#define MT6351_RG_HSINPUTRESET0_VAUDP32_MASK              0x1
#define MT6351_RG_HSINPUTRESET0_VAUDP32_SHIFT             9
#define MT6351_RG_HSOUTPUTRESET0_VAUDP32_MASK             0x1
#define MT6351_RG_HSOUTPUTRESET0_VAUDP32_SHIFT            10
#define MT6351_RG_HSOUT_SHORTVCM_VAUDP32_MASK             0x1
#define MT6351_RG_HSOUT_SHORTVCM_VAUDP32_SHIFT            11
#define MT6351_RG_HPINPUTSTBENH_VAUDP32_MASK              0x1
#define MT6351_RG_HPINPUTSTBENH_VAUDP32_SHIFT             12
#define MT6351_RG_HPOUTPUTSTBENH_VAUDP32_MASK             0x1
#define MT6351_RG_HPOUTPUTSTBENH_VAUDP32_SHIFT            13
#define MT6351_RG_HPINPUTRESET0_VAUDP32_MASK              0x1
#define MT6351_RG_HPINPUTRESET0_VAUDP32_SHIFT             14
#define MT6351_RG_HPOUTPUTRESET0_VAUDP32_MASK             0x1
#define MT6351_RG_HPOUTPUTRESET0_VAUDP32_SHIFT            15
#define MT6351_RG_HPOUT_SHORTVCM_VAUDP32_MASK             0x1
#define MT6351_RG_HPOUT_SHORTVCM_VAUDP32_SHIFT            0
#define MT6351_RG_HPOUTSTB_RSEL_VAUDP32_MASK              0x7
#define MT6351_RG_HPOUTSTB_RSEL_VAUDP32_SHIFT             1
#define MT6351_RG_LINENOISEENH_VAUDP32_MASK               0x1
#define MT6351_RG_LINENOISEENH_VAUDP32_SHIFT              4
#define MT6351_RG_AUDHPLTRIM_VAUDP32_MASK                 0xF
#define MT6351_RG_AUDHPLTRIM_VAUDP32_SHIFT                5
#define MT6351_RG_AUDHPRTRIM_VAUDP32_MASK                 0xF
#define MT6351_RG_AUDHPRTRIM_VAUDP32_SHIFT                9
#define MT6351_RG_AUDHPTRIM_EN_VAUDP32_MASK               0x1
#define MT6351_RG_AUDHPTRIM_EN_VAUDP32_SHIFT              13
#define MT6351_RG_AUDHPLFINETRIM_VAUDP32_MASK             0x3
#define MT6351_RG_AUDHPLFINETRIM_VAUDP32_SHIFT            14
#define MT6351_RG_AUDHPRFINETRIM_VAUDP32_MASK             0x3
#define MT6351_RG_AUDHPRFINETRIM_VAUDP32_SHIFT            0
#define MT6351_RG_AUDLOLPWRUP_VAUDP32_MASK                0x1
#define MT6351_RG_AUDLOLPWRUP_VAUDP32_SHIFT               2
#define MT6351_RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK          0x3
#define MT6351_RG_AUDLOLMUXINPUTSEL_VAUDP32_SHIFT         3
#define MT6351_RG_AUDLOLSCDISABLE_VAUDP32_MASK            0x1
#define MT6351_RG_AUDLOLSCDISABLE_VAUDP32_SHIFT           5
#define MT6351_RG_AUDLOLBSCCURRENT_VAUDP32_MASK           0x1
#define MT6351_RG_AUDLOLBSCCURRENT_VAUDP32_SHIFT          6
#define MT6351_RG_AUDLOSTARTUP_VAUDP32_MASK               0x1
#define MT6351_RG_AUDLOSTARTUP_VAUDP32_SHIFT              7
#define MT6351_RG_LOINPUTSTBENH_VAUDP32_MASK              0x1
#define MT6351_RG_LOINPUTSTBENH_VAUDP32_SHIFT             8
#define MT6351_RG_LOOUTPUTSTBENH_VAUDP32_MASK             0x1
#define MT6351_RG_LOOUTPUTSTBENH_VAUDP32_SHIFT            9
#define MT6351_RG_LOINPUTRESET0_VAUDP32_MASK              0x1
#define MT6351_RG_LOINPUTRESET0_VAUDP32_SHIFT             10
#define MT6351_RG_LOOUTPUTRESET0_VAUDP32_MASK             0x1
#define MT6351_RG_LOOUTPUTRESET0_VAUDP32_SHIFT            11
#define MT6351_RG_LOOUT_SHORTVCM_VAUDP32_MASK             0x1
#define MT6351_RG_LOOUT_SHORTVCM_VAUDP32_SHIFT            12
#define MT6351_RG_LOOUTSTB_RSEL_VAUDP32_MASK              0x7
#define MT6351_RG_LOOUTSTB_RSEL_VAUDP32_SHIFT             13
#define MT6351_RG_AUDLOLTRIM_VAUDP32_MASK                 0xF
#define MT6351_RG_AUDLOLTRIM_VAUDP32_SHIFT                0
#define MT6351_RG_AUDLOTRIM_EN_VAUDP32_MASK               0x1
#define MT6351_RG_AUDLOTRIM_EN_VAUDP32_SHIFT              4
#define MT6351_RG_AUDLOLFINETRIM_VAUDP32_MASK             0x3
#define MT6351_RG_AUDLOLFINETRIM_VAUDP32_SHIFT            5
#define MT6351_RG_AUDTRIMBUF_EN_VAUDP32_MASK              0x1
#define MT6351_RG_AUDTRIMBUF_EN_VAUDP32_SHIFT             7
#define MT6351_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK     0xF
#define MT6351_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_SHIFT    8
#define MT6351_RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK         0x3
#define MT6351_RG_AUDTRIMBUF_GAINSEL_VAUDP32_SHIFT        12
#define MT6351_RG_AUDHPSPKDET_EN_VAUDP32_MASK             0x1
#define MT6351_RG_AUDHPSPKDET_EN_VAUDP32_SHIFT            14
#define MT6351_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK    0x3
#define MT6351_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_SHIFT   0
#define MT6351_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK   0x3
#define MT6351_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_SHIFT  2
#define MT6351_RG_ABIDEC_RSVD0_VA32_MASK                  0xFF
#define MT6351_RG_ABIDEC_RSVD0_VA32_SHIFT                 4
#define MT6351_RG_ABIDEC_RSVD1_VA32_MASK                  0xFF
#define MT6351_RG_ABIDEC_RSVD1_VA32_SHIFT                 0
#define MT6351_RG_ABIDEC_RSVD0_VAUDP32_MASK               0xFF
#define MT6351_RG_ABIDEC_RSVD0_VAUDP32_SHIFT              8
#define MT6351_RG_ABIDEC_RSVD1_VAUDP32_MASK               0xFF
#define MT6351_RG_ABIDEC_RSVD1_VAUDP32_SHIFT              0
#define MT6351_RG_AUDZCDMUXSEL_VAUDP32_MASK               0x7
#define MT6351_RG_AUDZCDMUXSEL_VAUDP32_SHIFT              8
#define MT6351_RG_AUDZCDCLKSEL_VAUDP32_MASK               0x1
#define MT6351_RG_AUDZCDCLKSEL_VAUDP32_SHIFT              11
#define MT6351_RG_AUDBIASADJ_0_VAUDP32_MASK               0x1FF
#define MT6351_RG_AUDBIASADJ_0_VAUDP32_SHIFT              0
#define MT6351_RG_AUDBIASADJ_1_VAUDP32_MASK               0xFF
#define MT6351_RG_AUDBIASADJ_1_VAUDP32_SHIFT              0
#define MT6351_RG_AUDIBIASPWRDN_VAUDP32_MASK              0x1
#define MT6351_RG_AUDIBIASPWRDN_VAUDP32_SHIFT             8
#define MT6351_RG_RSTB_DECODER_VA32_MASK                  0x1
#define MT6351_RG_RSTB_DECODER_VA32_SHIFT                 9
#define MT6351_RG_SEL_DECODER_96K_VA32_MASK               0x1
#define MT6351_RG_SEL_DECODER_96K_VA32_SHIFT              10
#define MT6351_RG_SEL_DELAY_VCORE_MASK                    0x1
#define MT6351_RG_SEL_DELAY_VCORE_SHIFT                   11
#define MT6351_RG_AUDGLB_PWRDN_VA32_MASK                  0x1
#define MT6351_RG_AUDGLB_PWRDN_VA32_SHIFT                 12
#define MT6351_RG_LCLDO_DEC_EN_VA32_MASK                  0x1
#define MT6351_RG_LCLDO_DEC_EN_VA32_SHIFT                 13
#define MT6351_RG_LCLDO_DEC_PDDIS_EN_VA18_MASK            0x1
#define MT6351_RG_LCLDO_DEC_PDDIS_EN_VA18_SHIFT           14
#define MT6351_RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK        0x1
#define MT6351_RG_LCLDO_DEC_REMOTE_SENSE_VA18_SHIFT       15
#define MT6351_RG_AUDPMU_RSVD_VA18_MASK                   0xFF
#define MT6351_RG_AUDPMU_RSVD_VA18_SHIFT                  0
#define MT6351_RG_NVREG_EN_VAUDP32_MASK                   0x1
#define MT6351_RG_NVREG_EN_VAUDP32_SHIFT                  8
#define MT6351_RG_NVREG_PULL0V_VAUDP32_MASK               0x1
#define MT6351_RG_NVREG_PULL0V_VAUDP32_SHIFT              9
#define MT6351_RG_AUDGLB_LP2_VOW_EN_VA32_MASK             0x1
#define MT6351_RG_AUDGLB_LP2_VOW_EN_VA32_SHIFT            10
#define MT6351_RG_AUDPREAMPLON_MASK                       0x1
#define MT6351_RG_AUDPREAMPLON_SHIFT                      0
#define MT6351_RG_AUDPREAMPLDCCEN_MASK                    0x1
#define MT6351_RG_AUDPREAMPLDCCEN_SHIFT                   1
#define MT6351_RG_AUDPREAMPLDCPRECHARGE_MASK              0x1
#define MT6351_RG_AUDPREAMPLDCPRECHARGE_SHIFT             2
#define MT6351_RG_AUDPREAMPLPGATEST_MASK                  0x1
#define MT6351_RG_AUDPREAMPLPGATEST_SHIFT                 3
#define MT6351_RG_AUDPREAMPLINPUTSEL_MASK                 0x3
#define MT6351_RG_AUDPREAMPLINPUTSEL_SHIFT                4
#define MT6351_RG_AUDPREAMPLVSCALE_MASK                   0x3
#define MT6351_RG_AUDPREAMPLVSCALE_SHIFT                  6
#define MT6351_RG_AUDPREAMPLGAIN_MASK                     0x7
#define MT6351_RG_AUDPREAMPLGAIN_SHIFT                    8
#define MT6351_RG_AUDADCLPWRUP_MASK                       0x1
#define MT6351_RG_AUDADCLPWRUP_SHIFT                      12
#define MT6351_RG_AUDADCLINPUTSEL_MASK                    0x3
#define MT6351_RG_AUDADCLINPUTSEL_SHIFT                   13
#define MT6351_RG_AUDPREAMPRON_MASK                       0x1
#define MT6351_RG_AUDPREAMPRON_SHIFT                      0
#define MT6351_RG_AUDPREAMPRDCCEN_MASK                    0x1
#define MT6351_RG_AUDPREAMPRDCCEN_SHIFT                   1
#define MT6351_RG_AUDPREAMPRDCPRECHARGE_MASK              0x1
#define MT6351_RG_AUDPREAMPRDCPRECHARGE_SHIFT             2
#define MT6351_RG_AUDPREAMPRPGATEST_MASK                  0x1
#define MT6351_RG_AUDPREAMPRPGATEST_SHIFT                 3
#define MT6351_RG_AUDPREAMPRINPUTSEL_MASK                 0x3
#define MT6351_RG_AUDPREAMPRINPUTSEL_SHIFT                4
#define MT6351_RG_AUDPREAMPRVSCALE_MASK                   0x3
#define MT6351_RG_AUDPREAMPRVSCALE_SHIFT                  6
#define MT6351_RG_AUDPREAMPRGAIN_MASK                     0x7
#define MT6351_RG_AUDPREAMPRGAIN_SHIFT                    8
#define MT6351_RG_AUDADCRPWRUP_MASK                       0x1
#define MT6351_RG_AUDADCRPWRUP_SHIFT                      12
#define MT6351_RG_AUDADCRINPUTSEL_MASK                    0x3
#define MT6351_RG_AUDADCRINPUTSEL_SHIFT                   13
#define MT6351_RG_AUDULHALFBIAS_MASK                      0x1
#define MT6351_RG_AUDULHALFBIAS_SHIFT                     0
#define MT6351_RG_AUDGLBVOWLPWEN_MASK                     0x1
#define MT6351_RG_AUDGLBVOWLPWEN_SHIFT                    1
#define MT6351_RG_AUDPREAMPLPEN_MASK                      0x1
#define MT6351_RG_AUDPREAMPLPEN_SHIFT                     2
#define MT6351_RG_AUDADC1STSTAGELPEN_MASK                 0x1
#define MT6351_RG_AUDADC1STSTAGELPEN_SHIFT                3
#define MT6351_RG_AUDADC2NDSTAGELPEN_MASK                 0x1
#define MT6351_RG_AUDADC2NDSTAGELPEN_SHIFT                4
#define MT6351_RG_AUDADCFLASHLPEN_MASK                    0x1
#define MT6351_RG_AUDADCFLASHLPEN_SHIFT                   5
#define MT6351_RG_AUDPREAMPIDDTEST_MASK                   0x3
#define MT6351_RG_AUDPREAMPIDDTEST_SHIFT                  6
#define MT6351_RG_AUDADC1STSTAGEIDDTEST_MASK              0x3
#define MT6351_RG_AUDADC1STSTAGEIDDTEST_SHIFT             8
#define MT6351_RG_AUDADC2NDSTAGEIDDTEST_MASK              0x3
#define MT6351_RG_AUDADC2NDSTAGEIDDTEST_SHIFT             10
#define MT6351_RG_AUDADCREFBUFIDDTEST_MASK                0x3
#define MT6351_RG_AUDADCREFBUFIDDTEST_SHIFT               12
#define MT6351_RG_AUDADCFLASHIDDTEST_MASK                 0x3
#define MT6351_RG_AUDADCFLASHIDDTEST_SHIFT                14
#define MT6351_RG_AUDADCDAC0P25FS_MASK                    0x1
#define MT6351_RG_AUDADCDAC0P25FS_SHIFT                   0
#define MT6351_RG_AUDADCCLKSEL_MASK                       0x1
#define MT6351_RG_AUDADCCLKSEL_SHIFT                      1
#define MT6351_RG_AUDADCCLKSOURCE_MASK                    0x3
#define MT6351_RG_AUDADCCLKSOURCE_SHIFT                   2
#define MT6351_RG_AUDADCCLKGENMODE_MASK                   0x3
#define MT6351_RG_AUDADCCLKGENMODE_SHIFT                  4
#define MT6351_RG_AUDADCCLKRSTB_MASK                      0x1
#define MT6351_RG_AUDADCCLKRSTB_SHIFT                     6
#define MT6351_RG_AUDPREAMPAAFEN_MASK                     0x1
#define MT6351_RG_AUDPREAMPAAFEN_SHIFT                    8
#define MT6351_RG_DCCVCMBUFLPMODSEL_MASK                  0x1
#define MT6351_RG_DCCVCMBUFLPMODSEL_SHIFT                 9
#define MT6351_RG_DCCVCMBUFLPSWEN_MASK                    0x1
#define MT6351_RG_DCCVCMBUFLPSWEN_SHIFT                   10
#define MT6351_RG_AUDSPAREPGA_MASK                        0x1F
#define MT6351_RG_AUDSPAREPGA_SHIFT                       11
#define MT6351_RG_AUDADC1STSTAGESDENB_MASK                0x1
#define MT6351_RG_AUDADC1STSTAGESDENB_SHIFT               0
#define MT6351_RG_AUDADC2NDSTAGERESET_MASK                0x1
#define MT6351_RG_AUDADC2NDSTAGERESET_SHIFT               1
#define MT6351_RG_AUDADC3RDSTAGERESET_MASK                0x1
#define MT6351_RG_AUDADC3RDSTAGERESET_SHIFT               2
#define MT6351_RG_AUDADCFSRESET_MASK                      0x1
#define MT6351_RG_AUDADCFSRESET_SHIFT                     3
#define MT6351_RG_AUDADCWIDECM_MASK                       0x1
#define MT6351_RG_AUDADCWIDECM_SHIFT                      4
#define MT6351_RG_AUDADCNOPATEST_MASK                     0x1
#define MT6351_RG_AUDADCNOPATEST_SHIFT                    5
#define MT6351_RG_AUDADCBYPASS_MASK                       0x1
#define MT6351_RG_AUDADCBYPASS_SHIFT                      6
#define MT6351_RG_AUDADCFFBYPASS_MASK                     0x1
#define MT6351_RG_AUDADCFFBYPASS_SHIFT                    7
#define MT6351_RG_AUDADCDACFBCURRENT_MASK                 0x1
#define MT6351_RG_AUDADCDACFBCURRENT_SHIFT                8
#define MT6351_RG_AUDADCDACIDDTEST_MASK                   0x3
#define MT6351_RG_AUDADCDACIDDTEST_SHIFT                  9
#define MT6351_RG_AUDADCDACNRZ_MASK                       0x1
#define MT6351_RG_AUDADCDACNRZ_SHIFT                      11
#define MT6351_RG_AUDADCNODEM_MASK                        0x1
#define MT6351_RG_AUDADCNODEM_SHIFT                       12
#define MT6351_RG_AUDADCDACTEST_MASK                      0x1
#define MT6351_RG_AUDADCDACTEST_SHIFT                     13
#define MT6351_RG_AUDADCTESTDATA_MASK                     0xFFFF
#define MT6351_RG_AUDADCTESTDATA_SHIFT                    0
#define MT6351_RG_AUDRCTUNEL_MASK                         0x1F
#define MT6351_RG_AUDRCTUNEL_SHIFT                        0
#define MT6351_RG_AUDRCTUNELSEL_MASK                      0x1
#define MT6351_RG_AUDRCTUNELSEL_SHIFT                     5
#define MT6351_RG_AUDRCTUNER_MASK                         0x1F
#define MT6351_RG_AUDRCTUNER_SHIFT                        8
#define MT6351_RG_AUDRCTUNERSEL_MASK                      0x1
#define MT6351_RG_AUDRCTUNERSEL_SHIFT                     13
#define MT6351_RG_AUDSPAREVA30_MASK                       0xFF
#define MT6351_RG_AUDSPAREVA30_SHIFT                      0
#define MT6351_RG_AUDSPAREVA18_MASK                       0xFF
#define MT6351_RG_AUDSPAREVA18_SHIFT                      8
#define MT6351_RG_AUDDIGMICEN_MASK                        0x1
#define MT6351_RG_AUDDIGMICEN_SHIFT                       0
#define MT6351_RG_AUDDIGMICBIAS_MASK                      0x3
#define MT6351_RG_AUDDIGMICBIAS_SHIFT                     1
#define MT6351_RG_DMICHPCLKEN_MASK                        0x1
#define MT6351_RG_DMICHPCLKEN_SHIFT                       3
#define MT6351_RG_AUDDIGMICPDUTY_MASK                     0x3
#define MT6351_RG_AUDDIGMICPDUTY_SHIFT                    4
#define MT6351_RG_AUDDIGMICNDUTY_MASK                     0x3
#define MT6351_RG_AUDDIGMICNDUTY_SHIFT                    6
#define MT6351_RG_DMICMONEN_MASK                          0x1
#define MT6351_RG_DMICMONEN_SHIFT                         8
#define MT6351_RG_DMICMONSEL_MASK                         0x7
#define MT6351_RG_DMICMONSEL_SHIFT                        9
#define MT6351_RG_AUDSPAREVMIC_MASK                       0xF
#define MT6351_RG_AUDSPAREVMIC_SHIFT                      12
#define MT6351_RG_AUDPWDBMICBIAS0_MASK                    0x1
#define MT6351_RG_AUDPWDBMICBIAS0_SHIFT                   0
#define MT6351_RG_AUDMICBIAS0DCSW0P1EN_MASK               0x1
#define MT6351_RG_AUDMICBIAS0DCSW0P1EN_SHIFT              1
#define MT6351_RG_AUDMICBIAS0DCSW0P2EN_MASK               0x1
#define MT6351_RG_AUDMICBIAS0DCSW0P2EN_SHIFT              2
#define MT6351_RG_AUDMICBIAS0DCSW0NEN_MASK                0x1
#define MT6351_RG_AUDMICBIAS0DCSW0NEN_SHIFT               3
#define MT6351_RG_AUDMICBIAS0VREF_MASK                    0x7
#define MT6351_RG_AUDMICBIAS0VREF_SHIFT                   4
#define MT6351_RG_AUDMICBIAS0LOWPEN_MASK                  0x1
#define MT6351_RG_AUDMICBIAS0LOWPEN_SHIFT                 7
#define MT6351_RG_AUDPWDBMICBIAS2_MASK                    0x1
#define MT6351_RG_AUDPWDBMICBIAS2_SHIFT                   8
#define MT6351_RG_AUDMICBIAS2DCSW2P1EN_MASK               0x1
#define MT6351_RG_AUDMICBIAS2DCSW2P1EN_SHIFT              9
#define MT6351_RG_AUDMICBIAS2DCSW2P2EN_MASK               0x1
#define MT6351_RG_AUDMICBIAS2DCSW2P2EN_SHIFT              10
#define MT6351_RG_AUDMICBIAS2DCSW2NEN_MASK                0x1
#define MT6351_RG_AUDMICBIAS2DCSW2NEN_SHIFT               11
#define MT6351_RG_AUDMICBIAS2VREF_MASK                    0x7
#define MT6351_RG_AUDMICBIAS2VREF_SHIFT                   12
#define MT6351_RG_AUDMICBIAS2LOWPEN_MASK                  0x1
#define MT6351_RG_AUDMICBIAS2LOWPEN_SHIFT                 15
#define MT6351_RG_AUDPWDBMICBIAS1_MASK                    0x1
#define MT6351_RG_AUDPWDBMICBIAS1_SHIFT                   0
#define MT6351_RG_AUDMICBIAS1DCSW1PEN_MASK                0x1
#define MT6351_RG_AUDMICBIAS1DCSW1PEN_SHIFT               1
#define MT6351_RG_AUDMICBIAS1DCSW1NEN_MASK                0x1
#define MT6351_RG_AUDMICBIAS1DCSW1NEN_SHIFT               2
#define MT6351_RG_AUDMICBIAS1VREF_MASK                    0x7
#define MT6351_RG_AUDMICBIAS1VREF_SHIFT                   4
#define MT6351_RG_AUDMICBIAS1LOWPEN_MASK                  0x1
#define MT6351_RG_AUDMICBIAS1LOWPEN_SHIFT                 7
#define MT6351_RG_AUDMICBIAS1DCSW3PEN_MASK                0x1
#define MT6351_RG_AUDMICBIAS1DCSW3PEN_SHIFT               8
#define MT6351_RG_AUDMICBIAS1DCSW3NEN_MASK                0x1
#define MT6351_RG_AUDMICBIAS1DCSW3NEN_SHIFT               9
#define MT6351_RG_AUDMICBIAS2DCSW3PEN_MASK                0x1
#define MT6351_RG_AUDMICBIAS2DCSW3PEN_SHIFT               10
#define MT6351_RG_AUDMICBIAS2DCSW3NEN_MASK                0x1
#define MT6351_RG_AUDMICBIAS2DCSW3NEN_SHIFT               11
#define MT6351_RG_BANDGAPGEN_MASK                         0x1
#define MT6351_RG_BANDGAPGEN_SHIFT                        12
#define MT6351_RG_AUDACCDETMICBIAS0PULLLOW_MASK           0x1
#define MT6351_RG_AUDACCDETMICBIAS0PULLLOW_SHIFT          0
#define MT6351_RG_AUDACCDETMICBIAS1PULLLOW_MASK           0x1
#define MT6351_RG_AUDACCDETMICBIAS1PULLLOW_SHIFT          1
#define MT6351_RG_AUDACCDETMICBIAS2PULLLOW_MASK           0x1
#define MT6351_RG_AUDACCDETMICBIAS2PULLLOW_SHIFT          2
#define MT6351_RG_AUDACCDETVIN1PULLLOW_MASK               0x1
#define MT6351_RG_AUDACCDETVIN1PULLLOW_SHIFT              3
#define MT6351_RG_AUDACCDETVTHACAL_MASK                   0x1
#define MT6351_RG_AUDACCDETVTHACAL_SHIFT                  4
#define MT6351_RG_AUDACCDETVTHBCAL_MASK                   0x1
#define MT6351_RG_AUDACCDETVTHBCAL_SHIFT                  5
#define MT6351_RG_ACCDET1SEL_MASK                         0x1
#define MT6351_RG_ACCDET1SEL_SHIFT                        6
#define MT6351_RG_ACCDET2SEL_MASK                         0x1
#define MT6351_RG_ACCDET2SEL_SHIFT                        7
#define MT6351_RG_SWBUFMODSEL_MASK                        0x1
#define MT6351_RG_SWBUFMODSEL_SHIFT                       8
#define MT6351_RG_SWBUFSWEN_MASK                          0x1
#define MT6351_RG_SWBUFSWEN_SHIFT                         9
#define MT6351_RG_EINTCOMPVTH_MASK                        0x1
#define MT6351_RG_EINTCOMPVTH_SHIFT                       10
#define MT6351_RG_EINTCONFIGACCDET_MASK                   0x1
#define MT6351_RG_EINTCONFIGACCDET_SHIFT                  11
#define MT6351_RG_NVDETCMPEN_MASK                         0x1
#define MT6351_RG_NVDETCMPEN_SHIFT                        12
#define MT6351_RG_NVDETVTH_MASK                           0x1
#define MT6351_RG_NVDETVTH_SHIFT                          13
#define MT6351_RG_NVMODSEL_MASK                           0x1
#define MT6351_RG_NVMODSEL_SHIFT                          14
#define MT6351_RG_NVCMPSWEN_MASK                          0x1
#define MT6351_RG_NVCMPSWEN_SHIFT                         15
#define MT6351_RG_AUDENCSPAREVA30_MASK                    0xFF
#define MT6351_RG_AUDENCSPAREVA30_SHIFT                   0
#define MT6351_RG_AUDENCSPAREVA18_MASK                    0xFF
#define MT6351_RG_AUDENCSPAREVA18_SHIFT                   8
#define MT6351_RG_PLL_EN_MASK                             0x1
#define MT6351_RG_PLL_EN_SHIFT                            0
#define MT6351_RG_PLLBS_RST_MASK                          0x1
#define MT6351_RG_PLLBS_RST_SHIFT                         1
#define MT6351_RG_PLL_DCKO_SEL_MASK                       0x3
#define MT6351_RG_PLL_DCKO_SEL_SHIFT                      2
#define MT6351_RG_PLL_DIV1_MASK                           0x3F
#define MT6351_RG_PLL_DIV1_SHIFT                          4
#define MT6351_RG_PLL_RLATCH_EN_MASK                      0x1
#define MT6351_RG_PLL_RLATCH_EN_SHIFT                     10
#define MT6351_RG_PLL_PDIV1_EN_MASK                       0x1
#define MT6351_RG_PLL_PDIV1_EN_SHIFT                      11
#define MT6351_RG_PLL_PDIV1_MASK                          0xF
#define MT6351_RG_PLL_PDIV1_SHIFT                         12
#define MT6351_RG_PLL_BC_MASK                             0x3
#define MT6351_RG_PLL_BC_SHIFT                            0
#define MT6351_RG_PLL_BP_MASK                             0x3
#define MT6351_RG_PLL_BP_SHIFT                            2
#define MT6351_RG_PLL_BR_MASK                             0x3
#define MT6351_RG_PLL_BR_SHIFT                            4
#define MT6351_RG_CKO_SEL_MASK                            0x3
#define MT6351_RG_CKO_SEL_SHIFT                           6
#define MT6351_RG_PLL_IBSEL_MASK                          0x3
#define MT6351_RG_PLL_IBSEL_SHIFT                         8
#define MT6351_RG_PLL_CKT_SEL_MASK                        0x3
#define MT6351_RG_PLL_CKT_SEL_SHIFT                       10
#define MT6351_RG_PLL_VCT_EN_MASK                         0x1
#define MT6351_RG_PLL_VCT_EN_SHIFT                        12
#define MT6351_RG_PLL_CKT_EN_MASK                         0x1
#define MT6351_RG_PLL_CKT_EN_SHIFT                        13
#define MT6351_RG_PLL_HPM_EN_MASK                         0x1
#define MT6351_RG_PLL_HPM_EN_SHIFT                        14
#define MT6351_RG_PLL_DCHP_EN_MASK                        0x1
#define MT6351_RG_PLL_DCHP_EN_SHIFT                       15
#define MT6351_RG_PLL_CDIV_MASK                           0x7
#define MT6351_RG_PLL_CDIV_SHIFT                          0
#define MT6351_RG_VCOBAND_MASK                            0x7
#define MT6351_RG_VCOBAND_SHIFT                           3
#define MT6351_RG_CKDRV_EN_MASK                           0x1
#define MT6351_RG_CKDRV_EN_SHIFT                          6
#define MT6351_RG_PLL_DCHP_AEN_MASK                       0x1
#define MT6351_RG_PLL_DCHP_AEN_SHIFT                      7
#define MT6351_RG_PLL_RSVA_MASK                           0xFF
#define MT6351_RG_PLL_RSVA_SHIFT                          8
#define MT6351_RGS_AUDRCTUNELREAD_MASK                    0x1F
#define MT6351_RGS_AUDRCTUNELREAD_SHIFT                   0
#define MT6351_RGS_AUDRCTUNERREAD_MASK                    0x1F
#define MT6351_RGS_AUDRCTUNERREAD_SHIFT                   8
#define MT6351_RG_DIVCKS_CHG_MASK                         0x1
#define MT6351_RG_DIVCKS_CHG_SHIFT                        0
#define MT6351_RG_DIVCKS_ON_MASK                          0x1
#define MT6351_RG_DIVCKS_ON_SHIFT                         0
#define MT6351_RG_DIVCKS_PRG_MASK                         0x1FF
#define MT6351_RG_DIVCKS_PRG_SHIFT                        0
#define MT6351_RG_DIVCKS_PWD_NCP_MASK                     0x1
#define MT6351_RG_DIVCKS_PWD_NCP_SHIFT                    0
#define MT6351_RG_DIVCKS_PWD_NCP_ST_SEL_MASK              0x3
#define MT6351_RG_DIVCKS_PWD_NCP_ST_SEL_SHIFT             0
#define MT6351_AUXADC_ADC_OUT_CH0_MASK                    0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH0_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH0_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH0_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH1_MASK                    0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH1_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH1_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH1_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH2_MASK                    0xFFF
#define MT6351_AUXADC_ADC_OUT_CH2_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH2_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH2_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH3_MASK                    0xFFF
#define MT6351_AUXADC_ADC_OUT_CH3_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH3_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH3_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH4_MASK                    0xFFF
#define MT6351_AUXADC_ADC_OUT_CH4_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH4_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH4_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH5_MASK                    0xFFF
#define MT6351_AUXADC_ADC_OUT_CH5_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH5_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH5_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH6_MASK                    0xFFF
#define MT6351_AUXADC_ADC_OUT_CH6_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH6_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH6_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH7_MASK                    0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH7_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH7_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH7_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH8_MASK                    0xFFF
#define MT6351_AUXADC_ADC_OUT_CH8_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH8_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH8_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH9_MASK                    0xFFF
#define MT6351_AUXADC_ADC_OUT_CH9_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_CH9_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_CH9_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_CH10_MASK                   0xFFF
#define MT6351_AUXADC_ADC_OUT_CH10_SHIFT                  0
#define MT6351_AUXADC_ADC_RDY_CH10_MASK                   0x1
#define MT6351_AUXADC_ADC_RDY_CH10_SHIFT                  15
#define MT6351_AUXADC_ADC_OUT_CH11_MASK                   0xFFF
#define MT6351_AUXADC_ADC_OUT_CH11_SHIFT                  0
#define MT6351_AUXADC_ADC_RDY_CH11_MASK                   0x1
#define MT6351_AUXADC_ADC_RDY_CH11_SHIFT                  15
#define MT6351_AUXADC_ADC_OUT_CH12_15_MASK                0xFFF
#define MT6351_AUXADC_ADC_OUT_CH12_15_SHIFT               0
#define MT6351_AUXADC_ADC_RDY_CH12_15_MASK                0x1
#define MT6351_AUXADC_ADC_RDY_CH12_15_SHIFT               15
#define MT6351_AUXADC_ADC_OUT_THR_HW_MASK                 0xFFF
#define MT6351_AUXADC_ADC_OUT_THR_HW_SHIFT                0
#define MT6351_AUXADC_ADC_RDY_THR_HW_MASK                 0x1
#define MT6351_AUXADC_ADC_RDY_THR_HW_SHIFT                15
#define MT6351_AUXADC_ADC_OUT_LBAT_MASK                   0xFFF
#define MT6351_AUXADC_ADC_OUT_LBAT_SHIFT                  0
#define MT6351_AUXADC_ADC_RDY_LBAT_MASK                   0x1
#define MT6351_AUXADC_ADC_RDY_LBAT_SHIFT                  15
#define MT6351_AUXADC_ADC_OUT_LBAT2_MASK                  0xFFF
#define MT6351_AUXADC_ADC_OUT_LBAT2_SHIFT                 0
#define MT6351_AUXADC_ADC_RDY_LBAT2_MASK                  0x1
#define MT6351_AUXADC_ADC_RDY_LBAT2_SHIFT                 15
#define MT6351_AUXADC_ADC_OUT_CH7_BY_GPS_MASK             0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT            0
#define MT6351_AUXADC_ADC_RDY_CH7_BY_GPS_MASK             0x1
#define MT6351_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT            15
#define MT6351_AUXADC_ADC_OUT_CH7_BY_MD_MASK              0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT             0
#define MT6351_AUXADC_ADC_RDY_CH7_BY_MD_MASK              0x1
#define MT6351_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT             15
#define MT6351_AUXADC_ADC_OUT_CH7_BY_AP_MASK              0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT             0
#define MT6351_AUXADC_ADC_RDY_CH7_BY_AP_MASK              0x1
#define MT6351_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT             15
#define MT6351_AUXADC_ADC_OUT_CH4_BY_MD_MASK              0xFFF
#define MT6351_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT             0
#define MT6351_AUXADC_ADC_RDY_CH4_BY_MD_MASK              0x1
#define MT6351_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT             15
#define MT6351_AUXADC_ADC_OUT_WAKEUP_PCHR_MASK            0x7FFF
#define MT6351_AUXADC_ADC_OUT_WAKEUP_PCHR_SHIFT           0
#define MT6351_AUXADC_ADC_RDY_WAKEUP_PCHR_MASK            0x1
#define MT6351_AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT           15
#define MT6351_AUXADC_ADC_OUT_WAKEUP_SWCHR_MASK           0x7FFF
#define MT6351_AUXADC_ADC_OUT_WAKEUP_SWCHR_SHIFT          0
#define MT6351_AUXADC_ADC_RDY_WAKEUP_SWCHR_MASK           0x1
#define MT6351_AUXADC_ADC_RDY_WAKEUP_SWCHR_SHIFT          15
#define MT6351_AUXADC_ADC_OUT_CH0_BY_MD_MASK              0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH0_BY_MD_SHIFT             0
#define MT6351_AUXADC_ADC_RDY_CH0_BY_MD_MASK              0x1
#define MT6351_AUXADC_ADC_RDY_CH0_BY_MD_SHIFT             15
#define MT6351_AUXADC_ADC_OUT_CH0_BY_AP_MASK              0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH0_BY_AP_SHIFT             0
#define MT6351_AUXADC_ADC_RDY_CH0_BY_AP_MASK              0x1
#define MT6351_AUXADC_ADC_RDY_CH0_BY_AP_SHIFT             15
#define MT6351_AUXADC_ADC_OUT_CH1_BY_MD_MASK              0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH1_BY_MD_SHIFT             0
#define MT6351_AUXADC_ADC_RDY_CH1_BY_MD_MASK              0x1
#define MT6351_AUXADC_ADC_RDY_CH1_BY_MD_SHIFT             15
#define MT6351_AUXADC_ADC_OUT_CH1_BY_AP_MASK              0x7FFF
#define MT6351_AUXADC_ADC_OUT_CH1_BY_AP_SHIFT             0
#define MT6351_AUXADC_ADC_RDY_CH1_BY_AP_MASK              0x1
#define MT6351_AUXADC_ADC_RDY_CH1_BY_AP_SHIFT             15
#define MT6351_AUXADC_ADC_OUT_VISMPS0_MASK                0xFFF
#define MT6351_AUXADC_ADC_OUT_VISMPS0_SHIFT               0
#define MT6351_AUXADC_ADC_RDY_VISMPS0_MASK                0x1
#define MT6351_AUXADC_ADC_RDY_VISMPS0_SHIFT               15
#define MT6351_AUXADC_ADC_OUT_FGADC1_MASK                 0x7FFF
#define MT6351_AUXADC_ADC_OUT_FGADC1_SHIFT                0
#define MT6351_AUXADC_ADC_RDY_FGADC1_MASK                 0x1
#define MT6351_AUXADC_ADC_RDY_FGADC1_SHIFT                15
#define MT6351_AUXADC_ADC_OUT_FGADC2_MASK                 0x7FFF
#define MT6351_AUXADC_ADC_OUT_FGADC2_SHIFT                0
#define MT6351_AUXADC_ADC_RDY_FGADC2_MASK                 0x1
#define MT6351_AUXADC_ADC_RDY_FGADC2_SHIFT                15
#define MT6351_AUXADC_ADC_OUT_IMP_MASK                    0x7FFF
#define MT6351_AUXADC_ADC_OUT_IMP_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_IMP_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_IMP_SHIFT                   15
#define MT6351_AUXADC_ADC_OUT_IMP_AVG_MASK                0x7FFF
#define MT6351_AUXADC_ADC_OUT_IMP_AVG_SHIFT               0
#define MT6351_AUXADC_ADC_RDY_IMP_AVG_MASK                0x1
#define MT6351_AUXADC_ADC_RDY_IMP_AVG_SHIFT               15
#define MT6351_AUXADC_ADC_OUT_RAW_MASK                    0x7FFF
#define MT6351_AUXADC_ADC_OUT_RAW_SHIFT                   0
#define MT6351_AUXADC_ADC_OUT_MDRT_MASK                   0x7FFF
#define MT6351_AUXADC_ADC_OUT_MDRT_SHIFT                  0
#define MT6351_AUXADC_ADC_RDY_MDRT_MASK                   0x1
#define MT6351_AUXADC_ADC_RDY_MDRT_SHIFT                  15
#define MT6351_AUXADC_ADC_OUT_MDBG_MASK                   0x7FFF
#define MT6351_AUXADC_ADC_OUT_MDBG_SHIFT                  0
#define MT6351_AUXADC_ADC_RDY_MDBG_MASK                   0x1
#define MT6351_AUXADC_ADC_RDY_MDBG_SHIFT                  15
#define MT6351_AUXADC_ADC_OUT_JEITA_MASK                  0xFFF
#define MT6351_AUXADC_ADC_OUT_JEITA_SHIFT                 0
#define MT6351_AUXADC_ADC_RDY_JEITA_MASK                  0x1
#define MT6351_AUXADC_ADC_RDY_JEITA_SHIFT                 15
#define MT6351_AUXADC_ADC_OUT_DCXO_BY_GPS_MASK            0xFFF
#define MT6351_AUXADC_ADC_OUT_DCXO_BY_GPS_SHIFT           0
#define MT6351_AUXADC_ADC_RDY_DCXO_BY_GPS_MASK            0x1
#define MT6351_AUXADC_ADC_RDY_DCXO_BY_GPS_SHIFT           15
#define MT6351_AUXADC_ADC_OUT_DCXO_BY_MD_MASK             0xFFF
#define MT6351_AUXADC_ADC_OUT_DCXO_BY_MD_SHIFT            0
#define MT6351_AUXADC_ADC_RDY_DCXO_BY_MD_MASK             0x1
#define MT6351_AUXADC_ADC_RDY_DCXO_BY_MD_SHIFT            15
#define MT6351_AUXADC_ADC_OUT_DCXO_BY_AP_MASK             0xFFF
#define MT6351_AUXADC_ADC_OUT_DCXO_BY_AP_SHIFT            0
#define MT6351_AUXADC_ADC_RDY_DCXO_BY_AP_MASK             0x1
#define MT6351_AUXADC_ADC_RDY_DCXO_BY_AP_SHIFT            15
#define MT6351_AUXADC_ADC_OUT_DCXO_MDRT_MASK              0xFFF
#define MT6351_AUXADC_ADC_OUT_DCXO_MDRT_SHIFT             0
#define MT6351_AUXADC_ADC_RDY_DCXO_MDRT_MASK              0x1
#define MT6351_AUXADC_ADC_RDY_DCXO_MDRT_SHIFT             15
#define MT6351_AUXADC_ADC_OUT_NAG_MASK                    0x7FFF
#define MT6351_AUXADC_ADC_OUT_NAG_SHIFT                   0
#define MT6351_AUXADC_ADC_RDY_NAG_MASK                    0x1
#define MT6351_AUXADC_ADC_RDY_NAG_SHIFT                   15
#define MT6351_AUXADC_BUF_OUT_00_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_00_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_00_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_00_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_01_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_01_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_01_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_01_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_02_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_02_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_02_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_02_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_03_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_03_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_03_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_03_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_04_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_04_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_04_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_04_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_05_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_05_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_05_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_05_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_06_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_06_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_06_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_06_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_07_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_07_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_07_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_07_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_08_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_08_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_08_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_08_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_09_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_09_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_09_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_09_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_10_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_10_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_10_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_10_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_11_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_11_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_11_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_11_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_12_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_12_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_12_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_12_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_13_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_13_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_13_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_13_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_14_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_14_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_14_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_14_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_15_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_15_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_15_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_15_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_16_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_16_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_16_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_16_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_17_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_17_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_17_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_17_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_18_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_18_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_18_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_18_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_19_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_19_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_19_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_19_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_20_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_20_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_20_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_20_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_21_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_21_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_21_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_21_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_22_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_22_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_22_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_22_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_23_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_23_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_23_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_23_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_24_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_24_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_24_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_24_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_25_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_25_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_25_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_25_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_26_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_26_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_26_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_26_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_27_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_27_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_27_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_27_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_28_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_28_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_28_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_28_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_29_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_29_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_29_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_29_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_30_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_30_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_30_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_30_SHIFT                    15
#define MT6351_AUXADC_BUF_OUT_31_MASK                     0x7FFF
#define MT6351_AUXADC_BUF_OUT_31_SHIFT                    0
#define MT6351_AUXADC_BUF_RDY_31_MASK                     0x1
#define MT6351_AUXADC_BUF_RDY_31_SHIFT                    15
#define MT6351_AUXADC_ADC_BUSY_IN_MASK                    0xFFF
#define MT6351_AUXADC_ADC_BUSY_IN_SHIFT                   0
#define MT6351_AUXADC_ADC_BUSY_IN_LBAT_MASK               0x1
#define MT6351_AUXADC_ADC_BUSY_IN_LBAT_SHIFT              12
#define MT6351_AUXADC_ADC_BUSY_IN_LBAT2_MASK              0x1
#define MT6351_AUXADC_ADC_BUSY_IN_LBAT2_SHIFT             13
#define MT6351_AUXADC_ADC_BUSY_IN_VISMPS0_MASK            0x1
#define MT6351_AUXADC_ADC_BUSY_IN_VISMPS0_SHIFT           14
#define MT6351_AUXADC_ADC_BUSY_IN_WAKEUP_MASK             0x1
#define MT6351_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT            15
#define MT6351_AUXADC_ADC_BUSY_IN_DCXO_MDRT_MASK          0x1
#define MT6351_AUXADC_ADC_BUSY_IN_DCXO_MDRT_SHIFT         0
#define MT6351_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_MASK        0x1
#define MT6351_AUXADC_ADC_BUSY_IN_DCXO_GPS_AP_SHIFT       1
#define MT6351_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_MASK        0x1
#define MT6351_AUXADC_ADC_BUSY_IN_DCXO_GPS_MD_SHIFT       2
#define MT6351_AUXADC_ADC_BUSY_IN_DCXO_GPS_MASK           0x1
#define MT6351_AUXADC_ADC_BUSY_IN_DCXO_GPS_SHIFT          3
#define MT6351_AUXADC_ADC_BUSY_IN_JEITA_MASK              0x1
#define MT6351_AUXADC_ADC_BUSY_IN_JEITA_SHIFT             4
#define MT6351_AUXADC_ADC_BUSY_IN_MDRT_MASK               0x1
#define MT6351_AUXADC_ADC_BUSY_IN_MDRT_SHIFT              5
#define MT6351_AUXADC_ADC_BUSY_IN_MDBG_MASK               0x1
#define MT6351_AUXADC_ADC_BUSY_IN_MDBG_SHIFT              6
#define MT6351_AUXADC_ADC_BUSY_IN_SHARE_MASK              0x1
#define MT6351_AUXADC_ADC_BUSY_IN_SHARE_SHIFT             7
#define MT6351_AUXADC_ADC_BUSY_IN_IMP_MASK                0x1
#define MT6351_AUXADC_ADC_BUSY_IN_IMP_SHIFT               8
#define MT6351_AUXADC_ADC_BUSY_IN_FGADC1_MASK             0x1
#define MT6351_AUXADC_ADC_BUSY_IN_FGADC1_SHIFT            9
#define MT6351_AUXADC_ADC_BUSY_IN_FGADC2_MASK             0x1
#define MT6351_AUXADC_ADC_BUSY_IN_FGADC2_SHIFT            10
#define MT6351_AUXADC_ADC_BUSY_IN_GPS_AP_MASK             0x1
#define MT6351_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT            11
#define MT6351_AUXADC_ADC_BUSY_IN_GPS_MD_MASK             0x1
#define MT6351_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT            12
#define MT6351_AUXADC_ADC_BUSY_IN_GPS_MASK                0x1
#define MT6351_AUXADC_ADC_BUSY_IN_GPS_SHIFT               13
#define MT6351_AUXADC_ADC_BUSY_IN_THR_HW_MASK             0x1
#define MT6351_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT            14
#define MT6351_AUXADC_ADC_BUSY_IN_THR_MD_MASK             0x1
#define MT6351_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT            15
#define MT6351_AUXADC_ADC_BUSY_IN_NAG_MASK                0x1
#define MT6351_AUXADC_ADC_BUSY_IN_NAG_SHIFT               15
#define MT6351_AUXADC_RQST_CH0_MASK                       0x1
#define MT6351_AUXADC_RQST_CH0_SHIFT                      0
#define MT6351_AUXADC_RQST_CH1_MASK                       0x1
#define MT6351_AUXADC_RQST_CH1_SHIFT                      1
#define MT6351_AUXADC_RQST_CH2_MASK                       0x1
#define MT6351_AUXADC_RQST_CH2_SHIFT                      2
#define MT6351_AUXADC_RQST_CH3_MASK                       0x1
#define MT6351_AUXADC_RQST_CH3_SHIFT                      3
#define MT6351_AUXADC_RQST_CH4_MASK                       0x1
#define MT6351_AUXADC_RQST_CH4_SHIFT                      4
#define MT6351_AUXADC_RQST_CH5_MASK                       0x1
#define MT6351_AUXADC_RQST_CH5_SHIFT                      5
#define MT6351_AUXADC_RQST_CH6_MASK                       0x1
#define MT6351_AUXADC_RQST_CH6_SHIFT                      6
#define MT6351_AUXADC_RQST_CH7_MASK                       0x1
#define MT6351_AUXADC_RQST_CH7_SHIFT                      7
#define MT6351_AUXADC_RQST_CH8_MASK                       0x1
#define MT6351_AUXADC_RQST_CH8_SHIFT                      8
#define MT6351_AUXADC_RQST_CH9_MASK                       0x1
#define MT6351_AUXADC_RQST_CH9_SHIFT                      9
#define MT6351_AUXADC_RQST_CH10_MASK                      0x1
#define MT6351_AUXADC_RQST_CH10_SHIFT                     10
#define MT6351_AUXADC_RQST_CH11_MASK                      0x1
#define MT6351_AUXADC_RQST_CH11_SHIFT                     11
#define MT6351_AUXADC_RQST_CH12_MASK                      0x1
#define MT6351_AUXADC_RQST_CH12_SHIFT                     12
#define MT6351_AUXADC_RQST_CH13_MASK                      0x1
#define MT6351_AUXADC_RQST_CH13_SHIFT                     13
#define MT6351_AUXADC_RQST_CH14_MASK                      0x1
#define MT6351_AUXADC_RQST_CH14_SHIFT                     14
#define MT6351_AUXADC_RQST_CH15_MASK                      0x1
#define MT6351_AUXADC_RQST_CH15_SHIFT                     15
#define MT6351_AUXADC_RQST0_SET_MASK                      0xFFFF
#define MT6351_AUXADC_RQST0_SET_SHIFT                     0
#define MT6351_AUXADC_RQST0_CLR_MASK                      0xFFFF
#define MT6351_AUXADC_RQST0_CLR_SHIFT                     0
#define MT6351_AUXADC_RQST_CH0_BY_MD_MASK                 0x1
#define MT6351_AUXADC_RQST_CH0_BY_MD_SHIFT                0
#define MT6351_AUXADC_RQST_CH1_BY_MD_MASK                 0x1
#define MT6351_AUXADC_RQST_CH1_BY_MD_SHIFT                1
#define MT6351_AUXADC_RQST_RSV0_MASK                      0x3
#define MT6351_AUXADC_RQST_RSV0_SHIFT                     2
#define MT6351_AUXADC_RQST_CH4_BY_MD_MASK                 0x1
#define MT6351_AUXADC_RQST_CH4_BY_MD_SHIFT                4
#define MT6351_AUXADC_RQST_CH7_BY_MD_MASK                 0x1
#define MT6351_AUXADC_RQST_CH7_BY_MD_SHIFT                7
#define MT6351_AUXADC_RQST_CH7_BY_GPS_MASK                0x1
#define MT6351_AUXADC_RQST_CH7_BY_GPS_SHIFT               8
#define MT6351_AUXADC_RQST_DCXO_BY_MD_MASK                0x1
#define MT6351_AUXADC_RQST_DCXO_BY_MD_SHIFT               9
#define MT6351_AUXADC_RQST_DCXO_BY_GPS_MASK               0x1
#define MT6351_AUXADC_RQST_DCXO_BY_GPS_SHIFT              10
#define MT6351_AUXADC_RQST_RSV1_MASK                      0x1F
#define MT6351_AUXADC_RQST_RSV1_SHIFT                     11
#define MT6351_AUXADC_RQST1_SET_MASK                      0xFFFF
#define MT6351_AUXADC_RQST1_SET_SHIFT                     0
#define MT6351_AUXADC_RQST1_CLR_MASK                      0xFFFF
#define MT6351_AUXADC_RQST1_CLR_SHIFT                     0
#define MT6351_AUXADC_CK_ON_EXTD_MASK                     0x3F
#define MT6351_AUXADC_CK_ON_EXTD_SHIFT                    0
#define MT6351_AUXADC_SRCLKEN_SRC_SEL_MASK                0x3
#define MT6351_AUXADC_SRCLKEN_SRC_SEL_SHIFT               6
#define MT6351_AUXADC_ADC_PWDB_MASK                       0x1
#define MT6351_AUXADC_ADC_PWDB_SHIFT                      8
#define MT6351_AUXADC_ADC_PWDB_SWCTRL_MASK                0x1
#define MT6351_AUXADC_ADC_PWDB_SWCTRL_SHIFT               9
#define MT6351_AUXADC_STRUP_CK_ON_ENB_MASK                0x1
#define MT6351_AUXADC_STRUP_CK_ON_ENB_SHIFT               10
#define MT6351_AUXADC_ADC_RDY_WAKEUP_CLR_MASK             0x1
#define MT6351_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT            11
#define MT6351_AUXADC_SRCLKEN_CK_EN_MASK                  0x1
#define MT6351_AUXADC_SRCLKEN_CK_EN_SHIFT                 12
#define MT6351_AUXADC_CK_AON_GPS_MASK                     0x1
#define MT6351_AUXADC_CK_AON_GPS_SHIFT                    13
#define MT6351_AUXADC_CK_AON_MD_MASK                      0x1
#define MT6351_AUXADC_CK_AON_MD_SHIFT                     14
#define MT6351_AUXADC_CK_AON_MASK                         0x1
#define MT6351_AUXADC_CK_AON_SHIFT                        15
#define MT6351_AUXADC_CON0_SET_MASK                       0xFFFF
#define MT6351_AUXADC_CON0_SET_SHIFT                      0
#define MT6351_AUXADC_CON0_CLR_MASK                       0xFFFF
#define MT6351_AUXADC_CON0_CLR_SHIFT                      0
#define MT6351_AUXADC_AVG_NUM_SMALL_MASK                  0x7
#define MT6351_AUXADC_AVG_NUM_SMALL_SHIFT                 0
#define MT6351_AUXADC_AVG_NUM_LARGE_MASK                  0x7
#define MT6351_AUXADC_AVG_NUM_LARGE_SHIFT                 3
#define MT6351_AUXADC_SPL_NUM_MASK                        0x3FF
#define MT6351_AUXADC_SPL_NUM_SHIFT                       6
#define MT6351_AUXADC_AVG_NUM_SEL_MASK                    0xFFF
#define MT6351_AUXADC_AVG_NUM_SEL_SHIFT                   0
#define MT6351_AUXADC_AVG_NUM_SEL_SHARE_MASK              0x1
#define MT6351_AUXADC_AVG_NUM_SEL_SHARE_SHIFT             12
#define MT6351_AUXADC_AVG_NUM_SEL_LBAT_MASK               0x1
#define MT6351_AUXADC_AVG_NUM_SEL_LBAT_SHIFT              13
#define MT6351_AUXADC_AVG_NUM_SEL_VISMPS_MASK             0x1
#define MT6351_AUXADC_AVG_NUM_SEL_VISMPS_SHIFT            14
#define MT6351_AUXADC_AVG_NUM_SEL_WAKEUP_MASK             0x1
#define MT6351_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT            15
#define MT6351_AUXADC_SPL_NUM_LARGE_MASK                  0x3FF
#define MT6351_AUXADC_SPL_NUM_LARGE_SHIFT                 0
#define MT6351_AUXADC_SPL_NUM_SLEEP_MASK                  0x3FF
#define MT6351_AUXADC_SPL_NUM_SLEEP_SHIFT                 0
#define MT6351_AUXADC_SPL_NUM_SLEEP_SEL_MASK              0x1
#define MT6351_AUXADC_SPL_NUM_SLEEP_SEL_SHIFT             15
#define MT6351_AUXADC_SPL_NUM_SEL_MASK                    0xFFF
#define MT6351_AUXADC_SPL_NUM_SEL_SHIFT                   0
#define MT6351_AUXADC_SPL_NUM_SEL_SHARE_MASK              0x1
#define MT6351_AUXADC_SPL_NUM_SEL_SHARE_SHIFT             12
#define MT6351_AUXADC_SPL_NUM_SEL_LBAT_MASK               0x1
#define MT6351_AUXADC_SPL_NUM_SEL_LBAT_SHIFT              13
#define MT6351_AUXADC_SPL_NUM_SEL_VISMPS_MASK             0x1
#define MT6351_AUXADC_SPL_NUM_SEL_VISMPS_SHIFT            14
#define MT6351_AUXADC_SPL_NUM_SEL_WAKEUP_MASK             0x1
#define MT6351_AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT            15
#define MT6351_AUXADC_TRIM_CH0_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH0_SEL_SHIFT                  0
#define MT6351_AUXADC_TRIM_CH1_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH1_SEL_SHIFT                  2
#define MT6351_AUXADC_TRIM_CH2_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH2_SEL_SHIFT                  4
#define MT6351_AUXADC_TRIM_CH3_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH3_SEL_SHIFT                  6
#define MT6351_AUXADC_TRIM_CH4_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH4_SEL_SHIFT                  8
#define MT6351_AUXADC_TRIM_CH5_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH5_SEL_SHIFT                  10
#define MT6351_AUXADC_TRIM_CH6_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH6_SEL_SHIFT                  12
#define MT6351_AUXADC_TRIM_CH7_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH7_SEL_SHIFT                  14
#define MT6351_AUXADC_TRIM_CH8_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH8_SEL_SHIFT                  0
#define MT6351_AUXADC_TRIM_CH9_SEL_MASK                   0x3
#define MT6351_AUXADC_TRIM_CH9_SEL_SHIFT                  2
#define MT6351_AUXADC_TRIM_CH10_SEL_MASK                  0x3
#define MT6351_AUXADC_TRIM_CH10_SEL_SHIFT                 4
#define MT6351_AUXADC_TRIM_CH11_SEL_MASK                  0x3
#define MT6351_AUXADC_TRIM_CH11_SEL_SHIFT                 6
#define MT6351_AUXADC_ADC_2S_COMP_ENB_MASK                0x1
#define MT6351_AUXADC_ADC_2S_COMP_ENB_SHIFT               14
#define MT6351_AUXADC_ADC_TRIM_COMP_MASK                  0x1
#define MT6351_AUXADC_ADC_TRIM_COMP_SHIFT                 15
#define MT6351_AUXADC_SW_GAIN_TRIM_MASK                   0x7FFF
#define MT6351_AUXADC_SW_GAIN_TRIM_SHIFT                  0
#define MT6351_AUXADC_SW_OFFSET_TRIM_MASK                 0x7FFF
#define MT6351_AUXADC_SW_OFFSET_TRIM_SHIFT                0
#define MT6351_AUXADC_RNG_EN_MASK                         0x1
#define MT6351_AUXADC_RNG_EN_SHIFT                        0
#define MT6351_AUXADC_DATA_REUSE_SEL_MASK                 0x3
#define MT6351_AUXADC_DATA_REUSE_SEL_SHIFT                1
#define MT6351_AUXADC_TEST_MODE_MASK                      0x1
#define MT6351_AUXADC_TEST_MODE_SHIFT                     3
#define MT6351_AUXADC_BIT_SEL_MASK                        0x1
#define MT6351_AUXADC_BIT_SEL_SHIFT                       4
#define MT6351_AUXADC_START_SW_MASK                       0x1
#define MT6351_AUXADC_START_SW_SHIFT                      5
#define MT6351_AUXADC_START_SWCTRL_MASK                   0x1
#define MT6351_AUXADC_START_SWCTRL_SHIFT                  6
#define MT6351_AUXADC_TS_VBE_SEL_MASK                     0x1
#define MT6351_AUXADC_TS_VBE_SEL_SHIFT                    7
#define MT6351_AUXADC_TS_VBE_SEL_SWCTRL_MASK              0x1
#define MT6351_AUXADC_TS_VBE_SEL_SWCTRL_SHIFT             8
#define MT6351_AUXADC_VBUF_EN_MASK                        0x1
#define MT6351_AUXADC_VBUF_EN_SHIFT                       9
#define MT6351_AUXADC_VBUF_EN_SWCTRL_MASK                 0x1
#define MT6351_AUXADC_VBUF_EN_SWCTRL_SHIFT                10
#define MT6351_AUXADC_OUT_SEL_MASK                        0x1
#define MT6351_AUXADC_OUT_SEL_SHIFT                       11
#define MT6351_AUXADC_DA_DAC_MASK                         0xFFF
#define MT6351_AUXADC_DA_DAC_SHIFT                        0
#define MT6351_AUXADC_DA_DAC_SWCTRL_MASK                  0x1
#define MT6351_AUXADC_DA_DAC_SWCTRL_SHIFT                 12
#define MT6351_AD_AUXADC_COMP_MASK                        0x1
#define MT6351_AD_AUXADC_COMP_SHIFT                       15
#define MT6351_RG_VBUF_EXTEN_MASK                         0x1
#define MT6351_RG_VBUF_EXTEN_SHIFT                        0
#define MT6351_RG_VBUF_CALEN_MASK                         0x1
#define MT6351_RG_VBUF_CALEN_SHIFT                        1
#define MT6351_RG_VBUF_BYP_MASK                           0x1
#define MT6351_RG_VBUF_BYP_SHIFT                          2
#define MT6351_RG_AUX_RSV_MASK                            0xF
#define MT6351_RG_AUX_RSV_SHIFT                           3
#define MT6351_RG_AUXADC_CALI_MASK                        0xF
#define MT6351_RG_AUXADC_CALI_SHIFT                       7
#define MT6351_AUXADC_ADCIN_VSEN_EN_MASK                  0x1
#define MT6351_AUXADC_ADCIN_VSEN_EN_SHIFT                 0
#define MT6351_AUXADC_ADCIN_VBAT_EN_MASK                  0x1
#define MT6351_AUXADC_ADCIN_VBAT_EN_SHIFT                 1
#define MT6351_AUXADC_ADCIN_VSEN_MUX_EN_MASK              0x1
#define MT6351_AUXADC_ADCIN_VSEN_MUX_EN_SHIFT             2
#define MT6351_AUXADC_ADCIN_VSEN_EXT_BATON_EN_MASK        0x1
#define MT6351_AUXADC_ADCIN_VSEN_EXT_BATON_EN_SHIFT       3
#define MT6351_AUXADC_ADCIN_CHR_EN_MASK                   0x1
#define MT6351_AUXADC_ADCIN_CHR_EN_SHIFT                  4
#define MT6351_AUXADC_ADCIN_BATON_TDET_EN_MASK            0x1
#define MT6351_AUXADC_ADCIN_BATON_TDET_EN_SHIFT           5
#define MT6351_AUXADC_ACCDET_ANASWCTRL_EN_MASK            0x1
#define MT6351_AUXADC_ACCDET_ANASWCTRL_EN_SHIFT           6
#define MT6351_AUXADC_DIG0_RSV0_MASK                      0xF
#define MT6351_AUXADC_DIG0_RSV0_SHIFT                     7
#define MT6351_AUXADC_CHSEL_MASK                          0xF
#define MT6351_AUXADC_CHSEL_SHIFT                         11
#define MT6351_AUXADC_SWCTRL_EN_MASK                      0x1
#define MT6351_AUXADC_SWCTRL_EN_SHIFT                     15
#define MT6351_AUXADC_SOURCE_LBAT_SEL_MASK                0x1
#define MT6351_AUXADC_SOURCE_LBAT_SEL_SHIFT               0
#define MT6351_AUXADC_SOURCE_LBAT2_SEL_MASK               0x1
#define MT6351_AUXADC_SOURCE_LBAT2_SEL_SHIFT              1
#define MT6351_AUXADC_DIG0_RSV2_MASK                      0x7
#define MT6351_AUXADC_DIG0_RSV2_SHIFT                     2
#define MT6351_AUXADC_DIG1_RSV2_MASK                      0xF
#define MT6351_AUXADC_DIG1_RSV2_SHIFT                     5
#define MT6351_AUXADC_DAC_EXTD_MASK                       0xF
#define MT6351_AUXADC_DAC_EXTD_SHIFT                      11
#define MT6351_AUXADC_DAC_EXTD_EN_MASK                    0x1
#define MT6351_AUXADC_DAC_EXTD_EN_SHIFT                   15
#define MT6351_AUXADC_PMU_THR_PDN_SW_MASK                 0x1
#define MT6351_AUXADC_PMU_THR_PDN_SW_SHIFT                10
#define MT6351_AUXADC_PMU_THR_PDN_SEL_MASK                0x1
#define MT6351_AUXADC_PMU_THR_PDN_SEL_SHIFT               11
#define MT6351_AUXADC_PMU_THR_PDN_STATUS_MASK             0x1
#define MT6351_AUXADC_PMU_THR_PDN_STATUS_SHIFT            12
#define MT6351_AUXADC_DIG0_RSV1_MASK                      0x7
#define MT6351_AUXADC_DIG0_RSV1_SHIFT                     13
#define MT6351_AUXADC_START_SHADE_NUM_MASK                0x3FF
#define MT6351_AUXADC_START_SHADE_NUM_SHIFT               0
#define MT6351_AUXADC_START_SHADE_EN_MASK                 0x1
#define MT6351_AUXADC_START_SHADE_EN_SHIFT                14
#define MT6351_AUXADC_START_SHADE_SEL_MASK                0x1
#define MT6351_AUXADC_START_SHADE_SEL_SHIFT               15
#define MT6351_AUXADC_AUTORPT_PRD_MASK                    0x3FF
#define MT6351_AUXADC_AUTORPT_PRD_SHIFT                   0
#define MT6351_AUXADC_AUTORPT_EN_MASK                     0x1
#define MT6351_AUXADC_AUTORPT_EN_SHIFT                    15
#define MT6351_AUXADC_LBAT_DEBT_MAX_MASK                  0xFF
#define MT6351_AUXADC_LBAT_DEBT_MAX_SHIFT                 0
#define MT6351_AUXADC_LBAT_DEBT_MIN_MASK                  0xFF
#define MT6351_AUXADC_LBAT_DEBT_MIN_SHIFT                 8
#define MT6351_AUXADC_LBAT_DET_PRD_15_0_MASK              0xFFFF
#define MT6351_AUXADC_LBAT_DET_PRD_15_0_SHIFT             0
#define MT6351_AUXADC_LBAT_DET_PRD_19_16_MASK             0xF
#define MT6351_AUXADC_LBAT_DET_PRD_19_16_SHIFT            0
#define MT6351_AUXADC_LBAT_VOLT_MAX_MASK                  0xFFF
#define MT6351_AUXADC_LBAT_VOLT_MAX_SHIFT                 0
#define MT6351_AUXADC_LBAT_IRQ_EN_MAX_MASK                0x1
#define MT6351_AUXADC_LBAT_IRQ_EN_MAX_SHIFT               12
#define MT6351_AUXADC_LBAT_EN_MAX_MASK                    0x1
#define MT6351_AUXADC_LBAT_EN_MAX_SHIFT                   13
#define MT6351_AUXADC_LBAT_MAX_IRQ_B_MASK                 0x1
#define MT6351_AUXADC_LBAT_MAX_IRQ_B_SHIFT                15
#define MT6351_AUXADC_LBAT_VOLT_MIN_MASK                  0xFFF
#define MT6351_AUXADC_LBAT_VOLT_MIN_SHIFT                 0
#define MT6351_AUXADC_LBAT_IRQ_EN_MIN_MASK                0x1
#define MT6351_AUXADC_LBAT_IRQ_EN_MIN_SHIFT               12
#define MT6351_AUXADC_LBAT_EN_MIN_MASK                    0x1
#define MT6351_AUXADC_LBAT_EN_MIN_SHIFT                   13
#define MT6351_AUXADC_LBAT_MIN_IRQ_B_MASK                 0x1
#define MT6351_AUXADC_LBAT_MIN_IRQ_B_SHIFT                15
#define MT6351_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK        0x1FF
#define MT6351_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT       0
#define MT6351_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK        0x1FF
#define MT6351_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT       0
#define MT6351_AUXADC_ACCDET_AUTO_SPL_MASK                0x1
#define MT6351_AUXADC_ACCDET_AUTO_SPL_SHIFT               0
#define MT6351_AUXADC_ACCDET_AUTO_RQST_CLR_MASK           0x1
#define MT6351_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT          1
#define MT6351_AUXADC_ACCDET_DIG1_RSV0_MASK               0x3F
#define MT6351_AUXADC_ACCDET_DIG1_RSV0_SHIFT              2
#define MT6351_AUXADC_ACCDET_DIG0_RSV0_MASK               0xFF
#define MT6351_AUXADC_ACCDET_DIG0_RSV0_SHIFT              8
#define MT6351_AUXADC_THR_DEBT_MAX_MASK                   0xFF
#define MT6351_AUXADC_THR_DEBT_MAX_SHIFT                  0
#define MT6351_AUXADC_THR_DEBT_MIN_MASK                   0xFF
#define MT6351_AUXADC_THR_DEBT_MIN_SHIFT                  8
#define MT6351_AUXADC_THR_DET_PRD_15_0_MASK               0xFFFF
#define MT6351_AUXADC_THR_DET_PRD_15_0_SHIFT              0
#define MT6351_AUXADC_THR_DET_PRD_19_16_MASK              0xF
#define MT6351_AUXADC_THR_DET_PRD_19_16_SHIFT             0
#define MT6351_AUXADC_THR_VOLT_MAX_MASK                   0xFFF
#define MT6351_AUXADC_THR_VOLT_MAX_SHIFT                  0
#define MT6351_AUXADC_THR_IRQ_EN_MAX_MASK                 0x1
#define MT6351_AUXADC_THR_IRQ_EN_MAX_SHIFT                12
#define MT6351_AUXADC_THR_EN_MAX_MASK                     0x1
#define MT6351_AUXADC_THR_EN_MAX_SHIFT                    13
#define MT6351_AUXADC_THR_MAX_IRQ_B_MASK                  0x1
#define MT6351_AUXADC_THR_MAX_IRQ_B_SHIFT                 15
#define MT6351_AUXADC_THR_VOLT_MIN_MASK                   0xFFF
#define MT6351_AUXADC_THR_VOLT_MIN_SHIFT                  0
#define MT6351_AUXADC_THR_IRQ_EN_MIN_MASK                 0x1
#define MT6351_AUXADC_THR_IRQ_EN_MIN_SHIFT                12
#define MT6351_AUXADC_THR_EN_MIN_MASK                     0x1
#define MT6351_AUXADC_THR_EN_MIN_SHIFT                    13
#define MT6351_AUXADC_THR_MIN_IRQ_B_MASK                  0x1
#define MT6351_AUXADC_THR_MIN_IRQ_B_SHIFT                 15
#define MT6351_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK         0x1FF
#define MT6351_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT        0
#define MT6351_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK         0x1FF
#define MT6351_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT        0
#define MT6351_EFUSE_GAIN_CH4_TRIM_MASK                   0xFFF
#define MT6351_EFUSE_GAIN_CH4_TRIM_SHIFT                  0
#define MT6351_EFUSE_OFFSET_CH4_TRIM_MASK                 0x7FF
#define MT6351_EFUSE_OFFSET_CH4_TRIM_SHIFT                0
#define MT6351_EFUSE_GAIN_CH0_TRIM_MASK                   0xFFF
#define MT6351_EFUSE_GAIN_CH0_TRIM_SHIFT                  0
#define MT6351_EFUSE_OFFSET_CH0_TRIM_MASK                 0x7FF
#define MT6351_EFUSE_OFFSET_CH0_TRIM_SHIFT                0
#define MT6351_EFUSE_GAIN_CH7_TRIM_MASK                   0xFFF
#define MT6351_EFUSE_GAIN_CH7_TRIM_SHIFT                  0
#define MT6351_EFUSE_OFFSET_CH7_TRIM_MASK                 0x7FF
#define MT6351_EFUSE_OFFSET_CH7_TRIM_SHIFT                0
#define MT6351_AUXADC_FGADC_START_SW_MASK                 0x1
#define MT6351_AUXADC_FGADC_START_SW_SHIFT                0
#define MT6351_AUXADC_FGADC_START_SEL_MASK                0x1
#define MT6351_AUXADC_FGADC_START_SEL_SHIFT               1
#define MT6351_AUXADC_FGADC_R_SW_MASK                     0x1
#define MT6351_AUXADC_FGADC_R_SW_SHIFT                    2
#define MT6351_AUXADC_FGADC_R_SEL_MASK                    0x1
#define MT6351_AUXADC_FGADC_R_SEL_SHIFT                   3
#define MT6351_AUXADC_DBG_DIG0_RSV2_MASK                  0x3F
#define MT6351_AUXADC_DBG_DIG0_RSV2_SHIFT                 4
#define MT6351_AUXADC_DBG_DIG1_RSV2_MASK                  0x3F
#define MT6351_AUXADC_DBG_DIG1_RSV2_SHIFT                 10
#define MT6351_AUXADC_IMPEDANCE_CNT_MASK                  0x3F
#define MT6351_AUXADC_IMPEDANCE_CNT_SHIFT                 0
#define MT6351_AUXADC_IMPEDANCE_CHSEL_MASK                0x1
#define MT6351_AUXADC_IMPEDANCE_CHSEL_SHIFT               6
#define MT6351_AUXADC_IMPEDANCE_IRQ_CLR_MASK              0x1
#define MT6351_AUXADC_IMPEDANCE_IRQ_CLR_SHIFT             7
#define MT6351_AUXADC_IMPEDANCE_IRQ_STATUS_MASK           0x1
#define MT6351_AUXADC_IMPEDANCE_IRQ_STATUS_SHIFT          8
#define MT6351_AUXADC_CLR_IMP_CNT_STOP_MASK               0x1
#define MT6351_AUXADC_CLR_IMP_CNT_STOP_SHIFT              14
#define MT6351_AUXADC_IMPEDANCE_MODE_MASK                 0x1
#define MT6351_AUXADC_IMPEDANCE_MODE_SHIFT                15
#define MT6351_AUXADC_IMP_AUTORPT_PRD_MASK                0x3FF
#define MT6351_AUXADC_IMP_AUTORPT_PRD_SHIFT               0
#define MT6351_AUXADC_IMP_AUTORPT_EN_MASK                 0x1
#define MT6351_AUXADC_IMP_AUTORPT_EN_SHIFT                15
#define MT6351_AUXADC_VISMPS0_DEBT_MAX_MASK               0xFF
#define MT6351_AUXADC_VISMPS0_DEBT_MAX_SHIFT              0
#define MT6351_AUXADC_VISMPS0_DEBT_MIN_MASK               0xFF
#define MT6351_AUXADC_VISMPS0_DEBT_MIN_SHIFT              8
#define MT6351_AUXADC_VISMPS0_DET_PRD_15_0_MASK           0xFFFF
#define MT6351_AUXADC_VISMPS0_DET_PRD_15_0_SHIFT          0
#define MT6351_AUXADC_VISMPS0_DET_PRD_19_16_MASK          0xF
#define MT6351_AUXADC_VISMPS0_DET_PRD_19_16_SHIFT         0
#define MT6351_AUXADC_VISMPS0_VOLT_MAX_MASK               0xFFF
#define MT6351_AUXADC_VISMPS0_VOLT_MAX_SHIFT              0
#define MT6351_AUXADC_VISMPS0_IRQ_EN_MAX_MASK             0x1
#define MT6351_AUXADC_VISMPS0_IRQ_EN_MAX_SHIFT            12
#define MT6351_AUXADC_VISMPS0_EN_MAX_MASK                 0x1
#define MT6351_AUXADC_VISMPS0_EN_MAX_SHIFT                13
#define MT6351_AUXADC_VISMPS0_MAX_IRQ_B_MASK              0x1
#define MT6351_AUXADC_VISMPS0_MAX_IRQ_B_SHIFT             15
#define MT6351_AUXADC_VISMPS0_VOLT_MIN_MASK               0xFFF
#define MT6351_AUXADC_VISMPS0_VOLT_MIN_SHIFT              0
#define MT6351_AUXADC_VISMPS0_IRQ_EN_MIN_MASK             0x1
#define MT6351_AUXADC_VISMPS0_IRQ_EN_MIN_SHIFT            12
#define MT6351_AUXADC_VISMPS0_EN_MIN_MASK                 0x1
#define MT6351_AUXADC_VISMPS0_EN_MIN_SHIFT                13
#define MT6351_AUXADC_VISMPS0_MIN_IRQ_B_MASK              0x1
#define MT6351_AUXADC_VISMPS0_MIN_IRQ_B_SHIFT             15
#define MT6351_AUXADC_VISMPS0_DEBOUNCE_COUNT_MAX_MASK     0x1FF
#define MT6351_AUXADC_VISMPS0_DEBOUNCE_COUNT_MAX_SHIFT    0
#define MT6351_AUXADC_VISMPS0_DEBOUNCE_COUNT_MIN_MASK     0x1FF
#define MT6351_AUXADC_VISMPS0_DEBOUNCE_COUNT_MIN_SHIFT    0
#define MT6351_AUXADC_LBAT2_DEBT_MAX_MASK                 0xFF
#define MT6351_AUXADC_LBAT2_DEBT_MAX_SHIFT                0
#define MT6351_AUXADC_LBAT2_DEBT_MIN_MASK                 0xFF
#define MT6351_AUXADC_LBAT2_DEBT_MIN_SHIFT                8
#define MT6351_AUXADC_LBAT2_DET_PRD_15_0_MASK             0xFFFF
#define MT6351_AUXADC_LBAT2_DET_PRD_15_0_SHIFT            0
#define MT6351_AUXADC_LBAT2_DET_PRD_19_16_MASK            0xF
#define MT6351_AUXADC_LBAT2_DET_PRD_19_16_SHIFT           0
#define MT6351_AUXADC_LBAT2_VOLT_MAX_MASK                 0xFFF
#define MT6351_AUXADC_LBAT2_VOLT_MAX_SHIFT                0
#define MT6351_AUXADC_LBAT2_IRQ_EN_MAX_MASK               0x1
#define MT6351_AUXADC_LBAT2_IRQ_EN_MAX_SHIFT              12
#define MT6351_AUXADC_LBAT2_EN_MAX_MASK                   0x1
#define MT6351_AUXADC_LBAT2_EN_MAX_SHIFT                  13
#define MT6351_AUXADC_LBAT2_MAX_IRQ_B_MASK                0x1
#define MT6351_AUXADC_LBAT2_MAX_IRQ_B_SHIFT               15
#define MT6351_AUXADC_LBAT2_VOLT_MIN_MASK                 0xFFF
#define MT6351_AUXADC_LBAT2_VOLT_MIN_SHIFT                0
#define MT6351_AUXADC_LBAT2_IRQ_EN_MIN_MASK               0x1
#define MT6351_AUXADC_LBAT2_IRQ_EN_MIN_SHIFT              12
#define MT6351_AUXADC_LBAT2_EN_MIN_MASK                   0x1
#define MT6351_AUXADC_LBAT2_EN_MIN_SHIFT                  13
#define MT6351_AUXADC_LBAT2_MIN_IRQ_B_MASK                0x1
#define MT6351_AUXADC_LBAT2_MIN_IRQ_B_SHIFT               15
#define MT6351_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_MASK       0x1FF
#define MT6351_AUXADC_LBAT2_DEBOUNCE_COUNT_MAX_SHIFT      0
#define MT6351_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_MASK       0x1FF
#define MT6351_AUXADC_LBAT2_DEBOUNCE_COUNT_MIN_SHIFT      0
#define MT6351_AUXADC_MDBG_DET_PRD_MASK                   0x3FF
#define MT6351_AUXADC_MDBG_DET_PRD_SHIFT                  0
#define MT6351_AUXADC_MDBG_DET_EN_MASK                    0x1
#define MT6351_AUXADC_MDBG_DET_EN_SHIFT                   15
#define MT6351_AUXADC_MDBG_R_PTR_MASK                     0x3F
#define MT6351_AUXADC_MDBG_R_PTR_SHIFT                    0
#define MT6351_AUXADC_MDBG_W_PTR_MASK                     0x3F
#define MT6351_AUXADC_MDBG_W_PTR_SHIFT                    8
#define MT6351_AUXADC_MDBG_BUF_LENGTH_MASK                0x3F
#define MT6351_AUXADC_MDBG_BUF_LENGTH_SHIFT               0
#define MT6351_AUXADC_MDRT_DET_PRD_MASK                   0x3FF
#define MT6351_AUXADC_MDRT_DET_PRD_SHIFT                  0
#define MT6351_AUXADC_MDRT_DET_EN_MASK                    0x1
#define MT6351_AUXADC_MDRT_DET_EN_SHIFT                   15
#define MT6351_AUXADC_MDRT_DET_WKUP_START_CNT_MASK        0xFFF
#define MT6351_AUXADC_MDRT_DET_WKUP_START_CNT_SHIFT       0
#define MT6351_AUXADC_MDRT_DET_WKUP_START_CLR_MASK        0x1
#define MT6351_AUXADC_MDRT_DET_WKUP_START_CLR_SHIFT       15
#define MT6351_AUXADC_MDRT_DET_WKUP_START_MASK            0x1
#define MT6351_AUXADC_MDRT_DET_WKUP_START_SHIFT           0
#define MT6351_AUXADC_MDRT_DET_WKUP_START_SEL_MASK        0x1
#define MT6351_AUXADC_MDRT_DET_WKUP_START_SEL_SHIFT       1
#define MT6351_AUXADC_MDRT_DET_WKUP_EN_MASK               0x1
#define MT6351_AUXADC_MDRT_DET_WKUP_EN_SHIFT              2
#define MT6351_AUXADC_MDRT_DET_SRCLKEN_IND_MASK           0x1
#define MT6351_AUXADC_MDRT_DET_SRCLKEN_IND_SHIFT          3
#define MT6351_AUXADC_JEITA_IRQ_EN_MASK                   0x1
#define MT6351_AUXADC_JEITA_IRQ_EN_SHIFT                  0
#define MT6351_AUXADC_JEITA_EN_MASK                       0x1
#define MT6351_AUXADC_JEITA_EN_SHIFT                      1
#define MT6351_AUXADC_JEITA_DET_PRD_MASK                  0xF
#define MT6351_AUXADC_JEITA_DET_PRD_SHIFT                 2
#define MT6351_AUXADC_JEITA_DEBT_MASK                     0xF
#define MT6351_AUXADC_JEITA_DEBT_SHIFT                    6
#define MT6351_AUXADC_JEITA_MIPI_DIS_MASK                 0x1
#define MT6351_AUXADC_JEITA_MIPI_DIS_SHIFT                10
#define MT6351_AUXADC_JEITA_VOLT_HOT_MASK                 0xFFF
#define MT6351_AUXADC_JEITA_VOLT_HOT_SHIFT                0
#define MT6351_AUXADC_JEITA_HOT_IRQ_MASK                  0x1
#define MT6351_AUXADC_JEITA_HOT_IRQ_SHIFT                 15
#define MT6351_AUXADC_JEITA_VOLT_WARM_MASK                0xFFF
#define MT6351_AUXADC_JEITA_VOLT_WARM_SHIFT               0
#define MT6351_AUXADC_JEITA_WARM_IRQ_MASK                 0x1
#define MT6351_AUXADC_JEITA_WARM_IRQ_SHIFT                15
#define MT6351_AUXADC_JEITA_VOLT_COOL_MASK                0xFFF
#define MT6351_AUXADC_JEITA_VOLT_COOL_SHIFT               0
#define MT6351_AUXADC_JEITA_COOL_IRQ_MASK                 0x1
#define MT6351_AUXADC_JEITA_COOL_IRQ_SHIFT                15
#define MT6351_AUXADC_JEITA_VOLT_COLD_MASK                0xFFF
#define MT6351_AUXADC_JEITA_VOLT_COLD_SHIFT               0
#define MT6351_AUXADC_JEITA_COLD_IRQ_MASK                 0x1
#define MT6351_AUXADC_JEITA_COLD_IRQ_SHIFT                15
#define MT6351_AUXADC_JEITA_DEBOUNCE_COUNT_COLD_MASK      0xF
#define MT6351_AUXADC_JEITA_DEBOUNCE_COUNT_COLD_SHIFT     0
#define MT6351_AUXADC_JEITA_DEBOUNCE_COUNT_COOL_MASK      0xF
#define MT6351_AUXADC_JEITA_DEBOUNCE_COUNT_COOL_SHIFT     4
#define MT6351_AUXADC_JEITA_DEBOUNCE_COUNT_WARM_MASK      0xF
#define MT6351_AUXADC_JEITA_DEBOUNCE_COUNT_WARM_SHIFT     8
#define MT6351_AUXADC_JEITA_DEBOUNCE_COUNT_HOT_MASK       0xF
#define MT6351_AUXADC_JEITA_DEBOUNCE_COUNT_HOT_SHIFT      12
#define MT6351_AUXADC_DCXO_MDRT_DET_PRD_MASK              0x3FF
#define MT6351_AUXADC_DCXO_MDRT_DET_PRD_SHIFT             0
#define MT6351_AUXADC_DCXO_MDRT_DET_EN_MASK               0x1
#define MT6351_AUXADC_DCXO_MDRT_DET_EN_SHIFT              15
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_MASK   0xFFF
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_START_CNT_SHIFT  0
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_MASK   0x1
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_START_CLR_SHIFT  15
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_EN_MASK          0x1
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_EN_SHIFT         0
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_MASK   0x1
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_START_SEL_SHIFT  1
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_START_MASK       0x1
#define MT6351_AUXADC_DCXO_MDRT_DET_WKUP_START_SHIFT      2
#define MT6351_AUXADC_DCXO_MDRT_DET_SRCLKEN_IND_MASK      0x1
#define MT6351_AUXADC_DCXO_MDRT_DET_SRCLKEN_IND_SHIFT     3
#define MT6351_AUXADC_DCXO_CH4_MUX_AP_SEL_MASK            0x1
#define MT6351_AUXADC_DCXO_CH4_MUX_AP_SEL_SHIFT           4
#define MT6351_AUXADC_NAG_EN_MASK                         0x1
#define MT6351_AUXADC_NAG_EN_SHIFT                        0
#define MT6351_AUXADC_NAG_CLR_MASK                        0x1
#define MT6351_AUXADC_NAG_CLR_SHIFT                       1
#define MT6351_AUXADC_NAG_VBAT1_SEL_MASK                  0x1
#define MT6351_AUXADC_NAG_VBAT1_SEL_SHIFT                 2
#define MT6351_AUXADC_NAG_PRD_MASK                        0x7F
#define MT6351_AUXADC_NAG_PRD_SHIFT                       3
#define MT6351_AUXADC_NAG_IRQ_EN_MASK                     0x1
#define MT6351_AUXADC_NAG_IRQ_EN_SHIFT                    10
#define MT6351_AUXADC_NAG_C_DLTV_IRQ_MASK                 0x1
#define MT6351_AUXADC_NAG_C_DLTV_IRQ_SHIFT                15
#define MT6351_AUXADC_NAG_ZCV_MASK                        0x7FFF
#define MT6351_AUXADC_NAG_ZCV_SHIFT                       0
#define MT6351_AUXADC_NAG_C_DLTV_TH_15_0_MASK             0xFFFF
#define MT6351_AUXADC_NAG_C_DLTV_TH_15_0_SHIFT            0
#define MT6351_AUXADC_NAG_C_DLTV_TH_26_16_MASK            0x7FF
#define MT6351_AUXADC_NAG_C_DLTV_TH_26_16_SHIFT           0
#define MT6351_AUXADC_NAG_CNT_15_0_MASK                   0xFFFF
#define MT6351_AUXADC_NAG_CNT_15_0_SHIFT                  0
#define MT6351_AUXADC_NAG_CNT_25_16_MASK                  0x3FF
#define MT6351_AUXADC_NAG_CNT_25_16_SHIFT                 0
#define MT6351_AUXADC_NAG_DLTV_MASK                       0xFFFF
#define MT6351_AUXADC_NAG_DLTV_SHIFT                      0
#define MT6351_AUXADC_NAG_C_DLTV_15_0_MASK                0xFFFF
#define MT6351_AUXADC_NAG_C_DLTV_15_0_SHIFT               0
#define MT6351_AUXADC_NAG_C_DLTV_26_16_MASK               0x7FF
#define MT6351_AUXADC_NAG_C_DLTV_26_16_SHIFT              0
#define MT6351_AD_AUDACCDETCMPOC_MASK                     0x1
#define MT6351_AD_AUDACCDETCMPOC_SHIFT                    0
#define MT6351_RG_AUDACCDETANASWCTRLENB_MASK              0x1
#define MT6351_RG_AUDACCDETANASWCTRLENB_SHIFT             2
#define MT6351_RG_ACCDETSEL_MASK                          0x1
#define MT6351_RG_ACCDETSEL_SHIFT                         3
#define MT6351_RG_AUDACCDETSWCTRL_MASK                    0x7
#define MT6351_RG_AUDACCDETSWCTRL_SHIFT                   4
#define MT6351_RG_AUDACCDETTVDET_MASK                     0x1
#define MT6351_RG_AUDACCDETTVDET_SHIFT                    8
#define MT6351_AUDACCDETAUXADCSWCTRL_MASK                 0x1
#define MT6351_AUDACCDETAUXADCSWCTRL_SHIFT                10
#define MT6351_AUDACCDETAUXADCSWCTRL_SEL_MASK             0x1
#define MT6351_AUDACCDETAUXADCSWCTRL_SEL_SHIFT            11
#define MT6351_RG_AUDACCDETRSV_MASK                       0x3
#define MT6351_RG_AUDACCDETRSV_SHIFT                      13
#define MT6351_ACCDET_EN_MASK                             0x1
#define MT6351_ACCDET_EN_SHIFT                            0
#define MT6351_ACCDET_SEQ_INIT_MASK                       0x1
#define MT6351_ACCDET_SEQ_INIT_SHIFT                      1
#define MT6351_ACCDET_EINTDET_EN_MASK                     0x1
#define MT6351_ACCDET_EINTDET_EN_SHIFT                    2
#define MT6351_ACCDET_EINT_SEQ_INIT_MASK                  0x1
#define MT6351_ACCDET_EINT_SEQ_INIT_SHIFT                 3
#define MT6351_ACCDET_NEGVDET_EN_MASK                     0x1
#define MT6351_ACCDET_NEGVDET_EN_SHIFT                    4
#define MT6351_ACCDET_NEGVDET_EN_CTRL_MASK                0x1
#define MT6351_ACCDET_NEGVDET_EN_CTRL_SHIFT               5
#define MT6351_ACCDET_ANASWCTRL_SEL_MASK                  0x1
#define MT6351_ACCDET_ANASWCTRL_SEL_SHIFT                 6
#define MT6351_ACCDET_CMP_PWM_EN_MASK                     0x1
#define MT6351_ACCDET_CMP_PWM_EN_SHIFT                    0
#define MT6351_ACCDET_VTH_PWM_EN_MASK                     0x1
#define MT6351_ACCDET_VTH_PWM_EN_SHIFT                    1
#define MT6351_ACCDET_MBIAS_PWM_EN_MASK                   0x1
#define MT6351_ACCDET_MBIAS_PWM_EN_SHIFT                  2
#define MT6351_ACCDET_EINT_PWM_EN_MASK                    0x1
#define MT6351_ACCDET_EINT_PWM_EN_SHIFT                   3
#define MT6351_ACCDET_CMP_PWM_IDLE_MASK                   0x1
#define MT6351_ACCDET_CMP_PWM_IDLE_SHIFT                  4
#define MT6351_ACCDET_VTH_PWM_IDLE_MASK                   0x1
#define MT6351_ACCDET_VTH_PWM_IDLE_SHIFT                  5
#define MT6351_ACCDET_MBIAS_PWM_IDLE_MASK                 0x1
#define MT6351_ACCDET_MBIAS_PWM_IDLE_SHIFT                6
#define MT6351_ACCDET_EINT_PWM_IDLE_MASK                  0x1
#define MT6351_ACCDET_EINT_PWM_IDLE_SHIFT                 7
#define MT6351_ACCDET_PWM_WIDTH_MASK                      0xFFFF
#define MT6351_ACCDET_PWM_WIDTH_SHIFT                     0
#define MT6351_ACCDET_PWM_THRESH_MASK                     0xFFFF
#define MT6351_ACCDET_PWM_THRESH_SHIFT                    0
#define MT6351_ACCDET_RISE_DELAY_MASK                     0x7FFF
#define MT6351_ACCDET_RISE_DELAY_SHIFT                    0
#define MT6351_ACCDET_FALL_DELAY_MASK                     0x1
#define MT6351_ACCDET_FALL_DELAY_SHIFT                    15
#define MT6351_ACCDET_DEBOUNCE0_MASK                      0xFFFF
#define MT6351_ACCDET_DEBOUNCE0_SHIFT                     0
#define MT6351_ACCDET_DEBOUNCE1_MASK                      0xFFFF
#define MT6351_ACCDET_DEBOUNCE1_SHIFT                     0
#define MT6351_ACCDET_DEBOUNCE2_MASK                      0xFFFF
#define MT6351_ACCDET_DEBOUNCE2_SHIFT                     0
#define MT6351_ACCDET_DEBOUNCE3_MASK                      0xFFFF
#define MT6351_ACCDET_DEBOUNCE3_SHIFT                     0
#define MT6351_ACCDET_DEBOUNCE4_MASK                      0xFFFF
#define MT6351_ACCDET_DEBOUNCE4_SHIFT                     0
#define MT6351_ACCDET_IVAL_CUR_IN_MASK                    0x3
#define MT6351_ACCDET_IVAL_CUR_IN_SHIFT                   0
#define MT6351_ACCDET_EINT_IVAL_CUR_IN_MASK               0x1
#define MT6351_ACCDET_EINT_IVAL_CUR_IN_SHIFT              2
#define MT6351_ACCDET_IVAL_SAM_IN_MASK                    0x3
#define MT6351_ACCDET_IVAL_SAM_IN_SHIFT                   4
#define MT6351_ACCDET_EINT_IVAL_SAM_IN_MASK               0x1
#define MT6351_ACCDET_EINT_IVAL_SAM_IN_SHIFT              6
#define MT6351_ACCDET_IVAL_MEM_IN_MASK                    0x3
#define MT6351_ACCDET_IVAL_MEM_IN_SHIFT                   8
#define MT6351_ACCDET_EINT_IVAL_MEM_IN_MASK               0x1
#define MT6351_ACCDET_EINT_IVAL_MEM_IN_SHIFT              10
#define MT6351_ACCDET_EINT_IVAL_SEL_MASK                  0x1
#define MT6351_ACCDET_EINT_IVAL_SEL_SHIFT                 14
#define MT6351_ACCDET_IVAL_SEL_MASK                       0x1
#define MT6351_ACCDET_IVAL_SEL_SHIFT                      15
#define MT6351_ACCDET_IRQ_MASK                            0x1
#define MT6351_ACCDET_IRQ_SHIFT                           0
#define MT6351_ACCDET_NEGV_IRQ_MASK                       0x1
#define MT6351_ACCDET_NEGV_IRQ_SHIFT                      1
#define MT6351_ACCDET_EINT_IRQ_MASK                       0x1
#define MT6351_ACCDET_EINT_IRQ_SHIFT                      2
#define MT6351_ACCDET_IRQ_CLR_MASK                        0x1
#define MT6351_ACCDET_IRQ_CLR_SHIFT                       8
#define MT6351_ACCDET_NEGV_IRQ_CLR_MASK                   0x1
#define MT6351_ACCDET_NEGV_IRQ_CLR_SHIFT                  9
#define MT6351_ACCDET_EINT_IRQ_CLR_MASK                   0x1
#define MT6351_ACCDET_EINT_IRQ_CLR_SHIFT                  10
#define MT6351_ACCDET_EINT_IRQ_POLARITY_MASK              0x1
#define MT6351_ACCDET_EINT_IRQ_POLARITY_SHIFT             15
#define MT6351_ACCDET_TEST_MODE0_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE0_SHIFT                    0
#define MT6351_ACCDET_TEST_MODE1_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE1_SHIFT                    1
#define MT6351_ACCDET_TEST_MODE2_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE2_SHIFT                    2
#define MT6351_ACCDET_TEST_MODE3_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE3_SHIFT                    3
#define MT6351_ACCDET_TEST_MODE4_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE4_SHIFT                    4
#define MT6351_ACCDET_TEST_MODE5_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE5_SHIFT                    5
#define MT6351_ACCDET_PWM_SEL_MASK                        0x3
#define MT6351_ACCDET_PWM_SEL_SHIFT                       6
#define MT6351_ACCDET_IN_SW_MASK                          0x3
#define MT6351_ACCDET_IN_SW_SHIFT                         8
#define MT6351_ACCDET_CMP_EN_SW_MASK                      0x1
#define MT6351_ACCDET_CMP_EN_SW_SHIFT                     12
#define MT6351_ACCDET_VTH_EN_SW_MASK                      0x1
#define MT6351_ACCDET_VTH_EN_SW_SHIFT                     13
#define MT6351_ACCDET_MBIAS_EN_SW_MASK                    0x1
#define MT6351_ACCDET_MBIAS_EN_SW_SHIFT                   14
#define MT6351_ACCDET_PWM_EN_SW_MASK                      0x1
#define MT6351_ACCDET_PWM_EN_SW_SHIFT                     15
#define MT6351_ACCDET_IN_MASK                             0x3
#define MT6351_ACCDET_IN_SHIFT                            0
#define MT6351_ACCDET_CUR_IN_MASK                         0x3
#define MT6351_ACCDET_CUR_IN_SHIFT                        2
#define MT6351_ACCDET_SAM_IN_MASK                         0x3
#define MT6351_ACCDET_SAM_IN_SHIFT                        4
#define MT6351_ACCDET_MEM_IN_MASK                         0x3
#define MT6351_ACCDET_MEM_IN_SHIFT                        6
#define MT6351_ACCDET_STATE_MASK                          0x7
#define MT6351_ACCDET_STATE_SHIFT                         8
#define MT6351_ACCDET_MBIAS_CLK_MASK                      0x1
#define MT6351_ACCDET_MBIAS_CLK_SHIFT                     12
#define MT6351_ACCDET_VTH_CLK_MASK                        0x1
#define MT6351_ACCDET_VTH_CLK_SHIFT                       13
#define MT6351_ACCDET_CMP_CLK_MASK                        0x1
#define MT6351_ACCDET_CMP_CLK_SHIFT                       14
#define MT6351_DA_NI_AUDACCDETAUXADCSWCTRL_MASK           0x1
#define MT6351_DA_NI_AUDACCDETAUXADCSWCTRL_SHIFT          15
#define MT6351_ACCDET_EINT_DEB_SEL_MASK                   0x1
#define MT6351_ACCDET_EINT_DEB_SEL_SHIFT                  0
#define MT6351_ACCDET_EINT_DEBOUNCE_MASK                  0x7
#define MT6351_ACCDET_EINT_DEBOUNCE_SHIFT                 4
#define MT6351_ACCDET_EINT_PWM_THRESH_MASK                0x7
#define MT6351_ACCDET_EINT_PWM_THRESH_SHIFT               8
#define MT6351_ACCDET_EINT_PWM_WIDTH_MASK                 0x3
#define MT6351_ACCDET_EINT_PWM_WIDTH_SHIFT                12
#define MT6351_ACCDET_NEGV_THRESH_MASK                    0x1F
#define MT6351_ACCDET_NEGV_THRESH_SHIFT                   0
#define MT6351_ACCDET_EINT_PWM_FALL_DELAY_MASK            0x1
#define MT6351_ACCDET_EINT_PWM_FALL_DELAY_SHIFT           5
#define MT6351_ACCDET_EINT_PWM_RISE_DELAY_MASK            0x3FF
#define MT6351_ACCDET_EINT_PWM_RISE_DELAY_SHIFT           6
#define MT6351_ACCDET_TEST_MODE13_MASK                    0x1
#define MT6351_ACCDET_TEST_MODE13_SHIFT                   1
#define MT6351_ACCDET_TEST_MODE12_MASK                    0x1
#define MT6351_ACCDET_TEST_MODE12_SHIFT                   2
#define MT6351_ACCDET_NVDETECTOUT_SW_MASK                 0x1
#define MT6351_ACCDET_NVDETECTOUT_SW_SHIFT                3
#define MT6351_ACCDET_TEST_MODE11_MASK                    0x1
#define MT6351_ACCDET_TEST_MODE11_SHIFT                   5
#define MT6351_ACCDET_TEST_MODE10_MASK                    0x1
#define MT6351_ACCDET_TEST_MODE10_SHIFT                   6
#define MT6351_ACCDET_EINTCMPOUT_SW_MASK                  0x1
#define MT6351_ACCDET_EINTCMPOUT_SW_SHIFT                 7
#define MT6351_ACCDET_TEST_MODE9_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE9_SHIFT                    9
#define MT6351_ACCDET_TEST_MODE8_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE8_SHIFT                    10
#define MT6351_ACCDET_AUXADC_CTRL_SW_MASK                 0x1
#define MT6351_ACCDET_AUXADC_CTRL_SW_SHIFT                11
#define MT6351_ACCDET_TEST_MODE7_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE7_SHIFT                    13
#define MT6351_ACCDET_TEST_MODE6_MASK                     0x1
#define MT6351_ACCDET_TEST_MODE6_SHIFT                    14
#define MT6351_ACCDET_EINTCMP_EN_SW_MASK                  0x1
#define MT6351_ACCDET_EINTCMP_EN_SW_SHIFT                 15
#define MT6351_ACCDET_EINT_STATE_MASK                     0x7
#define MT6351_ACCDET_EINT_STATE_SHIFT                    0
#define MT6351_ACCDET_AUXADC_DEBOUNCE_END_MASK            0x1
#define MT6351_ACCDET_AUXADC_DEBOUNCE_END_SHIFT           3
#define MT6351_ACCDET_AUXADC_CONNECT_PRE_MASK             0x1
#define MT6351_ACCDET_AUXADC_CONNECT_PRE_SHIFT            4
#define MT6351_ACCDET_EINT_CUR_IN_MASK                    0x1
#define MT6351_ACCDET_EINT_CUR_IN_SHIFT                   8
#define MT6351_ACCDET_EINT_SAM_IN_MASK                    0x1
#define MT6351_ACCDET_EINT_SAM_IN_SHIFT                   9
#define MT6351_ACCDET_EINT_MEM_IN_MASK                    0x1
#define MT6351_ACCDET_EINT_MEM_IN_SHIFT                   10
#define MT6351_AD_NVDETECTOUT_MASK                        0x1
#define MT6351_AD_NVDETECTOUT_SHIFT                       13
#define MT6351_AD_EINTCMPOUT_MASK                         0x1
#define MT6351_AD_EINTCMPOUT_SHIFT                        14
#define MT6351_DA_NI_EINTCMPEN_MASK                       0x1
#define MT6351_DA_NI_EINTCMPEN_SHIFT                      15
#define MT6351_ACCDET_NEGV_COUNT_IN_MASK                  0x3F
#define MT6351_ACCDET_NEGV_COUNT_IN_SHIFT                 0
#define MT6351_ACCDET_NEGV_EN_FINAL_MASK                  0x1
#define MT6351_ACCDET_NEGV_EN_FINAL_SHIFT                 6
#define MT6351_ACCDET_NEGV_COUNT_END_MASK                 0x1
#define MT6351_ACCDET_NEGV_COUNT_END_SHIFT                12
#define MT6351_ACCDET_NEGV_MINU_MASK                      0x1
#define MT6351_ACCDET_NEGV_MINU_SHIFT                     13
#define MT6351_ACCDET_NEGV_ADD_MASK                       0x1
#define MT6351_ACCDET_NEGV_ADD_SHIFT                      14
#define MT6351_ACCDET_NEGV_CMP_MASK                       0x1
#define MT6351_ACCDET_NEGV_CMP_SHIFT                      15
#define MT6351_ACCDET_CUR_DEB_MASK                        0xFFFF
#define MT6351_ACCDET_CUR_DEB_SHIFT                       0
#define MT6351_ACCDET_EINT_CUR_DEB_MASK                   0x7FFF
#define MT6351_ACCDET_EINT_CUR_DEB_SHIFT                  0
#define MT6351_ACCDET_RSV_CON0_MASK                       0xFFFF
#define MT6351_ACCDET_RSV_CON0_SHIFT                      0
#define MT6351_ACCDET_RSV_CON1_MASK                       0xFFFF
#define MT6351_ACCDET_RSV_CON1_SHIFT                      0
#define MT6351_ACCDET_AUXADC_CONNECT_TIME_MASK            0xFFFF
#define MT6351_ACCDET_AUXADC_CONNECT_TIME_SHIFT           0
#define MT6351_RG_VCDT_HV_EN_MASK                         0x1
#define MT6351_RG_VCDT_HV_EN_SHIFT                        0
#define MT6351_RGS_CHR_LDO_DET_MASK                       0x1
#define MT6351_RGS_CHR_LDO_DET_SHIFT                      1
#define MT6351_RG_PCHR_AUTOMODE_MASK                      0x1
#define MT6351_RG_PCHR_AUTOMODE_SHIFT                     2
#define MT6351_RG_CSDAC_EN_MASK                           0x1
#define MT6351_RG_CSDAC_EN_SHIFT                          3
#define MT6351_RG_NORM_CHR_EN_MASK                        0x1
#define MT6351_RG_NORM_CHR_EN_SHIFT                       4
#define MT6351_RGS_CHRDET_MASK                            0x1
#define MT6351_RGS_CHRDET_SHIFT                           5
#define MT6351_RGS_VCDT_LV_DET_MASK                       0x1
#define MT6351_RGS_VCDT_LV_DET_SHIFT                      6
#define MT6351_RGS_VCDT_HV_DET_MASK                       0x1
#define MT6351_RGS_VCDT_HV_DET_SHIFT                      7
#define MT6351_RG_VCDT_LV_VTH_MASK                        0xF
#define MT6351_RG_VCDT_LV_VTH_SHIFT                       0
#define MT6351_RG_VCDT_HV_VTH_MASK                        0xF
#define MT6351_RG_VCDT_HV_VTH_SHIFT                       4
#define MT6351_RG_VBAT_CV_EN_MASK                         0x1
#define MT6351_RG_VBAT_CV_EN_SHIFT                        1
#define MT6351_RG_VBAT_CC_EN_MASK                         0x1
#define MT6351_RG_VBAT_CC_EN_SHIFT                        2
#define MT6351_RG_CS_EN_MASK                              0x1
#define MT6351_RG_CS_EN_SHIFT                             3
#define MT6351_RGS_CS_DET_MASK                            0x1
#define MT6351_RGS_CS_DET_SHIFT                           5
#define MT6351_RGS_VBAT_CV_DET_MASK                       0x1
#define MT6351_RGS_VBAT_CV_DET_SHIFT                      6
#define MT6351_RGS_VBAT_CC_DET_MASK                       0x1
#define MT6351_RGS_VBAT_CC_DET_SHIFT                      7
#define MT6351_RG_VBAT_NORM_CV_VTH_MASK                   0x3F
#define MT6351_RG_VBAT_NORM_CV_VTH_SHIFT                  0
#define MT6351_RG_VBAT_CC_VTH_MASK                        0x3
#define MT6351_RG_VBAT_CC_VTH_SHIFT                       6
#define MT6351_RG_NORM_CS_VTH_MASK                        0xF
#define MT6351_RG_NORM_CS_VTH_SHIFT                       0
#define MT6351_RG_PCHR_TOHTC_MASK                         0x7
#define MT6351_RG_PCHR_TOHTC_SHIFT                        0
#define MT6351_RG_PCHR_TOLTC_MASK                         0x7
#define MT6351_RG_PCHR_TOLTC_SHIFT                        4
#define MT6351_RG_VBAT_OV_EN_MASK                         0x1
#define MT6351_RG_VBAT_OV_EN_SHIFT                        0
#define MT6351_RG_VBAT_OV_VTH_MASK                        0xF
#define MT6351_RG_VBAT_OV_VTH_SHIFT                       1
#define MT6351_RG_VBAT_OV_DEG_MASK                        0x1
#define MT6351_RG_VBAT_OV_DEG_SHIFT                       5
#define MT6351_RGS_VBAT_OV_DET_MASK                       0x1
#define MT6351_RGS_VBAT_OV_DET_SHIFT                      6
#define MT6351_RG_BATON_EN_MASK                           0x1
#define MT6351_RG_BATON_EN_SHIFT                          0
#define MT6351_RG_BATON_HT_EN_RSV0_MASK                   0x1
#define MT6351_RG_BATON_HT_EN_RSV0_SHIFT                  1
#define MT6351_BATON_TDET_EN_MASK                         0x1
#define MT6351_BATON_TDET_EN_SHIFT                        2
#define MT6351_RG_BATON_HT_TRIM_MASK                      0x7
#define MT6351_RG_BATON_HT_TRIM_SHIFT                     4
#define MT6351_RG_BATON_HT_TRIM_SET_MASK                  0x1
#define MT6351_RG_BATON_HT_TRIM_SET_SHIFT                 7
#define MT6351_RG_BATON_TDET_EN_MASK                      0x1
#define MT6351_RG_BATON_TDET_EN_SHIFT                     8
#define MT6351_RG_CSDAC_DATA_MASK                         0x3FF
#define MT6351_RG_CSDAC_DATA_SHIFT                        0
#define MT6351_RG_FRC_CSVTH_USBDL_MASK                    0x1
#define MT6351_RG_FRC_CSVTH_USBDL_SHIFT                   0
#define MT6351_RGS_PCHR_FLAG_OUT_MASK                     0xF
#define MT6351_RGS_PCHR_FLAG_OUT_SHIFT                    0
#define MT6351_RG_PCHR_FLAG_EN_MASK                       0x1
#define MT6351_RG_PCHR_FLAG_EN_SHIFT                      4
#define MT6351_RG_OTG_BVALID_EN_MASK                      0x1
#define MT6351_RG_OTG_BVALID_EN_SHIFT                     5
#define MT6351_RGS_OTG_BVALID_DET_MASK                    0x1
#define MT6351_RGS_OTG_BVALID_DET_SHIFT                   6
#define MT6351_RG_PCHR_FLAG_SEL_MASK                      0x3F
#define MT6351_RG_PCHR_FLAG_SEL_SHIFT                     0
#define MT6351_RG_PCHR_TESTMODE_MASK                      0x1
#define MT6351_RG_PCHR_TESTMODE_SHIFT                     0
#define MT6351_RG_CSDAC_TESTMODE_MASK                     0x1
#define MT6351_RG_CSDAC_TESTMODE_SHIFT                    1
#define MT6351_RG_PCHR_RST_MASK                           0x1
#define MT6351_RG_PCHR_RST_SHIFT                          2
#define MT6351_RG_PCHR_FT_CTRL_MASK                       0x7
#define MT6351_RG_PCHR_FT_CTRL_SHIFT                      4
#define MT6351_RG_CHRWDT_TD_MASK                          0xF
#define MT6351_RG_CHRWDT_TD_SHIFT                         0
#define MT6351_RG_CHRWDT_EN_MASK                          0x1
#define MT6351_RG_CHRWDT_EN_SHIFT                         4
#define MT6351_RG_CHRWDT_WR_MASK                          0x1
#define MT6351_RG_CHRWDT_WR_SHIFT                         8
#define MT6351_RG_PCHR_RV_MASK                            0xFF
#define MT6351_RG_PCHR_RV_SHIFT                           0
#define MT6351_RG_CHRWDT_INT_EN_MASK                      0x1
#define MT6351_RG_CHRWDT_INT_EN_SHIFT                     0
#define MT6351_RG_CHRWDT_FLAG_WR_MASK                     0x1
#define MT6351_RG_CHRWDT_FLAG_WR_SHIFT                    1
#define MT6351_RGS_CHRWDT_OUT_MASK                        0x1
#define MT6351_RGS_CHRWDT_OUT_SHIFT                       2
#define MT6351_RG_USBDL_RST_MASK                          0x1
#define MT6351_RG_USBDL_RST_SHIFT                         2
#define MT6351_RG_USBDL_SET_MASK                          0x1
#define MT6351_RG_USBDL_SET_SHIFT                         3
#define MT6351_RG_ADCIN_VSEN_MUX_EN_MASK                  0x1
#define MT6351_RG_ADCIN_VSEN_MUX_EN_SHIFT                 8
#define MT6351_RG_ADCIN_VSEN_EXT_BATON_EN_MASK            0x1
#define MT6351_RG_ADCIN_VSEN_EXT_BATON_EN_SHIFT           9
#define MT6351_RG_ADCIN_VBAT_EN_MASK                      0x1
#define MT6351_RG_ADCIN_VBAT_EN_SHIFT                     10
#define MT6351_RG_ADCIN_VSEN_EN_MASK                      0x1
#define MT6351_RG_ADCIN_VSEN_EN_SHIFT                     11
#define MT6351_RG_ADCIN_CHR_EN_MASK                       0x1
#define MT6351_RG_ADCIN_CHR_EN_SHIFT                      12
#define MT6351_RG_UVLO_VTHL_MASK                          0x1F
#define MT6351_RG_UVLO_VTHL_SHIFT                         0
#define MT6351_RG_UVLO_VH_LAT_MASK                        0x1
#define MT6351_RG_UVLO_VH_LAT_SHIFT                       7
#define MT6351_RG_LBAT_INT_VTH_MASK                       0x1F
#define MT6351_RG_LBAT_INT_VTH_SHIFT                      0
#define MT6351_RG_BGR_RSEL_MASK                           0x7
#define MT6351_RG_BGR_RSEL_SHIFT                          0
#define MT6351_RG_BGR_UNCHOP_PH_MASK                      0x1
#define MT6351_RG_BGR_UNCHOP_PH_SHIFT                     4
#define MT6351_RG_BGR_UNCHOP_MASK                         0x1
#define MT6351_RG_BGR_UNCHOP_SHIFT                        5
#define MT6351_RG_BC11_BB_CTRL_MASK                       0x1
#define MT6351_RG_BC11_BB_CTRL_SHIFT                      0
#define MT6351_RG_BC11_RST_MASK                           0x1
#define MT6351_RG_BC11_RST_SHIFT                          1
#define MT6351_RG_BC11_VSRC_EN_MASK                       0x3
#define MT6351_RG_BC11_VSRC_EN_SHIFT                      2
#define MT6351_RGS_BC11_CMP_OUT_MASK                      0x1
#define MT6351_RGS_BC11_CMP_OUT_SHIFT                     7
#define MT6351_RG_BC11_VREF_VTH_MASK                      0x3
#define MT6351_RG_BC11_VREF_VTH_SHIFT                     0
#define MT6351_RG_BC11_CMP_EN_MASK                        0x3
#define MT6351_RG_BC11_CMP_EN_SHIFT                       2
#define MT6351_RG_BC11_IPD_EN_MASK                        0x3
#define MT6351_RG_BC11_IPD_EN_SHIFT                       4
#define MT6351_RG_BC11_IPU_EN_MASK                        0x3
#define MT6351_RG_BC11_IPU_EN_SHIFT                       6
#define MT6351_RG_BC11_BIAS_EN_MASK                       0x1
#define MT6351_RG_BC11_BIAS_EN_SHIFT                      8
#define MT6351_RG_CSDAC_STP_INC_MASK                      0x7
#define MT6351_RG_CSDAC_STP_INC_SHIFT                     0
#define MT6351_RG_CSDAC_STP_DEC_MASK                      0x7
#define MT6351_RG_CSDAC_STP_DEC_SHIFT                     4
#define MT6351_RG_CSDAC_DLY_MASK                          0x7
#define MT6351_RG_CSDAC_DLY_SHIFT                         0
#define MT6351_RG_CSDAC_STP_MASK                          0x7
#define MT6351_RG_CSDAC_STP_SHIFT                         4
#define MT6351_RG_LOW_ICH_DB_MASK                         0x3F
#define MT6351_RG_LOW_ICH_DB_SHIFT                        0
#define MT6351_RG_CHRIND_ON_MASK                          0x1
#define MT6351_RG_CHRIND_ON_SHIFT                         6
#define MT6351_RG_CHRIND_DIMMING_MASK                     0x1
#define MT6351_RG_CHRIND_DIMMING_SHIFT                    7
#define MT6351_RG_CV_MODE_MASK                            0x1
#define MT6351_RG_CV_MODE_SHIFT                           0
#define MT6351_RG_VCDT_MODE_MASK                          0x1
#define MT6351_RG_VCDT_MODE_SHIFT                         1
#define MT6351_RG_CSDAC_MODE_MASK                         0x1
#define MT6351_RG_CSDAC_MODE_SHIFT                        2
#define MT6351_RG_TRACKING_EN_MASK                        0x1
#define MT6351_RG_TRACKING_EN_SHIFT                       4
#define MT6351_RG_HWCV_EN_MASK                            0x1
#define MT6351_RG_HWCV_EN_SHIFT                           6
#define MT6351_RG_ULC_DET_EN_MASK                         0x1
#define MT6351_RG_ULC_DET_EN_SHIFT                        7
#define MT6351_RG_BGR_TRIM_EN_MASK                        0x1
#define MT6351_RG_BGR_TRIM_EN_SHIFT                       0
#define MT6351_RG_ICHRG_TRIM_MASK                         0xF
#define MT6351_RG_ICHRG_TRIM_SHIFT                        4
#define MT6351_RG_BGR_TRIM_MASK                           0x1F
#define MT6351_RG_BGR_TRIM_SHIFT                          0
#define MT6351_RG_OVP_TRIM_MASK                           0xF
#define MT6351_RG_OVP_TRIM_SHIFT                          0
#define MT6351_RG_CHR_OSC_TRIM_MASK                       0x1F
#define MT6351_RG_CHR_OSC_TRIM_SHIFT                      0
#define MT6351_DA_QI_BGR_EXT_BUF_EN_MASK                  0x1
#define MT6351_DA_QI_BGR_EXT_BUF_EN_SHIFT                 5
#define MT6351_RG_BGR_TEST_EN_MASK                        0x1
#define MT6351_RG_BGR_TEST_EN_SHIFT                       6
#define MT6351_RG_BGR_TEST_RSTB_MASK                      0x1
#define MT6351_RG_BGR_TEST_RSTB_SHIFT                     7
#define MT6351_RG_DAC_USBDL_MAX_MASK                      0x3FF
#define MT6351_RG_DAC_USBDL_MAX_SHIFT                     0
#define MT6351_RG_CM_VDEC_TRIG_MASK                       0x1
#define MT6351_RG_CM_VDEC_TRIG_SHIFT                      0
#define MT6351_PCHR_CM_VDEC_STATUS_MASK                   0x1
#define MT6351_PCHR_CM_VDEC_STATUS_SHIFT                  4
#define MT6351_RG_CM_VINC_TRIG_MASK                       0x1
#define MT6351_RG_CM_VINC_TRIG_SHIFT                      0
#define MT6351_PCHR_CM_VINC_STATUS_MASK                   0x1
#define MT6351_PCHR_CM_VINC_STATUS_SHIFT                  4
#define MT6351_RG_CM_VDEC_HPRD1_MASK                      0x3F
#define MT6351_RG_CM_VDEC_HPRD1_SHIFT                     0
#define MT6351_RG_CM_VDEC_HPRD2_MASK                      0x3F
#define MT6351_RG_CM_VDEC_HPRD2_SHIFT                     8
#define MT6351_RG_CM_VDEC_HPRD3_MASK                      0x3F
#define MT6351_RG_CM_VDEC_HPRD3_SHIFT                     0
#define MT6351_RG_CM_VDEC_HPRD4_MASK                      0x3F
#define MT6351_RG_CM_VDEC_HPRD4_SHIFT                     8
#define MT6351_RG_CM_VDEC_HPRD5_MASK                      0x3F
#define MT6351_RG_CM_VDEC_HPRD5_SHIFT                     0
#define MT6351_RG_CM_VDEC_HPRD6_MASK                      0x3F
#define MT6351_RG_CM_VDEC_HPRD6_SHIFT                     8
#define MT6351_RG_CM_VINC_HPRD1_MASK                      0x3F
#define MT6351_RG_CM_VINC_HPRD1_SHIFT                     0
#define MT6351_RG_CM_VINC_HPRD2_MASK                      0x3F
#define MT6351_RG_CM_VINC_HPRD2_SHIFT                     8
#define MT6351_RG_CM_VINC_HPRD3_MASK                      0x3F
#define MT6351_RG_CM_VINC_HPRD3_SHIFT                     0
#define MT6351_RG_CM_VINC_HPRD4_MASK                      0x3F
#define MT6351_RG_CM_VINC_HPRD4_SHIFT                     8
#define MT6351_RG_CM_VINC_HPRD5_MASK                      0x3F
#define MT6351_RG_CM_VINC_HPRD5_SHIFT                     0
#define MT6351_RG_CM_VINC_HPRD6_MASK                      0x3F
#define MT6351_RG_CM_VINC_HPRD6_SHIFT                     8
#define MT6351_RG_CM_LPRD_MASK                            0x3F
#define MT6351_RG_CM_LPRD_SHIFT                           0
#define MT6351_RG_CM_CS_VTHL_MASK                         0xF
#define MT6351_RG_CM_CS_VTHL_SHIFT                        0
#define MT6351_RG_CM_CS_VTHH_MASK                         0xF
#define MT6351_RG_CM_CS_VTHH_SHIFT                        4
#define MT6351_RG_PCHR_RSV_MASK                           0xFF
#define MT6351_RG_PCHR_RSV_SHIFT                          0
#define MT6351_RG_ENVTEM_D_MASK                           0x1
#define MT6351_RG_ENVTEM_D_SHIFT                          0
#define MT6351_RG_ENVTEM_EN_MASK                          0x1
#define MT6351_RG_ENVTEM_EN_SHIFT                         1
#define MT6351_RGS_BATON_HV_MASK                          0x1
#define MT6351_RGS_BATON_HV_SHIFT                         6
#define MT6351_RG_HW_VTH_CTRL_MASK                        0x1
#define MT6351_RG_HW_VTH_CTRL_SHIFT                       11
#define MT6351_RG_HW_VTH2_MASK                            0x3
#define MT6351_RG_HW_VTH2_SHIFT                           12
#define MT6351_RG_HW_VTH1_MASK                            0x3
#define MT6351_RG_HW_VTH1_SHIFT                           14
#define MT6351_RG_CM_VDEC_INT_EN_MASK                     0x1
#define MT6351_RG_CM_VDEC_INT_EN_SHIFT                    9
#define MT6351_RG_CM_VINC_INT_EN_MASK                     0x1
#define MT6351_RG_CM_VINC_INT_EN_SHIFT                    11
#define MT6351_RG_QI_BATON_LT_EN_MASK                     0x1
#define MT6351_RG_QI_BATON_LT_EN_SHIFT                    0
#define MT6351_RGS_BATON_UNDET_MASK                       0x1
#define MT6351_RGS_BATON_UNDET_SHIFT                      1
#define MT6351_RG_JW_CS_VTH_MASK                          0xF
#define MT6351_RG_JW_CS_VTH_SHIFT                         0
#define MT6351_RG_JW_CV_VTH_MASK                          0x3F
#define MT6351_RG_JW_CV_VTH_SHIFT                         8
#define MT6351_RG_JC_CS_VTH_MASK                          0xF
#define MT6351_RG_JC_CS_VTH_SHIFT                         0
#define MT6351_RG_JC_CV_VTH_MASK                          0x3F
#define MT6351_RG_JC_CV_VTH_SHIFT                         8
#define MT6351_RG_BC11_ACA_EN_MASK                        0x1
#define MT6351_RG_BC11_ACA_EN_SHIFT                       0
#define MT6351_RG_JEITA_EN_MASK                           0x1
#define MT6351_RG_JEITA_EN_SHIFT                          1
#define MT6351_RG_VCDT_TRIM_MASK                          0xF
#define MT6351_RG_VCDT_TRIM_SHIFT                         0
#define MT6351_RGS_BC11_ID_FLOAT_MASK                     0x1
#define MT6351_RGS_BC11_ID_FLOAT_SHIFT                    4
#define MT6351_RGS_BC11_ID_A_MASK                         0x1
#define MT6351_RGS_BC11_ID_A_SHIFT                        5
#define MT6351_RGS_BC11_ID_B_MASK                         0x1
#define MT6351_RGS_BC11_ID_B_SHIFT                        6
#define MT6351_RGS_BC11_ID_C_MASK                         0x1
#define MT6351_RGS_BC11_ID_C_SHIFT                        7
#define MT6351_RGS_BC11_ID_GND_MASK                       0x1
#define MT6351_RGS_BC11_ID_GND_SHIFT                      8
#define MT6351_RGS_BC11_ACA_OTG_DET_MASK                  0x1
#define MT6351_RGS_BC11_ACA_OTG_DET_SHIFT                 9
#define MT6351_RG_INDICATOR_TRIM_MASK                     0x7
#define MT6351_RG_INDICATOR_TRIM_SHIFT                    10
#define MT6351_EOSC_CALI_START_MASK                       0x1
#define MT6351_EOSC_CALI_START_SHIFT                      0
#define MT6351_EOSC_CALI_TD_MASK                          0x7
#define MT6351_EOSC_CALI_TD_SHIFT                         5
#define MT6351_EOSC_CALI_TEST_MASK                        0xF
#define MT6351_EOSC_CALI_TEST_SHIFT                       9
#define MT6351_EOSC_CALI_DCXO_RDY_TD_MASK                 0x7
#define MT6351_EOSC_CALI_DCXO_RDY_TD_SHIFT                0
#define MT6351_FRC_VTCXO0_ON_MASK                         0x1
#define MT6351_FRC_VTCXO0_ON_SHIFT                        8
#define MT6351_EOSC_CALI_RSV_MASK                         0xF
#define MT6351_EOSC_CALI_RSV_SHIFT                        11
#define MT6351_VRTC_PWM_MODE_MASK                         0x1
#define MT6351_VRTC_PWM_MODE_SHIFT                        0
#define MT6351_VRTC_PWM_RSV_MASK                          0x7
#define MT6351_VRTC_PWM_RSV_SHIFT                         1
#define MT6351_VRTC_PWM_L_DUTY_MASK                       0xF
#define MT6351_VRTC_PWM_L_DUTY_SHIFT                      4
#define MT6351_VRTC_PWM_H_DUTY_MASK                       0xF
#define MT6351_VRTC_PWM_H_DUTY_SHIFT                      8
#define MT6351_VRTC_CAP_SEL_MASK                          0x1
#define MT6351_VRTC_CAP_SEL_SHIFT                         12

#endif // #ifdef PMIC_6351_REG_API
#endif // #ifndef __DCL_PMIC6351_HW_H_STRUCT__

