# -*- coding: utf-8 -*-

# The MIT License (MIT) - Copyright (c) Dave Vandenbout.

"""SKiDL: A Python-Based Schematic Design Language

This module extends Python with the ability to design electronic
circuits. It provides classes for working with:

* Electronic parts (``Part``),
* Collections of part terminals (``Pin``) connected via wires (``Net``), and
* Groups of related nets (``Bus``).

Using these classes, you can concisely describe the interconnection of
parts using a flat or hierarchical structure. The resulting Python script
outputs a netlist that can be imported into a PCB layout tool or Spice simulator.
The script can also check the resulting circuitry for electrical rule violations.
"""


from .pckg_info import __version__
from .alias import Alias
from .bus import Bus
from .circuit import HIER_SEP, Circuit
from .group import Group, SubCircuit, subcircuit
from .interface import Interface
from .logger import erc_logger
from .net import Net
from .netclass import NetClass
from .netlist_to_skidl import netlist_to_skidl
from .network import Network, tee
from .part import LIBRARY, NETLIST, TEMPLATE, Part, PartTmplt, SkidlPart
from .part_query import (
    search,
    search_footprints,
    search_footprints_iter,
    search_parts,
    search_parts_iter,
    show,
    show_footprint,
    show_part,
)
from .pin import Pin
from .schlib import SchLib, load_backup_lib
from .skidl import (
    ERC,
    POWER,
    backup_parts,
    config,
    empty_footprint_handler,
    erc_assert,
    footprint_search_paths,
    generate_graph,
    generate_netlist,
    generate_pcb,
    generate_schematic,
    generate_svg,
    generate_xml,
    lib_search_paths,
    no_files,
    reset,
    get_default_tool,
    set_default_tool,
    KICAD, # References the latest version of KiCad.
)
from .utilities import Rgx
from . import scripts  # Necessary to get access to netlist_to_skidl_main.
