#Start recording tcl command: 9/3/2019 09:32:25
#Project Location: C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftRL00; Project name: shiftRL00
prj_project new -name "shiftRL00" -impl "shiftRL0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/div00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/osc00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/packagediv00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/topdiv00.vhdl"
prj_project save
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/shiftRL00/shiftRL00.vhdl"
prj_project save
prj_project close
#Stop recording: 9/3/2019 09:53:17
