[
    {
        "record_id": 3905870248,
        "domain": "engineering",
        "input_text": "Job Title: Senior ASIC Design Engineer\n\nLocation: San Jose, CA\n\nEmployment Type: full-time\n\nListed Skills: Consulting, Design, Engineering\n\nDescription:\nAre you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole?\nAt European Recruitment we are working alongside a widely successful Bosch, Continental and BMW backed startup with locations in the US and Europe to help them bring on board a senior ASIC design engineer.\nResponsibilities:\nAuthor micro-architecture specifications and participate in specification and test plan reviews.Architect and implement complex RTL designs.Scope third party IP requirements and solicit vendors.Integrate CPU and other relevant IPs into the CPU sub-system.Collaborate with the physical design team to resolve implementation and timing issues and to optimize power.Analyze code coverage and provide feedback to the verification team to achieve coverage closure.Perform diagnostic and post-silicon validation tests, as well as assist with software bring-up in the lab.\nWhat's on offer?\nThe opportunity to play a key role in shaping one of the most exciting and impactful startups globally, revolutionizing a future defining market like autonomous driving.Competitive benefits package including medical, vision, dental and an employee stock purchase plan.Flexible work hours & generous PTO policy.\nQualifications:\n5+ years of ASIC design experience with a demonstrable track record of RTL logic design in multi-million gate ASICs with Verilog or System Verilog.Experience in IP integration, specifically CPU IP into SoC.Knowledge of ARM/RISC-V/MIPS Architectures, Memory hierarchy, Cache coherency, Virtual memory, Multicore CPU operationFamiliarity with AMBA/APB/AXI ProtocolFamiliarity with processor peripheral interfaces like SPI, eMMC, *MII, GPIO, I2C ....Hands-on experience in all aspects of the ASIC development process with proficiency in front-end tools and methodologies.Familiarity with low power design. UPF flow for defining power intent of chips with multiple power domainsPrevious experience with timing closure at high frequencies is a plus.Interest to explore AI architectures for convolution, transformer and other kinds of workloadsSelf-starter and highly-motivated to work in a dynamic start-up environment.B.S. (M.S. preferred) degree in Electrical or Computer engineering.\n\nIf interested in this role please apply here or send your email direct to je@eu-recruit.com\nBy applying to this role, you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice (https://eu-recruit.com/wp-content/uploads/2020/04/Privacy-Notice.pdf).\n\nExperience Level (if available): Mid-Senior level",
        "output_json": {
            "jd_id": 3905870248,
            "inferred_domain": "engineering",
            "title": "Senior ASIC Design Engineer",
            "summary": "A highly funded and expanding startup looking for a Senior ASIC Design Engineer to work on cutting edge projects in autonomous driving and AI.",
            "required_experience_years": "5+",
            "preferred_degrees": [
                "B.S. (M.S. preferred) degree in Electrical or Computer engineering"
            ],
            "required_skills": [
                "ASIC design experience",
                "RTL logic design",
                "IP integration",
                "ARM/RISC-V/MIPS Architectures",
                "Memory hierarchy",
                "Cache coherency",
                "Virtual memory",
                "Multicore CPU operation",
                "AMBA/APB/AXI Protocol",
                "Processor peripheral interfaces",
                "Front-end tools and methodologies",
                "Low power design",
                "UPF flow",
                "Timing closure",
                "Interest in AI architectures"
            ],
            "optional_skills": [
                "Consulting",
                "Design",
                "Engineering"
            ],
            "tools_and_technologies": [
                "Verilog",
                "System Verilog",
                "ARM",
                "RISC-V",
                "MIPS",
                "AMBA",
                "APB",
                "AXI",
                "SPI",
                "eMMC",
                "*MII",
                "GPIO",
                "I2C"
            ],
            "certifications": [],
            "soft_skills": [
                "Self-starter",
                "Highly-motivated",
                "Dynamic start-up environment"
            ],
            "job_responsibilities": [
                "Author micro-architecture specifications",
                "Participate in specification and test plan reviews",
                "Architect and implement complex RTL designs",
                "Scope third party IP requirements",
                "Solicit vendors",
                "Integrate CPU and other relevant IPs into the CPU sub-system",
                "Collaborate with the physical design team",
                "Resolve implementation and timing issues",
                "Optimize power",
                "Analyze code coverage",
                "Provide feedback to the verification team",
                "Perform diagnostic and post-silicon validation tests",
                "Assist with software bring-up in the lab"
            ],
            "job_location": "San Jose, CA",
            "remote_option": "no",
            "employment_type": "full-time",
            "travel_requirements": ",",
            "physical_requirements": ",",
            "benefits": [
                "Competitive benefits package",
                "Medical",
                "Vision",
                "Dental",
                "Employee stock purchase plan",
                "Flexible work hours",
                "Generous PTO policy"
            ],
            "company_information": "A widely successful Bosch, Continental and BMW backed startup with locations in the US and Europe",
            "equal_opportunity_policy": ",",
            "other": [
                {
                    "section_name": "Experience Level",
                    "content": "Mid-Senior level"
                }
            ]
        }
    }
]