minim univers test set selftest exorsumofproduct circuit abstracta testabl exorsumofproduct esop circuit realiz simpl univers test set detect singl stuckat fault intern line primari inputsoutput realiz given sinc esop gener form andexor represent realiz test set versatil describ research restrict grm fprm pprm form andexor circuit circuit realiz requir two extra input control one extra output observ cardin test set n input circuit n6 builtin selftest bist applic show test set gener intern easili pseudorandom pattern provid 100 percent singl stuckat fault coverag addit test set requir much shorter test cycl compar pseudoexhaust pseudorandom test set b introduct larg increas complex asic led much greater need circuit testabl builtinselftest bist 1 testabl properti differ form twolevel network attract mani research 2 3 4 5 6 form investig includ posit polar reedmul pprm 2 fix polar reedmul fprm 6 gener reedmul grm 7 exorsumof product esop 3 canon reedmul form pprm fprm grm restrict allow polar variabl allow product term esop hand restrict form combin arbitrari product term use exor 3 7 therefor esop gener form 2level andexor network reedmul expans arbitrari function x liter term variabl xn negat xn c n constant term 0 1 pprm also call reedmul form restrict form posit polar allow input variabl fprm allow one polar input variabl grm restrict allow polar variabl allow u kalay marek perkowski dougla v hall dept electr comput engin portland state univers port land email fugurkalmperkowsdoughgeepdxedu inform obtain reprint articl pleas send email tccomputerorg refer ieeec log number 107101 set variabl one product term exam sinc variabl appear posit polar express fprm neg polar exist variabl appear one polar either neg posit grm variabl x 2 appear posit neg polar 3 grm esop set variabl use one product term write follow inclus relationship esop reedmul form pprm fprm grm esop due total freedom input polar product term select minimum number product term requir repres arbitrari function esop form never larger minimum number product term canon reedmul form 3 fact seen arithmet benchmark circuit given tabl 1 present 7 notic pprm yield largest number product term sinc restrict form exor network case esop realiz give significantli smaller number product term even least restrict reedmul form grm observ provid strong motiv develop testabl esop implement anoth aspect andexor represent present tabl 1 andexor represent especi esop usual yield fewer product term sop represent illustr later may area delay advantag realiz function 2level form main contribut describ paper highli testabl esop realiz minim univers test set detect possibl singl stuckat fault entir circuit includ fault primari input output lead anoth contribut work special builtin pattern gen function pprm fprm grm esop sop log8 253 193 105 96 123 tabl 1 number product term requir realiz arithmet function differ form erat give 100 fault coverag singl stuckat fault much shorter test cycl pseudoexhaust pseudorandom pattern gener prpg addit hardwar overhead special pattern gener compar linear feedback shift regist lfsr base pattern gener prpg organ paper follow section 2 background previou research work given section 3 describ testabl realiz test set section 4 give preliminari circuit use gener test set bist applic section 5 present experiment result area delay test set size measur perform benchmark circuit along comparison scheme scheme section 6 summar result give possibl direct futur work reddi show pprm network test singl stuckat fault univers test set independ function realiz 2 figur 1a show exor cascad implement pprm express normal mode oper control input c set constant term function express exampl 0 test mode c set accord test set given figur 1b four test test set 1 detect singl stuck fault exor cascad appli input combin everi gate independ number exor gate cascad test vector h1111i 1 walkingzero test vector test set 2 detect singl stuckat fault part circuit sinc number vector 1 alway equal 4 number vector 2 alway equal number input variabl n cardin reddi univers test set n4 reddi techniqu good self test shown daehn mucha 8 entir test sequenc inexpens gener modifi lfsr use gate shift regist howev shown tabl 1 number term pprm usual higher number fprm grm term much higher number esop term 5 fprm network sarabi perkowski show invert test bit variabl b figur 1 pprm network implement accord reddi scheme given 2 b reddi test set pprm implement neg polar fprm reddi test set use singl fault detect fprm network 6 also show grm network decompos multipl fprm way fprm test separ test combin grm circuit singl fault detect size test set worst case number fprm time n4 method howev yield univers test set research investig multipl fault detect andexor circuit sasao recent introduc testabl realiz test set detect multipl fault grm network shown figur 2a sasao use extra exor block call liter part obtain posit polar negat variabl convert grm network pprm network control input c set 1 shade part circuit figur 2a realiz grm express check part circuit figur 2a ad test liter part sasao implement exorsum product term tree structur instead cascad obtain less circuit delay nevertheless scheme lead univers test set furthermor scheme use esop circuit convers esop pprm liter part may produc andexor express multipl product term set variabl pprm form exampl given circuit figur 2b esop express convers grm pprm one x 1 x 2 x 3 pradhan also target detect multipl stuckat fault circuit 3 shown figur 3 negat liter use extra exor block call control block use cascad gate check block detect fault control block figur 3 show c f liter part check part c f b figur 2 sasao grm realiz scheme b realiz esop circuit sasao scheme pradhan testabl esop implement function implement exor sum product term cascad structur f control block check block c figur 3 pradhan testabl esop implement pradhan introduc test set detect multipl fault testabl realiz esop express ever test set univers larg practic singl fault detect cardin pradhan test set e j order esop express order simpli maximum number liter contain product term notic complex test exponenti respect number liter product term furthermor product term possibl liter test set even larger exhaust due addit test input requir exampl four variabl esop express n4 order express 4 j4 exponenti term formulax e exhaust size entir test set e section introduc improv test scheme detect singl stuckat fault intern line circuit also primari input output gener andexor circuit esop 31 easili testabl esop implement figur 4 show new testabl implement esop express circuit two extra observ output two addit control input c 1 c 2 liter part name similar part sasao testabl aliz ad convert esop circuit posit polar andexor express test refer express convers pprm mention earlier may repeat product term set variabl posit polar exor express test sasao multipl fault detect scheme 7 test singl fault detect scheme part linear part implement desir esop express c 1 control input set 1 f output implement exor cascad reddi univers test pprm use real izat reason check part requir test liter part implement exor cascad gate mark b ad detect fault primari input control input c 1 requir base function implement later describ case gate b requir section realiz test explain test set next section f part liter part linear part check part figur 4 easili testabl esop circuit hay use mainli exor gate addit circuitri make logic circuit easili testabl 9 likewis real izat mainli use exor gate addit circuitri take advantag superior testabl properti exor gate allow us obtain minim univers test set 32 fault model fault model repres failur affect function behavior logic circuit 10 stuckat fault model ttl gate exampl output could becom short v cc model stuckat 1 sa1 fault mo tech nolog probabl fault open short also model appropri sa0 sa1 fault 11 follow approach taken previou research present section 2 assum singl stuckat fault model allow one stuckat fault entir circuit also adopt test model detect stuckat fault individu logic gate ninput gate test vector detect singl stuckat fault input output test 3input gate ex ampl would f111 011 101 110g test set h111i detect sa0 fault input output remain test commonli refer walkingzero test detect sa1 input output gate research ie pradhan 3 saluja et al 12 analyz detail fault characterist exor gate implement shown figur 5 consid fault intern line exor gate well fault input output exor gate tabl 2 show possibl function 2input circuit implement circuit figur 5 realiz function g 1 exor singl stuckat fault occur implement gate produc one 10 function class g 2 11 never produc function class b g 12 mutual exclus list fault class detect test appli exor gate figur 5 exor implement assum pradhan reddi et al input class class b tabl 2 function 2input logic gate implement work use exor model figur 5 exhaust test set tabl 3 detect singl stuckat fault model set c 1 c 2 input propos realiz appropri logic valu reddi four test provid input combin exor gate exor cascad linear part check part realiz detect tabl 3 fault exclus detect input vector appli exor 33 test 331 fault detect intern line realiz linear part propos esop circuit test test set test part gate input either 0s 1s make part transpar linear part all0 all1 transfer extern input exor cascad linear part network respons test vector observ function output f test set linear part given test linear part check part circuit receiv test vector given therefor test time howev check part output observ instead output f respons test vector part circuit test singl stuckat fault way reddi scheme test vector appli primari input transfer part set c 1 control input 0 test set 2 appli detect sa1 input output gate complet test set gate b obtain includ test vector h011 1i detect sa 0 input output gate denot dont care logic valu liter part test check part extra observ output case fault logic chang output exor gate liter part propag observ output four test given c appli input combin exor gate liter part 332 fault detect circuit inputoutput lead primari input appli liter part test path form liter part check part observ output requir test set case given first vector detect sa1 fault second vector detect sa0 fault primari input appli liter part use posit polar express appli odd number time part test path form part linear part function output f requir test set e given stuckat fault primari input class caus odd number chang extern input linear part detect observ function output f primari input appli liter part appli even number time part test test set even number valu chang propag output exor cascad linear part therefor addit gate observ output requir primari input class scheme describ reddi 2 howev chanc extra gate less like scheme altern path primari input observ output primari input appli liter part requir test vector primari input class observ output cover requir test vector test extra gate given f notic fault primari input fault gate input equival similarli fault observ output fault gate output equival fault control input c 1 detect path form liter part check part observ output detect path function output f guarante depend function implement number liter part output number exor gate liter part odd num ber extra exor gate b requir c 2 bypass output extra gate note liter part output chang time case fault c 1 therefor number chang output liter part odd number exor cascad check part propag fault requir test set g given first vector detect sa1 second vector detect sa0 c 1 number liter part output even number extra exor gate b requir make number chang fed check part odd number configur also allow use test set g detect fault c 1 howev extra exor gate need test well test set exor gate h exhaust test model given fault primari output f control input c 2 cover test set linear part due fault equiv alenc similarli fault observ output cover test set check part 333 complet test set theorem esop circuit realiz figur 4 test singl stuckat fault intern line inputoutput lead requir test set n cardin proof test set cover test set h detect singl stuckat fault entir circuit minim test set cardin minim test set obtain follow includ 4 test combin last two vector c h includ 2 test includ first n vector b n test remain test cover follow last vector b first two vector c test set test set e last vector f first vector g first vector h cover first two vector includ first n vector f cover first n vector b includ second vector g cover last vector c includ second vector h cover third vector includ final test set combin process two test vector done replac dont care valu first test vector determin valu second test vector although prove shorter univers test set n gener esop result close lower bound length univers test set n network 2 13 14 note modifi reddi test set base function aliz kodandapani introduc test set n3 test 15 test set univers 34 exampl figur 6 show testabl realiz esop express exampl extra observ output requir detect fault primari input x 1 sinc x 1 appli liter part use even number time part primari input x 5 appli liter part ei ther use odd number time part note extra gate requir sinc one primari input observ extra exor gate b also requir number exor gate liter part odd number f figur exampl testabl esop realiz test set exampl implement clr clr clr clr rst part ii part figur 7 exampl edpg circuit implement tradit signatur analysi base builtin self test bist circuitri combin network consist mainli pattern gener signatur regist complet test system bist control multiplex compar rom also embed insid chip use linear feedback shift regist lfsrbase pseudoexhaust pseudorandom pattern gener prpg wellknown method gener test pattern larg complex combin circuit prpg approach use difficult otherwis gener larg irregular test set requir combin circuit shown drechsler et al 16 prpg approach work better andexor circuit equival sop circuit howev show andexor network good determinist testabl perform consid fact properti design list reason propos determinist test gener builtin self test esop circuit 1 esop realiz design test therefor requir minim test set tradit prpg test length much longer test set fault coverag also need partit circuit prevent long cycl pseudoexhaust test gener 2 test set univers allow gener fix hardwar use function 3 test set regular pattern therefor easi gener result area overhead pattern gener scheme compar prpg base scheme 4 test set give 100 fault coverag singl fault detect requir fault simul figur 8 show bist circuitri esop circuit structur differ classic bist circuitri esop determinist pattern gener edpg introduc easili testabl esop implement result appli test vector collect function output f extra observ output compress signatur regist simpli lfsr base multipl input signatur regist misr 1 test appli signatur regist content compar correct signatur implement esop gener gono go signal end test cycl easili testabl 2level esop network correct signatur compar go go misr figur 8 bist circuitri highli testabl esop circuit real life circuit like multipl output rather singl output shown earlier exampl case gate part product term distribut multipl linear part exor cascad multipl output therefor fault must observ circuit output also multioutput circuit function output appli misr along extra observ output daehn mucha design simpl bist circuit test pla 8 use lfsr gate gener regular test pattern walkingon test sequenc similarli edpg built gener walkingzero sequenc along extra c 1 c 2 bit shown figur 7 part edpg gener walkingzero portionof test vector portion bist circuitri expand linearli base number input esop circuit part ii edpg finit state machin fsm gener c 1 c 2 bit test vector also provid clr set signal dflipflop part gener all0 all1 bit first six test vector test set part ii independ function realiz therefor fix size figur 9 give state diagram circuit implement fsm part ii fsm gener six vector test set stop enabl part gener walkingzero test figur 10 give simul result edpg implement clr clr clr clr vcc rst reset test test test vector 3 stop test vector 6 test vector 5 test vector 4 figur 9 state diagram circuit implement part ii edpg rst 000 001 010 011 100 101 110 111 state clr figur 10 simul edpg circuit perform area delay test set size measur benchmark circuit use realiz scheme 2levelmultilevel synthesi scheme select circuit lgsynth93 espresso benchmark set provid wide varieti function type exampl select circuit differ number primari input implement 2level multilevel differ class math logic etc circuit optim area map technolog librari perform measur si 17 use optim synthes circuit multi level exorc 18 use optim esop expr sion multilevel benchmark circuit use si obtain equival twolevel sop express use disjoint 19 convert twolevel andexor express optim exorc 05 micron arraybas librari develop lsi logic corp 20 use synthesi limit number compon librari accord tabl 4 area measur express cell unit exclud interconnect wire area delayn compon function cell block fanout tabl 4 technolog librari use measur tabl 5 give number test vector fault coverag obtain differ scheme singl fault tabl compar test scheme lfsr base pseudorandom test gener algorithm test gener pseudorandom algorithm test vector gener multilevel implement circuit test set gener predetermin easili testabl esop im plement si use algorithm test gener 10000 lfsr pattern gener circuit use program use 21 goal cover wide rang circuit determin circuit random vector resist requir 10000 pattern almost half select benchmark circuit requir 10k pseudorandom pattern 100 fault coverag wherea scheme requir 150 pattern circuit ex ampl fault coverag circuit x9dn 731 10k random pattern comparison scheme yield 33 pattern 100 fault coverag circuit test set smaller either pseudorandom algorithm test set also note algorithm test set gener univers therefor util simpl selftest circuit next measur perform see testabl multilevel esop implement implement pseudorandom test set algorithm test number lfsr si test primari total fault fault fault circuit input test undetect fault coverag test coverag test coverag 9symml 9 512 0 513 100 137 100 15 100 apex5 117 10k 979 4129 746 1245 100 121 100 apex6 135 10k 27 1680 983 400 100 141 100 ex4 128 10k 92 1042 911 474 100 134 100 mux tabl 5 comparison number test vector differ circuit improv propos esop implement requir addit gate inputoutput pin label tabl 6 esop dft design test ordinari 2level esop implement includ addit hardwar label tabl 6 ordinari esop test vector ordinari esop implement algorithm gener program use 22 compar univers test set implement scheme tabl 6 test set significantli smaller algorithm gener test set major benchmark circuit one benchmark circuit alu1 yield fewer number algorithm gener test pattern univers test set howev mention earlier test set univers elimin need test gener program regular pattern gener easili result suitabl bist gener pseudorandom vector implement scheme altern edpg three rea son first fact andexor circuit testabl pseudorandom pattern andor circuit shown drechsler et al 16 second esop implement construct consid certain regular minim pattern therefor requir pattern guarante 100 fault coverag third shown next area overhead edpg close lfsr base prpg tabl 8 area differ pattern gener given cell unit base librari compon given tabl 4 total bist area calcul comparison mention earlier differ classic bist circuitri esop bist circuitri pattern gener use select circuit wide rang number primari input sinc area pattern gener number algorithm scheme primari ordinari esop circuit input esop dft 9symml 9 181 15 a04 9 173 15 sse 11 tabl number determinist test vector two esop implement directli relat number primari input lfsr base pseudoexhaust pseudorandom pattern gener mainli consist dflipflop exor gate 23 24 number 2input exor gate chang typic one number primari input n base characterist polynomi use gener pattern therefor area lfsrbase prpg given rang tabl area bilbo regist also includ tabl sinc use pseudorandom pattern gener 25 shown tabl 8 area edpg compar pattern gener benchmark circuit alway better bilbo n 8 rang prpg n 48 exampl circuit rd73 bilbo regist smaller edpg 128 pseudorandom multilevel 2level use use and2 number number compon or2 inv sop esop primari primari area area circuit input output area delay area delay term area delay term function dft delay apex6 135 99 694 239 1537 357 657 3548 222 408 4127 221 1308 ex4 128 28 439 211 1029 351 559 3925 233 317 3829 299 1447 tabl 7 area delay comparison differ implement scheme num area area area primari prpg lfsr circuit input 1 exor n exor bilbo edpg apex1 apex5 117 1056 1404 1935 1335 tabl 8 area measur cell unit differ pattern gener pattern requir 100 fault coverag 13 edpg pattern requir fault coverag anoth advantag edpg need initi seed unlik lfsr base pattern gener requir one seed includ area overhead addit hardwar provid initi prpg tabl 8 tabl 7 present result anoth set measur show area delay perform esop implement figur 4 compar multilevel 2 level sop implement area inform separ two part esop implement area requir implement function implement liter part part linear area requir gate ad better testabl gate b check part denot tabl design test dft measur multilevel implement perform two differ case one use entir set librari compon present tabl 4 use and2 or2 inv gate two differ measur perform see variat area delay compon target librari chang synthesi provid object comparison column provid 2level sop implement evalu design pla environ delay inform 2level sop circuit calcul assum treeoforg structur use 3input 2input gate combin product term similarli gate three input sop esop implement implement tree smaller gate 3input 2input tree structur assumpt affect test gate esop scheme anoth comparison 2level sop esop given saul et al 26 pla xpla implement although fair compar cascad implement treelik implement tabl 7 show 2level esop implement compar multilevel implement case exampl esop implement apex5 f51ml better delay multilevel implement also adr4 alu1 mux x2 x4 x2dn fairli low delay implement esop scheme case esop scheme yield significantli larger delay multilevel 2level sop implement circuit alu4 x1 x9dn similarli esop circuit implement alu2 alu4 f51ml area area multilevel version implement use librari gate area multilevel version implement use and2 or2 inv gate also area 9symml alu1 rd73 close multilevel version 2level implement comparison 50 benchmark circuit esop implement scheme yield smaller area 2level sop implement especi circuit rd73alu2f51ml alu4 area sop implement 365 3 201 18 time larger respect esop implement area overhead dft esop implement typic less 01 least largest area overhead 28 obtain alu1 sinc function circuit rel small comparison benchmark circuit 6 conclus futur research paper shown highli testabl esop realiz minim univers test set detect singl stuckat fault intern line primari inputsoutput circuit 100 fault coverag exor cascad use check part instead gate gate exor cascad yield much fewer test vector day advanc technolog make possibl exor gate almost fast gate experiment result show test set alway smaller exponenti degre pseudorandom test set smaller multipl algorithm gener test set 100 singl stuckat fault coverag determinist test pattern gener present use part builtin selftest circuitri experiment result show overal overhead bist circuit compar tradit prpg base bist circuit importantli pattern gener superior prpg 100 singl fault coverag much shorter test cycl also requir initi seed circuitri gener result also show 2level esop implement compar case better multilevel 2level sop implement area delay measur furthermor implement give small dft area overhead addit detect singl stuckat fault architectur test set detect signific fraction multipl stuckat fault test ad improv multipl fault coverag even though unlik minim univers test set found instanc zero weight test vector ad improv multipl fault coverag part circuit explain saluja reddi 12 anoth method improv fault coverag detect multipl fault help multipl output multioutput esop circuit bist methodolog misr ideal method purpos test set also improv bridg fault use method similar present bhattacharya et al 27 current investig test set implement scheme detect bridg fault multipl fault result present next paper acknowledg author would like thank prof w robert daasch portland state univers help area calcul craig file portland state univers review prof nur touba univ texa austin provid program use 21 prof l jozwiak slusarczyk eindhoven univers provid program use 22 measur r digit system test testabl design easili testabl realiz logic function univers test set multipl fault detect andexor array logic test design testabl logic synthesi optim design testabl properti andexor network easili testabl realiz gener reedmul express hardwar approach selftest larg programm logic array modifi logic network improv diagnos test diagnosi vlsi ulsi new york john wiley fault detect test set reedmul canon network fault detect combin network reedmul transform closed test complex logic circuit note easili testabl realiz logic function testabl 2level andexor circuit si system sequenti circuit synthesi minim exclus sum product express multioutput multiplevalu input incomplet specifi function algorithm gener disjoint cube complet incomplet specifi boolean function lsi logic corpor betsi synthes circuit specifi bist environ term tree applic effect effici atpg andexor andor circuit circuit pseudoexhaust test pattern gener builtin logic block observ techniqu twolevel logic circuit use exor sum product testabl design rmc network univers test detect stuckat bridg fault tr ctr hafizur rahaman debesh k da bhargab b bhattacharya testabl design grm network exortre detect stuckat bridg fault proceed 2004 confer asia south pacif design autom electron design solut fair p224229 januari 2730 2004 yokohama japan hafizur rahaman debesh k da bridg fault detect doubl fixedpolar reedmul dfprm pla proceed 2005 confer asia south pacif design autom januari 1821 2005 shanghai china katarzyna radecka zeljko zilic design verif test vector arithmet transform univers test set ieee transact comput v53 n5 p628640 may 2004