Timing Analyzer report for Microcomputer
Tue Sep 10 13:08:06 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'
 14. Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'
 18. Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'T80s:cpu1|IORQ_n'
 20. Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'T80s:cpu1|IORQ_n'
 22. Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 33. Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 37. Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'T80s:cpu1|IORQ_n'
 39. Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Removal: 'T80s:cpu1|IORQ_n'
 41. Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 51. Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 52. Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 55. Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'T80s:cpu1|IORQ_n'
 57. Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 58. Fast 1200mV 0C Model Removal: 'T80s:cpu1|IORQ_n'
 59. Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Microcomputer                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.9%      ;
;     Processor 3            ;   7.3%      ;
;     Processor 4            ;   5.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 135.625 ; 7.37 MHz   ; 0.000 ; 67.812  ; 50.00      ; 217       ; 32          ;       ;        ;           ;            ; false    ; i_clk  ; clocks|altpll_component|auto_generated|pll1|inclk[0] ; { clocks|altpll_component|auto_generated|pll1|clk[0] } ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 999.687 ; 1.0 MHz    ; 0.000 ; 499.843 ; 50.00      ; 3199      ; 64          ;       ;        ;           ;            ; false    ; i_clk  ; clocks|altpll_component|auto_generated|pll1|inclk[0] ; { clocks|altpll_component|auto_generated|pll1|clk[1] } ;
; i_clk                                              ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { i_clk }                                              ;
; T80s:cpu1|IORQ_n                                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { T80s:cpu1|IORQ_n }                                   ;
+----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 37.81 MHz  ; 37.81 MHz       ; clocks|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 94.98 MHz  ; 94.98 MHz       ; T80s:cpu1|IORQ_n                                   ;      ;
; 104.33 MHz ; 104.33 MHz      ; clocks|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -8.086 ; -326.929      ;
; T80s:cpu1|IORQ_n                                   ; -7.699 ; -280.958      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; -6.403 ; -366.531      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.430 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.433 ; 0.000         ;
; T80s:cpu1|IORQ_n                                   ; 0.453 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -3.665  ; -89.587       ;
; T80s:cpu1|IORQ_n                                   ; -2.178  ; -4.356        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 993.544 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; T80s:cpu1|IORQ_n                                   ; 1.302 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 1.886 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 3.654 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; T80s:cpu1|IORQ_n                                   ; -3.201  ; -110.350      ;
; i_clk                                              ; 9.934   ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.528  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 499.543 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -8.086 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.484     ; 3.678      ;
; -7.820 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.484     ; 3.412      ;
; -7.741 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.778     ; 4.039      ;
; -7.478 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.786     ; 5.768      ;
; -7.443 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.778     ; 3.741      ;
; -7.385 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 5.674      ;
; -7.384 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 5.673      ;
; -7.287 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 2.805      ;
; -7.287 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 2.805      ;
; -7.287 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 2.805      ;
; -7.287 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 2.805      ;
; -7.287 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 2.805      ;
; -7.287 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 2.805      ;
; -7.287 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 2.805      ;
; -7.180 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.786     ; 5.470      ;
; -7.118 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 5.407      ;
; -7.116 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.786     ; 5.406      ;
; -7.096 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.493     ; 2.616      ;
; -7.088 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.493     ; 2.608      ;
; -7.081 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 5.370      ;
; -6.947 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.489     ; 2.471      ;
; -6.947 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.489     ; 2.471      ;
; -6.947 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.489     ; 2.471      ;
; -6.947 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.489     ; 2.471      ;
; -6.947 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.489     ; 2.471      ;
; -6.947 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.489     ; 2.471      ;
; -6.822 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.786     ; 5.112      ;
; -6.775 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.489     ; 2.299      ;
; -6.725 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.036     ; 2.702      ;
; -6.599 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 4.888      ;
; -6.598 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 4.887      ;
; -6.445 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 4.734      ;
; -6.442 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 4.731      ;
; -6.426 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 6.726      ;
; -6.423 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 4.712      ;
; -6.422 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.786     ; 4.712      ;
; -6.421 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.786     ; 4.711      ;
; -6.333 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.632      ;
; -6.332 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.631      ;
; -6.312 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.787     ; 4.601      ;
; -6.304 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 6.604      ;
; -6.210 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.509      ;
; -6.210 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.509      ;
; -6.128 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 6.428      ;
; -6.066 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.365      ;
; -6.064 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 6.364      ;
; -6.029 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.328      ;
; -6.006 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 6.306      ;
; -6.003 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.489     ; 1.527      ;
; -5.980 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.411     ; 1.645      ;
; -5.944 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.243      ;
; -5.942 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 6.242      ;
; -5.906 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.205      ;
; -5.904 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.493     ; 1.424      ;
; -5.904 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.493     ; 1.424      ;
; -5.902 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.493     ; 1.422      ;
; -5.902 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.493     ; 1.422      ;
; -5.856 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.036     ; 1.833      ;
; -5.842 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.411     ; 1.507      ;
; -5.815 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.408     ; 1.483      ;
; -5.803 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.412     ; 1.467      ;
; -5.788 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.408     ; 1.456      ;
; -5.770 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 6.070      ;
; -5.763 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.062      ;
; -5.762 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.061      ;
; -5.744 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.408     ; 1.412      ;
; -5.736 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.412     ; 1.400      ;
; -5.706 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.005      ;
; -5.705 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 6.004      ;
; -5.648 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 5.948      ;
; -5.609 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 5.908      ;
; -5.606 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 5.905      ;
; -5.585 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.411     ; 1.250      ;
; -5.581 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.412     ; 1.245      ;
; -5.579 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.412     ; 1.243      ;
; -5.571 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.411     ; 1.236      ;
; -5.571 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 5.870      ;
; -5.570 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.411     ; 1.235      ;
; -5.570 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 5.870      ;
; -5.569 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 5.869      ;
; -5.567 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.408     ; 1.235      ;
; -5.563 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 5.862      ;
; -5.563 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.408     ; 1.231      ;
; -5.562 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.408     ; 1.230      ;
; -5.560 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 5.859      ;
; -5.559 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 5.858      ;
; -5.558 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 5.858      ;
; -5.557 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.037     ; 5.857      ;
; -5.460 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 5.759      ;
; -5.448 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.038     ; 5.747      ;
; -5.425 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.493     ; 0.945      ;
; -5.412 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -4.411     ; 1.077      ;
; -5.367 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 0.885      ;
; -5.364 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 0.882      ;
; -5.364 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 0.882      ;
; -5.363 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 0.881      ;
; -5.363 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 0.881      ;
; -5.362 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 0.880      ;
; -5.362 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.495     ; 0.880      ;
; -3.596 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[5]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.049     ; 3.821      ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -7.699 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 8.604      ;
; -7.631 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 8.163      ;
; -7.631 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 8.163      ;
; -7.629 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 8.161      ;
; -7.626 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 8.158      ;
; -7.625 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 8.157      ;
; -7.625 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 8.157      ;
; -7.499 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.793     ; 7.707      ;
; -7.474 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 8.003      ;
; -7.381 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 8.286      ;
; -7.313 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.845      ;
; -7.313 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.845      ;
; -7.311 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.843      ;
; -7.308 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.840      ;
; -7.307 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.839      ;
; -7.307 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.839      ;
; -7.264 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 7.793      ;
; -7.156 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 7.685      ;
; -6.946 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 7.475      ;
; -6.648 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 7.553      ;
; -6.580 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.112      ;
; -6.580 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.112      ;
; -6.579 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 7.484      ;
; -6.578 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.110      ;
; -6.575 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.107      ;
; -6.574 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.106      ;
; -6.574 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.106      ;
; -6.511 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.043      ;
; -6.511 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.043      ;
; -6.509 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.041      ;
; -6.506 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.038      ;
; -6.505 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.037      ;
; -6.505 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 7.037      ;
; -6.297 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 6.826      ;
; -6.228 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 6.757      ;
; -6.030 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 6.559      ;
; -5.961 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 6.490      ;
; -5.916 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 6.821      ;
; -5.848 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.380      ;
; -5.848 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.380      ;
; -5.846 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.378      ;
; -5.843 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.375      ;
; -5.842 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.374      ;
; -5.842 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.374      ;
; -5.809 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 6.714      ;
; -5.790 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 6.319      ;
; -5.769 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 6.298      ;
; -5.741 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.273      ;
; -5.741 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.273      ;
; -5.739 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.271      ;
; -5.736 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.268      ;
; -5.735 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.267      ;
; -5.735 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.469     ; 6.267      ;
; -5.683 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 6.212      ;
; -5.662 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.472     ; 6.191      ;
; -5.032 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.793     ; 5.240      ;
; -4.973 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.793     ; 5.181      ;
; -4.764 ; bufferedUART:io1|txByteWritten                                                                            ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.500        ; -0.611     ; 4.654      ;
; -4.595 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.789     ; 4.807      ;
; -4.586 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.795      ; 8.412      ;
; -4.518 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.971      ;
; -4.518 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.971      ;
; -4.516 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.969      ;
; -4.513 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.966      ;
; -4.512 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.965      ;
; -4.512 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.965      ;
; -4.472 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.452      ; 7.970      ;
; -4.472 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.789     ; 4.684      ;
; -4.468 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.789     ; 4.680      ;
; -4.458 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.789     ; 4.670      ;
; -4.438 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.789     ; 4.650      ;
; -4.428 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.452      ; 7.926      ;
; -4.410 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.643      ; 8.099      ;
; -4.410 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.643      ; 8.099      ;
; -4.410 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.643      ; 8.099      ;
; -4.390 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[5]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.456      ; 7.892      ;
; -4.366 ; T80s:cpu1|T80:u0|A[3]                                                                                     ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.261      ; 5.673      ;
; -4.361 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.466      ; 7.811      ;
; -4.344 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[6]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.456      ; 7.846      ;
; -4.344 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[3]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.456      ; 7.846      ;
; -4.343 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[4]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.456      ; 7.845      ;
; -4.340 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.456      ; 7.842      ;
; -4.338 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.452      ; 7.836      ;
; -4.299 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.643      ; 7.988      ;
; -4.299 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.643      ; 7.988      ;
; -4.254 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.795      ; 8.080      ;
; -4.230 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.795      ; 8.056      ;
; -4.198 ; bufferedUART:io1|controlReg[5]                                                                            ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.500        ; -0.600     ; 4.099      ;
; -4.162 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.615      ;
; -4.162 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.615      ;
; -4.160 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.613      ;
; -4.157 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.610      ;
; -4.156 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.609      ;
; -4.156 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.609      ;
; -4.151 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.466      ; 7.601      ;
; -4.142 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.795      ; 7.968      ;
; -4.142 ; T80s:cpu1|T80:u0|DO[1]                                                                                    ; sd_controller:sd1|address[26]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.660      ; 7.848      ;
; -4.138 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.591      ;
; -4.138 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.591      ;
; -4.136 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.469      ; 7.589      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -6.403  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.487     ; 2.867      ;
; -6.403  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.487     ; 2.867      ;
; -6.321  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.782     ; 3.490      ;
; -6.321  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.782     ; 3.490      ;
; -6.034  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.rst              ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.778     ; 3.207      ;
; -6.034  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_data  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.778     ; 3.207      ;
; -6.034  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_wait ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.778     ; 3.207      ;
; -6.034  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.idle             ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.778     ; 3.207      ;
; -6.016  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.012     ; 2.955      ;
; -6.013  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 2.480      ;
; -6.013  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 2.480      ;
; -6.013  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 2.480      ;
; -6.013  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 2.480      ;
; -6.013  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 2.480      ;
; -6.013  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 2.480      ;
; -6.013  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 2.480      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.985  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.635      ;
; -5.819  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.469      ;
; -5.819  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.469      ;
; -5.819  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.469      ;
; -5.819  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.301     ; 3.469      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.815  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.760      ;
; -5.807  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.752      ;
; -5.807  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.752      ;
; -5.807  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.752      ;
; -5.807  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.006     ; 2.752      ;
; -5.788  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.779     ; 2.960      ;
; -5.480  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.010     ; 2.421      ;
; -5.475  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.942      ;
; -5.465  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.012     ; 2.404      ;
; -5.450  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|sd_write_flag                 ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.917      ;
; -5.325  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.305     ; 2.971      ;
; -5.106  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.307     ; 2.750      ;
; -5.094  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_byte        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.010     ; 2.035      ;
; -5.088  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_data        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.010     ; 2.029      ;
; -5.031  ; sd_controller:sd1|address[19]     ; sd_controller:sd1|cmd_out[27]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.497      ;
; -5.028  ; sd_controller:sd1|address[22]     ; sd_controller:sd1|cmd_out[30]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.494      ;
; -5.025  ; sd_controller:sd1|address[18]     ; sd_controller:sd1|cmd_out[26]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.491      ;
; -5.016  ; sd_controller:sd1|address[12]     ; sd_controller:sd1|cmd_out[20]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.483      ;
; -5.015  ; sd_controller:sd1|address[14]     ; sd_controller:sd1|cmd_out[22]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.482      ;
; -5.012  ; sd_controller:sd1|address[13]     ; sd_controller:sd1|cmd_out[21]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.479      ;
; -5.008  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.486     ; 1.473      ;
; -4.996  ; sd_controller:sd1|address[23]     ; sd_controller:sd1|cmd_out[31]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.462      ;
; -4.995  ; sd_controller:sd1|address[24]     ; sd_controller:sd1|cmd_out[32]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.461      ;
; -4.995  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_wait  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.771     ; 2.175      ;
; -4.994  ; sd_controller:sd1|address[20]     ; sd_controller:sd1|cmd_out[28]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.460      ;
; -4.994  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.poll_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.771     ; 2.174      ;
; -4.994  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd55            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.771     ; 2.174      ;
; -4.994  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd41            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.771     ; 2.174      ;
; -4.994  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_init ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.771     ; 2.174      ;
; -4.992  ; sd_controller:sd1|address[21]     ; sd_controller:sd1|cmd_out[29]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.458      ;
; -4.991  ; sd_controller:sd1|address[11]     ; sd_controller:sd1|cmd_out[19]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.458      ;
; -4.980  ; sd_controller:sd1|address[15]     ; sd_controller:sd1|cmd_out[23]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.447      ;
; -4.976  ; sd_controller:sd1|address[16]     ; sd_controller:sd1|cmd_out[24]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.443      ;
; -4.970  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.486     ; 1.435      ;
; -4.924  ; sd_controller:sd1|din_latched[1]  ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.390      ;
; -4.880  ; sd_controller:sd1|din_latched[7]  ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.346      ;
; -4.820  ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.483     ; 1.288      ;
; -4.811  ; sd_controller:sd1|address[29]     ; sd_controller:sd1|cmd_out[37]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.278      ;
; -4.811  ; sd_controller:sd1|address[10]     ; sd_controller:sd1|cmd_out[18]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.277      ;
; -4.810  ; sd_controller:sd1|address[31]     ; sd_controller:sd1|cmd_out[39]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.277      ;
; -4.810  ; sd_controller:sd1|address[25]     ; sd_controller:sd1|cmd_out[33]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.276      ;
; -4.809  ; sd_controller:sd1|address[28]     ; sd_controller:sd1|cmd_out[36]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.276      ;
; -4.809  ; sd_controller:sd1|address[17]     ; sd_controller:sd1|cmd_out[25]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.276      ;
; -4.809  ; sd_controller:sd1|address[9]      ; sd_controller:sd1|cmd_out[17]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.485     ; 1.275      ;
; -4.808  ; sd_controller:sd1|address[30]     ; sd_controller:sd1|cmd_out[38]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.275      ;
; -4.808  ; sd_controller:sd1|address[27]     ; sd_controller:sd1|cmd_out[35]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.275      ;
; -4.808  ; sd_controller:sd1|address[26]     ; sd_controller:sd1|cmd_out[34]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.275      ;
; -4.711  ; sd_controller:sd1|din_latched[0]  ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.010     ; 1.652      ;
; -4.653  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.486     ; 1.118      ;
; -4.637  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.486     ; 1.102      ;
; -4.634  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.read_block_cmd          ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.486     ; 1.099      ;
; -4.611  ; sd_controller:sd1|din_latched[5]  ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.078      ;
; -4.587  ; sd_controller:sd1|din_latched[3]  ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 1.054      ;
; -4.508  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.read_block_data         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.305     ; 2.154      ;
; -4.442  ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.483     ; 0.910      ;
; -4.417  ; sd_controller:sd1|din_latched[6]  ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 0.884      ;
; -4.417  ; sd_controller:sd1|din_latched[4]  ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 0.884      ;
; -4.415  ; sd_controller:sd1|din_latched[2]  ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -4.484     ; 0.882      ;
; -3.936  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|sd_read_flag                  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.771     ; 1.116      ;
; 990.102 ; sd_controller:sd1|bit_counter[4]  ; sd_controller:sd1|bit_counter[0]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.582     ; 9.004      ;
; 990.102 ; sd_controller:sd1|bit_counter[4]  ; sd_controller:sd1|bit_counter[2]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.582     ; 9.004      ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.430 ; bufferedUART:io1|rxInPointer[4]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.186      ;
; 0.434 ; bufferedUART:io1|txBuffer[7]                                                             ; bufferedUART:io1|txBuffer[7]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; bufferedUART:io1|rxState.stopBit                                                         ; bufferedUART:io1|rxState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.445 ; T80s:cpu1|T80:u0|A[8]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a9~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.196      ;
; 0.452 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|MCycle[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|PC[0]                                                                   ; T80s:cpu1|T80:u0|PC[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|BTR_r                                                                   ; T80s:cpu1|T80:u0|BTR_r                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|TState[1]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|Halt_FF                                                                 ; T80s:cpu1|T80:u0|Halt_FF                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|TState[2]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|R[7]                                                                    ; T80s:cpu1|T80:u0|R[7]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|Alternate                                                               ; T80s:cpu1|T80:u0|Alternate                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txd                                                                     ; bufferedUART:io1|txd                                                                                      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[2]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[3]                                                           ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxState.idle                                                            ; bufferedUART:io1|rxState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[1]                                                           ; bufferedUART:io1|txBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[0]                                                           ; bufferedUART:io1|txBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[2]                                                           ; bufferedUART:io1|txBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[3]                                                           ; bufferedUART:io1|txBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.dataBit                                                         ; bufferedUART:io1|txState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.stopBit                                                         ; bufferedUART:io1|txState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txByteSent                                                              ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.461 ; bufferedUART:io1|rxInPointer[2]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.217      ;
; 0.464 ; T80s:cpu1|T80:u0|A[10]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a9~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.215      ;
; 0.465 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.480 ; bufferedUART:io1|rxInPointer[1]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.236      ;
; 0.500 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.792      ;
; 0.503 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.518 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a13~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.251      ;
; 0.527 ; T80s:cpu1|T80:u0|ACC[4]                                                                  ; T80s:cpu1|T80:u0|Ap[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.261      ;
; 0.529 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.531 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.263      ;
; 0.534 ; T80s:cpu1|T80:u0|ACC[0]                                                                  ; T80s:cpu1|T80:u0|Ap[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.537 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.267      ;
; 0.538 ; T80s:cpu1|T80:u0|ACC[7]                                                                  ; T80s:cpu1|T80:u0|Ap[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.830      ;
; 0.541 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.835      ;
; 0.541 ; T80s:cpu1|T80:u0|ACC[5]                                                                  ; T80s:cpu1|T80:u0|Ap[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.834      ;
; 0.541 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.272      ;
; 0.543 ; T80s:cpu1|T80:u0|A[13]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0]                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.642 ; T80s:cpu1|T80:u0|Ap[0]                                                                   ; T80s:cpu1|T80:u0|ACC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; bufferedUART:io1|txBuffer[3]                                                             ; bufferedUART:io1|txBuffer[2]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; T80s:cpu1|T80:u0|Ap[2]                                                                   ; T80s:cpu1|T80:u0|ACC[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; bufferedUART:io1|txBuffer[5]                                                             ; bufferedUART:io1|txBuffer[4]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; T80s:cpu1|T80:u0|Ap[7]                                                                   ; T80s:cpu1|T80:u0|ACC[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; bufferedUART:io1|txBuffer[1]                                                             ; bufferedUART:io1|txBuffer[0]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; bufferedUART:io1|txBuffer[2]                                                             ; bufferedUART:io1|txBuffer[1]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; bufferedUART:io1|txBuffer[4]                                                             ; bufferedUART:io1|txBuffer[3]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.688 ; T80s:cpu1|T80:u0|A[12]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a4~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.422      ;
; 0.699 ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0] ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|out_address_reg_a[0]              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.704 ; T80s:cpu1|T80:u0|I[1]                                                                    ; T80s:cpu1|T80:u0|A[9]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.997      ;
; 0.719 ; T80s:cpu1|T80:u0|I[4]                                                                    ; T80s:cpu1|T80:u0|A[12]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.009      ;
; 0.722 ; T80s:cpu1|T80:u0|I[0]                                                                    ; T80s:cpu1|T80:u0|A[8]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.014      ;
; 0.724 ; T80s:cpu1|T80:u0|ACC[1]                                                                  ; T80s:cpu1|T80:u0|Ap[1]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; bufferedUART:io1|rxClockCount[1]                                                         ; bufferedUART:io1|rxClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.038      ;
; 0.729 ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.484      ;
; 0.730 ; bufferedUART:io1|rxClockCount[2]                                                         ; bufferedUART:io1|rxClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.041      ;
; 0.731 ; T80s:cpu1|T80:u0|ACC[2]                                                                  ; T80s:cpu1|T80:u0|Ap[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.023      ;
; 0.731 ; T80s:cpu1|T80:u0|F[7]                                                                    ; T80s:cpu1|T80:u0|Fp[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.025      ;
; 0.732 ; T80s:cpu1|T80:u0|ACC[6]                                                                  ; T80s:cpu1|T80:u0|Ap[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
; 0.732 ; T80s:cpu1|T80:u0|F[6]                                                                    ; T80s:cpu1|T80:u0|Fp[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.026      ;
; 0.740 ; T80s:cpu1|T80:u0|ACC[3]                                                                  ; T80s:cpu1|T80:u0|Ap[3]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a5~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.477      ;
; 0.745 ; bufferedUART:io1|txBuffer[6]                                                             ; bufferedUART:io1|txBuffer[5]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; bufferedUART:io1|txClockCount[3]                                                         ; bufferedUART:io1|txClockCount[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; T80s:cpu1|T80:u0|I[3]                                                                    ; T80s:cpu1|T80:u0|A[11]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; bufferedUART:io1|txClockCount[1]                                                         ; bufferedUART:io1|txClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; bufferedUART:io1|txClockCount[2]                                                         ; bufferedUART:io1|txClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.043      ;
; 0.754 ; bufferedUART:io1|rxClockCount[5]                                                         ; bufferedUART:io1|rxClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.065      ;
; 0.755 ; bufferedUART:io1|txClockCount[5]                                                         ; bufferedUART:io1|txClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.758 ; bufferedUART:io1|txClockCount[4]                                                         ; bufferedUART:io1|txClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.760 ; T80s:cpu1|T80:u0|Ap[5]                                                                   ; T80s:cpu1|T80:u0|ACC[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.762 ; T80s:cpu1|T80:u0|Ap[6]                                                                   ; T80s:cpu1|T80:u0|ACC[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; T80s:cpu1|T80:u0|R[3]                                                                    ; T80s:cpu1|T80:u0|R[3]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.765 ; T80s:cpu1|T80:u0|R[4]                                                                    ; T80s:cpu1|T80:u0|R[4]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.520      ;
; 0.765 ; bufferedUART:io1|txClockCount[0]                                                         ; bufferedUART:io1|txClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.768 ; T80s:cpu1|T80:u0|MCycle[1]                                                               ; T80s:cpu1|T80:u0|MCycle[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; T80s:cpu1|T80:u0|R[6]                                                                    ; T80s:cpu1|T80:u0|R[6]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.780 ; T80s:cpu1|T80:u0|A[10]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a3~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.529      ;
; 0.783 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.785 ; T80s:cpu1|T80:u0|R[1]                                                                    ; T80s:cpu1|T80:u0|R[1]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; T80s:cpu1|T80:u0|Ap[3]                                                                   ; T80s:cpu1|T80:u0|ACC[3]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.790 ; T80s:cpu1|T80:u0|Ap[4]                                                                   ; T80s:cpu1|T80:u0|ACC[4]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.793 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a5~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.525      ;
; 0.794 ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.549      ;
; 0.796 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a4~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.524      ;
; 0.798 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|MREQ_n                                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.433 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[47]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sd_controller:sd1|data_sig[0]                   ; sd_controller:sd1|data_sig[0]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|sclk_sig                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_data        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; sd_controller:sd1|led_on_count[0]               ; sd_controller:sd1|led_on_count[0]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|return_state.write_block_init ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.read_block_wait  ; sd_controller:sd1|return_state.read_block_wait  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|return_state.cmd55            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[4]                       ; sd_controller:sd1|dout[4]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[5]                       ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|dout[0]                       ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|cmd_mode                      ; sd_controller:sd1|cmd_mode                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[45]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|cmd_out[44]                   ; sd_controller:sd1|cmd_out[44]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|sdCS                          ; sd_controller:sd1|sdCS                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|bit_counter[3]                ; sd_controller:sd1|bit_counter[3]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|response_mode                 ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|state.send_cmd                ; sd_controller:sd1|state.send_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_controller:sd1|state.init                    ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_controller:sd1|dout[2]                       ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.idle                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|dout[6]                       ; sd_controller:sd1|dout[6]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|dout[7]                       ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|dout[3]                       ; sd_controller:sd1|dout[3]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|dout[1]                       ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|block_start_ack               ; sd_controller:sd1|block_start_ack               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.502 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|state.cmd41                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|state.poll_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.640 ; sd_controller:sd1|cmd_out[50]                   ; sd_controller:sd1|cmd_out[51]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.641 ; sd_controller:sd1|cmd_out[1]                    ; sd_controller:sd1|cmd_out[2]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sd_controller:sd1|cmd_out[2]                    ; sd_controller:sd1|cmd_out[3]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sd_controller:sd1|cmd_out[54]                   ; sd_controller:sd1|cmd_out[55]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; sd_controller:sd1|cmd_out[52]                   ; sd_controller:sd1|cmd_out[53]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; sd_controller:sd1|cmd_out[5]                    ; sd_controller:sd1|cmd_out[6]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sd_controller:sd1|cmd_out[4]                    ; sd_controller:sd1|cmd_out[5]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sd_controller:sd1|cmd_out[3]                    ; sd_controller:sd1|cmd_out[4]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; sd_controller:sd1|cmd_out[53]                   ; sd_controller:sd1|cmd_out[54]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; sd_controller:sd1|cmd_out[48]                   ; sd_controller:sd1|cmd_out[49]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; sd_controller:sd1|cmd_out[49]                   ; sd_controller:sd1|cmd_out[50]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.646 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|state.write_block_init        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.649 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|recv_data[2]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.651 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|recv_data[6]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.944      ;
; 0.651 ; sd_controller:sd1|recv_data[2]                  ; sd_controller:sd1|recv_data[3]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.943      ;
; 0.667 ; sd_controller:sd1|state.poll_cmd                ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; sd_controller:sd1|recv_data[6]                  ; sd_controller:sd1|recv_data[7]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; sd_controller:sd1|recv_data[4]                  ; sd_controller:sd1|recv_data[5]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.670 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.982      ;
; 0.684 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.read_block_cmd          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.976      ;
; 0.698 ; sd_controller:sd1|cmd_out[31]                   ; sd_controller:sd1|cmd_out[32]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|cmd_out[28]                   ; sd_controller:sd1|cmd_out[29]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|cmd_out[21]                   ; sd_controller:sd1|cmd_out[22]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|cmd_out[9]                    ; sd_controller:sd1|cmd_out[10]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|data_sig[6]                   ; sd_controller:sd1|data_sig[7]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sd_controller:sd1|data_sig[4]                   ; sd_controller:sd1|data_sig[5]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; sd_controller:sd1|cmd_out[32]                   ; sd_controller:sd1|cmd_out[33]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|cmd_out[29]                   ; sd_controller:sd1|cmd_out[30]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|cmd_out[24]                   ; sd_controller:sd1|cmd_out[25]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|cmd_out[19]                   ; sd_controller:sd1|cmd_out[20]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|cmd_out[35]                   ; sd_controller:sd1|cmd_out[36]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|cmd_out[11]                   ; sd_controller:sd1|cmd_out[12]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sd_controller:sd1|data_sig[5]                   ; sd_controller:sd1|data_sig[6]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sd_controller:sd1|cmd_out[30]                   ; sd_controller:sd1|cmd_out[31]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[23]                   ; sd_controller:sd1|cmd_out[24]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[22]                   ; sd_controller:sd1|cmd_out[23]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[20]                   ; sd_controller:sd1|cmd_out[21]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[37]                   ; sd_controller:sd1|cmd_out[38]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[36]                   ; sd_controller:sd1|cmd_out[37]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[14]                   ; sd_controller:sd1|cmd_out[15]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|cmd_out[13]                   ; sd_controller:sd1|cmd_out[14]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; sd_controller:sd1|data_sig[3]                   ; sd_controller:sd1|data_sig[4]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; sd_controller:sd1|cmd_out[27]                   ; sd_controller:sd1|cmd_out[28]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; sd_controller:sd1|cmd_out[38]                   ; sd_controller:sd1|cmd_out[39]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; sd_controller:sd1|cmd_out[15]                   ; sd_controller:sd1|cmd_out[16]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; sd_controller:sd1|cmd_out[12]                   ; sd_controller:sd1|cmd_out[13]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.995      ;
; 0.741 ; sd_controller:sd1|cmd_out[6]                    ; sd_controller:sd1|cmd_out[7]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.744 ; sd_controller:sd1|cmd_out[51]                   ; sd_controller:sd1|cmd_out[52]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; sd_controller:sd1|led_on_count[2]               ; sd_controller:sd1|led_on_count[2]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; sd_controller:sd1|led_on_count[1]               ; sd_controller:sd1|led_on_count[1]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_controller:sd1|led_on_count[4]               ; sd_controller:sd1|led_on_count[4]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.750 ; sd_controller:sd1|recv_data[2]                  ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; sd_controller:sd1|return_state.read_block_data  ; sd_controller:sd1|state.read_block_data         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.573      ; 1.537      ;
; 0.764 ; sd_controller:sd1|state.cmd41                   ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; sd_controller:sd1|recv_data[0]                  ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.768 ; sd_controller:sd1|recv_data[3]                  ; sd_controller:sd1|dout[3]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.773 ; sd_controller:sd1|state.cmd55                   ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.789 ; sd_controller:sd1|cmd_out[41]                   ; sd_controller:sd1|cmd_out[42]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.808 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|bit_counter[0]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.101      ;
; 0.830 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.write_block_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.122      ;
; 0.859 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|bit_counter[2]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.152      ;
; 0.899 ; sd_controller:sd1|cmd_out[44]                   ; sd_controller:sd1|cmd_out[45]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.192      ;
; 0.900 ; sd_controller:sd1|cmd_out[17]                   ; sd_controller:sd1|cmd_out[18]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.193      ;
; 0.902 ; sd_controller:sd1|cmd_out[10]                   ; sd_controller:sd1|cmd_out[11]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.195      ;
; 0.902 ; sd_controller:sd1|cmd_out[8]                    ; sd_controller:sd1|cmd_out[9]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.195      ;
; 0.904 ; sd_controller:sd1|cmd_out[26]                   ; sd_controller:sd1|cmd_out[27]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.197      ;
; 0.904 ; sd_controller:sd1|data_sig[2]                   ; sd_controller:sd1|data_sig[3]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.197      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                         ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.453 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_write                                                                             ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_read                                                                              ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.080      ; 0.746      ;
; 0.485 ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.049      ; 0.746      ;
; 0.895 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.402      ; 1.551      ;
; 0.906 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.402      ; 1.562      ;
; 1.046 ; sd_controller:sd1|sd_read_flag    ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.771      ; 4.599      ;
; 1.224 ; bufferedUART:io1|controlReg[7]    ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 0.128      ; 1.084      ;
; 1.233 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.482      ; 5.497      ;
; 1.262 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 4.493      ; 5.975      ;
; 1.277 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.484      ; 5.543      ;
; 1.277 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.484      ; 5.543      ;
; 1.283 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.484      ; 5.549      ;
; 1.345 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.767      ; 5.394      ;
; 1.373 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.666      ;
; 1.373 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.666      ;
; 1.373 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.666      ;
; 1.376 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.669      ;
; 1.414 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.485      ; 5.681      ;
; 1.414 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.485      ; 5.681      ;
; 1.447 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.210      ;
; 1.447 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.210      ;
; 1.447 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.210      ;
; 1.447 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.210      ;
; 1.447 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.210      ;
; 1.447 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.210      ;
; 1.453 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.216      ;
; 1.453 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.216      ;
; 1.467 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.777      ; 5.526      ;
; 1.510 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.484      ; 5.776      ;
; 1.510 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.484      ; 5.776      ;
; 1.510 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.484      ; 5.776      ;
; 1.518 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.767      ; 5.567      ;
; 1.561 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.402      ; 2.217      ;
; 1.581 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.344      ;
; 1.581 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.344      ;
; 1.581 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[20]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.344      ;
; 1.581 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[21]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.344      ;
; 1.581 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.344      ;
; 1.581 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[23]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.344      ;
; 1.581 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[24]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.344      ;
; 1.589 ; T80s:cpu1|T80:u0|DO[5]            ; bufferedUART:io1|controlReg[5]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.485      ; 6.356      ;
; 1.592 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.466      ; 6.340      ;
; 1.593 ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.484      ; 6.359      ;
; 1.613 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.483      ; 6.378      ;
; 1.626 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.466      ; 6.374      ;
; 1.633 ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.483      ; 6.398      ;
; 1.662 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.955      ;
; 1.662 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.955      ;
; 1.662 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.955      ;
; 1.664 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.957      ;
; 1.665 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.958      ;
; 1.671 ; T80s:cpu1|T80:u0|DO[5]            ; bufferedUART:io1|txByteLatch[5]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.496      ; 6.449      ;
; 1.678 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.489      ; 6.449      ;
; 1.680 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.443      ;
; 1.704 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.402      ; 2.360      ;
; 1.712 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.466      ; 6.460      ;
; 1.713 ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.484      ; 6.479      ;
; 1.733 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.483      ; 6.498      ;
; 1.746 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.466      ; 6.494      ;
; 1.750 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.472      ; 6.504      ;
; 1.753 ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.483      ; 6.518      ;
; 1.789 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.552      ;
; 1.789 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.552      ;
; 1.789 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[20]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.552      ;
; 1.789 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[21]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.552      ;
; 1.789 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.552      ;
; 1.789 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[23]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.552      ;
; 1.789 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[24]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.552      ;
; 1.790 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 0.117      ; 1.639      ;
; 1.792 ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.499      ; 6.573      ;
; 1.807 ; T80s:cpu1|T80:u0|DO[3]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.484      ; 6.573      ;
; 1.816 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.470      ; 6.568      ;
; 1.818 ; T80s:cpu1|T80:u0|DO[0]            ; bufferedUART:io1|txByteLatch[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.496      ; 6.596      ;
; 1.822 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.491      ; 6.595      ;
; 1.822 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.491      ; 6.595      ;
; 1.822 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.491      ; 6.595      ;
; 1.822 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.491      ; 6.595      ;
; 1.822 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.491      ; 6.595      ;
; 1.822 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.491      ; 6.595      ;
; 1.824 ; T80s:cpu1|T80:u0|DO[3]            ; bufferedUART:io1|txByteLatch[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.497      ; 6.603      ;
; 1.827 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[30]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.490      ; 6.599      ;
; 1.828 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.491      ; 6.601      ;
; 1.828 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.491      ; 6.601      ;
; 1.840 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.498      ; 6.620      ;
; 1.840 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.483      ; 6.605      ;
; 1.841 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 4.419      ; 6.480      ;
; 1.841 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.498      ; 6.621      ;
; 1.842 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.605      ;
; 1.842 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.605      ;
; 1.842 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.605      ;
; 1.842 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.605      ;
; 1.842 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.605      ;
; 1.842 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.481      ; 6.605      ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -3.665 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.903      ;
; -3.665 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.903      ;
; -3.665 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.903      ;
; -3.665 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.903      ;
; -3.665 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.903      ;
; -3.665 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.903      ;
; -3.665 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.903      ;
; -3.620 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.858      ;
; -3.620 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.858      ;
; -3.620 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.858      ;
; -3.620 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.858      ;
; -3.591 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.829      ;
; -3.591 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.829      ;
; -3.591 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.829      ;
; -3.591 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.829      ;
; -3.591 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.829      ;
; -3.591 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.829      ;
; -3.591 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.829      ;
; -3.554 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.792      ;
; -3.554 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.792      ;
; -3.554 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.792      ;
; -3.554 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.036     ; 3.792      ;
; -3.195 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.898      ;
; -3.195 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.898      ;
; -3.195 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.898      ;
; -3.195 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.898      ;
; -3.195 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.898      ;
; -3.121 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.824      ;
; -3.121 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.824      ;
; -3.121 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.824      ;
; -3.121 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.824      ;
; -3.121 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.429      ; 3.824      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -3.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.333      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.959 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.040     ; 3.193      ;
; -2.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.427      ; 3.494      ;
; -2.793 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.427      ; 3.494      ;
; -2.701 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.427      ; 3.402      ;
; -2.701 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.427      ; 3.402      ;
; 62.959 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.763      ;
; 62.959 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.763      ;
; 62.959 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.763      ;
; 62.959 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.763      ;
; 62.959 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.763      ;
; 62.959 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.763      ;
; 62.959 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.763      ;
; 62.996 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.726      ;
; 62.996 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.726      ;
; 62.996 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.726      ;
; 62.996 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.726      ;
; 63.021 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.701      ;
; 63.021 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.701      ;
; 63.021 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.701      ;
; 63.021 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.701      ;
; 63.021 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.701      ;
; 63.021 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.701      ;
; 63.021 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.701      ;
; 63.027 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.695      ;
; 63.027 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.695      ;
; 63.027 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.695      ;
; 63.027 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.695      ;
; 63.027 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.695      ;
; 63.027 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.695      ;
; 63.027 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.695      ;
; 63.064 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.658      ;
; 63.064 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.658      ;
; 63.064 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.658      ;
; 63.064 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.658      ;
; 63.066 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.656      ;
; 63.066 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.656      ;
; 63.066 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.656      ;
; 63.066 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.656      ;
; 63.174 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.548      ;
; 63.174 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.548      ;
; 63.174 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.548      ;
; 63.174 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.548      ;
; 63.174 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.548      ;
; 63.174 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.548      ;
; 63.174 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.548      ;
; 63.197 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.525      ;
; 63.197 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.525      ;
; 63.197 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.525      ;
; 63.197 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.525      ;
; 63.197 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.525      ;
; 63.197 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.091     ; 4.525      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'T80s:cpu1|IORQ_n'                                                                                                                                          ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -2.178 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.655      ; 6.254      ;
; -2.178 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.655      ; 6.254      ;
; -2.139 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.649      ; 6.209      ;
; -2.139 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.649      ; 6.209      ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 993.544 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 6.052      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
; 995.243 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.092     ; 4.353      ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'T80s:cpu1|IORQ_n'                                                                                                                                          ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 1.302 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.478      ; 5.562      ;
; 1.302 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.478      ; 5.562      ;
; 1.374 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.483      ; 5.639      ;
; 1.374 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 4.483      ; 5.639      ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.886  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.872      ; 3.268      ;
; 1.886  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.872      ; 3.268      ;
; 1.972  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.872      ; 3.354      ;
; 1.972  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.872      ; 3.354      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.172  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.067      ;
; 2.290  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.673      ;
; 2.290  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.673      ;
; 2.290  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.673      ;
; 2.290  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.673      ;
; 2.290  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.673      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.304  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.385      ; 3.199      ;
; 2.358  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.741      ;
; 2.358  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.741      ;
; 2.358  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.741      ;
; 2.358  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.741      ;
; 2.358  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.873      ; 3.741      ;
; 2.743  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.642      ;
; 2.743  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.642      ;
; 2.743  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.642      ;
; 2.743  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.642      ;
; 2.779  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.678      ;
; 2.779  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.678      ;
; 2.779  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.678      ;
; 2.779  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.678      ;
; 2.779  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.678      ;
; 2.779  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.678      ;
; 2.779  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.678      ;
; 2.804  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.703      ;
; 2.804  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.703      ;
; 2.804  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.703      ;
; 2.804  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.703      ;
; 2.847  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.746      ;
; 2.847  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.746      ;
; 2.847  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.746      ;
; 2.847  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.746      ;
; 2.847  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.746      ;
; 2.847  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.746      ;
; 2.847  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.389      ; 3.746      ;
; 69.832 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.571      ; 2.822      ;
; 69.832 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.571      ; 2.822      ;
; 69.987 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.556      ; 2.962      ;
; 69.987 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.556      ; 2.962      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.140 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.084      ; 2.643      ;
; 70.218 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.572      ; 3.209      ;
; 70.218 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.572      ; 3.209      ;
; 70.218 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.572      ; 3.209      ;
; 70.218 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.572      ; 3.209      ;
; 70.218 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.572      ; 3.209      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.273 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 2.761      ;
; 70.391 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.557      ; 3.367      ;
; 70.391 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.557      ; 3.367      ;
; 70.391 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.557      ; 3.367      ;
; 70.391 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.557      ; 3.367      ;
; 70.391 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.557      ; 3.367      ;
; 70.432 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.553      ; 3.404      ;
; 70.432 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.553      ; 3.404      ;
; 70.513 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.578      ; 3.510      ;
; 70.513 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.578      ; 3.510      ;
; 70.653 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.578      ; 3.650      ;
; 70.653 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.578      ; 3.650      ;
; 70.664 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.088      ; 3.171      ;
; 70.664 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.088      ; 3.171      ;
; 70.664 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.088      ; 3.171      ;
; 70.664 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.088      ; 3.171      ;
; 70.707 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.088      ; 3.214      ;
; 70.707 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.088      ; 3.214      ;
; 70.707 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.088      ; 3.214      ;
; 70.707 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.088      ; 3.214      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 3.654 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.948      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
; 5.220 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 5.514      ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 40.54 MHz  ; 40.54 MHz       ; clocks|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 99.32 MHz  ; 99.32 MHz       ; T80s:cpu1|IORQ_n                                   ;      ;
; 112.54 MHz ; 112.54 MHz      ; clocks|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -7.375 ; -298.902      ;
; T80s:cpu1|IORQ_n                                   ; -7.197 ; -278.465      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; -5.713 ; -325.618      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.383 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.387 ; 0.000         ;
; T80s:cpu1|IORQ_n                                   ; 0.402 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -3.256  ; -79.586       ;
; T80s:cpu1|IORQ_n                                   ; -2.325  ; -4.650        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 993.819 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; T80s:cpu1|IORQ_n                                   ; 1.241 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 1.653 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 3.280 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; T80s:cpu1|IORQ_n                                   ; -3.201  ; -110.761      ;
; i_clk                                              ; 9.943   ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.528  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 499.516 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -7.375 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.988     ; 3.464      ;
; -7.135 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.386     ; 3.826      ;
; -7.111 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.988     ; 3.200      ;
; -6.850 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.526     ; 5.401      ;
; -6.840 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.385     ; 3.532      ;
; -6.805 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 5.355      ;
; -6.804 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 5.354      ;
; -6.668 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.056     ; 2.626      ;
; -6.668 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.056     ; 2.626      ;
; -6.668 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.056     ; 2.626      ;
; -6.668 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.056     ; 2.626      ;
; -6.668 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.056     ; 2.626      ;
; -6.668 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.056     ; 2.626      ;
; -6.668 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.056     ; 2.626      ;
; -6.555 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.525     ; 5.107      ;
; -6.540 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 5.090      ;
; -6.540 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.054     ; 2.500      ;
; -6.534 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.526     ; 5.085      ;
; -6.525 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.054     ; 2.485      ;
; -6.502 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 5.052      ;
; -6.368 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.050     ; 2.332      ;
; -6.368 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.050     ; 2.332      ;
; -6.368 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.050     ; 2.332      ;
; -6.368 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.050     ; 2.332      ;
; -6.368 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.050     ; 2.332      ;
; -6.368 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.050     ; 2.332      ;
; -6.246 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.525     ; 4.798      ;
; -6.184 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.050     ; 2.148      ;
; -6.159 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.654     ; 2.519      ;
; -6.063 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 4.613      ;
; -6.062 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 4.612      ;
; -5.915 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 4.465      ;
; -5.913 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 4.463      ;
; -5.876 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 4.426      ;
; -5.873 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.526     ; 4.424      ;
; -5.873 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.526     ; 4.424      ;
; -5.842 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.095      ; 6.254      ;
; -5.797 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.095      ; 6.209      ;
; -5.797 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 6.208      ;
; -5.796 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 6.207      ;
; -5.779 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.527     ; 4.329      ;
; -5.747 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 6.158      ;
; -5.746 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 6.157      ;
; -5.547 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.096      ; 5.960      ;
; -5.532 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.943      ;
; -5.526 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.095      ; 5.938      ;
; -5.502 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.096      ; 5.915      ;
; -5.494 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.905      ;
; -5.485 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.050     ; 1.449      ;
; -5.482 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.893      ;
; -5.476 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.095      ; 5.888      ;
; -5.444 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.855      ;
; -5.378 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.939     ; 1.516      ;
; -5.347 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.054     ; 1.307      ;
; -5.347 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.054     ; 1.307      ;
; -5.345 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.054     ; 1.305      ;
; -5.345 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.054     ; 1.305      ;
; -5.303 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.653     ; 1.664      ;
; -5.293 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.939     ; 1.431      ;
; -5.264 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.939     ; 1.402      ;
; -5.254 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.941     ; 1.390      ;
; -5.238 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.096      ; 5.651      ;
; -5.225 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.636      ;
; -5.224 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.635      ;
; -5.224 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.635      ;
; -5.223 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.634      ;
; -5.197 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.939     ; 1.335      ;
; -5.188 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.096      ; 5.601      ;
; -5.135 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.941     ; 1.271      ;
; -5.133 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.939     ; 1.271      ;
; -5.100 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.511      ;
; -5.098 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.509      ;
; -5.076 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.487      ;
; -5.074 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.485      ;
; -5.072 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.483      ;
; -5.068 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.095      ; 5.480      ;
; -5.068 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.095      ; 5.480      ;
; -5.037 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.448      ;
; -5.034 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.095      ; 5.446      ;
; -5.034 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.095      ; 5.446      ;
; -5.008 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.940     ; 1.145      ;
; -5.002 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.940     ; 1.139      ;
; -5.000 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.941     ; 1.136      ;
; -5.000 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.939     ; 1.138      ;
; -4.997 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.940     ; 1.134      ;
; -4.995 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.939     ; 1.133      ;
; -4.995 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.941     ; 1.131      ;
; -4.994 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.939     ; 1.132      ;
; -4.974 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.385      ;
; -4.940 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 5.351      ;
; -4.892 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.054     ; 0.852      ;
; -4.839 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -3.940     ; 0.976      ;
; -4.838 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.053     ; 0.799      ;
; -4.835 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.053     ; 0.796      ;
; -4.835 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.053     ; 0.796      ;
; -4.834 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.053     ; 0.795      ;
; -4.834 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.053     ; 0.795      ;
; -4.833 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.053     ; 0.794      ;
; -4.833 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.053     ; 0.794      ;
; -3.282 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[5]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.069      ; 3.605      ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -7.197 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.780      ;
; -7.196 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.779      ;
; -7.194 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.777      ;
; -7.191 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.774      ;
; -7.191 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.774      ;
; -7.190 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.773      ;
; -7.148 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.132     ; 8.055      ;
; -7.054 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 7.634      ;
; -6.935 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.518      ;
; -6.934 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.517      ;
; -6.932 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.515      ;
; -6.929 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.701     ; 7.230      ;
; -6.929 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.512      ;
; -6.929 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.512      ;
; -6.928 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 7.511      ;
; -6.886 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.132     ; 7.793      ;
; -6.835 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 7.415      ;
; -6.792 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 7.372      ;
; -6.573 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 7.153      ;
; -6.249 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.832      ;
; -6.248 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.831      ;
; -6.246 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.829      ;
; -6.243 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.826      ;
; -6.243 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.826      ;
; -6.242 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.825      ;
; -6.200 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.132     ; 7.107      ;
; -6.187 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.770      ;
; -6.186 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.769      ;
; -6.184 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.767      ;
; -6.181 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.764      ;
; -6.181 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.764      ;
; -6.180 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.763      ;
; -6.138 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.132     ; 7.045      ;
; -5.961 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 6.541      ;
; -5.899 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 6.479      ;
; -5.561 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.144      ;
; -5.560 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.143      ;
; -5.558 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.141      ;
; -5.555 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.138      ;
; -5.555 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.138      ;
; -5.554 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.137      ;
; -5.539 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 6.119      ;
; -5.512 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.132     ; 6.419      ;
; -5.489 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 6.069      ;
; -5.485 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 6.065      ;
; -5.477 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 6.057      ;
; -5.438 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.021      ;
; -5.437 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.020      ;
; -5.435 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.018      ;
; -5.432 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.015      ;
; -5.432 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.015      ;
; -5.431 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.419     ; 6.014      ;
; -5.389 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.132     ; 6.296      ;
; -5.366 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 5.946      ;
; -5.362 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.422     ; 5.942      ;
; -4.544 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.701     ; 4.845      ;
; -4.534 ; bufferedUART:io1|txByteWritten                                                                            ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.500        ; -0.571     ; 4.465      ;
; -4.527 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.087      ; 7.661      ;
; -4.497 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.701     ; 4.798      ;
; -4.491 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.597      ;
; -4.490 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.596      ;
; -4.488 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.594      ;
; -4.485 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.591      ;
; -4.485 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.591      ;
; -4.484 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.590      ;
; -4.483 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.087      ; 7.617      ;
; -4.479 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[5]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.089      ; 7.615      ;
; -4.442 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.408      ; 7.872      ;
; -4.439 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[6]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.089      ; 7.575      ;
; -4.438 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[3]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.089      ; 7.574      ;
; -4.438 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.233      ; 7.718      ;
; -4.438 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.233      ; 7.718      ;
; -4.438 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.233      ; 7.718      ;
; -4.437 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[4]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.089      ; 7.573      ;
; -4.433 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.089      ; 7.569      ;
; -4.398 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.087      ; 7.532      ;
; -4.348 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.118      ; 7.451      ;
; -4.325 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.233      ; 7.605      ;
; -4.325 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.233      ; 7.605      ;
; -4.323 ; T80s:cpu1|T80:u0|A[3]                                                                                     ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.062      ; 5.432      ;
; -4.211 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.317      ;
; -4.210 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.316      ;
; -4.208 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.314      ;
; -4.205 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.311      ;
; -4.205 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.311      ;
; -4.204 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.310      ;
; -4.196 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.302      ;
; -4.195 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.301      ;
; -4.193 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.299      ;
; -4.190 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.296      ;
; -4.190 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.296      ;
; -4.189 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.121      ; 7.295      ;
; -4.162 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.408      ; 7.592      ;
; -4.147 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.408      ; 7.577      ;
; -4.143 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.233      ; 7.423      ;
; -4.143 ; T80s:cpu1|T80:u0|DO[4]                                                                                    ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.247      ; 7.437      ;
; -4.143 ; T80s:cpu1|T80:u0|A[1]                                                                                     ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.233      ; 7.423      ;
; -4.131 ; T80s:cpu1|T80:u0|A[2]                                                                                     ; sd_controller:sd1|address[26]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.233      ; 7.411      ;
; -4.130 ; T80s:cpu1|T80:u0|DO[4]                                                                                    ; sd_controller:sd1|address[29]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.247      ; 7.424      ;
; -4.129 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.118      ; 7.232      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -5.713  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 2.675      ;
; -5.713  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 2.675      ;
; -5.701  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.389     ; 3.264      ;
; -5.701  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.389     ; 3.264      ;
; -5.420  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.rst              ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.388     ; 2.984      ;
; -5.420  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_data  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.388     ; 2.984      ;
; -5.420  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_wait ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.388     ; 2.984      ;
; -5.420  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.idle             ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.388     ; 2.984      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.382  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.398      ;
; -5.340  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 2.303      ;
; -5.340  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 2.303      ;
; -5.340  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 2.303      ;
; -5.340  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 2.303      ;
; -5.340  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 2.303      ;
; -5.340  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 2.303      ;
; -5.340  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 2.303      ;
; -5.318  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.544     ; 2.726      ;
; -5.234  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.250      ;
; -5.234  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.250      ;
; -5.234  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.250      ;
; -5.234  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.936     ; 3.250      ;
; -5.195  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.388     ; 2.759      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.155  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.570      ;
; -5.150  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.565      ;
; -5.150  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.565      ;
; -5.150  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.565      ;
; -5.150  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.537     ; 2.565      ;
; -4.870  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|sd_write_flag                 ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.832      ;
; -4.857  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.820      ;
; -4.846  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.544     ; 2.254      ;
; -4.835  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.543     ; 2.244      ;
; -4.760  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.942     ; 2.770      ;
; -4.548  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.943     ; 2.557      ;
; -4.496  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_byte        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.543     ; 1.905      ;
; -4.484  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_data        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.543     ; 1.893      ;
; -4.460  ; sd_controller:sd1|address[19]     ; sd_controller:sd1|cmd_out[27]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.422      ;
; -4.458  ; sd_controller:sd1|address[22]     ; sd_controller:sd1|cmd_out[30]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.420      ;
; -4.456  ; sd_controller:sd1|address[18]     ; sd_controller:sd1|cmd_out[26]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.418      ;
; -4.446  ; sd_controller:sd1|address[12]     ; sd_controller:sd1|cmd_out[20]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.409      ;
; -4.445  ; sd_controller:sd1|address[14]     ; sd_controller:sd1|cmd_out[22]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.408      ;
; -4.445  ; sd_controller:sd1|address[13]     ; sd_controller:sd1|cmd_out[21]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.408      ;
; -4.433  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd41            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.381     ; 2.004      ;
; -4.433  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_wait  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.381     ; 2.004      ;
; -4.433  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_init ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.381     ; 2.004      ;
; -4.432  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.poll_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.381     ; 2.003      ;
; -4.432  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd55            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.381     ; 2.003      ;
; -4.425  ; sd_controller:sd1|address[23]     ; sd_controller:sd1|cmd_out[31]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.387      ;
; -4.423  ; sd_controller:sd1|address[24]     ; sd_controller:sd1|cmd_out[32]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.385      ;
; -4.421  ; sd_controller:sd1|address[21]     ; sd_controller:sd1|cmd_out[29]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.383      ;
; -4.421  ; sd_controller:sd1|address[20]     ; sd_controller:sd1|cmd_out[28]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.383      ;
; -4.419  ; sd_controller:sd1|address[11]     ; sd_controller:sd1|cmd_out[19]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.382      ;
; -4.410  ; sd_controller:sd1|address[15]     ; sd_controller:sd1|cmd_out[23]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.373      ;
; -4.408  ; sd_controller:sd1|address[16]     ; sd_controller:sd1|cmd_out[24]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.371      ;
; -4.386  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.348      ;
; -4.365  ; sd_controller:sd1|din_latched[1]  ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.328      ;
; -4.364  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.326      ;
; -4.329  ; sd_controller:sd1|din_latched[7]  ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.292      ;
; -4.209  ; sd_controller:sd1|address[29]     ; sd_controller:sd1|cmd_out[37]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.171      ;
; -4.208  ; sd_controller:sd1|address[10]     ; sd_controller:sd1|cmd_out[18]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.170      ;
; -4.207  ; sd_controller:sd1|address[31]     ; sd_controller:sd1|cmd_out[39]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.169      ;
; -4.207  ; sd_controller:sd1|address[30]     ; sd_controller:sd1|cmd_out[38]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.169      ;
; -4.207  ; sd_controller:sd1|address[28]     ; sd_controller:sd1|cmd_out[36]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.169      ;
; -4.207  ; sd_controller:sd1|address[27]     ; sd_controller:sd1|cmd_out[35]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.169      ;
; -4.207  ; sd_controller:sd1|address[25]     ; sd_controller:sd1|cmd_out[33]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.169      ;
; -4.207  ; sd_controller:sd1|address[9]      ; sd_controller:sd1|cmd_out[17]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.169      ;
; -4.206  ; sd_controller:sd1|address[26]     ; sd_controller:sd1|cmd_out[34]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.169      ;
; -4.206  ; sd_controller:sd1|address[17]     ; sd_controller:sd1|cmd_out[25]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.169      ;
; -4.200  ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.163      ;
; -4.125  ; sd_controller:sd1|din_latched[0]  ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.544     ; 1.533      ;
; -4.066  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.read_block_cmd          ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.028      ;
; -4.062  ; sd_controller:sd1|din_latched[5]  ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 1.025      ;
; -4.059  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.021      ;
; -4.051  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.990     ; 1.013      ;
; -4.032  ; sd_controller:sd1|din_latched[3]  ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 0.995      ;
; -4.009  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.read_block_data         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.942     ; 2.019      ;
; -3.857  ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 0.820      ;
; -3.835  ; sd_controller:sd1|din_latched[6]  ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 0.798      ;
; -3.835  ; sd_controller:sd1|din_latched[4]  ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 0.798      ;
; -3.833  ; sd_controller:sd1|din_latched[2]  ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.989     ; 0.796      ;
; -3.436  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|sd_read_flag                  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -3.381     ; 1.007      ;
; 990.801 ; sd_controller:sd1|bit_counter[4]  ; sd_controller:sd1|bit_counter[0]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.544     ; 8.344      ;
; 990.801 ; sd_controller:sd1|bit_counter[4]  ; sd_controller:sd1|bit_counter[2]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.544     ; 8.344      ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.383 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[47]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sd_controller:sd1|data_sig[0]                   ; sd_controller:sd1|data_sig[0]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|sclk_sig                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_data        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; sd_controller:sd1|dout[5]                       ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_controller:sd1|dout[0]                       ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sd_controller:sd1|led_on_count[0]               ; sd_controller:sd1|led_on_count[0]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|return_state.write_block_init ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|return_state.read_block_wait  ; sd_controller:sd1|return_state.read_block_wait  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|return_state.cmd55            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[4]                       ; sd_controller:sd1|dout[4]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|cmd_mode                      ; sd_controller:sd1|cmd_mode                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[45]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|cmd_out[44]                   ; sd_controller:sd1|cmd_out[44]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|sdCS                          ; sd_controller:sd1|sdCS                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[2]                       ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.idle                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|bit_counter[3]                ; sd_controller:sd1|bit_counter[3]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[6]                       ; sd_controller:sd1|dout[6]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[7]                       ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[3]                       ; sd_controller:sd1|dout[3]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|dout[1]                       ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|response_mode                 ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|block_start_ack               ; sd_controller:sd1|block_start_ack               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|state.send_cmd                ; sd_controller:sd1|state.send_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|state.init                    ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.471 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|state.cmd41                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|state.poll_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.598 ; sd_controller:sd1|cmd_out[1]                    ; sd_controller:sd1|cmd_out[2]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; sd_controller:sd1|cmd_out[50]                   ; sd_controller:sd1|cmd_out[51]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; sd_controller:sd1|cmd_out[2]                    ; sd_controller:sd1|cmd_out[3]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; sd_controller:sd1|cmd_out[54]                   ; sd_controller:sd1|cmd_out[55]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; sd_controller:sd1|cmd_out[52]                   ; sd_controller:sd1|cmd_out[53]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; sd_controller:sd1|cmd_out[5]                    ; sd_controller:sd1|cmd_out[6]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sd_controller:sd1|cmd_out[4]                    ; sd_controller:sd1|cmd_out[5]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sd_controller:sd1|cmd_out[3]                    ; sd_controller:sd1|cmd_out[4]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sd_controller:sd1|cmd_out[53]                   ; sd_controller:sd1|cmd_out[54]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; sd_controller:sd1|cmd_out[48]                   ; sd_controller:sd1|cmd_out[49]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|state.write_block_init        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; sd_controller:sd1|cmd_out[49]                   ; sd_controller:sd1|cmd_out[50]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.606 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|recv_data[2]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.873      ;
; 0.608 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|recv_data[6]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.876      ;
; 0.608 ; sd_controller:sd1|recv_data[2]                  ; sd_controller:sd1|recv_data[3]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.620 ; sd_controller:sd1|state.poll_cmd                ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.887      ;
; 0.621 ; sd_controller:sd1|recv_data[6]                  ; sd_controller:sd1|recv_data[7]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; sd_controller:sd1|recv_data[4]                  ; sd_controller:sd1|recv_data[5]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.889      ;
; 0.624 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.909      ;
; 0.638 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.read_block_cmd          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.905      ;
; 0.643 ; sd_controller:sd1|return_state.read_block_data  ; sd_controller:sd1|state.read_block_data         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.536      ; 1.374      ;
; 0.645 ; sd_controller:sd1|cmd_out[32]                   ; sd_controller:sd1|cmd_out[33]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|cmd_out[31]                   ; sd_controller:sd1|cmd_out[32]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|cmd_out[29]                   ; sd_controller:sd1|cmd_out[30]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|cmd_out[28]                   ; sd_controller:sd1|cmd_out[29]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sd_controller:sd1|cmd_out[21]                   ; sd_controller:sd1|cmd_out[22]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.912      ;
; 0.645 ; sd_controller:sd1|cmd_out[9]                    ; sd_controller:sd1|cmd_out[10]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[30]                   ; sd_controller:sd1|cmd_out[31]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sd_controller:sd1|cmd_out[24]                   ; sd_controller:sd1|cmd_out[25]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[19]                   ; sd_controller:sd1|cmd_out[20]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[35]                   ; sd_controller:sd1|cmd_out[36]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|cmd_out[14]                   ; sd_controller:sd1|cmd_out[15]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sd_controller:sd1|cmd_out[11]                   ; sd_controller:sd1|cmd_out[12]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sd_controller:sd1|data_sig[6]                   ; sd_controller:sd1|data_sig[7]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|data_sig[5]                   ; sd_controller:sd1|data_sig[6]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sd_controller:sd1|data_sig[4]                   ; sd_controller:sd1|data_sig[5]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; sd_controller:sd1|cmd_out[23]                   ; sd_controller:sd1|cmd_out[24]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; sd_controller:sd1|cmd_out[36]                   ; sd_controller:sd1|cmd_out[37]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; sd_controller:sd1|cmd_out[15]                   ; sd_controller:sd1|cmd_out[16]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sd_controller:sd1|cmd_out[13]                   ; sd_controller:sd1|cmd_out[14]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; sd_controller:sd1|data_sig[3]                   ; sd_controller:sd1|data_sig[4]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; sd_controller:sd1|cmd_out[27]                   ; sd_controller:sd1|cmd_out[28]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.648 ; sd_controller:sd1|cmd_out[22]                   ; sd_controller:sd1|cmd_out[23]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; sd_controller:sd1|cmd_out[20]                   ; sd_controller:sd1|cmd_out[21]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; sd_controller:sd1|cmd_out[38]                   ; sd_controller:sd1|cmd_out[39]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; sd_controller:sd1|cmd_out[37]                   ; sd_controller:sd1|cmd_out[38]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; sd_controller:sd1|cmd_out[12]                   ; sd_controller:sd1|cmd_out[13]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.690 ; sd_controller:sd1|cmd_out[6]                    ; sd_controller:sd1|cmd_out[7]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.693 ; sd_controller:sd1|led_on_count[1]               ; sd_controller:sd1|led_on_count[1]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; sd_controller:sd1|led_on_count[2]               ; sd_controller:sd1|led_on_count[2]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sd_controller:sd1|cmd_out[51]                   ; sd_controller:sd1|cmd_out[52]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; sd_controller:sd1|led_on_count[4]               ; sd_controller:sd1|led_on_count[4]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; sd_controller:sd1|recv_data[2]                  ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.708 ; sd_controller:sd1|state.cmd41                   ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; sd_controller:sd1|recv_data[0]                  ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; sd_controller:sd1|recv_data[3]                  ; sd_controller:sd1|dout[3]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.718 ; sd_controller:sd1|state.cmd55                   ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.732 ; sd_controller:sd1|cmd_out[41]                   ; sd_controller:sd1|cmd_out[42]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.000      ;
; 0.754 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|bit_counter[0]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.021      ;
; 0.771 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.write_block_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.038      ;
; 0.800 ; sd_controller:sd1|state.write_block_init        ; sd_controller:sd1|byte_counter[9]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 1.536      ;
; 0.805 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|bit_counter[2]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.072      ;
; 0.821 ; sd_controller:sd1|cmd_out[44]                   ; sd_controller:sd1|cmd_out[45]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.088      ;
; 0.826 ; sd_controller:sd1|state.write_block_init        ; sd_controller:sd1|byte_counter[4]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 1.562      ;
; 0.827 ; sd_controller:sd1|state.write_block_init        ; sd_controller:sd1|byte_counter[3]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 1.563      ;
; 0.827 ; sd_controller:sd1|state.write_block_init        ; sd_controller:sd1|byte_counter[6]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 1.563      ;
; 0.829 ; sd_controller:sd1|state.write_block_init        ; sd_controller:sd1|byte_counter[5]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.541      ; 1.565      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.387 ; bufferedUART:io1|rxState.stopBit                                                         ; bufferedUART:io1|rxState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.388 ; bufferedUART:io1|txBuffer[7]                                                             ; bufferedUART:io1|txBuffer[7]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.396 ; bufferedUART:io1|rxInPointer[4]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.082      ;
; 0.401 ; T80s:cpu1|T80:u0|PC[0]                                                                   ; T80s:cpu1|T80:u0|PC[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|BTR_r                                                                   ; T80s:cpu1|T80:u0|BTR_r                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|TState[1]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|Halt_FF                                                                 ; T80s:cpu1|T80:u0|Halt_FF                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|MCycle[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|TState[2]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|R[7]                                                                    ; T80s:cpu1|T80:u0|R[7]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|Alternate                                                               ; T80s:cpu1|T80:u0|Alternate                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txd                                                                     ; bufferedUART:io1|txd                                                                                      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxBitCount[2]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxBitCount[3]                                                           ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxState.idle                                                            ; bufferedUART:io1|rxState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txBitCount[1]                                                           ; bufferedUART:io1|txBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txBitCount[0]                                                           ; bufferedUART:io1|txBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txBitCount[2]                                                           ; bufferedUART:io1|txBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txBitCount[3]                                                           ; bufferedUART:io1|txBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txState.dataBit                                                         ; bufferedUART:io1|txState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txState.stopBit                                                         ; bufferedUART:io1|txState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txByteSent                                                              ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.416 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.422 ; bufferedUART:io1|rxInPointer[2]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.108      ;
; 0.432 ; T80s:cpu1|T80:u0|A[8]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a9~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.101      ;
; 0.438 ; T80s:cpu1|T80:u0|A[10]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a9~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.107      ;
; 0.441 ; bufferedUART:io1|rxInPointer[1]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.127      ;
; 0.464 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.729      ;
; 0.466 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.731      ;
; 0.488 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a13~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.140      ;
; 0.493 ; T80s:cpu1|T80:u0|ACC[4]                                                                  ; T80s:cpu1|T80:u0|Ap[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.759      ;
; 0.495 ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.760      ;
; 0.495 ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.760      ;
; 0.496 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.761      ;
; 0.496 ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.761      ;
; 0.497 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.151      ;
; 0.497 ; T80s:cpu1|T80:u0|ACC[0]                                                                  ; T80s:cpu1|T80:u0|Ap[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.764      ;
; 0.498 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.151      ;
; 0.500 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.152      ;
; 0.501 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.503 ; T80s:cpu1|T80:u0|ACC[7]                                                                  ; T80s:cpu1|T80:u0|Ap[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.505 ; T80s:cpu1|T80:u0|A[13]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0]                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.773      ;
; 0.509 ; T80s:cpu1|T80:u0|ACC[5]                                                                  ; T80s:cpu1|T80:u0|Ap[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.509 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.159      ;
; 0.598 ; T80s:cpu1|T80:u0|Ap[0]                                                                   ; T80s:cpu1|T80:u0|ACC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; T80s:cpu1|T80:u0|Ap[2]                                                                   ; T80s:cpu1|T80:u0|ACC[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.601 ; T80s:cpu1|T80:u0|Ap[7]                                                                   ; T80s:cpu1|T80:u0|ACC[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; bufferedUART:io1|txBuffer[3]                                                             ; bufferedUART:io1|txBuffer[2]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.866      ;
; 0.602 ; bufferedUART:io1|txBuffer[1]                                                             ; bufferedUART:io1|txBuffer[0]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.867      ;
; 0.602 ; bufferedUART:io1|txBuffer[2]                                                             ; bufferedUART:io1|txBuffer[1]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.867      ;
; 0.602 ; bufferedUART:io1|txBuffer[5]                                                             ; bufferedUART:io1|txBuffer[4]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.867      ;
; 0.603 ; bufferedUART:io1|txBuffer[4]                                                             ; bufferedUART:io1|txBuffer[3]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.868      ;
; 0.624 ; T80s:cpu1|T80:u0|I[1]                                                                    ; T80s:cpu1|T80:u0|A[9]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.892      ;
; 0.633 ; T80s:cpu1|T80:u0|A[12]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a4~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.289      ;
; 0.638 ; T80s:cpu1|T80:u0|I[4]                                                                    ; T80s:cpu1|T80:u0|A[12]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.641 ; T80s:cpu1|T80:u0|I[0]                                                                    ; T80s:cpu1|T80:u0|A[8]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.908      ;
; 0.646 ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0] ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|out_address_reg_a[0]              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.667 ; T80s:cpu1|T80:u0|ACC[1]                                                                  ; T80s:cpu1|T80:u0|Ap[1]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.353      ;
; 0.670 ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.935      ;
; 0.670 ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.935      ;
; 0.674 ; T80s:cpu1|T80:u0|ACC[2]                                                                  ; T80s:cpu1|T80:u0|Ap[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.941      ;
; 0.675 ; T80s:cpu1|T80:u0|ACC[6]                                                                  ; T80s:cpu1|T80:u0|Ap[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; T80s:cpu1|T80:u0|F[7]                                                                    ; T80s:cpu1|T80:u0|Fp[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.943      ;
; 0.676 ; T80s:cpu1|T80:u0|F[6]                                                                    ; T80s:cpu1|T80:u0|Fp[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.944      ;
; 0.677 ; bufferedUART:io1|rxClockCount[1]                                                         ; bufferedUART:io1|rxClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.959      ;
; 0.683 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a5~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.340      ;
; 0.684 ; bufferedUART:io1|rxClockCount[2]                                                         ; bufferedUART:io1|rxClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.966      ;
; 0.685 ; T80s:cpu1|T80:u0|ACC[3]                                                                  ; T80s:cpu1|T80:u0|Ap[3]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.695 ; bufferedUART:io1|txBuffer[6]                                                             ; bufferedUART:io1|txBuffer[5]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.960      ;
; 0.696 ; T80s:cpu1|T80:u0|I[3]                                                                    ; T80s:cpu1|T80:u0|A[11]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.699 ; bufferedUART:io1|txClockCount[1]                                                         ; bufferedUART:io1|txClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.964      ;
; 0.699 ; bufferedUART:io1|txClockCount[3]                                                         ; bufferedUART:io1|txClockCount[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.964      ;
; 0.700 ; bufferedUART:io1|txClockCount[2]                                                         ; bufferedUART:io1|txClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.965      ;
; 0.702 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.388      ;
; 0.702 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.967      ;
; 0.704 ; bufferedUART:io1|txClockCount[5]                                                         ; bufferedUART:io1|txClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.969      ;
; 0.706 ; T80s:cpu1|T80:u0|R[3]                                                                    ; T80s:cpu1|T80:u0|R[3]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|MREQ_n                                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; bufferedUART:io1|txClockCount[4]                                                         ; bufferedUART:io1|txClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.972      ;
; 0.708 ; T80s:cpu1|T80:u0|R[4]                                                                    ; T80s:cpu1|T80:u0|R[4]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; bufferedUART:io1|rxClockCount[5]                                                         ; bufferedUART:io1|rxClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.991      ;
; 0.710 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.713 ; T80s:cpu1|T80:u0|Ap[6]                                                                   ; T80s:cpu1|T80:u0|ACC[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; T80s:cpu1|T80:u0|MCycle[1]                                                               ; T80s:cpu1|T80:u0|MCycle[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; T80s:cpu1|T80:u0|Ap[5]                                                                   ; T80s:cpu1|T80:u0|ACC[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; T80s:cpu1|T80:u0|R[6]                                                                    ; T80s:cpu1|T80:u0|R[6]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.717 ; T80s:cpu1|T80:u0|A[10]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a3~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.384      ;
; 0.720 ; bufferedUART:io1|txClockCount[0]                                                         ; bufferedUART:io1|txClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.985      ;
; 0.725 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a4~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.378      ;
; 0.725 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a5~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.379      ;
; 0.727 ; T80s:cpu1|T80:u0|R[1]                                                                    ; T80s:cpu1|T80:u0|R[1]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.414      ;
; 0.730 ; T80s:cpu1|T80:u0|A[6]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.384      ;
; 0.731 ; T80s:cpu1|T80:u0|Ap[3]                                                                   ; T80s:cpu1|T80:u0|ACC[3]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.402 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_write                                                                             ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_read                                                                              ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.430 ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.044      ; 0.669      ;
; 0.840 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.351      ; 1.421      ;
; 0.852 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.351      ; 1.433      ;
; 0.995 ; sd_controller:sd1|sd_read_flag    ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.381      ; 4.141      ;
; 1.187 ; bufferedUART:io1|controlReg[7]    ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 0.101      ; 1.003      ;
; 1.214 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 4.969      ;
; 1.252 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.519      ;
; 1.252 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.519      ;
; 1.253 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.520      ;
; 1.255 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.522      ;
; 1.255 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.522      ;
; 1.256 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 5.011      ;
; 1.256 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 5.011      ;
; 1.295 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 4.054      ; 5.552      ;
; 1.364 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.378      ; 5.007      ;
; 1.375 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 5.130      ;
; 1.375 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 5.130      ;
; 1.408 ; T80s:cpu1|T80:u0|DO[5]            ; bufferedUART:io1|controlReg[5]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.027      ; 5.700      ;
; 1.409 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 5.164      ;
; 1.437 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.351      ; 2.018      ;
; 1.460 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 5.215      ;
; 1.460 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 5.215      ;
; 1.460 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.990      ; 5.215      ;
; 1.486 ; T80s:cpu1|T80:u0|DO[5]            ; bufferedUART:io1|txByteLatch[5]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.036      ; 5.787      ;
; 1.494 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.385      ; 5.144      ;
; 1.510 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.762      ;
; 1.510 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.762      ;
; 1.510 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.762      ;
; 1.510 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.762      ;
; 1.510 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.762      ;
; 1.510 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.762      ;
; 1.516 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.378      ; 5.159      ;
; 1.517 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.769      ;
; 1.517 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.769      ;
; 1.519 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.786      ;
; 1.519 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.786      ;
; 1.520 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.787      ;
; 1.521 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.788      ;
; 1.522 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.789      ;
; 1.533 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.992      ; 5.790      ;
; 1.564 ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.989      ; 5.818      ;
; 1.570 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.351      ; 2.151      ;
; 1.585 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.973      ; 5.823      ;
; 1.604 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.973      ; 5.842      ;
; 1.613 ; T80s:cpu1|T80:u0|DO[0]            ; bufferedUART:io1|txByteLatch[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.036      ; 5.914      ;
; 1.613 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.986      ; 5.864      ;
; 1.616 ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.986      ; 5.867      ;
; 1.629 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.881      ;
; 1.629 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.881      ;
; 1.629 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[20]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.881      ;
; 1.629 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[21]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.881      ;
; 1.629 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.881      ;
; 1.629 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[23]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.881      ;
; 1.629 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[24]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.881      ;
; 1.637 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.889      ;
; 1.637 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.889      ;
; 1.637 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[20]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.889      ;
; 1.637 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[21]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.889      ;
; 1.637 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.889      ;
; 1.637 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[23]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.889      ;
; 1.637 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[24]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.889      ;
; 1.643 ; T80s:cpu1|T80:u0|DO[2]            ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.003      ; 5.911      ;
; 1.652 ; T80s:cpu1|T80:u0|DO[3]            ; bufferedUART:io1|txByteLatch[3]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.039      ; 5.956      ;
; 1.663 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[30]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.993      ; 5.921      ;
; 1.665 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 0.089      ; 1.469      ;
; 1.669 ; T80s:cpu1|T80:u0|DO[2]            ; bufferedUART:io1|txByteLatch[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.039      ; 5.973      ;
; 1.672 ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.989      ; 5.926      ;
; 1.672 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.979      ; 5.916      ;
; 1.673 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 3.964      ; 5.840      ;
; 1.676 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.000      ; 5.941      ;
; 1.676 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.000      ; 5.941      ;
; 1.684 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.000      ; 5.949      ;
; 1.685 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.937      ;
; 1.685 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.937      ;
; 1.685 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.937      ;
; 1.685 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.937      ;
; 1.685 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.937      ;
; 1.685 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.937      ;
; 1.692 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.944      ;
; 1.692 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.944      ;
; 1.693 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.973      ; 5.931      ;
; 1.700 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.000      ; 5.965      ;
; 1.703 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[25]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.000      ; 5.968      ;
; 1.706 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 3.958      ; 5.867      ;
; 1.712 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.973      ; 5.950      ;
; 1.714 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.979      ; 5.958      ;
; 1.714 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.979      ; 5.958      ;
; 1.717 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.987      ; 5.969      ;
; 1.719 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 3.967      ; 5.889      ;
; 1.719 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 3.967      ; 5.889      ;
; 1.720 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 3.967      ; 5.890      ;
; 1.721 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.351      ; 2.302      ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -3.256 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.589      ;
; -3.256 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.589      ;
; -3.256 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.589      ;
; -3.256 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.589      ;
; -3.256 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.589      ;
; -3.256 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.589      ;
; -3.256 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.589      ;
; -3.212 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.545      ;
; -3.212 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.545      ;
; -3.212 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.545      ;
; -3.212 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.545      ;
; -3.194 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.527      ;
; -3.194 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.527      ;
; -3.194 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.527      ;
; -3.194 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.527      ;
; -3.194 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.527      ;
; -3.194 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.527      ;
; -3.194 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.527      ;
; -3.159 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.492      ;
; -3.159 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.492      ;
; -3.159 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.492      ;
; -3.159 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.079      ; 3.492      ;
; -2.840 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.583      ;
; -2.840 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.583      ;
; -2.840 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.583      ;
; -2.840 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.583      ;
; -2.840 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.583      ;
; -2.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.522      ;
; -2.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.522      ;
; -2.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.522      ;
; -2.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.522      ;
; -2.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.489      ; 3.522      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.752 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 3.081      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.580 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.075      ; 2.909      ;
; -2.489 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.482      ; 3.225      ;
; -2.489 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.482      ; 3.225      ;
; -2.385 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.482      ; 3.121      ;
; -2.385 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.482      ; 3.121      ;
; 63.336 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.381      ;
; 63.336 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.381      ;
; 63.336 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.381      ;
; 63.336 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.381      ;
; 63.336 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.381      ;
; 63.336 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.381      ;
; 63.336 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.381      ;
; 63.369 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.348      ;
; 63.369 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.348      ;
; 63.369 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.348      ;
; 63.369 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.348      ;
; 63.369 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.348      ;
; 63.369 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.348      ;
; 63.369 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.348      ;
; 63.371 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.346      ;
; 63.371 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.346      ;
; 63.371 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.346      ;
; 63.371 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.346      ;
; 63.404 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.313      ;
; 63.404 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.313      ;
; 63.404 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.313      ;
; 63.404 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.313      ;
; 63.405 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.312      ;
; 63.405 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.312      ;
; 63.405 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.312      ;
; 63.405 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.312      ;
; 63.405 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.312      ;
; 63.405 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.312      ;
; 63.405 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.312      ;
; 63.447 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.270      ;
; 63.447 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.270      ;
; 63.447 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.270      ;
; 63.447 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.270      ;
; 63.492 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.225      ;
; 63.492 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.225      ;
; 63.492 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.225      ;
; 63.492 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.225      ;
; 63.492 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.225      ;
; 63.492 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.225      ;
; 63.492 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.225      ;
; 63.527 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.190      ;
; 63.527 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.190      ;
; 63.527 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.190      ;
; 63.527 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.190      ;
; 63.558 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.159      ;
; 63.558 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.159      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'T80s:cpu1|IORQ_n'                                                                                                                                           ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -2.325 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.244      ; 5.991      ;
; -2.325 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.244      ; 5.991      ;
; -2.265 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.238      ; 5.925      ;
; -2.265 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 3.238      ; 5.925      ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 993.819 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 5.787      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
; 995.440 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.083     ; 4.166      ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'T80s:cpu1|IORQ_n'                                                                                                                                           ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 1.241 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.984      ; 4.990      ;
; 1.241 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.984      ; 4.990      ;
; 1.304 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.989      ; 5.058      ;
; 1.304 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 3.989      ; 5.058      ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.653  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.871      ; 2.996      ;
; 1.653  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.871      ; 2.996      ;
; 1.752  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.871      ; 3.095      ;
; 1.752  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.871      ; 3.095      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 1.873  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.792      ;
; 2.031  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.381      ;
; 2.031  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.381      ;
; 2.031  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.381      ;
; 2.031  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.381      ;
; 2.031  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.381      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.038  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.447      ; 2.957      ;
; 2.089  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.439      ;
; 2.089  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.439      ;
; 2.089  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.439      ;
; 2.089  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.439      ;
; 2.089  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.878      ; 3.439      ;
; 2.429  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.352      ;
; 2.429  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.352      ;
; 2.429  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.352      ;
; 2.429  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.352      ;
; 2.463  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.386      ;
; 2.463  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.386      ;
; 2.463  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.386      ;
; 2.463  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.386      ;
; 2.463  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.386      ;
; 2.463  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.386      ;
; 2.463  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.386      ;
; 2.480  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.403      ;
; 2.480  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.403      ;
; 2.480  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.403      ;
; 2.480  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.403      ;
; 2.522  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.445      ;
; 2.522  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.445      ;
; 2.522  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.445      ;
; 2.522  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.445      ;
; 2.522  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.445      ;
; 2.522  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.445      ;
; 2.522  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.451      ; 3.445      ;
; 69.720 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.480      ; 2.602      ;
; 69.720 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.480      ; 2.602      ;
; 69.830 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.469      ; 2.701      ;
; 69.830 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.469      ; 2.701      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 69.940 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.056      ; 2.398      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.050 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.045      ; 2.497      ;
; 70.068 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.487      ; 2.957      ;
; 70.068 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.487      ; 2.957      ;
; 70.068 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.487      ; 2.957      ;
; 70.068 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.487      ; 2.957      ;
; 70.068 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.487      ; 2.957      ;
; 70.208 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.476      ; 3.086      ;
; 70.208 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.476      ; 3.086      ;
; 70.208 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.476      ; 3.086      ;
; 70.208 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.476      ; 3.086      ;
; 70.208 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.476      ; 3.086      ;
; 70.257 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.466      ; 3.125      ;
; 70.257 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.466      ; 3.125      ;
; 70.270 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.486      ; 3.158      ;
; 70.270 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.486      ; 3.158      ;
; 70.379 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.486      ; 3.267      ;
; 70.379 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.486      ; 3.267      ;
; 70.459 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.060      ; 2.921      ;
; 70.459 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.060      ; 2.921      ;
; 70.459 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.060      ; 2.921      ;
; 70.459 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.060      ; 2.921      ;
; 70.477 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.921      ;
; 70.477 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.921      ;
; 70.477 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.921      ;
; 70.477 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 2.921      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 3.280 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.547      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
; 4.690 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.957      ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -3.577 ; -144.158      ;
; T80s:cpu1|IORQ_n                                   ; -3.026 ; -132.157      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; -2.376 ; -130.486      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.154 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.179 ; 0.000         ;
; T80s:cpu1|IORQ_n                                   ; 0.187 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -1.682  ; -40.747       ;
; T80s:cpu1|IORQ_n                                   ; -0.769  ; -1.538        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 996.823 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; T80s:cpu1|IORQ_n                                   ; 0.699 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.831 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.594 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+----------------------------------------------------+---------+---------------+
; Clock                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------+---------+---------------+
; T80s:cpu1|IORQ_n                                   ; -1.000  ; -63.675       ;
; i_clk                                              ; 9.594   ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.540  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; 499.612 ; 0.000         ;
+----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -3.577 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.084     ; 1.555      ;
; -3.475 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.084     ; 1.453      ;
; -3.406 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.716     ; 1.752      ;
; -3.292 ; sd_controller:sd1|host_read_flag  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.715     ; 1.639      ;
; -3.248 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.876     ; 2.434      ;
; -3.207 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.392      ;
; -3.202 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.387      ;
; -3.182 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.004     ; 1.177      ;
; -3.182 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.004     ; 1.177      ;
; -3.182 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.004     ; 1.177      ;
; -3.182 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.004     ; 1.177      ;
; -3.182 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.004     ; 1.177      ;
; -3.182 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.004     ; 1.177      ;
; -3.182 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.004     ; 1.177      ;
; -3.170 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 1.167      ;
; -3.163 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 1.160      ;
; -3.134 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.875     ; 2.321      ;
; -3.100 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.285      ;
; -3.087 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.876     ; 2.273      ;
; -3.084 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.269      ;
; -3.073 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.998     ; 1.074      ;
; -3.073 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.998     ; 1.074      ;
; -3.073 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.998     ; 1.074      ;
; -3.073 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.998     ; 1.074      ;
; -3.073 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.998     ; 1.074      ;
; -3.073 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.998     ; 1.074      ;
; -3.018 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.998     ; 1.019      ;
; -2.974 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.875     ; 2.161      ;
; -2.974 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.788     ; 1.185      ;
; -2.928 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.113      ;
; -2.927 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.112      ;
; -2.894 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.079      ;
; -2.890 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.075      ;
; -2.877 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 2.062      ;
; -2.876 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.876     ; 2.062      ;
; -2.875 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.876     ; 2.061      ;
; -2.857 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.141     ; 2.883      ;
; -2.815 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.840      ;
; -2.810 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.835      ;
; -2.803 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.877     ; 1.988      ;
; -2.776 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.141     ; 2.802      ;
; -2.757 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.782      ;
; -2.752 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.777      ;
; -2.743 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.140     ; 2.770      ;
; -2.708 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.733      ;
; -2.695 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.141     ; 2.721      ;
; -2.692 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.717      ;
; -2.684 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.998     ; 0.685      ;
; -2.674 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.033     ; 0.703      ;
; -2.662 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.140     ; 2.689      ;
; -2.650 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.675      ;
; -2.637 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.141     ; 2.663      ;
; -2.634 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.659      ;
; -2.618 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.033     ; 0.647      ;
; -2.607 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.604      ;
; -2.607 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.604      ;
; -2.606 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.035     ; 0.633      ;
; -2.604 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.601      ;
; -2.604 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.601      ;
; -2.603 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.033     ; 0.632      ;
; -2.601 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.033     ; 0.630      ;
; -2.587 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.035     ; 0.614      ;
; -2.585 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.033     ; 0.614      ;
; -2.584 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.787     ; 0.796      ;
; -2.582 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.140     ; 2.609      ;
; -2.576 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.601      ;
; -2.575 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.600      ;
; -2.524 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.140     ; 2.551      ;
; -2.517 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.542      ;
; -2.513 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.538      ;
; -2.509 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.035     ; 0.536      ;
; -2.507 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.035     ; 0.534      ;
; -2.507 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.034     ; 0.535      ;
; -2.504 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.034     ; 0.532      ;
; -2.502 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.034     ; 0.530      ;
; -2.501 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.033     ; 0.530      ;
; -2.500 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.525      ;
; -2.499 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.033     ; 0.528      ;
; -2.499 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.141     ; 2.525      ;
; -2.498 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.033     ; 0.527      ;
; -2.498 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.141     ; 2.524      ;
; -2.488 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.513      ;
; -2.487 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.512      ;
; -2.454 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.479      ;
; -2.450 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.475      ;
; -2.437 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.462      ;
; -2.436 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.141     ; 2.462      ;
; -2.435 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.141     ; 2.461      ;
; -2.426 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.451      ;
; -2.424 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.034     ; 0.452      ;
; -2.407 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.404      ;
; -2.380 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.377      ;
; -2.377 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.374      ;
; -2.376 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.373      ;
; -2.376 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.373      ;
; -2.376 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.373      ;
; -2.375 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.372      ;
; -2.375 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.002     ; 0.372      ;
; -2.363 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.142     ; 2.388      ;
; -1.576 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[5]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.574      ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -3.026 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.797      ;
; -3.025 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.796      ;
; -3.022 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.793      ;
; -3.019 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.790      ;
; -3.018 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.789      ;
; -3.017 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.788      ;
; -2.993 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.070     ; 3.932      ;
; -2.962 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 3.730      ;
; -2.944 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 3.712      ;
; -2.893 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.664      ;
; -2.892 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.663      ;
; -2.889 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.660      ;
; -2.886 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.657      ;
; -2.885 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.656      ;
; -2.884 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.655      ;
; -2.860 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.070     ; 3.799      ;
; -2.829 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 3.597      ;
; -2.811 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 3.579      ;
; -2.560 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.364     ; 3.183      ;
; -2.481 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.252      ;
; -2.480 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.251      ;
; -2.477 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.248      ;
; -2.474 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.245      ;
; -2.473 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.244      ;
; -2.472 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.243      ;
; -2.459 ; T80s:cpu1|T80:u0|DO[1]                                                                                    ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.696      ; 4.187      ;
; -2.448 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.070     ; 3.387      ;
; -2.438 ; T80s:cpu1|T80:u0|DO[1]                                                                                    ; sd_controller:sd1|din_latched[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.693      ; 4.163      ;
; -2.437 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.208      ;
; -2.436 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.207      ;
; -2.433 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.204      ;
; -2.430 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.201      ;
; -2.429 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.200      ;
; -2.428 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 3.199      ;
; -2.404 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.070     ; 3.343      ;
; -2.382 ; T80s:cpu1|T80:u0|DO[1]                                                                                    ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.696      ; 4.110      ;
; -2.378 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 3.146      ;
; -2.340 ; T80s:cpu1|T80:u0|DO[1]                                                                                    ; sd_controller:sd1|address[26]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.693      ; 4.065      ;
; -2.334 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 3.102      ;
; -2.249 ; T80s:cpu1|T80:u0|DO[7]                                                                                    ; sd_controller:sd1|din_latched[7]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.695      ; 3.976      ;
; -2.206 ; T80s:cpu1|T80:u0|DO[7]                                                                                    ; sd_controller:sd1|address[24]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.698      ; 3.936      ;
; -2.204 ; T80s:cpu1|T80:u0|DO[6]                                                                                    ; sd_controller:sd1|din_latched[6]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.695      ; 3.931      ;
; -2.199 ; T80s:cpu1|T80:u0|DO[6]                                                                                    ; sd_controller:sd1|address[31]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.695      ; 3.926      ;
; -2.190 ; T80s:cpu1|T80:u0|DO[1]                                                                                    ; bufferedUART:io1|txByteLatch[1]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.755      ; 3.977      ;
; -2.189 ; T80s:cpu1|T80:u0|DO[6]                                                                                    ; sd_controller:sd1|address[23]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.698      ; 3.919      ;
; -2.167 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.687      ;
; -2.167 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 2.935      ;
; -2.166 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.686      ;
; -2.163 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.683      ;
; -2.160 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.680      ;
; -2.159 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.679      ;
; -2.158 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.678      ;
; -2.145 ; T80s:cpu1|T80:u0|DO[6]                                                                                    ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.698      ; 3.875      ;
; -2.140 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.911      ;
; -2.139 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.910      ;
; -2.139 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 2.907      ;
; -2.138 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 2.906      ;
; -2.136 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.907      ;
; -2.134 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.696      ; 3.822      ;
; -2.133 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.904      ;
; -2.132 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.903      ;
; -2.131 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.902      ;
; -2.117 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 2.885      ;
; -2.116 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 2.884      ;
; -2.112 ; T80s:cpu1|T80:u0|DO[6]                                                                                    ; bufferedUART:io1|txByteLatch[6]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.757      ; 3.901      ;
; -2.111 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.882      ;
; -2.110 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.881      ;
; -2.107 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.070     ; 3.046      ;
; -2.107 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.878      ;
; -2.104 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.875      ;
; -2.103 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.547      ; 3.620      ;
; -2.103 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.874      ;
; -2.102 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.216     ; 2.873      ;
; -2.098 ; T80s:cpu1|T80:u0|DO[7]                                                                                    ; bufferedUART:io1|txByteLatch[7]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.758      ; 3.888      ;
; -2.087 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.219     ; 2.855      ;
; -2.085 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.547      ; 3.602      ;
; -2.078 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.070     ; 3.017      ;
; -2.074 ; T80s:cpu1|T80:u0|DO[7]                                                                                    ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.698      ; 3.804      ;
; -2.064 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[5]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.585      ; 3.681      ;
; -2.051 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.583      ; 3.666      ;
; -2.046 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[6]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.585      ; 3.663      ;
; -2.046 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[3]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.585      ; 3.663      ;
; -2.045 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[4]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.585      ; 3.662      ;
; -2.043 ; T80s:cpu1|T80:u0|DO[6]                                                                                    ; bufferedUART:io1|controlReg[6]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.752      ; 3.827      ;
; -2.041 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.585      ; 3.658      ;
; -2.022 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.583      ; 3.637      ;
; -2.009 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.529      ;
; -2.008 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.528      ;
; -2.005 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.525      ;
; -2.002 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.522      ;
; -2.001 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.521      ;
; -2.000 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.550      ; 3.520      ;
; -1.987 ; T80s:cpu1|T80:u0|DO[7]                                                                                    ; bufferedUART:io1|controlReg[7]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.752      ; 3.771      ;
; -1.981 ; T80s:cpu1|T80:u0|DO[3]                                                                                    ; sd_controller:sd1|address[20]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.698      ; 3.711      ;
; -1.976 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.696      ; 3.664      ;
; -1.973 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.583      ; 3.588      ;
; -1.962 ; T80s:cpu1|T80:u0|A[3]                                                                                     ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 0.631      ; 2.625      ;
; -1.953 ; T80s:cpu1|T80:u0|DO[3]                                                                                    ; sd_controller:sd1|address[28]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.695      ; 3.680      ;
; -1.945 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.547      ; 3.462      ;
; -1.938 ; T80s:cpu1|T80:u0|DO[4]                                                                                    ; sd_controller:sd1|din_latched[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.693      ; 3.663      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.376  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 1.230      ;
; -2.376  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 1.230      ;
; -2.301  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[0]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.716     ; 1.522      ;
; -2.301  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[2]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.716     ; 1.522      ;
; -2.197  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 1.052      ;
; -2.197  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 1.052      ;
; -2.197  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 1.052      ;
; -2.197  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 1.052      ;
; -2.197  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 1.052      ;
; -2.197  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 1.052      ;
; -2.197  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 1.052      ;
; -2.184  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.891     ; 1.230      ;
; -2.154  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.rst              ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.715     ; 1.376      ;
; -2.154  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_data  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.715     ; 1.376      ;
; -2.154  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_wait ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.715     ; 1.376      ;
; -2.154  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.idle             ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.715     ; 1.376      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.150  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.565      ;
; -2.120  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.168      ;
; -2.120  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.168      ;
; -2.120  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.168      ;
; -2.120  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.168      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[2]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[9]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[0]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[1]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[3]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[4]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[5]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[6]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[7]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.118  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|byte_counter[8]               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.889     ; 1.166      ;
; -2.079  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[7]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.494      ;
; -2.079  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[4]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.494      ;
; -2.079  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[5]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.494      ;
; -2.079  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[6]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.522     ; 1.494      ;
; -2.009  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.715     ; 1.231      ;
; -1.982  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[3]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.837      ;
; -1.976  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.891     ; 1.022      ;
; -1.976  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.891     ; 1.022      ;
; -1.966  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|sd_write_flag                 ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.820      ;
; -1.851  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.receive_byte            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.524     ; 1.264      ;
; -1.824  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_byte        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.891     ; 0.870      ;
; -1.821  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|state.write_block_data        ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.891     ; 0.867      ;
; -1.787  ; sd_controller:sd1|address[22]     ; sd_controller:sd1|cmd_out[30]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.641      ;
; -1.786  ; sd_controller:sd1|address[19]     ; sd_controller:sd1|cmd_out[27]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.640      ;
; -1.786  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.640      ;
; -1.785  ; sd_controller:sd1|address[18]     ; sd_controller:sd1|cmd_out[26]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.639      ;
; -1.779  ; sd_controller:sd1|address[13]     ; sd_controller:sd1|cmd_out[21]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.633      ;
; -1.779  ; sd_controller:sd1|address[12]     ; sd_controller:sd1|cmd_out[20]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.633      ;
; -1.777  ; sd_controller:sd1|address[23]     ; sd_controller:sd1|cmd_out[31]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.631      ;
; -1.777  ; sd_controller:sd1|address[14]     ; sd_controller:sd1|cmd_out[22]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.631      ;
; -1.776  ; sd_controller:sd1|address[24]     ; sd_controller:sd1|cmd_out[32]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.630      ;
; -1.774  ; sd_controller:sd1|address[21]     ; sd_controller:sd1|cmd_out[29]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.628      ;
; -1.771  ; sd_controller:sd1|address[20]     ; sd_controller:sd1|cmd_out[28]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.625      ;
; -1.767  ; sd_controller:sd1|address[11]     ; sd_controller:sd1|cmd_out[19]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.621      ;
; -1.766  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.620      ;
; -1.765  ; sd_controller:sd1|address[16]     ; sd_controller:sd1|cmd_out[24]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.619      ;
; -1.765  ; sd_controller:sd1|address[15]     ; sd_controller:sd1|cmd_out[23]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.619      ;
; -1.751  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|bit_counter[1]                ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.524     ; 1.164      ;
; -1.746  ; sd_controller:sd1|din_latched[1]  ; sd_controller:sd1|data_sig[1]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.601      ;
; -1.722  ; sd_controller:sd1|din_latched[7]  ; sd_controller:sd1|data_sig[7]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.577      ;
; -1.698  ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.553      ;
; -1.695  ; sd_controller:sd1|address[29]     ; sd_controller:sd1|cmd_out[37]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.549      ;
; -1.691  ; sd_controller:sd1|address[31]     ; sd_controller:sd1|cmd_out[39]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.545      ;
; -1.691  ; sd_controller:sd1|address[28]     ; sd_controller:sd1|cmd_out[36]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.545      ;
; -1.691  ; sd_controller:sd1|address[17]     ; sd_controller:sd1|cmd_out[25]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.545      ;
; -1.691  ; sd_controller:sd1|address[10]     ; sd_controller:sd1|cmd_out[18]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.546      ;
; -1.690  ; sd_controller:sd1|address[27]     ; sd_controller:sd1|cmd_out[35]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.544      ;
; -1.690  ; sd_controller:sd1|address[25]     ; sd_controller:sd1|cmd_out[33]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.544      ;
; -1.688  ; sd_controller:sd1|address[30]     ; sd_controller:sd1|cmd_out[38]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.542      ;
; -1.688  ; sd_controller:sd1|address[26]     ; sd_controller:sd1|cmd_out[34]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.543      ;
; -1.688  ; sd_controller:sd1|address[9]      ; sd_controller:sd1|cmd_out[17]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.543      ;
; -1.671  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd55            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.713     ; 0.895      ;
; -1.671  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.cmd41            ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.713     ; 0.895      ;
; -1.671  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.read_block_wait  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.713     ; 0.895      ;
; -1.671  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.write_block_init ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.713     ; 0.895      ;
; -1.670  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|return_state.poll_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.713     ; 0.894      ;
; -1.647  ; sd_controller:sd1|din_latched[0]  ; sd_controller:sd1|data_sig[0]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.891     ; 0.693      ;
; -1.625  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.write_block_cmd         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.479      ;
; -1.623  ; sd_controller:sd1|block_read      ; sd_controller:sd1|state.read_block_cmd          ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.477      ;
; -1.615  ; sd_controller:sd1|block_write     ; sd_controller:sd1|state.idle                    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.083     ; 0.469      ;
; -1.612  ; sd_controller:sd1|din_latched[5]  ; sd_controller:sd1|data_sig[5]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.467      ;
; -1.603  ; sd_controller:sd1|din_latched[3]  ; sd_controller:sd1|data_sig[3]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.458      ;
; -1.539  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|state.read_block_data         ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.524     ; 0.952      ;
; -1.532  ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_start_ack               ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.387      ;
; -1.521  ; sd_controller:sd1|din_latched[6]  ; sd_controller:sd1|data_sig[6]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.376      ;
; -1.521  ; sd_controller:sd1|din_latched[4]  ; sd_controller:sd1|data_sig[4]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.376      ;
; -1.520  ; sd_controller:sd1|din_latched[2]  ; sd_controller:sd1|data_sig[2]                   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.082     ; 0.375      ;
; -1.246  ; sd_controller:sd1|host_read_flag  ; sd_controller:sd1|sd_read_flag                  ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.712     ; 0.471      ;
; 995.569 ; sd_controller:sd1|bit_counter[4]  ; sd_controller:sd1|bit_counter[0]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.238     ; 3.867      ;
; 995.569 ; sd_controller:sd1|bit_counter[4]  ; sd_controller:sd1|bit_counter[2]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.238     ; 3.867      ;
+---------+-----------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.154 ; T80s:cpu1|T80:u0|A[8]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a9~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.493      ;
; 0.155 ; T80s:cpu1|T80:u0|A[10]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a9~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.494      ;
; 0.167 ; bufferedUART:io1|rxInPointer[4]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.491      ;
; 0.175 ; bufferedUART:io1|rxInPointer[2]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; bufferedUART:io1|rxState.stopBit                                                         ; bufferedUART:io1|rxState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; bufferedUART:io1|txBuffer[7]                                                             ; bufferedUART:io1|txBuffer[7]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a13~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.184 ; bufferedUART:io1|rxInPointer[1]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; bufferedUART:io1|txd                                                                     ; bufferedUART:io1|txd                                                                                      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[2]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[3]                                                           ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.idle                                                            ; bufferedUART:io1|rxState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[1]                                                           ; bufferedUART:io1|txBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[0]                                                           ; bufferedUART:io1|txBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[2]                                                           ; bufferedUART:io1|txBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[3]                                                           ; bufferedUART:io1|txBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txState.dataBit                                                         ; bufferedUART:io1|txState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txState.stopBit                                                         ; bufferedUART:io1|txState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txByteSent                                                              ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|PC[0]                                                                   ; T80s:cpu1|T80:u0|PC[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|BTR_r                                                                   ; T80s:cpu1|T80:u0|BTR_r                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|TState[1]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|Halt_FF                                                                 ; T80s:cpu1|T80:u0|Halt_FF                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|MCycle[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|TState[2]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|R[7]                                                                    ; T80s:cpu1|T80:u0|R[7]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|Alternate                                                               ; T80s:cpu1|T80:u0|Alternate                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.514      ;
; 0.188 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.513      ;
; 0.190 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.517      ;
; 0.192 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.200 ; T80s:cpu1|T80:u0|A[0]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.524      ;
; 0.202 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.324      ;
; 0.203 ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; T80s:cpu1|T80:u0|ACC[4]                                                                  ; T80s:cpu1|T80:u0|Ap[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.327      ;
; 0.206 ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.328      ;
; 0.207 ; T80s:cpu1|T80:u0|ACC[0]                                                                  ; T80s:cpu1|T80:u0|Ap[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.212 ; T80s:cpu1|T80:u0|ACC[7]                                                                  ; T80s:cpu1|T80:u0|Ap[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; T80s:cpu1|T80:u0|A[13]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0]                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; T80s:cpu1|T80:u0|ACC[5]                                                                  ; T80s:cpu1|T80:u0|Ap[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.227 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.250 ; bufferedUART:io1|txBuffer[3]                                                             ; bufferedUART:io1|txBuffer[2]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.373      ;
; 0.251 ; T80s:cpu1|T80:u0|Ap[0]                                                                   ; T80s:cpu1|T80:u0|ACC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; bufferedUART:io1|txBuffer[1]                                                             ; bufferedUART:io1|txBuffer[0]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.374      ;
; 0.251 ; bufferedUART:io1|txBuffer[2]                                                             ; bufferedUART:io1|txBuffer[1]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.374      ;
; 0.251 ; bufferedUART:io1|txBuffer[5]                                                             ; bufferedUART:io1|txBuffer[4]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.374      ;
; 0.252 ; T80s:cpu1|T80:u0|Ap[2]                                                                   ; T80s:cpu1|T80:u0|ACC[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; bufferedUART:io1|txBuffer[4]                                                             ; bufferedUART:io1|txBuffer[3]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.375      ;
; 0.254 ; T80s:cpu1|T80:u0|Ap[7]                                                                   ; T80s:cpu1|T80:u0|ACC[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.262 ; T80s:cpu1|T80:u0|A[12]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a4~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.593      ;
; 0.267 ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0] ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|out_address_reg_a[0]              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; T80s:cpu1|T80:u0|I[1]                                                                    ; T80s:cpu1|T80:u0|A[9]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.276 ; T80s:cpu1|T80:u0|I[4]                                                                    ; T80s:cpu1|T80:u0|A[12]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.277 ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.399      ;
; 0.278 ; T80s:cpu1|T80:u0|I[0]                                                                    ; T80s:cpu1|T80:u0|A[8]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; T80s:cpu1|T80:u0|ACC[1]                                                                  ; T80s:cpu1|T80:u0|Ap[1]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; T80s:cpu1|T80:u0|ACC[2]                                                                  ; T80s:cpu1|T80:u0|Ap[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; T80s:cpu1|T80:u0|ACC[6]                                                                  ; T80s:cpu1|T80:u0|Ap[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; T80s:cpu1|T80:u0|F[7]                                                                    ; T80s:cpu1|T80:u0|Fp[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a5~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.615      ;
; 0.285 ; T80s:cpu1|T80:u0|F[6]                                                                    ; T80s:cpu1|T80:u0|Fp[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; bufferedUART:io1|rxClockCount[1]                                                         ; bufferedUART:io1|rxClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.418      ;
; 0.288 ; T80s:cpu1|T80:u0|ACC[3]                                                                  ; T80s:cpu1|T80:u0|Ap[3]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.288 ; bufferedUART:io1|rxClockCount[2]                                                         ; bufferedUART:io1|rxClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.420      ;
; 0.292 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a4~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.619      ;
; 0.295 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a5~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.622      ;
; 0.295 ; bufferedUART:io1|txBuffer[6]                                                             ; bufferedUART:io1|txBuffer[5]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; bufferedUART:io1|txClockCount[1]                                                         ; bufferedUART:io1|txClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; bufferedUART:io1|txClockCount[2]                                                         ; bufferedUART:io1|txClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; bufferedUART:io1|txClockCount[3]                                                         ; bufferedUART:io1|txClockCount[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.420      ;
; 0.299 ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.622      ;
; 0.299 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.421      ;
; 0.300 ; T80s:cpu1|T80:u0|Ap[6]                                                                   ; T80s:cpu1|T80:u0|ACC[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; T80s:cpu1|T80:u0|I[3]                                                                    ; T80s:cpu1|T80:u0|A[11]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; bufferedUART:io1|txClockCount[5]                                                         ; bufferedUART:io1|txClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.423      ;
; 0.301 ; T80s:cpu1|T80:u0|Ap[5]                                                                   ; T80s:cpu1|T80:u0|ACC[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; bufferedUART:io1|txClockCount[4]                                                         ; bufferedUART:io1|txClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; T80s:cpu1|T80:u0|A[10]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a3~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.640      ;
; 0.303 ; bufferedUART:io1|rxClockCount[5]                                                         ; bufferedUART:io1|rxClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.435      ;
; 0.304 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|MREQ_n                                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; T80s:cpu1|T80:u0|MCycle[1]                                                               ; T80s:cpu1|T80:u0|MCycle[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; T80s:cpu1|T80:u0|R[3]                                                                    ; T80s:cpu1|T80:u0|R[3]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; T80s:cpu1|T80:u0|R[4]                                                                    ; T80s:cpu1|T80:u0|R[4]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; bufferedUART:io1|txClockCount[0]                                                         ; bufferedUART:io1|txClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; T80s:cpu1|T80:u0|R[6]                                                                    ; T80s:cpu1|T80:u0|R[6]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.638      ;
; 0.310 ; T80s:cpu1|T80:u0|A[6]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.637      ;
; 0.311 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a7~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.639      ;
; 0.314 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a4~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.641      ;
; 0.315 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.638      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.179 ; sd_controller:sd1|cmd_out[47]                   ; sd_controller:sd1|cmd_out[47]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_controller:sd1|data_sig[0]                   ; sd_controller:sd1|data_sig[0]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_controller:sd1|sclk_sig                      ; sd_controller:sd1|sclk_sig                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_data        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|return_state.write_block_init ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|return_state.read_block_wait  ; sd_controller:sd1|return_state.read_block_wait  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|return_state.cmd55            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_controller:sd1|dout[4]                       ; sd_controller:sd1|dout[4]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_controller:sd1|led_on_count[0]               ; sd_controller:sd1|led_on_count[0]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[5]                       ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[0]                       ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|cmd_mode                      ; sd_controller:sd1|cmd_mode                      ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|cmd_out[45]                   ; sd_controller:sd1|cmd_out[45]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|cmd_out[44]                   ; sd_controller:sd1|cmd_out[44]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|sdCS                          ; sd_controller:sd1|sdCS                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[2]                       ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.idle                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|bit_counter[3]                ; sd_controller:sd1|bit_counter[3]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[6]                       ; sd_controller:sd1|dout[6]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[7]                       ; sd_controller:sd1|dout[7]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[3]                       ; sd_controller:sd1|dout[3]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|dout[1]                       ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|response_mode                 ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|block_start_ack               ; sd_controller:sd1|block_start_ack               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|state.send_cmd                ; sd_controller:sd1|state.send_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|state.init                    ; sd_controller:sd1|state.init                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sd_controller:sd1|return_state.cmd55            ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sd_controller:sd1|return_state.cmd41            ; sd_controller:sd1|state.cmd41                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; sd_controller:sd1|return_state.poll_cmd         ; sd_controller:sd1|state.poll_cmd                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.252 ; sd_controller:sd1|cmd_out[50]                   ; sd_controller:sd1|cmd_out[51]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; sd_controller:sd1|cmd_out[1]                    ; sd_controller:sd1|cmd_out[2]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sd_controller:sd1|return_state.write_block_init ; sd_controller:sd1|state.write_block_init        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; sd_controller:sd1|cmd_out[54]                   ; sd_controller:sd1|cmd_out[55]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sd_controller:sd1|cmd_out[52]                   ; sd_controller:sd1|cmd_out[53]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sd_controller:sd1|cmd_out[2]                    ; sd_controller:sd1|cmd_out[3]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sd_controller:sd1|cmd_out[53]                   ; sd_controller:sd1|cmd_out[54]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sd_controller:sd1|cmd_out[5]                    ; sd_controller:sd1|cmd_out[6]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sd_controller:sd1|cmd_out[4]                    ; sd_controller:sd1|cmd_out[5]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sd_controller:sd1|cmd_out[3]                    ; sd_controller:sd1|cmd_out[4]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; sd_controller:sd1|cmd_out[48]                   ; sd_controller:sd1|cmd_out[49]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; sd_controller:sd1|cmd_out[49]                   ; sd_controller:sd1|cmd_out[50]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|recv_data[2]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; sd_controller:sd1|recv_data[2]                  ; sd_controller:sd1|recv_data[3]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|recv_data[6]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.264 ; sd_controller:sd1|state.poll_cmd                ; sd_controller:sd1|state.cmd55                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; sd_controller:sd1|cmd_out[21]                   ; sd_controller:sd1|cmd_out[22]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; sd_controller:sd1|recv_data[4]                  ; sd_controller:sd1|recv_data[5]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sd_controller:sd1|cmd_out[24]                   ; sd_controller:sd1|cmd_out[25]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sd_controller:sd1|recv_data[6]                  ; sd_controller:sd1|recv_data[7]                  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sd_controller:sd1|cmd_out[11]                   ; sd_controller:sd1|cmd_out[12]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sd_controller:sd1|cmd_out[9]                    ; sd_controller:sd1|cmd_out[10]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[32]                   ; sd_controller:sd1|cmd_out[33]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[31]                   ; sd_controller:sd1|cmd_out[32]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[29]                   ; sd_controller:sd1|cmd_out[30]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[28]                   ; sd_controller:sd1|cmd_out[29]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[23]                   ; sd_controller:sd1|cmd_out[24]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sd_controller:sd1|cmd_out[19]                   ; sd_controller:sd1|cmd_out[20]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sd_controller:sd1|cmd_out[35]                   ; sd_controller:sd1|cmd_out[36]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|cmd_out[14]                   ; sd_controller:sd1|cmd_out[15]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; sd_controller:sd1|data_sig[6]                   ; sd_controller:sd1|data_sig[7]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|data_sig[5]                   ; sd_controller:sd1|data_sig[6]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sd_controller:sd1|data_sig[4]                   ; sd_controller:sd1|data_sig[5]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sd_controller:sd1|cmd_out[30]                   ; sd_controller:sd1|cmd_out[31]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sd_controller:sd1|cmd_out[22]                   ; sd_controller:sd1|cmd_out[23]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sd_controller:sd1|cmd_out[20]                   ; sd_controller:sd1|cmd_out[21]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sd_controller:sd1|cmd_out[36]                   ; sd_controller:sd1|cmd_out[37]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sd_controller:sd1|cmd_out[15]                   ; sd_controller:sd1|cmd_out[16]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sd_controller:sd1|cmd_out[13]                   ; sd_controller:sd1|cmd_out[14]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sd_controller:sd1|data_sig[3]                   ; sd_controller:sd1|data_sig[4]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sd_controller:sd1|cmd_out[38]                   ; sd_controller:sd1|cmd_out[39]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|cmd_out[37]                   ; sd_controller:sd1|cmd_out[38]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sd_controller:sd1|cmd_out[12]                   ; sd_controller:sd1|cmd_out[13]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; sd_controller:sd1|cmd_out[27]                   ; sd_controller:sd1|cmd_out[28]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.275 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.read_block_cmd          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; sd_controller:sd1|state.write_block_data        ; sd_controller:sd1|state.write_block_byte        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.406      ;
; 0.296 ; sd_controller:sd1|cmd_out[6]                    ; sd_controller:sd1|cmd_out[7]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; sd_controller:sd1|led_on_count[1]               ; sd_controller:sd1|led_on_count[1]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_controller:sd1|led_on_count[2]               ; sd_controller:sd1|led_on_count[2]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_controller:sd1|cmd_out[51]                   ; sd_controller:sd1|cmd_out[52]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sd_controller:sd1|return_state.read_block_data  ; sd_controller:sd1|state.read_block_data         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.617      ;
; 0.299 ; sd_controller:sd1|led_on_count[4]               ; sd_controller:sd1|led_on_count[4]               ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_controller:sd1|recv_data[5]                  ; sd_controller:sd1|dout[5]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; sd_controller:sd1|recv_data[2]                  ; sd_controller:sd1|dout[2]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; sd_controller:sd1|recv_data[1]                  ; sd_controller:sd1|dout[1]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; sd_controller:sd1|state.cmd41                   ; sd_controller:sd1|return_state.poll_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; sd_controller:sd1|recv_data[0]                  ; sd_controller:sd1|dout[0]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_controller:sd1|recv_data[3]                  ; sd_controller:sd1|dout[3]                       ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.310 ; sd_controller:sd1|state.cmd55                   ; sd_controller:sd1|return_state.cmd41            ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.316 ; sd_controller:sd1|cmd_out[41]                   ; sd_controller:sd1|cmd_out[42]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.329 ; sd_controller:sd1|response_mode                 ; sd_controller:sd1|bit_counter[0]                ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.334 ; sd_controller:sd1|cmd_out[10]                   ; sd_controller:sd1|cmd_out[11]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.455      ;
; 0.334 ; sd_controller:sd1|cmd_out[8]                    ; sd_controller:sd1|cmd_out[9]                    ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; sd_controller:sd1|cmd_out[26]                   ; sd_controller:sd1|cmd_out[27]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; sd_controller:sd1|data_sig[2]                   ; sd_controller:sd1|data_sig[3]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; sd_controller:sd1|state.idle                    ; sd_controller:sd1|state.write_block_cmd         ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; sd_controller:sd1|cmd_out[17]                   ; sd_controller:sd1|cmd_out[18]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.457      ;
; 0.337 ; sd_controller:sd1|data_sig[1]                   ; sd_controller:sd1|data_sig[2]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.457      ;
; 0.346 ; sd_controller:sd1|cmd_out[34]                   ; sd_controller:sd1|cmd_out[35]                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.466      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.187 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|block_write     ; sd_controller:sd1|block_write                                                                             ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_controller:sd1|block_read      ; sd_controller:sd1|block_read                                                                              ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.201 ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.022      ; 0.307      ;
; 0.418 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.181      ; 0.703      ;
; 0.428 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.181      ; 0.713      ;
; 0.468 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.712      ; 2.334      ;
; 0.522 ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.084      ; 2.760      ;
; 0.524 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.714      ; 2.392      ;
; 0.531 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.074      ; 2.759      ;
; 0.538 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.074      ; 2.766      ;
; 0.549 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.712      ; 2.415      ;
; 0.560 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.797      ;
; 0.560 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.797      ;
; 0.560 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.797      ;
; 0.560 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.797      ;
; 0.560 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.797      ;
; 0.560 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.797      ;
; 0.562 ; T80s:cpu1|T80:u0|DO[1]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.084      ; 2.800      ;
; 0.568 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.082      ; 2.804      ;
; 0.568 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.082      ; 2.804      ;
; 0.571 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.074      ; 2.799      ;
; 0.578 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.074      ; 2.806      ;
; 0.587 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.707      ;
; 0.590 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.710      ;
; 0.605 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.842      ;
; 0.605 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.842      ;
; 0.605 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[20]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.842      ;
; 0.605 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[21]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.842      ;
; 0.605 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.842      ;
; 0.605 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[23]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.842      ;
; 0.605 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[24]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.842      ;
; 0.614 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.084      ; 2.852      ;
; 0.616 ; sd_controller:sd1|sd_read_flag    ; sd_controller:sd1|host_read_flag                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 1.712      ; 1.982      ;
; 0.617 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.002      ; 2.711      ;
; 0.630 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.867      ;
; 0.630 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.867      ;
; 0.630 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.867      ;
; 0.630 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.867      ;
; 0.630 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.867      ;
; 0.630 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.867      ;
; 0.634 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.076      ; 2.864      ;
; 0.636 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.082      ; 2.872      ;
; 0.636 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.082      ; 2.872      ;
; 0.648 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.089      ; 2.891      ;
; 0.650 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[18]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.887      ;
; 0.650 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[19]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.887      ;
; 0.650 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[20]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.887      ;
; 0.650 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[21]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.887      ;
; 0.650 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[22]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.887      ;
; 0.650 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[23]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.887      ;
; 0.650 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[24]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.887      ;
; 0.651 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.079      ; 2.884      ;
; 0.654 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.891      ;
; 0.654 ; T80s:cpu1|T80:u0|DO[4]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.084      ; 2.892      ;
; 0.659 ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.086      ; 2.899      ;
; 0.661 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.079      ; 2.894      ;
; 0.661 ; T80s:cpu1|T80:u0|DO[5]            ; bufferedUART:io1|controlReg[5]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.040      ; 2.855      ;
; 0.661 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.083      ; 2.398      ;
; 0.666 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[11]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.085      ; 2.905      ;
; 0.666 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[12]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.085      ; 2.905      ;
; 0.666 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[13]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.085      ; 2.905      ;
; 0.666 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[14]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.085      ; 2.905      ;
; 0.666 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[15]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.085      ; 2.905      ;
; 0.666 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[16]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.085      ; 2.905      ;
; 0.673 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.181      ; 0.958      ;
; 0.674 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.076      ; 2.904      ;
; 0.674 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.084      ; 2.912      ;
; 0.674 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|address[10]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.084      ; 2.912      ;
; 0.675 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.079      ; 2.908      ;
; 0.675 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.079      ; 2.908      ;
; 0.675 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.083      ; 2.412      ;
; 0.675 ; sd_controller:sd1|sd_write_flag   ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.083      ; 2.412      ;
; 0.683 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.093      ; 2.930      ;
; 0.684 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[17]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.921      ;
; 0.688 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[9]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.092      ; 2.934      ;
; 0.689 ; T80s:cpu1|T80:u0|DO[0]            ; bufferedUART:io1|txByteLatch[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.045      ; 2.888      ;
; 0.690 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|address[25]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.093      ; 2.937      ;
; 0.691 ; T80s:cpu1|T80:u0|DO[5]            ; bufferedUART:io1|txByteLatch[5]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.045      ; 2.890      ;
; 0.692 ; T80s:cpu1|T80:u0|DO[5]            ; sd_controller:sd1|block_write                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.084      ; 2.930      ;
; 0.698 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.081      ; 2.933      ;
; 0.699 ; T80s:cpu1|T80:u0|DO[7]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.086      ; 2.939      ;
; 0.700 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|din_latched[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.089      ; 2.943      ;
; 0.710 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.830      ;
; 0.711 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.831      ;
; 0.711 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.831      ;
; 0.712 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|address[25]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.083      ; 2.949      ;
; 0.713 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.833      ;
; 0.713 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|din_latched[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.081      ; 2.948      ;
; 0.713 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|din_latched[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.081      ; 2.948      ;
; 0.713 ; T80s:cpu1|T80:u0|DO[0]            ; sd_controller:sd1|block_read                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.084      ; 2.951      ;
; 0.715 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.835      ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.682 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.688      ;
; -1.682 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.688      ;
; -1.682 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.688      ;
; -1.682 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.688      ;
; -1.682 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.688      ;
; -1.682 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.688      ;
; -1.682 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.688      ;
; -1.661 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.667      ;
; -1.661 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.667      ;
; -1.661 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.667      ;
; -1.661 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.667      ;
; -1.627 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.633      ;
; -1.627 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.633      ;
; -1.627 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.633      ;
; -1.627 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.633      ;
; -1.627 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.633      ;
; -1.627 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.633      ;
; -1.627 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.633      ;
; -1.611 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.617      ;
; -1.611 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.617      ;
; -1.611 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.617      ;
; -1.611 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.098     ; 1.617      ;
; -1.459 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.684      ;
; -1.459 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.684      ;
; -1.459 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.684      ;
; -1.459 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.684      ;
; -1.459 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.684      ;
; -1.405 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.630      ;
; -1.405 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.630      ;
; -1.405 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.630      ;
; -1.405 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.630      ;
; -1.405 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.121      ; 1.630      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.392 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.394      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.375 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.377      ;
; -1.253 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.116      ; 1.473      ;
; -1.253 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.116      ; 1.473      ;
; -1.227 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.116      ; 1.447      ;
; -1.227 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.116      ; 1.447      ;
; 65.722 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.080      ;
; 65.722 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.080      ;
; 65.722 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.080      ;
; 65.722 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.080      ;
; 65.722 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.080      ;
; 65.722 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.080      ;
; 65.722 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.080      ;
; 65.738 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.064      ;
; 65.738 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.064      ;
; 65.738 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.064      ;
; 65.738 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.064      ;
; 65.769 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.033      ;
; 65.769 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.033      ;
; 65.769 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.033      ;
; 65.769 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.033      ;
; 65.769 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.033      ;
; 65.769 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.033      ;
; 65.769 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.033      ;
; 65.790 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.012      ;
; 65.790 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.012      ;
; 65.790 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.012      ;
; 65.790 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 2.012      ;
; 65.818 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.984      ;
; 65.818 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.984      ;
; 65.818 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.984      ;
; 65.818 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.984      ;
; 65.818 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.984      ;
; 65.818 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.984      ;
; 65.818 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.984      ;
; 65.824 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.978      ;
; 65.824 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.978      ;
; 65.824 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.978      ;
; 65.824 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.978      ;
; 65.824 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.978      ;
; 65.824 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.978      ;
; 65.824 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.978      ;
; 65.839 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.963      ;
; 65.839 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.963      ;
; 65.839 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.963      ;
; 65.839 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.963      ;
; 65.840 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.962      ;
; 65.840 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.962      ;
; 65.840 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.962      ;
; 65.840 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.003      ; 1.962      ;
; 65.871 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.009      ; 1.937      ;
; 65.871 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; 0.009      ; 1.937      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'T80s:cpu1|IORQ_n'                                                                                                                                           ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -0.769 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 1.681      ; 2.857      ;
; -0.769 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 1.681      ; 2.857      ;
; -0.748 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 1.686      ; 2.841      ;
; -0.748 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; 0.500        ; 1.686      ; 2.841      ;
+--------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 996.823 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 2.802      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
; 997.658 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 999.687      ; -0.049     ; 1.967      ;
+---------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'T80s:cpu1|IORQ_n'                                                                                                                                           ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                       ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.699 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.078      ; 2.431      ;
; 0.699 ; sd_controller:sd1|init_busy       ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.078      ; 2.431      ;
; 0.728 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_read  ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.082      ; 2.464      ;
; 0.728 ; sd_controller:sd1|block_start_ack ; sd_controller:sd1|block_write ; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n ; -0.500       ; 2.082      ; 2.464      ;
+-------+-----------------------------------+-------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.831  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.333      ; 1.390      ;
; 0.831  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.333      ; 1.390      ;
; 0.851  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.333      ; 1.410      ;
; 0.851  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.333      ; 1.410      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 0.991  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.323      ;
; 1.001  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.566      ;
; 1.001  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.566      ;
; 1.001  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.566      ;
; 1.001  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.566      ;
; 1.001  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.566      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.003  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.106      ; 1.335      ;
; 1.048  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.613      ;
; 1.048  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.613      ;
; 1.048  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.613      ;
; 1.048  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.613      ;
; 1.048  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.339      ; 1.613      ;
; 1.217  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.110      ; 1.553      ;
; 1.217  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.110      ; 1.553      ;
; 1.217  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.110      ; 1.553      ;
; 1.217  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.110      ; 1.553      ;
; 1.232  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.569      ;
; 1.232  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.569      ;
; 1.232  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.569      ;
; 1.232  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.569      ;
; 1.232  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.569      ;
; 1.232  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.569      ;
; 1.232  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.569      ;
; 1.261  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.110      ; 1.597      ;
; 1.261  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.110      ; 1.597      ;
; 1.261  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.110      ; 1.597      ;
; 1.261  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.110      ; 1.597      ;
; 1.280  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.617      ;
; 1.280  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.617      ;
; 1.280  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.617      ;
; 1.280  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.617      ;
; 1.280  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.617      ;
; 1.280  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.617      ;
; 1.280  ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.111      ; 1.617      ;
; 68.603 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.307      ; 1.201      ;
; 68.603 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.307      ; 1.201      ;
; 68.639 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.305      ; 1.235      ;
; 68.639 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.305      ; 1.235      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.755 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.080      ; 1.126      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.791 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.078      ; 1.160      ;
; 68.800 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.313      ; 1.404      ;
; 68.800 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.313      ; 1.404      ;
; 68.800 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.313      ; 1.404      ;
; 68.800 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.313      ; 1.404      ;
; 68.800 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.313      ; 1.404      ;
; 68.836 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.311      ; 1.438      ;
; 68.836 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.311      ; 1.438      ;
; 68.836 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.311      ; 1.438      ;
; 68.836 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.311      ; 1.438      ;
; 68.836 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.311      ; 1.438      ;
; 68.852 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.301      ; 1.444      ;
; 68.852 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.301      ; 1.444      ;
; 68.862 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.315      ; 1.468      ;
; 68.862 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.315      ; 1.468      ;
; 68.885 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.315      ; 1.491      ;
; 68.885 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.315      ; 1.491      ;
; 68.965 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.301      ; 1.557      ;
; 68.965 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.301      ; 1.557      ;
; 69.012 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.377      ;
; 69.012 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.377      ;
; 69.012 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.377      ;
; 69.012 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.377      ;
; 69.012 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.377      ;
; 69.012 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.074      ; 1.377      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 1.594 ; sd_controller:sd1|block_busy ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.710      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[2] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[3] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[4] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[5] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[6] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[7] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|led_on_count[0] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
; 2.299 ; sd_controller:sd1|init_busy  ; sd_controller:sd1|driveLED        ; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.415      ;
+-------+------------------------------+-----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -8.086   ; 0.154 ; -3.665   ; 0.699   ; -3.201              ;
;  T80s:cpu1|IORQ_n                                   ; -7.699   ; 0.187 ; -2.325   ; 0.699   ; -3.201              ;
;  clocks|altpll_component|auto_generated|pll1|clk[0] ; -8.086   ; 0.154 ; -3.665   ; 0.831   ; 67.528              ;
;  clocks|altpll_component|auto_generated|pll1|clk[1] ; -6.403   ; 0.179 ; 993.544  ; 1.594   ; 499.516             ;
;  i_clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                     ; -974.418 ; 0.0   ; -93.943  ; 0.0     ; -110.761            ;
;  T80s:cpu1|IORQ_n                                   ; -280.958 ; 0.000 ; -4.650   ; 0.000   ; -110.761            ;
;  clocks|altpll_component|auto_generated|pll1|clk[0] ; -326.929 ; 0.000 ; -89.587  ; 0.000   ; 0.000               ;
;  clocks|altpll_component|auto_generated|pll1|clk[1] ; -366.531 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_clk                                              ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdMOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdSCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; driveLED        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sramData[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; n_reset                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdMISO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 7981788  ; 0        ; 297      ; 789      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 200      ; 252      ; 27       ; 58       ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 4704     ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 100      ; 0        ; 0        ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n                                   ; 16       ; 56       ; 183      ; 1        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n                                   ; 0        ; 0        ; 10       ; 0        ;
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; 170      ; 5        ; 0        ; 11       ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 7981788  ; 0        ; 297      ; 789      ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 200      ; 252      ; 27       ; 58       ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 4704     ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 100      ; 0        ; 0        ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n                                   ; 16       ; 56       ; 183      ; 1        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n                                   ; 0        ; 0        ; 10       ; 0        ;
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; 170      ; 5        ; 0        ; 11       ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 27       ; 27       ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n                                   ; 0        ; 0        ; 4        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 27       ; 27       ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; 18       ; 0        ; 0        ; 0        ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; T80s:cpu1|IORQ_n                                   ; 0        ; 0        ; 4        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 382   ; 382  ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 75    ; 75   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; Base      ; Constrained ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clocks|altpll_component|auto_generated|pll1|clk[1] ; clocks|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; i_clk                                              ; i_clk                                              ; Base      ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; n_reset     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMISO      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; driveLED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamCS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamOE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamWE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMOSI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdSCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; n_reset     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMISO      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; driveLED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamCS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamOE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamWE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMOSI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdSCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 10 13:08:03 2019
Info: Command: quartus_sta GS_Z80_CPM_64KRAM -c Microcomputer
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk i_clk
    Info (332110): create_generated_clock -source {clocks|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 217 -multiply_by 32 -duty_cycle 50.00 -name {clocks|altpll_component|auto_generated|pll1|clk[0]} {clocks|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clocks|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3199 -multiply_by 64 -duty_cycle 50.00 -name {clocks|altpll_component|auto_generated|pll1|clk[1]} {clocks|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name T80s:cpu1|IORQ_n T80s:cpu1|IORQ_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.086            -326.929 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.699            -280.958 T80s:cpu1|IORQ_n 
    Info (332119):    -6.403            -366.531 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.433               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 T80s:cpu1|IORQ_n 
Info (332146): Worst-case recovery slack is -3.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.665             -89.587 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.178              -4.356 T80s:cpu1|IORQ_n 
    Info (332119):   993.544               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.302               0.000 T80s:cpu1|IORQ_n 
    Info (332119):     1.886               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.654               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -110.350 T80s:cpu1|IORQ_n 
    Info (332119):     9.934               0.000 i_clk 
    Info (332119):    67.528               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.543               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.375            -298.902 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.197            -278.465 T80s:cpu1|IORQ_n 
    Info (332119):    -5.713            -325.618 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.387               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 T80s:cpu1|IORQ_n 
Info (332146): Worst-case recovery slack is -3.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.256             -79.586 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.325              -4.650 T80s:cpu1|IORQ_n 
    Info (332119):   993.819               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.241               0.000 T80s:cpu1|IORQ_n 
    Info (332119):     1.653               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.280               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -110.761 T80s:cpu1|IORQ_n 
    Info (332119):     9.943               0.000 i_clk 
    Info (332119):    67.528               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.516               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.577            -144.158 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.026            -132.157 T80s:cpu1|IORQ_n 
    Info (332119):    -2.376            -130.486 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 T80s:cpu1|IORQ_n 
Info (332146): Worst-case recovery slack is -1.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.682             -40.747 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.769              -1.538 T80s:cpu1|IORQ_n 
    Info (332119):   996.823               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.699               0.000 T80s:cpu1|IORQ_n 
    Info (332119):     0.831               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.594               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -63.675 T80s:cpu1|IORQ_n 
    Info (332119):     9.594               0.000 i_clk 
    Info (332119):    67.540               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.612               0.000 clocks|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4816 megabytes
    Info: Processing ended: Tue Sep 10 13:08:06 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


