Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Tue Feb 10 17:02:03 2015
| Host         : ubuntu running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_control_sets -verbose -file v5pcieDMA_control_sets_placed.rpt
| Design       : v5pcieDMA
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    45 |
| Minimum Number of register sites lost to control set restrictions |   124 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             285 |          106 |
| No           | No                    | Yes                    |              33 |           13 |
| No           | Yes                   | No                     |            1146 |          377 |
| Yes          | No                    | No                     |              28 |           15 |
| Yes          | No                    | Yes                    |               9 |            4 |
| Yes          | Yes                   | No                     |             207 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                                Enable Signal                                                                               |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                | theTlpControl/Memory_Space/AS[0]                                                                                                         |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser_xhdl1[21]_i_1                                    |                                                                                                                                          |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_phy_rdy_n_int_i_2                                                         |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 |                                                                                                                                                                            | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[1]_i_1 |                1 |              1 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 |                                                                                                                                                                            |                                                                                                                                          |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/n_0_user_reset_out_i_1                                                                 |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 |                                                                                                                                                                            | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/O9                                                             |                1 |              2 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | theTlpControl/rx_Itf/Rx_Input_Delays/CplD_Tag_i0                                                                                                                           | theTlpControl/rx_Itf/Rx_Input_Delays/n_0_CplD_Tag_i[7]_i_1                                                                               |                2 |              4 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/O9                                                             |                2 |              4 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser_xhdl1[21]_i_1                                    | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser_xhdl1[20]_i_1  |                2 |              4 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/n_0_index[4]_i_1__2                                     | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                 |                1 |              5 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/n_0_index[4]_i_1__1                                     | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                 |                1 |              5 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/n_0_index[4]_i_1__0                                     | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                 |                1 |              5 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/n_0_index[4]_i_1                                        | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                 |                1 |              5 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                 |                2 |              6 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/n_0_pl_ltssm_state_q[5]_i_1                                                   |                2 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_resetovrd.reset[7]_i_2__2                                           | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_resetovrd.reset[7]_i_1__2         |                1 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_resetovrd.reset[7]_i_2                                              | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_resetovrd.reset[7]_i_1            |                1 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_resetovrd.reset[7]_i_2__0                                           | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_resetovrd.reset[7]_i_1__0         |                1 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_resetovrd.reset[7]_i_2__1                                           | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_resetovrd.reset[7]_i_1__1         |                1 |              7 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/rsts/O1[0]                                               | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__2     |                4 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 |                                                                                                                                                                            | theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__1     |                4 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1__0     |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_resetovrd.reset_cnt[7]_i_1        |                3 |              8 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 |                                                                                                                                                                            | theTlpControl/Memory_Space/AS[0]                                                                                                         |                4 |             10 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | theTlpControl/rx_Itf/Rx_Input_Delays/p_0_in                                                                                                                                |                                                                                                                                          |                5 |             12 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | theTlpControl/rx_Itf/MWr_Channel/n_0_Regs_WrAddr_i[15]_i_1                                                                                                                 |                                                                                                                                          |                9 |             15 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig                                 |                4 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1__2 |                5 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1__1 |                6 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1__0 |                5 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/n_0_di_reg[15]_i_1    |                4 |             16 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            |                                                                                                                                          |               15 |             31 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/user_reset_out                                                                         |               19 |             39 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/O1[0]                          |               16 |             56 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/O1                                                                   | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/user_reset_out                                                                         |               23 |             63 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata_xhdl0[63]_i_1                                    | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/user_reset_out                                                                         |               26 |             66 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                          |               39 |             94 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O1 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_dclk_reset                 |               61 |            251 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O2 |                                                                                                                                                                            |                                                                                                                                          |               90 |            252 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/qpllreset                      |               98 |            284 |
|  make4Lanes.pcieCore/v7_pcie_i/pipe_clock_i/O4 |                                                                                                                                                                            | make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0/inst/gt_top_i/O4                                                                            |              108 |            322 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


