0.6
2018.3
Dec  7 2018
00:33:28
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_data_V.v,1734555049,systemVerilog,,,,AESL_autofifo_inStream_V_data_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_dest_V.v,1734555049,systemVerilog,,,,AESL_autofifo_inStream_V_dest_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_id_V.v,1734555049,systemVerilog,,,,AESL_autofifo_inStream_V_id_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_keep_V.v,1734555049,systemVerilog,,,,AESL_autofifo_inStream_V_keep_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_last_V.v,1734555049,systemVerilog,,,,AESL_autofifo_inStream_V_last_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_strb_V.v,1734555049,systemVerilog,,,,AESL_autofifo_inStream_V_strb_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_inStream_V_user_V.v,1734555049,systemVerilog,,,,AESL_autofifo_inStream_V_user_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_data_V.v,1734555049,systemVerilog,,,,AESL_autofifo_outStream_V_data_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_dest_V.v,1734555049,systemVerilog,,,,AESL_autofifo_outStream_V_dest_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_id_V.v,1734555049,systemVerilog,,,,AESL_autofifo_outStream_V_id_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_keep_V.v,1734555049,systemVerilog,,,,AESL_autofifo_outStream_V_keep_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_last_V.v,1734555049,systemVerilog,,,,AESL_autofifo_outStream_V_last_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_strb_V.v,1734555049,systemVerilog,,,,AESL_autofifo_outStream_V_strb_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/AESL_autofifo_outStream_V_user_V.v,1734555049,systemVerilog,,,,AESL_autofifo_outStream_V_user_V,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage.autotb.v,1734555049,systemVerilog,,,,apatb_processImage_top,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage.v,1734554906,systemVerilog,,,,processImage,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage_linebkb.v,1734554907,systemVerilog,,,,processImage_linebkb;processImage_linebkb_ram,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage_mac_eOg.v,1734554907,systemVerilog,,,,processImage_mac_eOg;processImage_mac_eOg_DSP48_0,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Docs/Hardware/project/base1/solution5/sim/verilog/processImage_mac_fYi.v,1734554907,systemVerilog,,,,processImage_mac_fYi;processImage_mac_fYi_DSP48_1,D:/Setting_code/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
