


create_pin

ghtm_card
get_array_value

atcols_onoff
read_as_list

bar_begin
bar_end
batch_onoff
gui_add_annotation
godel_draw
oget
get_atvar
godel_array_save
atable

create_voltage_area_rule
set_voltage_area
remove_voltage_area_rules
create_pg_composite_pattern
set_pg_strategy_via_rule


add
add_buffer
add_buffer_on_line
add_buffer_on_route
add_compared_points
add_ignore_inputs
add_ignore_outputs
add_pin_constraints
add_port_state
add_power_state
add_pst_state
add_redundant_vias
add_renaming_rule
add_to_collection
alias
all_clocks
all_connected
all_fanin
all_fanout
all_inputs
all_macro_cells
all_modes
all_outputs
all_register
all_registers
all_scenarios
analyze
analyze_design
analyze_rtl_congestion
append_file
append_to_collection
array_reset
array_save
asave
asic4_raw
associate_mv_cells
associate_supply_set
attach_clock_edge
attach_corner_name
attach_skew
balance_clock_groups
begin_corner
bind
block_gen_summary
build_unit_rc_table
cdk
change_abstract
change_names
change_selection
check_block_abstraction
check_block_scope
check_boundary_cells
check_clock_as_data
check_def_quality
check_design
check_floorplan_rules
check_lef_quality
check_library
check_license
check_lp
check_lvs
check_mv_design
check_noise
check_pin_placement
check_power
check_routes
check_rp_groups
check_scan_def
check_scenarios
check_timing
check_tlu_plus_files
checkpoint
chk_warn
chkfiles
chklist_ci
chklist_co
chklist_new
chklist_owner
chklist_set
chklist_table
clipboard
clkana_paths_file
clkana_pocv_paths_file
clock_opt
close_lib
collect_inst
cols_onoff
column_data_proc
column_style_proc
commit_upf
compare
compile
compile_boundary_cells
compile_fusion
compile_ultra
compute_clock_latency
compute_poly
compute_polygons
connect_logic_net
connect_net
connect_pg_net
connect_pin
connect_supply_net
copy_block
copy_lib
create_abstract
create_analysis_view
create_auto_path_groups
create_block_abstraction
create_bound
create_bounds
create_cell
create_clock
create_clock_balance_group
create_clock_skew_group
create_clock_straps
create_command_group
create_corner
create_dense_tap_cells
create_frame
create_generated_clock
create_geo_mask
create_global_connection
create_grid
create_ground_nets
create_isolation_rule
create_keepout_margin
create_level_shifter_rule
create_lib
create_logic_net
create_logic_port
create_mode
create_module
create_mw_lib
create_mw_libreport_hierarchy
create_net
create_nominal_condition
create_operating_corner
create_pg_wire_pattern
create_placement
create_placement_blockage
create_port
create_power_domain
create_power_mode
create_power_nets
create_power_switch
create_power_switch_rule
create_pst
create_routing_blockage
create_routing_rule
create_run
create_scenario
create_shape
create_shield
create_shields
create_site_array
create_state_retention_rule
create_supply_net
create_supply_port
create_supply_set
create_tap_cell
create_tap_meshes
create_terminal
create_test_protocol
create_track
create_via_rule
create_voltage_area
csplit_begin
csplit_end
csplit_init
csplit_sub_begin
csplit_sub_end
cth_eps
cth_r2g
current_block
current_corner
current_design
current_design_name
current_goal
current_instance
current_lib
current_methodology
current_mode
current_mw_cel
current_scenario
current_session
current_test_mode
cut_in_half_by
dc_allocate_budgets
debImport
defin
define_always_on_cell
define_antenna_layer_rule
define_antenna_rule
define_design_lib
define_diode_clamp
define_isolation_cell
define_level_shifter_cell
define_library_set
define_name_rules
define_power_switch_cell
define_proc_attributes
define_retention_cell
define_scaling_lib_group
define_state_retention_cell
define_user_attribute
defout
deinfe_power_switch_cell
delete
dft_drc
dio_get_module_inst
dio_icc2_report_timing
dio_ref_name
dio_report_constraint
dio_sub_hier
diort
disconnect_net
echo
ecotclout
elaborate
elaborate_design
end_corner
estimate_clock_network_power
extend_mw_layers
extract_model
extract_physical_constraints
extract_report
filter
filter_collection
find_iproc_source
find_objects
find_runtcl
fix_eco_drc
fix_eco_leakage
fix_eco_power
fix_eco_timing
flist_table
foreach_in_col
foreach_in_coll
foreach_in_collection
format_3digit
get_app_option_value
get_app_var
get_attr
get_attr_table_value_1D
get_attribute
get_attribute_value
get_attributes
get_block
get_blocks
get_cell
get_cell_list
get_cell_type
get_cells
get_clock
get_clock_name
get_clock_network_objects
get_clocks
get_column
get_core_area
get_corners
get_designs
get_endpoints
get_flat_cells
get_float64_value
get_generated_clocks
get_grids
get_group_name
get_group_type
get_hifreq_lib
get_id
get_int32_value
get_layers
get_lib
get_lib_cell
get_lib_cells
get_lib_pins
get_libs
get_license
get_macro_lib
get_modes
get_modules
get_nets
get_object_name
get_objects_by_location
get_pagelist
get_path_group
get_path_groups
get_pin
get_pin_names
get_pins
get_placement_blockage
get_placement_blockages
get_port
get_ports
get_power_domains
get_power_strategies
get_scenarios
get_selection
get_shapes
get_site_def
get_site_defs
get_site_rows
get_snap_setting
get_string_value
get_subgroup_of_type
get_subgroup_of_type_with_attr
get_subgroups
get_subgroups_of_type
get_supply_nets
get_techs
get_terminals
get_timing_arcs
get_timing_path
get_timing_paths
get_via_rules
get_vias
get_voltage_areas
get_voltage_map
get_vtype_value
getenv
getvar
gexe_button
gget
ghtm_begin
ghtm_chap
ghtm_code_snip
ghtm_dir_tree
ghtm_dl
ghtm_end
ghtm_filter_ls
ghtm_filter_notes
ghtm_filter_table
ghtm_get_file_vars
ghtm_get_link
ghtm_h
ghtm_histogram_accu
ghtm_histogram_scatter
ghtm_href
ghtm_keyword_button
ghtm_line_categorizer
ghtm_list
ghtm_list_files
ghtm_ls
ghtm_ls_table
ghtm_money
ghtm_note
ghtm_notes
ghtm_onoff
ghtm_pagelist
ghtm_panel_begin
ghtm_panel_end
ghtm_paragraph
ghtm_plist
ghtm_pre
ghtm_proj_bar
ghtm_run_button
ghtm_set_value
ghtm_table_default_ctrl
ghtm_table_edit
ghtm_table_line
ghtm_table_nodir
ghtm_table_note
ghtm_table_note_trend1
ghtm_table_value_list
ghtm_tmu
ghtm_toc
ghtm_top_bar
ghtm_tree_delete
ghtm_vbat
gmd
gnotes
gnuplot_trend1_script
gok
group_path
gscreen
gset
gui_execute_menu_item
gui_get_color_value
gui_get_highlight
gui_get_highlight_options
gui_set_highlight_options
gui_start
gui_stop
gui_write_window_image
gvars
hdlin_infer_multibit
hlwords
icc2_route_import
identify_clock_gating
index_collection
initialize_floorplan
insert_buffer
insert_dft
insert_mv_cells
inst_catgorize
iproc_msg
iproc_source
lappend_var
lchart_bar
lchart_line
lchart_linebar
lef_library
lefin
legalize_placement
lgrep
lgrep_index
libin
link
link_block
link_design
lip_LU_table_interpolate
lip_extract_cell
lip_get_cell_delay
lip_interpolate
lip_list_index
lip_print_value_table
list_attributes
list_blocks
list_cells
list_hier
list_img
list_libs
list_licenses
list_pages
list_seq_timing
list_subgroups
list_subgroups_attr_of_type
list_subgroups_recursive
list_svg
listcomp
lminus
ln_icf_icc2
load_upf
local_table
lpop
lpush
ls_cell
lsetvar
lshift
lvars
magnet_placement
map_isolation_cell
map_level_shifter_cell
map_power_switch_cell
map_retention_cell
meta_get_page_cat
meta_get_page_where
meta_get_pagelist
mkdir
money_convert
move_object
move_objects
msg_section_start
msg_section_stop
new_boolean
new_err
new_expr
new_float64
new_int32
new_string
new_vtype
omsg
open_block
open_lib
open_mw_lib
open_project
optimize_netlist
pa_create_index_html
pa_extract_info_list
pa_extract_info_list2
pa_get_svars_list
pa_inst_type2_list
pa_plot_slack
pa_pocv_extract_info_list2
pa_pocv_inst_type2_list
parse_proc_arguments
parse_violation_slack
path_categorizing
pathbar
pcollection_list
pin_connect
place_eco_cells
place_opt
place_pins
plist
plot_corner
plot_nvp_of_each_corner
plot_trend_chart
preview_dft
printvar
proc_qor
proc_report_scan_ate_reg
propagate_constraints
pulse_parse_open
qrc_tech_file
qsetvar
rdt_get_pvc
rdt_get_scenario_data
rdt_lib_setup
rdt_mark_stage
rdt_print_error
rdt_print_info
rdt_print_warn
rdt_reset_stage
rdt_run_signoff
rdt_source_if_exists
read_aocvm
read_cell_expansion
read_db
read_ddc
read_def
read_design
read_file
read_file_ret_list
read_floorplan
read_lib
read_library
read_ocvm
read_parasitic_tech
read_parasitics
read_power_intent
read_saif
read_sdc
read_sverilog
read_timing_rpt_file
read_upf
read_verilog
read_verilog_outline
redirect
refine_opt
remote_execute
remove_annotated_parasitics
remove_attribute
remove_auto_path_groups
remove_bounds
remove_buffer
remove_buffer_trees
remove_cell
remove_clock
remove_clock_jitter
remove_clock_latency
remove_clock_trees
remove_corners
remove_cut_metals
remove_design
remove_duplicate_timing_contexts
remove_floorplan_rules
remove_from_collection
remove_generated_clock
remove_ideal_network
remove_ignored_layers
remove_keepout_margins
remove_lib
remove_mode
remove_modes
remove_objects
remove_path_group
remove_pg_patterns
remove_pin_name_synonym
remove_placement_blockage
remove_placement_blockages
remove_port
remove_propagated_clock
remove_routing_blockage
remove_routing_blockages
remove_scenarios
remove_shapes
remove_terminal
remove_tracks
remove_via_rules
remove_vias
remove_voltage_area
remove_wire_load_model
rename_block
report
report_abstracts
report_activity
report_analysis_coverage
report_annotated_parasitics
report_annotated_power
report_aocvm
report_app_options
report_app_var
report_area
report_attribute
report_black_box
report_block_abstraction
report_block_pin_constraints
report_boundary_cell_rules
report_case_analysis
report_cell_usage
report_clock
report_clock_gate_savings
report_clock_gating
report_clock_qor
report_clock_timing
report_clocks
report_compare_data
report_congestion
report_constraint
report_constraint_analysis
report_constraints
report_corners
report_crpr
report_design
report_design_data
report_design_mismatch
report_dft_insertion_configuration
report_dft_signal
report_dont_touch
report_eco_options
report_editability
report_environment
report_extraction_options
report_floating_signals
report_global_timing
report_hierarchy
report_host_options
report_host_usage
report_ignored_layers
report_individual_pin_constraints
report_lib
report_lib_groups
report_lp
report_map_points
report_mapped_points
report_max_capacitance
report_max_transition
report_messages
report_min_period
report_min_pulse_width
report_missing_constraints
report_modes
report_modules
report_multibit
report_multibit_banking
report_mv_library_cell
report_noise
report_ocvm
report_output_stuck_at
report_parasitic_parameters
report_pg_patterns
report_pg_regions
report_pg_strategies
report_pg_strategy_via_rules
report_pg_via_master_rules
report_physical_constraints
report_pin_constraints
report_pin_equivalences
report_placement
report_port
report_power
report_power_analysis_options
report_power_domains
report_power_scopes
report_power_switch_patterns
report_power_switch_placement_patterns
report_primary_inputs
report_primary_outputs
report_pst
report_pvt
report_qor
report_ref_libs
report_reference
report_renaming_rule
report_resources
report_rule_check
report_scan_configuration
report_scan_path
report_scenarios
report_si_double_switching
report_statistics
report_summary
report_supply_set
report_switching_activity
report_threshold_voltage_group
report_threshold_voltage_groups
report_timing
report_timing_derate
report_track
report_tracks
report_uniq_end
report_units
report_unmap_points
report_unmapped_points
report_utilization
report_verification
report_voltage_areas
reset_app_options
reset_noise_parameters
reset_placement
reset_timing_derate
resize_polygons
resolve_pg_nets
restore_session
route_auto
route_detail
route_eco
route_group
route_opt
route_track
row_style_proc
run_goal
saif_map
save_block
save_eco_env
save_lib
save_ses
save_session
save_total_nvp
save_upf
scale_parasitics
schCreateWindow
schFindHierFormCreate
schFit
schPopViewUp
schPushViewIn
schSelect
schSetScope
schkout
sd_stdcell_power_hookup
sdfin
set_active_scenarios
set_ahfs_options
set_analyze_option
set_app_option
set_app_options
set_app_var
set_attribute
set_autofix_configuration
set_block_pin_constraints
set_boundary_cell_rules
set_boundary_optimization
set_case_analysis
set_cell_location
set_cell_mode
set_clock_balance_points
set_clock_cell_spacing
set_clock_exclusivity
set_clock_gate_style
set_clock_gating_check
set_clock_gating_enable
set_clock_gating_objects
set_clock_gating_options
set_clock_gating_style
set_clock_group
set_clock_groups
set_clock_jitter
set_clock_latency
set_clock_routing_rule
set_clock_routing_rules
set_clock_sense
set_clock_transition
set_clock_tree_balance_point
set_clock_tree_options
set_clock_uncertainty
set_compare_effort
set_compare_options
set_compile_directives
set_constraint_mapping_file
set_cpf_version
set_critical_range
set_cross_voltage_domain_analysis_guardband
set_datapath_option
set_design_attributes
set_design_top
set_dft_configuration
set_dft_connect
set_dft_drc_configuration
set_dft_insertion_configuration
set_dft_signal
set_disable_clock_gating_check
set_disable_timing
set_domain_supply_net
set_dont_touch
set_dont_touch_assign_net
set_dont_touch_instance
set_dont_touch_net
set_dont_touch_pin
set_dont_use
set_dont_use_cell
set_dp_smartgen_options
set_drive
set_driving_cell
set_drv_factor
set_eco_options
set_extract_sisdf
set_extraction_options
set_false_path
set_fix_hold
set_fix_multiple_port_nets
set_fixed_objects
set_flatten_model
set_freeze_port
set_fuzzy_query_options
set_gate_report
set_goal_option
set_group
set_hdl_option
set_hdl_options
set_hierarchy_separator
set_host_options
set_ideal_net
set_ideal_network
set_ignored_layers
set_info_var
set_input_delay
set_input_noise
set_input_transition
set_input_voltage_tolerance
set_instance
set_isolate_ports
set_isolation
set_isolation_control
set_level_shifter
set_lib_cell_purpose
set_load
set_locked_objects
set_log_file
set_lowpower_option
set_macro_constraints
set_mapping_method
set_max_area
set_max_capacitance
set_max_delay
set_max_dynamic_power
set_max_fanout
set_max_leakage_power
set_max_library
set_max_lvth_percentage
set_max_transition
set_message_info
set_min_delay
set_min_library
set_min_libraryset_host_options
set_min_pulse_width
set_mode
set_multi_input_switching_coefficient
set_multi_scenario_license_limit
set_multi_thread
set_multibit_option
set_multibit_options
set_multicycle_path
set_mw_lib_reference
set_naming_rule
set_noise_margin
set_noise_parameters
set_operating_conditions
set_optimize_registers
set_option
set_output_delay
set_parallel_option
set_parameter
set_parasitics_parameters
set_pg_strategy
set_pin_name_synonym
set_placement_spacing_label
set_placement_spacing_rule
set_placement_status
set_pocvm_corner_sigma
set_port_attributes
set_port_location
set_power_analysis_options
set_power_prediction
set_preferred_routing_direction
set_process_number
set_program_options
set_propagated_clock
set_pvt_configuration
set_ref_libs
set_register_merging
set_related_supply_net
set_repeater
set_retention
set_retention_control
set_retention_elements
set_root_module
set_routing_rule
set_rule_handling
set_scan_configuration
set_scan_element
set_scan_path
set_scan_state
set_scenario_status
set_scope
set_sense
set_si_delay_analysis
set_size_only
set_snap_setting
set_steady_state_resistance
set_svf
set_switching_activity
set_system_mode
set_technology
set_temperature
set_testability_configuration
set_threshold_voltage_group_type
set_timing_derate
set_tlu_plus_file
set_tlu_plus_files
set_top_implementation_options
set_ungroup
set_units
set_user_attribute
set_verification_information
set_verilog_top_cell
set_via_ladder_candidate
set_voltage
set_vsdc
set_wire_load_mode
set_wire_load_model
set_wire_resolution
setop_intersection
setop_restrict
setop_union
setvar
shell_is_in_exploration_mode
shell_is_in_topographical_mode
shell_is_in_upf_mode
shift
si2drAttrGetAttrType
si2drAttrGetName
si2drComplexAttrGetValues
si2drGroupFindAttrByName
si2drGroupGetAttrs
si2drGroupGetGroupType
si2drGroupGetGroups
si2drIterNextAttr
si2drIterNextComplexValue
si2drIterNextGroup
si2drIterQuit
si2drObjectIsNull
si2drSimpleAttrGetBooleanValue
si2drSimpleAttrGetFloat64Value
si2drSimpleAttrGetInt32Value
si2drSimpleAttrGetStringValue
si2drSimpleAttrGetValueType
signoff_check_drc
signoff_fix_drc
size_cell
sizeof_collection
slack_dist
slack_distribution
slackin
slkdc
slkfix
slkreport
snap_object_shapes
sort_by_slack
sort_collection
source_if_exist
spefin
spefout
split_by
split_by_proc
split_by_space
split_paths
split_polygons
split_proc
sproc_get_macro_info
sproc_get_scenario_info
sproc_msg
sproc_pinfo
sproc_script_msg
sproc_script_start
sproc_script_stop
sproc_set_operating_conditions
sproc_source
sproc_xfer
srcDeselectAll
srcFndSigCreate
srcFndSignalSearch
start_hosts
steps_list
suppress_message
svg_attr
svg_blk
svg_buf
svg_connect
svg_create_clock
svg_flop
svg_icg
svg_in_pin
svg_init
svg_inv
svg_mux
svg_out_pin
svg_port
synthesize_clock_tree
synthesize_clock_trees
synthesize_multisource_global_clock_trees
tbl_add_values_to_col
tbl_add_values_to_row
tbl_get_cols
tbl_get_column
tbl_get_rows
tbl_set_col_attr
tbl_set_cols
tbl_set_rows
tcl_set_command_name_echo
tclmode
timing_library
tk_getOpenFile
tmu
tobx_list
toolarea_begin
toolarea_end
uniquify
uniquify_endpoints
unsuppress_message
update_isolation_rules
update_level_shifter_rules
update_noise
update_nominal_condition
update_power
update_power_domain
update_power_mode
update_power_switch_rule
update_timing
update_trend_db
upf_rp_power_domains
upf_rp_supply_ports
upf_version
upfin
usage
verilogin
verilogout
where_script
winfo
write
write_app_var
write_app_vars
write_by_id
write_changes
write_checksum
write_dc_script
write_def
write_file
write_floorplan
write_icc2_files
write_lib
write_list_to_file
write_mapped_points
write_milkyway
write_oasis
write_parasitics
write_physical_constraints
write_pin_constraints
write_scan_def
write_sdc
write_sdf
write_tech_file
write_test_model
write_test_protocol
write_verification_information
write_verilog
