 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: T-2022.03
Date   : Mon Jan  2 00:24:07 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: img_reg[1][12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cdata_wr_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  img_reg[1][12]/CK (DFFRX1)               0.00       0.50 r
  img_reg[1][12]/Q (DFFRX1)                0.96       1.46 r
  U1232/Y (XNOR2X1)                        0.74       2.20 r
  U3147/Y (INVX3)                          0.24       2.44 f
  U3224/Y (MXI2X1)                         0.28       2.72 r
  U2085/S (ADDFXL)                         0.82       3.54 r
  U2289/CO (ADDFX2)                        0.55       4.09 r
  U3278/CO (ADDFX2)                        0.48       4.57 r
  U2512/S (ADDFXL)                         0.81       5.37 r
  U3357/S (ADDFX1)                         0.48       5.86 r
  U3358/CO (ADDFXL)                        0.78       6.64 r
  U3369/S (ADDFX1)                         0.51       7.15 f
  U3370/CO (ADDFX1)                        0.37       7.52 f
  U3412/S (ADDFX2)                         0.58       8.10 f
  U4109/Y (NAND2X1)                        0.32       8.42 r
  U4110/Y (INVX3)                          0.16       8.58 f
  U1778/Y (AOI21X2)                        0.19       8.77 r
  U4112/Y (OAI21X2)                        0.14       8.91 f
  U1787/Y (AOI21X4)                        0.16       9.07 r
  U1806/Y (OAI21X4)                        0.10       9.18 f
  U4113/Y (AOI21X4)                        0.17       9.35 r
  U4193/Y (OAI21X4)                        0.11       9.46 f
  U4213/Y (XNOR2X4)                        0.13       9.59 f
  U1395/Y (INVX6)                          0.07       9.66 r
  U4214/Y (AND2X8)                         0.30       9.95 r
  U2660/Y (OAI2BB1X2)                      0.21      10.16 r
  cdata_wr_reg[6]/D (DFFRX1)               0.00      10.16 r
  data arrival time                                  10.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  cdata_wr_reg[6]/CK (DFFRX1)              0.00      10.40 r
  library setup time                      -0.24      10.16
  data required time                                 10.16
  -----------------------------------------------------------
  data required time                                 10.16
  data arrival time                                 -10.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
