 
****************************************
Report : qor
Design : SCC_4LC_decoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 18:03:43 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.05
  Critical Path Slack:           0.55
  Critical Path Clk Period:      0.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         78
  Leaf Cell Count:                313
  Buf/Inv Cell Count:              15
  Buf Cell Count:                   0
  Inv Cell Count:                  15
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       313
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      284.423998
  Noncombinational Area:     0.000000
  Buf/Inv Area:              5.040000
  Total Buffer Area:             0.00
  Total Inverter Area:           5.04
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               284.423998
  Design Area:             284.423998


  Design Rules
  -----------------------------------
  Total Number of Nets:           393
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.24
  Logic Optimization:                  0.31
  Mapping Optimization:                2.16
  -----------------------------------------
  Overall Compile Time:               21.02
  Overall Compile Wall Clock Time:    21.46

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
