// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_load_graph (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        node_feature_in,
        edge_list_in,
        out_nodes_features_skip_concat_bias_V_0_address1,
        out_nodes_features_skip_concat_bias_V_0_ce1,
        out_nodes_features_skip_concat_bias_V_0_we1,
        out_nodes_features_skip_concat_bias_V_0_d1,
        out_nodes_features_skip_concat_bias_V_1_address1,
        out_nodes_features_skip_concat_bias_V_1_ce1,
        out_nodes_features_skip_concat_bias_V_1_we1,
        out_nodes_features_skip_concat_bias_V_1_d1,
        out_nodes_features_skip_concat_bias_V_2_address1,
        out_nodes_features_skip_concat_bias_V_2_ce1,
        out_nodes_features_skip_concat_bias_V_2_we1,
        out_nodes_features_skip_concat_bias_V_2_d1,
        out_nodes_features_skip_concat_bias_V_3_address1,
        out_nodes_features_skip_concat_bias_V_3_ce1,
        out_nodes_features_skip_concat_bias_V_3_we1,
        out_nodes_features_skip_concat_bias_V_3_d1,
        out_nodes_features_skip_concat_bias_V_4_address1,
        out_nodes_features_skip_concat_bias_V_4_ce1,
        out_nodes_features_skip_concat_bias_V_4_we1,
        out_nodes_features_skip_concat_bias_V_4_d1,
        out_nodes_features_skip_concat_bias_V_5_address1,
        out_nodes_features_skip_concat_bias_V_5_ce1,
        out_nodes_features_skip_concat_bias_V_5_we1,
        out_nodes_features_skip_concat_bias_V_5_d1,
        out_nodes_features_skip_concat_bias_V_6_address1,
        out_nodes_features_skip_concat_bias_V_6_ce1,
        out_nodes_features_skip_concat_bias_V_6_we1,
        out_nodes_features_skip_concat_bias_V_6_d1,
        out_nodes_features_skip_concat_bias_V_7_address1,
        out_nodes_features_skip_concat_bias_V_7_ce1,
        out_nodes_features_skip_concat_bias_V_7_we1,
        out_nodes_features_skip_concat_bias_V_7_d1,
        out_nodes_features_skip_concat_bias_V_8_address1,
        out_nodes_features_skip_concat_bias_V_8_ce1,
        out_nodes_features_skip_concat_bias_V_8_we1,
        out_nodes_features_skip_concat_bias_V_8_d1,
        edge_list_address1,
        edge_list_ce1,
        edge_list_we1,
        edge_list_d1
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [63:0] m_axi_mem_AWADDR;
output  [0:0] m_axi_mem_AWID;
output  [31:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [0:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [31:0] m_axi_mem_WDATA;
output  [3:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [0:0] m_axi_mem_WID;
output  [0:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [63:0] m_axi_mem_ARADDR;
output  [0:0] m_axi_mem_ARID;
output  [31:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [0:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [31:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [0:0] m_axi_mem_RID;
input  [0:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [0:0] m_axi_mem_BID;
input  [0:0] m_axi_mem_BUSER;
input  [63:0] node_feature_in;
input  [63:0] edge_list_in;
output  [6:0] out_nodes_features_skip_concat_bias_V_0_address1;
output   out_nodes_features_skip_concat_bias_V_0_ce1;
output   out_nodes_features_skip_concat_bias_V_0_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_0_d1;
output  [6:0] out_nodes_features_skip_concat_bias_V_1_address1;
output   out_nodes_features_skip_concat_bias_V_1_ce1;
output   out_nodes_features_skip_concat_bias_V_1_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_1_d1;
output  [6:0] out_nodes_features_skip_concat_bias_V_2_address1;
output   out_nodes_features_skip_concat_bias_V_2_ce1;
output   out_nodes_features_skip_concat_bias_V_2_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_2_d1;
output  [6:0] out_nodes_features_skip_concat_bias_V_3_address1;
output   out_nodes_features_skip_concat_bias_V_3_ce1;
output   out_nodes_features_skip_concat_bias_V_3_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_3_d1;
output  [6:0] out_nodes_features_skip_concat_bias_V_4_address1;
output   out_nodes_features_skip_concat_bias_V_4_ce1;
output   out_nodes_features_skip_concat_bias_V_4_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_4_d1;
output  [6:0] out_nodes_features_skip_concat_bias_V_5_address1;
output   out_nodes_features_skip_concat_bias_V_5_ce1;
output   out_nodes_features_skip_concat_bias_V_5_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_5_d1;
output  [6:0] out_nodes_features_skip_concat_bias_V_6_address1;
output   out_nodes_features_skip_concat_bias_V_6_ce1;
output   out_nodes_features_skip_concat_bias_V_6_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_6_d1;
output  [6:0] out_nodes_features_skip_concat_bias_V_7_address1;
output   out_nodes_features_skip_concat_bias_V_7_ce1;
output   out_nodes_features_skip_concat_bias_V_7_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_7_d1;
output  [6:0] out_nodes_features_skip_concat_bias_V_8_address1;
output   out_nodes_features_skip_concat_bias_V_8_ce1;
output   out_nodes_features_skip_concat_bias_V_8_we1;
output  [27:0] out_nodes_features_skip_concat_bias_V_8_d1;
output  [9:0] edge_list_address1;
output   edge_list_ce1;
output   edge_list_we1;
output  [31:0] edge_list_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_mem_ARVALID;
reg[63:0] m_axi_mem_ARADDR;
reg[0:0] m_axi_mem_ARID;
reg[31:0] m_axi_mem_ARLEN;
reg[2:0] m_axi_mem_ARSIZE;
reg[1:0] m_axi_mem_ARBURST;
reg[1:0] m_axi_mem_ARLOCK;
reg[3:0] m_axi_mem_ARCACHE;
reg[2:0] m_axi_mem_ARPROT;
reg[3:0] m_axi_mem_ARQOS;
reg[3:0] m_axi_mem_ARREGION;
reg[0:0] m_axi_mem_ARUSER;
reg m_axi_mem_RREADY;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state10;
wire  signed [61:0] trunc_ln_fu_238_p4;
reg   [61:0] trunc_ln_reg_280;
wire  signed [61:0] trunc_ln1_fu_259_p4;
reg   [61:0] trunc_ln1_reg_290;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_done;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_idle;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_ready;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWVALID;
wire   [63:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWADDR;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWID;
wire   [31:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWLEN;
wire   [2:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWSIZE;
wire   [1:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWBURST;
wire   [1:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWLOCK;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWCACHE;
wire   [2:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWPROT;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWQOS;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWREGION;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWUSER;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WVALID;
wire   [31:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WDATA;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WSTRB;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WLAST;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WID;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WUSER;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARVALID;
wire   [63:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARADDR;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARID;
wire   [31:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARLEN;
wire   [2:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARSIZE;
wire   [1:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARBURST;
wire   [1:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARLOCK;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARCACHE;
wire   [2:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARPROT;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARQOS;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARREGION;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARUSER;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_RREADY;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_BREADY;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_d1;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_d1;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_d1;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_d1;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_d1;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_d1;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_d1;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_d1;
wire   [6:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_we1;
wire   [27:0] grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_d1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_done;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_idle;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_ready;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWVALID;
wire   [63:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWADDR;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWID;
wire   [31:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWLEN;
wire   [2:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWSIZE;
wire   [1:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWBURST;
wire   [1:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWLOCK;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWCACHE;
wire   [2:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWPROT;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWQOS;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWREGION;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWUSER;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WVALID;
wire   [31:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WDATA;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WSTRB;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WLAST;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WID;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WUSER;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARVALID;
wire   [63:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARADDR;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARID;
wire   [31:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARLEN;
wire   [2:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARSIZE;
wire   [1:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARBURST;
wire   [1:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARLOCK;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARCACHE;
wire   [2:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARPROT;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARQOS;
wire   [3:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARREGION;
wire   [0:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARUSER;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_RREADY;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_BREADY;
wire   [9:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_address1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_ce1;
wire    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_we1;
wire   [31:0] grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_d1;
reg    grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire  signed [63:0] sext_ln348_fu_248_p1;
wire  signed [63:0] sext_ln354_fu_269_p1;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start_reg = 1'b0;
#0 grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start_reg = 1'b0;
end

GAT_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2 grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start),
    .ap_done(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_done),
    .ap_idle(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_idle),
    .ap_ready(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_ready),
    .m_axi_mem_AWVALID(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(m_axi_mem_ARREADY),
    .m_axi_mem_ARADDR(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(m_axi_mem_RVALID),
    .m_axi_mem_RREADY(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(m_axi_mem_RDATA),
    .m_axi_mem_RLAST(m_axi_mem_RLAST),
    .m_axi_mem_RID(m_axi_mem_RID),
    .m_axi_mem_RUSER(m_axi_mem_RUSER),
    .m_axi_mem_RRESP(m_axi_mem_RRESP),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln348(trunc_ln_reg_280),
    .out_nodes_features_skip_concat_bias_V_0_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_address1),
    .out_nodes_features_skip_concat_bias_V_0_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_ce1),
    .out_nodes_features_skip_concat_bias_V_0_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_we1),
    .out_nodes_features_skip_concat_bias_V_0_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_d1),
    .out_nodes_features_skip_concat_bias_V_1_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_address1),
    .out_nodes_features_skip_concat_bias_V_1_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_ce1),
    .out_nodes_features_skip_concat_bias_V_1_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_we1),
    .out_nodes_features_skip_concat_bias_V_1_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_d1),
    .out_nodes_features_skip_concat_bias_V_2_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_address1),
    .out_nodes_features_skip_concat_bias_V_2_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_ce1),
    .out_nodes_features_skip_concat_bias_V_2_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_we1),
    .out_nodes_features_skip_concat_bias_V_2_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_d1),
    .out_nodes_features_skip_concat_bias_V_3_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_address1),
    .out_nodes_features_skip_concat_bias_V_3_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_ce1),
    .out_nodes_features_skip_concat_bias_V_3_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_we1),
    .out_nodes_features_skip_concat_bias_V_3_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_d1),
    .out_nodes_features_skip_concat_bias_V_4_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_address1),
    .out_nodes_features_skip_concat_bias_V_4_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_ce1),
    .out_nodes_features_skip_concat_bias_V_4_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_we1),
    .out_nodes_features_skip_concat_bias_V_4_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_d1),
    .out_nodes_features_skip_concat_bias_V_5_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_address1),
    .out_nodes_features_skip_concat_bias_V_5_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_ce1),
    .out_nodes_features_skip_concat_bias_V_5_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_we1),
    .out_nodes_features_skip_concat_bias_V_5_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_d1),
    .out_nodes_features_skip_concat_bias_V_6_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_address1),
    .out_nodes_features_skip_concat_bias_V_6_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_ce1),
    .out_nodes_features_skip_concat_bias_V_6_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_we1),
    .out_nodes_features_skip_concat_bias_V_6_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_d1),
    .out_nodes_features_skip_concat_bias_V_7_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_address1),
    .out_nodes_features_skip_concat_bias_V_7_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_ce1),
    .out_nodes_features_skip_concat_bias_V_7_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_we1),
    .out_nodes_features_skip_concat_bias_V_7_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_d1),
    .out_nodes_features_skip_concat_bias_V_8_address1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_address1),
    .out_nodes_features_skip_concat_bias_V_8_ce1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_ce1),
    .out_nodes_features_skip_concat_bias_V_8_we1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_we1),
    .out_nodes_features_skip_concat_bias_V_8_d1(grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_d1)
);

GAT_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_354_3 grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start),
    .ap_done(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_done),
    .ap_idle(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_idle),
    .ap_ready(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_ready),
    .m_axi_mem_AWVALID(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(m_axi_mem_ARREADY),
    .m_axi_mem_ARADDR(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(m_axi_mem_RVALID),
    .m_axi_mem_RREADY(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(m_axi_mem_RDATA),
    .m_axi_mem_RLAST(m_axi_mem_RLAST),
    .m_axi_mem_RID(m_axi_mem_RID),
    .m_axi_mem_RUSER(m_axi_mem_RUSER),
    .m_axi_mem_RRESP(m_axi_mem_RRESP),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln354(trunc_ln1_reg_290),
    .edge_list_address1(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_address1),
    .edge_list_ce1(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_ce1),
    .edge_list_we1(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_we1),
    .edge_list_d1(grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_ready == 1'b1)) begin
            grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_ready == 1'b1)) begin
            grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln1_reg_290 <= {{edge_list_in[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_280 <= {{node_feature_in[63:2]}};
    end
end

always @ (*) begin
    if ((m_axi_mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_mem_ARADDR = sext_ln354_fu_269_p1;
    end else if ((~((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_mem_ARADDR = sext_ln348_fu_248_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARADDR = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARADDR = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARADDR;
    end else begin
        m_axi_mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARBURST = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARBURST = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARBURST;
    end else begin
        m_axi_mem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARCACHE = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARCACHE = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARCACHE;
    end else begin
        m_axi_mem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARID = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARID = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARID;
    end else begin
        m_axi_mem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_mem_ARLEN = 32'd80;
    end else if ((~((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_mem_ARLEN = 32'd171;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARLEN = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARLEN = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARLEN;
    end else begin
        m_axi_mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARLOCK = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARLOCK = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARLOCK;
    end else begin
        m_axi_mem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARPROT = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARPROT = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARPROT;
    end else begin
        m_axi_mem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARQOS = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARQOS = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARQOS;
    end else begin
        m_axi_mem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARREGION = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARREGION = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARREGION;
    end else begin
        m_axi_mem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARSIZE = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARSIZE = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARSIZE;
    end else begin
        m_axi_mem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARUSER = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARUSER = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARUSER;
    end else begin
        m_axi_mem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | (~((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        m_axi_mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_ARVALID = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_ARVALID = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_ARVALID;
    end else begin
        m_axi_mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_mem_RREADY = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_m_axi_mem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_mem_RREADY = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_m_axi_mem_RREADY;
    end else begin
        m_axi_mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign edge_list_address1 = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_address1;

assign edge_list_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_ce1;

assign edge_list_d1 = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_d1;

assign edge_list_we1 = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_edge_list_we1;

assign grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_ap_start_reg;

assign grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start = grp_load_graph_Pipeline_VITIS_LOOP_354_3_fu_229_ap_start_reg;

assign m_axi_mem_AWADDR = 64'd0;

assign m_axi_mem_AWBURST = 2'd0;

assign m_axi_mem_AWCACHE = 4'd0;

assign m_axi_mem_AWID = 1'd0;

assign m_axi_mem_AWLEN = 32'd0;

assign m_axi_mem_AWLOCK = 2'd0;

assign m_axi_mem_AWPROT = 3'd0;

assign m_axi_mem_AWQOS = 4'd0;

assign m_axi_mem_AWREGION = 4'd0;

assign m_axi_mem_AWSIZE = 3'd0;

assign m_axi_mem_AWUSER = 1'd0;

assign m_axi_mem_AWVALID = 1'b0;

assign m_axi_mem_BREADY = 1'b0;

assign m_axi_mem_WDATA = 32'd0;

assign m_axi_mem_WID = 1'd0;

assign m_axi_mem_WLAST = 1'b0;

assign m_axi_mem_WSTRB = 4'd0;

assign m_axi_mem_WUSER = 1'd0;

assign m_axi_mem_WVALID = 1'b0;

assign out_nodes_features_skip_concat_bias_V_0_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_address1;

assign out_nodes_features_skip_concat_bias_V_0_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_ce1;

assign out_nodes_features_skip_concat_bias_V_0_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_d1;

assign out_nodes_features_skip_concat_bias_V_0_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_0_we1;

assign out_nodes_features_skip_concat_bias_V_1_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_address1;

assign out_nodes_features_skip_concat_bias_V_1_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_ce1;

assign out_nodes_features_skip_concat_bias_V_1_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_d1;

assign out_nodes_features_skip_concat_bias_V_1_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_1_we1;

assign out_nodes_features_skip_concat_bias_V_2_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_address1;

assign out_nodes_features_skip_concat_bias_V_2_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_ce1;

assign out_nodes_features_skip_concat_bias_V_2_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_d1;

assign out_nodes_features_skip_concat_bias_V_2_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_2_we1;

assign out_nodes_features_skip_concat_bias_V_3_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_address1;

assign out_nodes_features_skip_concat_bias_V_3_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_ce1;

assign out_nodes_features_skip_concat_bias_V_3_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_d1;

assign out_nodes_features_skip_concat_bias_V_3_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_3_we1;

assign out_nodes_features_skip_concat_bias_V_4_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_address1;

assign out_nodes_features_skip_concat_bias_V_4_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_ce1;

assign out_nodes_features_skip_concat_bias_V_4_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_d1;

assign out_nodes_features_skip_concat_bias_V_4_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_4_we1;

assign out_nodes_features_skip_concat_bias_V_5_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_address1;

assign out_nodes_features_skip_concat_bias_V_5_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_ce1;

assign out_nodes_features_skip_concat_bias_V_5_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_d1;

assign out_nodes_features_skip_concat_bias_V_5_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_5_we1;

assign out_nodes_features_skip_concat_bias_V_6_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_address1;

assign out_nodes_features_skip_concat_bias_V_6_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_ce1;

assign out_nodes_features_skip_concat_bias_V_6_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_d1;

assign out_nodes_features_skip_concat_bias_V_6_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_6_we1;

assign out_nodes_features_skip_concat_bias_V_7_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_address1;

assign out_nodes_features_skip_concat_bias_V_7_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_ce1;

assign out_nodes_features_skip_concat_bias_V_7_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_d1;

assign out_nodes_features_skip_concat_bias_V_7_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_7_we1;

assign out_nodes_features_skip_concat_bias_V_8_address1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_address1;

assign out_nodes_features_skip_concat_bias_V_8_ce1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_ce1;

assign out_nodes_features_skip_concat_bias_V_8_d1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_d1;

assign out_nodes_features_skip_concat_bias_V_8_we1 = grp_load_graph_Pipeline_VITIS_LOOP_348_1_VITIS_LOOP_349_2_fu_204_out_nodes_features_skip_concat_bias_V_8_we1;

assign sext_ln348_fu_248_p1 = trunc_ln_fu_238_p4;

assign sext_ln354_fu_269_p1 = trunc_ln1_fu_259_p4;

assign trunc_ln1_fu_259_p4 = {{edge_list_in[63:2]}};

assign trunc_ln_fu_238_p4 = {{node_feature_in[63:2]}};

endmodule //GAT_compute_one_graph_load_graph
