ARM GAS  /tmp/ccV2zSLM.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"main.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Core/Src/main.c"
  21              		.section	.text.MX_GPIO_Init,"ax",%progbits
  22              		.align	1
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB163:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
ARM GAS  /tmp/ccV2zSLM.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  44:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** UART_HandleTypeDef huart3;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MX_GPIO_Init(void);
  55:Core/Src/main.c **** static void MX_I2C1_Init(void);
  56:Core/Src/main.c **** static void MX_I2C2_Init(void);
  57:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  58:Core/Src/main.c **** static void MX_ICACHE_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** int _write(int file, char *ptr, int len) {
  66:Core/Src/main.c ****     static uint8_t rc = USBD_OK;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****     do {
  69:Core/Src/main.c ****         rc = CDC_Transmit_FS((uint8_t*)ptr, len);
  70:Core/Src/main.c ****     } while (USBD_BUSY == rc);
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****     if (USBD_FAIL == rc) {
  73:Core/Src/main.c ****         /// NOTE: Should never reach here.
  74:Core/Src/main.c ****         /// TODO: Handle this error.
  75:Core/Src/main.c ****         return 0;
  76:Core/Src/main.c ****     }
  77:Core/Src/main.c ****     return len;
  78:Core/Src/main.c **** }
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** // int fputc(int ch, FILE *f)
  81:Core/Src/main.c **** // {
  82:Core/Src/main.c **** //     if(ch == '\n') {
  83:Core/Src/main.c **** //       uint8_t ret = '\r';
  84:Core/Src/main.c **** //       CDC_Transmit_FS(&ret, 1);
  85:Core/Src/main.c **** //     }
  86:Core/Src/main.c **** //     CDC_Transmit_FS((uint8_t*)&ch, 1);
  87:Core/Src/main.c **** //     return ch;
ARM GAS  /tmp/ccV2zSLM.s 			page 3


  88:Core/Src/main.c **** // }
  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /* USER CODE END 0 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /**
  93:Core/Src/main.c ****   * @brief  The application entry point.
  94:Core/Src/main.c ****   * @retval int
  95:Core/Src/main.c ****   */
  96:Core/Src/main.c **** int main(void)
  97:Core/Src/main.c **** {
  98:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 105:Core/Src/main.c ****   HAL_Init();
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE END Init */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* Configure the system clock */
 112:Core/Src/main.c ****   SystemClock_Config();
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* USER CODE END SysInit */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* Initialize all configured peripherals */
 119:Core/Src/main.c ****   MX_GPIO_Init();
 120:Core/Src/main.c ****   MX_I2C1_Init();
 121:Core/Src/main.c ****   MX_I2C2_Init();
 122:Core/Src/main.c ****   MX_USART3_UART_Init();
 123:Core/Src/main.c ****   MX_ICACHE_Init();
 124:Core/Src/main.c ****   MX_USB_Device_Init();
 125:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 126:Core/Src/main.c ****   HAL_Delay(2000);
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   printf("\r\nStart !\r\n");
 129:Core/Src/main.c ****   IS31FL3737_init(161);
 130:Core/Src/main.c ****   IS31FL3737_init(191);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   shell_start();
 133:Core/Src/main.c ****   /* USER CODE END 2 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Infinite loop */
 136:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 137:Core/Src/main.c ****   while (1)
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     /* USER CODE END WHILE */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 142:Core/Src/main.c ****     //printf("[main]Hello World! \r\n");
 143:Core/Src/main.c ****     printf("Hello World!\r\n");
 144:Core/Src/main.c ****     HAL_Delay(1000);
ARM GAS  /tmp/ccV2zSLM.s 			page 4


 145:Core/Src/main.c ****   }
 146:Core/Src/main.c ****   /* USER CODE END 3 */
 147:Core/Src/main.c **** }
 148:Core/Src/main.c **** 
 149:Core/Src/main.c **** /**
 150:Core/Src/main.c ****   * @brief System Clock Configuration
 151:Core/Src/main.c ****   * @retval None
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c **** void SystemClock_Config(void)
 154:Core/Src/main.c **** {
 155:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 156:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 166:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 179:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 187:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 188:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 189:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c **** }
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** /**
 200:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 201:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccV2zSLM.s 			page 5


 202:Core/Src/main.c ****   * @retval None
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c **** static void MX_I2C1_Init(void)
 205:Core/Src/main.c **** {
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 214:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 215:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00303D5B;
 216:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 217:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 218:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 219:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 220:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 221:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 222:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 223:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****     Error_Handler();
 226:Core/Src/main.c ****   }
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /** Configure Analogue filter
 229:Core/Src/main.c ****   */
 230:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /** Configure Digital filter
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** }
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** /**
 248:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 249:Core/Src/main.c ****   * @param None
 250:Core/Src/main.c ****   * @retval None
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c **** static void MX_I2C2_Init(void)
 253:Core/Src/main.c **** {
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 258:Core/Src/main.c **** 
ARM GAS  /tmp/ccV2zSLM.s 			page 6


 259:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 262:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 263:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00303D5B;
 264:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 265:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 266:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 267:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 268:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 269:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 270:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 271:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 272:Core/Src/main.c ****   {
 273:Core/Src/main.c ****     Error_Handler();
 274:Core/Src/main.c ****   }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /** Configure Analogue filter
 277:Core/Src/main.c ****   */
 278:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 279:Core/Src/main.c ****   {
 280:Core/Src/main.c ****     Error_Handler();
 281:Core/Src/main.c ****   }
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /** Configure Digital filter
 284:Core/Src/main.c ****   */
 285:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 286:Core/Src/main.c ****   {
 287:Core/Src/main.c ****     Error_Handler();
 288:Core/Src/main.c ****   }
 289:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c **** }
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** /**
 296:Core/Src/main.c ****   * @brief ICACHE Initialization Function
 297:Core/Src/main.c ****   * @param None
 298:Core/Src/main.c ****   * @retval None
 299:Core/Src/main.c ****   */
 300:Core/Src/main.c **** static void MX_ICACHE_Init(void)
 301:Core/Src/main.c **** {
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 0 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 0 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 1 */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 1 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /** Enable instruction cache in 1-way (direct mapped cache)
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c ****   if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 314:Core/Src/main.c ****   {
 315:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccV2zSLM.s 			page 7


 316:Core/Src/main.c ****   }
 317:Core/Src/main.c ****   if (HAL_ICACHE_Enable() != HAL_OK)
 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 2 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE END ICACHE_Init 2 */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c **** }
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** /**
 328:Core/Src/main.c ****   * @brief USART3 Initialization Function
 329:Core/Src/main.c ****   * @param None
 330:Core/Src/main.c ****   * @retval None
 331:Core/Src/main.c ****   */
 332:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 333:Core/Src/main.c **** {
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 342:Core/Src/main.c ****   huart3.Instance = USART3;
 343:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 344:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 345:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 346:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 347:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 348:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 349:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 350:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 351:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 352:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 353:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 354:Core/Src/main.c ****   {
 355:Core/Src/main.c ****     Error_Handler();
 356:Core/Src/main.c ****   }
 357:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 358:Core/Src/main.c ****   {
 359:Core/Src/main.c ****     Error_Handler();
 360:Core/Src/main.c ****   }
 361:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 362:Core/Src/main.c ****   {
 363:Core/Src/main.c ****     Error_Handler();
 364:Core/Src/main.c ****   }
 365:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 366:Core/Src/main.c ****   {
 367:Core/Src/main.c ****     Error_Handler();
 368:Core/Src/main.c ****   }
 369:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 372:Core/Src/main.c **** 
ARM GAS  /tmp/ccV2zSLM.s 			page 8


 373:Core/Src/main.c **** }
 374:Core/Src/main.c **** 
 375:Core/Src/main.c **** /**
 376:Core/Src/main.c ****   * @brief GPIO Initialization Function
 377:Core/Src/main.c ****   * @param None
 378:Core/Src/main.c ****   * @retval None
 379:Core/Src/main.c ****   */
 380:Core/Src/main.c **** static void MX_GPIO_Init(void)
 381:Core/Src/main.c **** {
  29              		.loc 1 381 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 8BB0     		sub	sp, sp, #44
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 64
 382:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 382 3 view .LVU1
  45              		.loc 1 382 20 is_stmt 0 view .LVU2
  46 0004 0024     		movs	r4, #0
  47 0006 0594     		str	r4, [sp, #20]
  48 0008 0694     		str	r4, [sp, #24]
  49 000a 0794     		str	r4, [sp, #28]
  50 000c 0894     		str	r4, [sp, #32]
  51 000e 0994     		str	r4, [sp, #36]
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 385:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 385 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 385 3 view .LVU4
  55              		.loc 1 385 3 view .LVU5
  56 0010 2F4B     		ldr	r3, .L3
  57 0012 DA6C     		ldr	r2, [r3, #76]
  58 0014 42F00402 		orr	r2, r2, #4
  59 0018 DA64     		str	r2, [r3, #76]
  60              		.loc 1 385 3 view .LVU6
  61 001a DA6C     		ldr	r2, [r3, #76]
  62 001c 02F00402 		and	r2, r2, #4
  63 0020 0192     		str	r2, [sp, #4]
  64              		.loc 1 385 3 view .LVU7
  65 0022 019A     		ldr	r2, [sp, #4]
  66              	.LBE4:
  67              		.loc 1 385 3 view .LVU8
 386:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  68              		.loc 1 386 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 386 3 view .LVU10
  71              		.loc 1 386 3 view .LVU11
ARM GAS  /tmp/ccV2zSLM.s 			page 9


  72 0024 DA6C     		ldr	r2, [r3, #76]
  73 0026 42F08002 		orr	r2, r2, #128
  74 002a DA64     		str	r2, [r3, #76]
  75              		.loc 1 386 3 view .LVU12
  76 002c DA6C     		ldr	r2, [r3, #76]
  77 002e 02F08002 		and	r2, r2, #128
  78 0032 0292     		str	r2, [sp, #8]
  79              		.loc 1 386 3 view .LVU13
  80 0034 029A     		ldr	r2, [sp, #8]
  81              	.LBE5:
  82              		.loc 1 386 3 view .LVU14
 387:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  83              		.loc 1 387 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 387 3 view .LVU16
  86              		.loc 1 387 3 view .LVU17
  87 0036 DA6C     		ldr	r2, [r3, #76]
  88 0038 42F00102 		orr	r2, r2, #1
  89 003c DA64     		str	r2, [r3, #76]
  90              		.loc 1 387 3 view .LVU18
  91 003e DA6C     		ldr	r2, [r3, #76]
  92 0040 02F00102 		and	r2, r2, #1
  93 0044 0392     		str	r2, [sp, #12]
  94              		.loc 1 387 3 view .LVU19
  95 0046 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 387 3 view .LVU20
 388:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 388 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 388 3 view .LVU22
 101              		.loc 1 388 3 view .LVU23
 102 0048 DA6C     		ldr	r2, [r3, #76]
 103 004a 42F00202 		orr	r2, r2, #2
 104 004e DA64     		str	r2, [r3, #76]
 105              		.loc 1 388 3 view .LVU24
 106 0050 DB6C     		ldr	r3, [r3, #76]
 107 0052 03F00203 		and	r3, r3, #2
 108 0056 0493     		str	r3, [sp, #16]
 109              		.loc 1 388 3 view .LVU25
 110 0058 049B     		ldr	r3, [sp, #16]
 111              	.LBE7:
 112              		.loc 1 388 3 view .LVU26
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 391:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, row_0_Pin|row_1_Pin|row_2_Pin|row_3_Pin
 113              		.loc 1 391 3 view .LVU27
 114 005a 1E4F     		ldr	r7, .L3+4
 115 005c 2246     		mov	r2, r4
 116 005e 3F21     		movs	r1, #63
 117 0060 3846     		mov	r0, r7
 118 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 119              	.LVL0:
 392:Core/Src/main.c ****                           |row_4_Pin|row_5_Pin, GPIO_PIN_RESET);
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, matrix_Pin, GPIO_PIN_SET);
 120              		.loc 1 394 3 view .LVU28
ARM GAS  /tmp/ccV2zSLM.s 			page 10


 121 0066 1C4E     		ldr	r6, .L3+8
 122 0068 0122     		movs	r2, #1
 123 006a 4FF48051 		mov	r1, #4096
 124 006e 3046     		mov	r0, r6
 125 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 126              	.LVL1:
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /*Configure GPIO pins : col_13_Pin col_0_Pin col_1_Pin col_2_Pin
 397:Core/Src/main.c ****                            col_3_Pin col_4_Pin col_5_Pin col_6_Pin
 398:Core/Src/main.c ****                            col_7_Pin col_8_Pin col_9_Pin col_10_Pin
 399:Core/Src/main.c ****                            col_11_Pin col_12_Pin */
 400:Core/Src/main.c ****   GPIO_InitStruct.Pin = col_13_Pin|col_0_Pin|col_1_Pin|col_2_Pin
 127              		.loc 1 400 3 view .LVU29
 128              		.loc 1 400 23 is_stmt 0 view .LVU30
 129 0074 43F6FF73 		movw	r3, #16383
 130 0078 0593     		str	r3, [sp, #20]
 401:Core/Src/main.c ****                           |col_3_Pin|col_4_Pin|col_5_Pin|col_6_Pin
 402:Core/Src/main.c ****                           |col_7_Pin|col_8_Pin|col_9_Pin|col_10_Pin
 403:Core/Src/main.c ****                           |col_11_Pin|col_12_Pin;
 404:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 131              		.loc 1 404 3 is_stmt 1 view .LVU31
 132              		.loc 1 404 24 is_stmt 0 view .LVU32
 133 007a 0694     		str	r4, [sp, #24]
 405:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 405 3 is_stmt 1 view .LVU33
 135              		.loc 1 405 24 is_stmt 0 view .LVU34
 136 007c 0794     		str	r4, [sp, #28]
 406:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 137              		.loc 1 406 3 is_stmt 1 view .LVU35
 138 007e 174D     		ldr	r5, .L3+12
 139 0080 05A9     		add	r1, sp, #20
 140 0082 2846     		mov	r0, r5
 141 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 142              	.LVL2:
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /*Configure GPIO pin : reset_radio_Pin */
 409:Core/Src/main.c ****   GPIO_InitStruct.Pin = reset_radio_Pin;
 143              		.loc 1 409 3 view .LVU36
 144              		.loc 1 409 23 is_stmt 0 view .LVU37
 145 0088 4FF40043 		mov	r3, #32768
 146 008c 0593     		str	r3, [sp, #20]
 410:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 147              		.loc 1 410 3 is_stmt 1 view .LVU38
 148              		.loc 1 410 24 is_stmt 0 view .LVU39
 149 008e 0223     		movs	r3, #2
 150 0090 0693     		str	r3, [sp, #24]
 411:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 151              		.loc 1 411 3 is_stmt 1 view .LVU40
 152              		.loc 1 411 24 is_stmt 0 view .LVU41
 153 0092 0794     		str	r4, [sp, #28]
 412:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 154              		.loc 1 412 3 is_stmt 1 view .LVU42
 155              		.loc 1 412 25 is_stmt 0 view .LVU43
 156 0094 0894     		str	r4, [sp, #32]
 413:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 157              		.loc 1 413 3 is_stmt 1 view .LVU44
 158              		.loc 1 413 29 is_stmt 0 view .LVU45
ARM GAS  /tmp/ccV2zSLM.s 			page 11


 159 0096 0F23     		movs	r3, #15
 160 0098 0993     		str	r3, [sp, #36]
 414:Core/Src/main.c ****   HAL_GPIO_Init(reset_radio_GPIO_Port, &GPIO_InitStruct);
 161              		.loc 1 414 3 is_stmt 1 view .LVU46
 162 009a 05A9     		add	r1, sp, #20
 163 009c 2846     		mov	r0, r5
 164 009e FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL3:
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /*Configure GPIO pins : row_0_Pin row_1_Pin row_2_Pin row_3_Pin
 417:Core/Src/main.c ****                            row_4_Pin row_5_Pin */
 418:Core/Src/main.c ****   GPIO_InitStruct.Pin = row_0_Pin|row_1_Pin|row_2_Pin|row_3_Pin
 166              		.loc 1 418 3 view .LVU47
 167              		.loc 1 418 23 is_stmt 0 view .LVU48
 168 00a2 3F23     		movs	r3, #63
 169 00a4 0593     		str	r3, [sp, #20]
 419:Core/Src/main.c ****                           |row_4_Pin|row_5_Pin;
 420:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 170              		.loc 1 420 3 is_stmt 1 view .LVU49
 171              		.loc 1 420 24 is_stmt 0 view .LVU50
 172 00a6 0125     		movs	r5, #1
 173 00a8 0695     		str	r5, [sp, #24]
 421:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 421 3 is_stmt 1 view .LVU51
 175              		.loc 1 421 24 is_stmt 0 view .LVU52
 176 00aa 0794     		str	r4, [sp, #28]
 422:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 177              		.loc 1 422 3 is_stmt 1 view .LVU53
 178              		.loc 1 422 25 is_stmt 0 view .LVU54
 179 00ac 0894     		str	r4, [sp, #32]
 423:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 423 3 is_stmt 1 view .LVU55
 181 00ae 05A9     		add	r1, sp, #20
 182 00b0 3846     		mov	r0, r7
 183 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL4:
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /*Configure GPIO pin : matrix_Pin */
 426:Core/Src/main.c ****   GPIO_InitStruct.Pin = matrix_Pin;
 185              		.loc 1 426 3 view .LVU56
 186              		.loc 1 426 23 is_stmt 0 view .LVU57
 187 00b6 4FF48053 		mov	r3, #4096
 188 00ba 0593     		str	r3, [sp, #20]
 427:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 189              		.loc 1 427 3 is_stmt 1 view .LVU58
 190              		.loc 1 427 24 is_stmt 0 view .LVU59
 191 00bc 0695     		str	r5, [sp, #24]
 428:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 192              		.loc 1 428 3 is_stmt 1 view .LVU60
 193              		.loc 1 428 24 is_stmt 0 view .LVU61
 194 00be 0795     		str	r5, [sp, #28]
 429:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195              		.loc 1 429 3 is_stmt 1 view .LVU62
 196              		.loc 1 429 25 is_stmt 0 view .LVU63
 197 00c0 0894     		str	r4, [sp, #32]
 430:Core/Src/main.c ****   HAL_GPIO_Init(matrix_GPIO_Port, &GPIO_InitStruct);
 198              		.loc 1 430 3 is_stmt 1 view .LVU64
ARM GAS  /tmp/ccV2zSLM.s 			page 12


 199 00c2 05A9     		add	r1, sp, #20
 200 00c4 3046     		mov	r0, r6
 201 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL5:
 431:Core/Src/main.c **** 
 432:Core/Src/main.c **** }
 203              		.loc 1 432 1 is_stmt 0 view .LVU65
 204 00ca 0BB0     		add	sp, sp, #44
 205              	.LCFI2:
 206              		.cfi_def_cfa_offset 20
 207              		@ sp needed
 208 00cc F0BD     		pop	{r4, r5, r6, r7, pc}
 209              	.L4:
 210 00ce 00BF     		.align	2
 211              	.L3:
 212 00d0 00100240 		.word	1073876992
 213 00d4 00000242 		.word	1107427328
 214 00d8 00040242 		.word	1107428352
 215 00dc 00080242 		.word	1107429376
 216              		.cfi_endproc
 217              	.LFE163:
 219              		.section	.text._write,"ax",%progbits
 220              		.align	1
 221              		.global	_write
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	_write:
 227              	.LVL6:
 228              	.LFB156:
  65:Core/Src/main.c ****     static uint8_t rc = USBD_OK;
 229              		.loc 1 65 42 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
  65:Core/Src/main.c ****     static uint8_t rc = USBD_OK;
 233              		.loc 1 65 42 is_stmt 0 view .LVU67
 234 0000 38B5     		push	{r3, r4, r5, lr}
 235              	.LCFI3:
 236              		.cfi_def_cfa_offset 16
 237              		.cfi_offset 3, -16
 238              		.cfi_offset 4, -12
 239              		.cfi_offset 5, -8
 240              		.cfi_offset 14, -4
 241 0002 0D46     		mov	r5, r1
 242 0004 1446     		mov	r4, r2
 243              	.LVL7:
 244              	.L6:
  66:Core/Src/main.c **** 
 245              		.loc 1 66 5 is_stmt 1 discriminator 1 view .LVU68
  68:Core/Src/main.c ****         rc = CDC_Transmit_FS((uint8_t*)ptr, len);
 246              		.loc 1 68 5 discriminator 1 view .LVU69
  69:Core/Src/main.c ****     } while (USBD_BUSY == rc);
 247              		.loc 1 69 9 discriminator 1 view .LVU70
  69:Core/Src/main.c ****     } while (USBD_BUSY == rc);
 248              		.loc 1 69 14 is_stmt 0 discriminator 1 view .LVU71
 249 0006 A1B2     		uxth	r1, r4
ARM GAS  /tmp/ccV2zSLM.s 			page 13


 250 0008 2846     		mov	r0, r5
 251 000a FFF7FEFF 		bl	CDC_Transmit_FS
 252              	.LVL8:
  69:Core/Src/main.c ****     } while (USBD_BUSY == rc);
 253              		.loc 1 69 12 discriminator 1 view .LVU72
 254 000e 054B     		ldr	r3, .L10
 255 0010 1870     		strb	r0, [r3]
  70:Core/Src/main.c **** 
 256              		.loc 1 70 24 is_stmt 1 discriminator 1 view .LVU73
 257 0012 0128     		cmp	r0, #1
 258 0014 F7D0     		beq	.L6
  72:Core/Src/main.c ****         /// NOTE: Should never reach here.
 259              		.loc 1 72 5 view .LVU74
  72:Core/Src/main.c ****         /// NOTE: Should never reach here.
 260              		.loc 1 72 8 is_stmt 0 view .LVU75
 261 0016 0328     		cmp	r0, #3
 262 0018 01D0     		beq	.L8
  77:Core/Src/main.c **** }
 263              		.loc 1 77 12 view .LVU76
 264 001a 2046     		mov	r0, r4
 265              	.L5:
  78:Core/Src/main.c **** 
 266              		.loc 1 78 1 view .LVU77
 267 001c 38BD     		pop	{r3, r4, r5, pc}
 268              	.LVL9:
 269              	.L8:
  75:Core/Src/main.c ****     }
 270              		.loc 1 75 16 view .LVU78
 271 001e 0020     		movs	r0, #0
 272 0020 FCE7     		b	.L5
 273              	.L11:
 274 0022 00BF     		.align	2
 275              	.L10:
 276 0024 00000000 		.word	rc.0
 277              		.cfi_endproc
 278              	.LFE156:
 280              		.section	.text.Error_Handler,"ax",%progbits
 281              		.align	1
 282              		.global	Error_Handler
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	Error_Handler:
 288              	.LFB164:
 433:Core/Src/main.c **** 
 434:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 435:Core/Src/main.c **** 
 436:Core/Src/main.c **** /* USER CODE END 4 */
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** /**
 439:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 440:Core/Src/main.c ****   * @retval None
 441:Core/Src/main.c ****   */
 442:Core/Src/main.c **** void Error_Handler(void)
 443:Core/Src/main.c **** {
 289              		.loc 1 443 1 is_stmt 1 view -0
 290              		.cfi_startproc
ARM GAS  /tmp/ccV2zSLM.s 			page 14


 291              		@ Volatile: function does not return.
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 444:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 445:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 446:Core/Src/main.c ****   __disable_irq();
 295              		.loc 1 446 3 view .LVU80
 296              	.LBB8:
 297              	.LBI8:
 298              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  /tmp/ccV2zSLM.s 			page 15


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/ccV2zSLM.s 			page 16


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /tmp/ccV2zSLM.s 			page 17


 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 299              		.loc 2 207 27 view .LVU81
 300              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 301              		.loc 2 209 3 view .LVU82
 302              		.syntax unified
 303              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 304 0000 72B6     		cpsid i
 305              	@ 0 "" 2
 306              		.thumb
ARM GAS  /tmp/ccV2zSLM.s 			page 18


 307              		.syntax unified
 308              	.L13:
 309              	.LBE9:
 310              	.LBE8:
 447:Core/Src/main.c ****   while (1)
 311              		.loc 1 447 3 discriminator 1 view .LVU83
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****   }
 312              		.loc 1 449 3 discriminator 1 view .LVU84
 447:Core/Src/main.c ****   while (1)
 313              		.loc 1 447 9 discriminator 1 view .LVU85
 314 0002 FEE7     		b	.L13
 315              		.cfi_endproc
 316              	.LFE164:
 318              		.section	.text.MX_I2C1_Init,"ax",%progbits
 319              		.align	1
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 324              	MX_I2C1_Init:
 325              	.LFB159:
 205:Core/Src/main.c **** 
 326              		.loc 1 205 1 view -0
 327              		.cfi_startproc
 328              		@ args = 0, pretend = 0, frame = 0
 329              		@ frame_needed = 0, uses_anonymous_args = 0
 330 0000 08B5     		push	{r3, lr}
 331              	.LCFI4:
 332              		.cfi_def_cfa_offset 8
 333              		.cfi_offset 3, -8
 334              		.cfi_offset 14, -4
 214:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00303D5B;
 335              		.loc 1 214 3 view .LVU87
 214:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00303D5B;
 336              		.loc 1 214 18 is_stmt 0 view .LVU88
 337 0002 1148     		ldr	r0, .L22
 338 0004 114B     		ldr	r3, .L22+4
 339 0006 0360     		str	r3, [r0]
 215:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 340              		.loc 1 215 3 is_stmt 1 view .LVU89
 215:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 341              		.loc 1 215 21 is_stmt 0 view .LVU90
 342 0008 114B     		ldr	r3, .L22+8
 343 000a 4360     		str	r3, [r0, #4]
 216:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 344              		.loc 1 216 3 is_stmt 1 view .LVU91
 216:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 345              		.loc 1 216 26 is_stmt 0 view .LVU92
 346 000c 0023     		movs	r3, #0
 347 000e 8360     		str	r3, [r0, #8]
 217:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 348              		.loc 1 217 3 is_stmt 1 view .LVU93
 217:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 349              		.loc 1 217 29 is_stmt 0 view .LVU94
 350 0010 0122     		movs	r2, #1
 351 0012 C260     		str	r2, [r0, #12]
 218:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
ARM GAS  /tmp/ccV2zSLM.s 			page 19


 352              		.loc 1 218 3 is_stmt 1 view .LVU95
 218:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 353              		.loc 1 218 30 is_stmt 0 view .LVU96
 354 0014 0361     		str	r3, [r0, #16]
 219:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 355              		.loc 1 219 3 is_stmt 1 view .LVU97
 219:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 356              		.loc 1 219 26 is_stmt 0 view .LVU98
 357 0016 4361     		str	r3, [r0, #20]
 220:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 358              		.loc 1 220 3 is_stmt 1 view .LVU99
 220:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 359              		.loc 1 220 31 is_stmt 0 view .LVU100
 360 0018 8361     		str	r3, [r0, #24]
 221:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 361              		.loc 1 221 3 is_stmt 1 view .LVU101
 221:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 362              		.loc 1 221 30 is_stmt 0 view .LVU102
 363 001a C361     		str	r3, [r0, #28]
 222:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 364              		.loc 1 222 3 is_stmt 1 view .LVU103
 222:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 365              		.loc 1 222 28 is_stmt 0 view .LVU104
 366 001c 0362     		str	r3, [r0, #32]
 223:Core/Src/main.c ****   {
 367              		.loc 1 223 3 is_stmt 1 view .LVU105
 223:Core/Src/main.c ****   {
 368              		.loc 1 223 7 is_stmt 0 view .LVU106
 369 001e FFF7FEFF 		bl	HAL_I2C_Init
 370              	.LVL10:
 223:Core/Src/main.c ****   {
 371              		.loc 1 223 6 view .LVU107
 372 0022 50B9     		cbnz	r0, .L19
 230:Core/Src/main.c ****   {
 373              		.loc 1 230 3 is_stmt 1 view .LVU108
 230:Core/Src/main.c ****   {
 374              		.loc 1 230 7 is_stmt 0 view .LVU109
 375 0024 0021     		movs	r1, #0
 376 0026 0848     		ldr	r0, .L22
 377 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 378              	.LVL11:
 230:Core/Src/main.c ****   {
 379              		.loc 1 230 6 view .LVU110
 380 002c 38B9     		cbnz	r0, .L20
 237:Core/Src/main.c ****   {
 381              		.loc 1 237 3 is_stmt 1 view .LVU111
 237:Core/Src/main.c ****   {
 382              		.loc 1 237 7 is_stmt 0 view .LVU112
 383 002e 0021     		movs	r1, #0
 384 0030 0548     		ldr	r0, .L22
 385 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 386              	.LVL12:
 237:Core/Src/main.c ****   {
 387              		.loc 1 237 6 view .LVU113
 388 0036 20B9     		cbnz	r0, .L21
 245:Core/Src/main.c **** 
 389              		.loc 1 245 1 view .LVU114
ARM GAS  /tmp/ccV2zSLM.s 			page 20


 390 0038 08BD     		pop	{r3, pc}
 391              	.L19:
 225:Core/Src/main.c ****   }
 392              		.loc 1 225 5 is_stmt 1 view .LVU115
 393 003a FFF7FEFF 		bl	Error_Handler
 394              	.LVL13:
 395              	.L20:
 232:Core/Src/main.c ****   }
 396              		.loc 1 232 5 view .LVU116
 397 003e FFF7FEFF 		bl	Error_Handler
 398              	.LVL14:
 399              	.L21:
 239:Core/Src/main.c ****   }
 400              		.loc 1 239 5 view .LVU117
 401 0042 FFF7FEFF 		bl	Error_Handler
 402              	.LVL15:
 403              	.L23:
 404 0046 00BF     		.align	2
 405              	.L22:
 406 0048 00000000 		.word	hi2c1
 407 004c 00540040 		.word	1073763328
 408 0050 5B3D3000 		.word	3161435
 409              		.cfi_endproc
 410              	.LFE159:
 412              		.section	.text.MX_I2C2_Init,"ax",%progbits
 413              		.align	1
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 418              	MX_I2C2_Init:
 419              	.LFB160:
 253:Core/Src/main.c **** 
 420              		.loc 1 253 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424 0000 08B5     		push	{r3, lr}
 425              	.LCFI5:
 426              		.cfi_def_cfa_offset 8
 427              		.cfi_offset 3, -8
 428              		.cfi_offset 14, -4
 262:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00303D5B;
 429              		.loc 1 262 3 view .LVU119
 262:Core/Src/main.c ****   hi2c2.Init.Timing = 0x00303D5B;
 430              		.loc 1 262 18 is_stmt 0 view .LVU120
 431 0002 1148     		ldr	r0, .L32
 432 0004 114B     		ldr	r3, .L32+4
 433 0006 0360     		str	r3, [r0]
 263:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 434              		.loc 1 263 3 is_stmt 1 view .LVU121
 263:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 435              		.loc 1 263 21 is_stmt 0 view .LVU122
 436 0008 114B     		ldr	r3, .L32+8
 437 000a 4360     		str	r3, [r0, #4]
 264:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 438              		.loc 1 264 3 is_stmt 1 view .LVU123
 264:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
ARM GAS  /tmp/ccV2zSLM.s 			page 21


 439              		.loc 1 264 26 is_stmt 0 view .LVU124
 440 000c 0023     		movs	r3, #0
 441 000e 8360     		str	r3, [r0, #8]
 265:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 442              		.loc 1 265 3 is_stmt 1 view .LVU125
 265:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 443              		.loc 1 265 29 is_stmt 0 view .LVU126
 444 0010 0122     		movs	r2, #1
 445 0012 C260     		str	r2, [r0, #12]
 266:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 446              		.loc 1 266 3 is_stmt 1 view .LVU127
 266:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 447              		.loc 1 266 30 is_stmt 0 view .LVU128
 448 0014 0361     		str	r3, [r0, #16]
 267:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 449              		.loc 1 267 3 is_stmt 1 view .LVU129
 267:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 450              		.loc 1 267 26 is_stmt 0 view .LVU130
 451 0016 4361     		str	r3, [r0, #20]
 268:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 452              		.loc 1 268 3 is_stmt 1 view .LVU131
 268:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 453              		.loc 1 268 31 is_stmt 0 view .LVU132
 454 0018 8361     		str	r3, [r0, #24]
 269:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 455              		.loc 1 269 3 is_stmt 1 view .LVU133
 269:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 456              		.loc 1 269 30 is_stmt 0 view .LVU134
 457 001a C361     		str	r3, [r0, #28]
 270:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 458              		.loc 1 270 3 is_stmt 1 view .LVU135
 270:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 459              		.loc 1 270 28 is_stmt 0 view .LVU136
 460 001c 0362     		str	r3, [r0, #32]
 271:Core/Src/main.c ****   {
 461              		.loc 1 271 3 is_stmt 1 view .LVU137
 271:Core/Src/main.c ****   {
 462              		.loc 1 271 7 is_stmt 0 view .LVU138
 463 001e FFF7FEFF 		bl	HAL_I2C_Init
 464              	.LVL16:
 271:Core/Src/main.c ****   {
 465              		.loc 1 271 6 view .LVU139
 466 0022 50B9     		cbnz	r0, .L29
 278:Core/Src/main.c ****   {
 467              		.loc 1 278 3 is_stmt 1 view .LVU140
 278:Core/Src/main.c ****   {
 468              		.loc 1 278 7 is_stmt 0 view .LVU141
 469 0024 0021     		movs	r1, #0
 470 0026 0848     		ldr	r0, .L32
 471 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 472              	.LVL17:
 278:Core/Src/main.c ****   {
 473              		.loc 1 278 6 view .LVU142
 474 002c 38B9     		cbnz	r0, .L30
 285:Core/Src/main.c ****   {
 475              		.loc 1 285 3 is_stmt 1 view .LVU143
 285:Core/Src/main.c ****   {
ARM GAS  /tmp/ccV2zSLM.s 			page 22


 476              		.loc 1 285 7 is_stmt 0 view .LVU144
 477 002e 0021     		movs	r1, #0
 478 0030 0548     		ldr	r0, .L32
 479 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 480              	.LVL18:
 285:Core/Src/main.c ****   {
 481              		.loc 1 285 6 view .LVU145
 482 0036 20B9     		cbnz	r0, .L31
 293:Core/Src/main.c **** 
 483              		.loc 1 293 1 view .LVU146
 484 0038 08BD     		pop	{r3, pc}
 485              	.L29:
 273:Core/Src/main.c ****   }
 486              		.loc 1 273 5 is_stmt 1 view .LVU147
 487 003a FFF7FEFF 		bl	Error_Handler
 488              	.LVL19:
 489              	.L30:
 280:Core/Src/main.c ****   }
 490              		.loc 1 280 5 view .LVU148
 491 003e FFF7FEFF 		bl	Error_Handler
 492              	.LVL20:
 493              	.L31:
 287:Core/Src/main.c ****   }
 494              		.loc 1 287 5 view .LVU149
 495 0042 FFF7FEFF 		bl	Error_Handler
 496              	.LVL21:
 497              	.L33:
 498 0046 00BF     		.align	2
 499              	.L32:
 500 0048 00000000 		.word	hi2c2
 501 004c 00580040 		.word	1073764352
 502 0050 5B3D3000 		.word	3161435
 503              		.cfi_endproc
 504              	.LFE160:
 506              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 507              		.align	1
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 512              	MX_USART3_UART_Init:
 513              	.LFB162:
 333:Core/Src/main.c **** 
 514              		.loc 1 333 1 view -0
 515              		.cfi_startproc
 516              		@ args = 0, pretend = 0, frame = 0
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518 0000 08B5     		push	{r3, lr}
 519              	.LCFI6:
 520              		.cfi_def_cfa_offset 8
 521              		.cfi_offset 3, -8
 522              		.cfi_offset 14, -4
 342:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 523              		.loc 1 342 3 view .LVU151
 342:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 524              		.loc 1 342 19 is_stmt 0 view .LVU152
 525 0002 1548     		ldr	r0, .L44
 526 0004 154B     		ldr	r3, .L44+4
ARM GAS  /tmp/ccV2zSLM.s 			page 23


 527 0006 0360     		str	r3, [r0]
 343:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 528              		.loc 1 343 3 is_stmt 1 view .LVU153
 343:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 529              		.loc 1 343 24 is_stmt 0 view .LVU154
 530 0008 4FF4E133 		mov	r3, #115200
 531 000c 4360     		str	r3, [r0, #4]
 344:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 532              		.loc 1 344 3 is_stmt 1 view .LVU155
 344:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 533              		.loc 1 344 26 is_stmt 0 view .LVU156
 534 000e 0023     		movs	r3, #0
 535 0010 8360     		str	r3, [r0, #8]
 345:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 536              		.loc 1 345 3 is_stmt 1 view .LVU157
 345:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 537              		.loc 1 345 24 is_stmt 0 view .LVU158
 538 0012 C360     		str	r3, [r0, #12]
 346:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 539              		.loc 1 346 3 is_stmt 1 view .LVU159
 346:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 540              		.loc 1 346 22 is_stmt 0 view .LVU160
 541 0014 0361     		str	r3, [r0, #16]
 347:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 542              		.loc 1 347 3 is_stmt 1 view .LVU161
 347:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 543              		.loc 1 347 20 is_stmt 0 view .LVU162
 544 0016 0C22     		movs	r2, #12
 545 0018 4261     		str	r2, [r0, #20]
 348:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 546              		.loc 1 348 3 is_stmt 1 view .LVU163
 348:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 547              		.loc 1 348 25 is_stmt 0 view .LVU164
 548 001a 8361     		str	r3, [r0, #24]
 349:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 549              		.loc 1 349 3 is_stmt 1 view .LVU165
 349:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 550              		.loc 1 349 28 is_stmt 0 view .LVU166
 551 001c C361     		str	r3, [r0, #28]
 350:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 552              		.loc 1 350 3 is_stmt 1 view .LVU167
 350:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 553              		.loc 1 350 30 is_stmt 0 view .LVU168
 554 001e 0362     		str	r3, [r0, #32]
 351:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 555              		.loc 1 351 3 is_stmt 1 view .LVU169
 351:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 556              		.loc 1 351 30 is_stmt 0 view .LVU170
 557 0020 4362     		str	r3, [r0, #36]
 352:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 558              		.loc 1 352 3 is_stmt 1 view .LVU171
 352:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 559              		.loc 1 352 38 is_stmt 0 view .LVU172
 560 0022 8362     		str	r3, [r0, #40]
 353:Core/Src/main.c ****   {
 561              		.loc 1 353 3 is_stmt 1 view .LVU173
 353:Core/Src/main.c ****   {
ARM GAS  /tmp/ccV2zSLM.s 			page 24


 562              		.loc 1 353 7 is_stmt 0 view .LVU174
 563 0024 FFF7FEFF 		bl	HAL_UART_Init
 564              	.LVL22:
 353:Core/Src/main.c ****   {
 565              		.loc 1 353 6 view .LVU175
 566 0028 70B9     		cbnz	r0, .L40
 357:Core/Src/main.c ****   {
 567              		.loc 1 357 3 is_stmt 1 view .LVU176
 357:Core/Src/main.c ****   {
 568              		.loc 1 357 7 is_stmt 0 view .LVU177
 569 002a 0021     		movs	r1, #0
 570 002c 0A48     		ldr	r0, .L44
 571 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 572              	.LVL23:
 357:Core/Src/main.c ****   {
 573              		.loc 1 357 6 view .LVU178
 574 0032 58B9     		cbnz	r0, .L41
 361:Core/Src/main.c ****   {
 575              		.loc 1 361 3 is_stmt 1 view .LVU179
 361:Core/Src/main.c ****   {
 576              		.loc 1 361 7 is_stmt 0 view .LVU180
 577 0034 0021     		movs	r1, #0
 578 0036 0848     		ldr	r0, .L44
 579 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 580              	.LVL24:
 361:Core/Src/main.c ****   {
 581              		.loc 1 361 6 view .LVU181
 582 003c 40B9     		cbnz	r0, .L42
 365:Core/Src/main.c ****   {
 583              		.loc 1 365 3 is_stmt 1 view .LVU182
 365:Core/Src/main.c ****   {
 584              		.loc 1 365 7 is_stmt 0 view .LVU183
 585 003e 0648     		ldr	r0, .L44
 586 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 587              	.LVL25:
 365:Core/Src/main.c ****   {
 588              		.loc 1 365 6 view .LVU184
 589 0044 30B9     		cbnz	r0, .L43
 373:Core/Src/main.c **** 
 590              		.loc 1 373 1 view .LVU185
 591 0046 08BD     		pop	{r3, pc}
 592              	.L40:
 355:Core/Src/main.c ****   }
 593              		.loc 1 355 5 is_stmt 1 view .LVU186
 594 0048 FFF7FEFF 		bl	Error_Handler
 595              	.LVL26:
 596              	.L41:
 359:Core/Src/main.c ****   }
 597              		.loc 1 359 5 view .LVU187
 598 004c FFF7FEFF 		bl	Error_Handler
 599              	.LVL27:
 600              	.L42:
 363:Core/Src/main.c ****   }
 601              		.loc 1 363 5 view .LVU188
 602 0050 FFF7FEFF 		bl	Error_Handler
 603              	.LVL28:
 604              	.L43:
ARM GAS  /tmp/ccV2zSLM.s 			page 25


 367:Core/Src/main.c ****   }
 605              		.loc 1 367 5 view .LVU189
 606 0054 FFF7FEFF 		bl	Error_Handler
 607              	.LVL29:
 608              	.L45:
 609              		.align	2
 610              	.L44:
 611 0058 00000000 		.word	huart3
 612 005c 00480040 		.word	1073760256
 613              		.cfi_endproc
 614              	.LFE162:
 616              		.section	.text.MX_ICACHE_Init,"ax",%progbits
 617              		.align	1
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 622              	MX_ICACHE_Init:
 623              	.LFB161:
 301:Core/Src/main.c **** 
 624              		.loc 1 301 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628 0000 08B5     		push	{r3, lr}
 629              	.LCFI7:
 630              		.cfi_def_cfa_offset 8
 631              		.cfi_offset 3, -8
 632              		.cfi_offset 14, -4
 313:Core/Src/main.c ****   {
 633              		.loc 1 313 3 view .LVU191
 313:Core/Src/main.c ****   {
 634              		.loc 1 313 7 is_stmt 0 view .LVU192
 635 0002 0020     		movs	r0, #0
 636 0004 FFF7FEFF 		bl	HAL_ICACHE_ConfigAssociativityMode
 637              	.LVL30:
 313:Core/Src/main.c ****   {
 638              		.loc 1 313 6 view .LVU193
 639 0008 18B9     		cbnz	r0, .L50
 317:Core/Src/main.c ****   {
 640              		.loc 1 317 3 is_stmt 1 view .LVU194
 317:Core/Src/main.c ****   {
 641              		.loc 1 317 7 is_stmt 0 view .LVU195
 642 000a FFF7FEFF 		bl	HAL_ICACHE_Enable
 643              	.LVL31:
 317:Core/Src/main.c ****   {
 644              		.loc 1 317 6 view .LVU196
 645 000e 10B9     		cbnz	r0, .L51
 325:Core/Src/main.c **** 
 646              		.loc 1 325 1 view .LVU197
 647 0010 08BD     		pop	{r3, pc}
 648              	.L50:
 315:Core/Src/main.c ****   }
 649              		.loc 1 315 5 is_stmt 1 view .LVU198
 650 0012 FFF7FEFF 		bl	Error_Handler
 651              	.LVL32:
 652              	.L51:
 319:Core/Src/main.c ****   }
ARM GAS  /tmp/ccV2zSLM.s 			page 26


 653              		.loc 1 319 5 view .LVU199
 654 0016 FFF7FEFF 		bl	Error_Handler
 655              	.LVL33:
 656              		.cfi_endproc
 657              	.LFE161:
 659              		.section	.text.SystemClock_Config,"ax",%progbits
 660              		.align	1
 661              		.global	SystemClock_Config
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 666              	SystemClock_Config:
 667              	.LFB158:
 154:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 668              		.loc 1 154 1 view -0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 96
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 672 0000 00B5     		push	{lr}
 673              	.LCFI8:
 674              		.cfi_def_cfa_offset 4
 675              		.cfi_offset 14, -4
 676 0002 99B0     		sub	sp, sp, #100
 677              	.LCFI9:
 678              		.cfi_def_cfa_offset 104
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 679              		.loc 1 155 3 view .LVU201
 155:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 680              		.loc 1 155 22 is_stmt 0 view .LVU202
 681 0004 4822     		movs	r2, #72
 682 0006 0021     		movs	r1, #0
 683 0008 06A8     		add	r0, sp, #24
 684 000a FFF7FEFF 		bl	memset
 685              	.LVL34:
 156:Core/Src/main.c **** 
 686              		.loc 1 156 3 is_stmt 1 view .LVU203
 156:Core/Src/main.c **** 
 687              		.loc 1 156 22 is_stmt 0 view .LVU204
 688 000e 0023     		movs	r3, #0
 689 0010 0193     		str	r3, [sp, #4]
 690 0012 0293     		str	r3, [sp, #8]
 691 0014 0393     		str	r3, [sp, #12]
 692 0016 0493     		str	r3, [sp, #16]
 693 0018 0593     		str	r3, [sp, #20]
 160:Core/Src/main.c ****   {
 694              		.loc 1 160 3 is_stmt 1 view .LVU205
 160:Core/Src/main.c ****   {
 695              		.loc 1 160 7 is_stmt 0 view .LVU206
 696 001a 4FF40070 		mov	r0, #512
 697 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 698              	.LVL35:
 160:Core/Src/main.c ****   {
 699              		.loc 1 160 6 view .LVU207
 700 0022 30BB     		cbnz	r0, .L57
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 701              		.loc 1 168 3 is_stmt 1 view .LVU208
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
ARM GAS  /tmp/ccV2zSLM.s 			page 27


 702              		.loc 1 168 36 is_stmt 0 view .LVU209
 703 0024 0322     		movs	r2, #3
 704 0026 0692     		str	r2, [sp, #24]
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 705              		.loc 1 169 3 is_stmt 1 view .LVU210
 169:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 706              		.loc 1 169 30 is_stmt 0 view .LVU211
 707 0028 4FF48033 		mov	r3, #65536
 708 002c 0793     		str	r3, [sp, #28]
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 709              		.loc 1 170 3 is_stmt 1 view .LVU212
 170:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 710              		.loc 1 170 30 is_stmt 0 view .LVU213
 711 002e 4FF48073 		mov	r3, #256
 712 0032 0993     		str	r3, [sp, #36]
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 713              		.loc 1 171 3 is_stmt 1 view .LVU214
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 714              		.loc 1 171 41 is_stmt 0 view .LVU215
 715 0034 4023     		movs	r3, #64
 716 0036 0A93     		str	r3, [sp, #40]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 717              		.loc 1 172 3 is_stmt 1 view .LVU216
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 718              		.loc 1 172 34 is_stmt 0 view .LVU217
 719 0038 0223     		movs	r3, #2
 720 003a 1193     		str	r3, [sp, #68]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 721              		.loc 1 173 3 is_stmt 1 view .LVU218
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 722              		.loc 1 173 35 is_stmt 0 view .LVU219
 723 003c 1292     		str	r2, [sp, #72]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 724              		.loc 1 174 3 is_stmt 1 view .LVU220
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 725              		.loc 1 174 30 is_stmt 0 view .LVU221
 726 003e 1393     		str	r3, [sp, #76]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 727              		.loc 1 175 3 is_stmt 1 view .LVU222
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 728              		.loc 1 175 30 is_stmt 0 view .LVU223
 729 0040 0A22     		movs	r2, #10
 730 0042 1492     		str	r2, [sp, #80]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 731              		.loc 1 176 3 is_stmt 1 view .LVU224
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 732              		.loc 1 176 30 is_stmt 0 view .LVU225
 733 0044 0722     		movs	r2, #7
 734 0046 1592     		str	r2, [sp, #84]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 735              		.loc 1 177 3 is_stmt 1 view .LVU226
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 736              		.loc 1 177 30 is_stmt 0 view .LVU227
 737 0048 1693     		str	r3, [sp, #88]
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 738              		.loc 1 178 3 is_stmt 1 view .LVU228
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /tmp/ccV2zSLM.s 			page 28


 739              		.loc 1 178 30 is_stmt 0 view .LVU229
 740 004a 1793     		str	r3, [sp, #92]
 179:Core/Src/main.c ****   {
 741              		.loc 1 179 3 is_stmt 1 view .LVU230
 179:Core/Src/main.c ****   {
 742              		.loc 1 179 7 is_stmt 0 view .LVU231
 743 004c 06A8     		add	r0, sp, #24
 744 004e FFF7FEFF 		bl	HAL_RCC_OscConfig
 745              	.LVL36:
 179:Core/Src/main.c ****   {
 746              		.loc 1 179 6 view .LVU232
 747 0052 80B9     		cbnz	r0, .L58
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 748              		.loc 1 186 3 is_stmt 1 view .LVU233
 186:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 749              		.loc 1 186 31 is_stmt 0 view .LVU234
 750 0054 0F23     		movs	r3, #15
 751 0056 0193     		str	r3, [sp, #4]
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 752              		.loc 1 188 3 is_stmt 1 view .LVU235
 188:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 753              		.loc 1 188 34 is_stmt 0 view .LVU236
 754 0058 0321     		movs	r1, #3
 755 005a 0291     		str	r1, [sp, #8]
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 756              		.loc 1 189 3 is_stmt 1 view .LVU237
 189:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 757              		.loc 1 189 35 is_stmt 0 view .LVU238
 758 005c 0023     		movs	r3, #0
 759 005e 0393     		str	r3, [sp, #12]
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 760              		.loc 1 190 3 is_stmt 1 view .LVU239
 190:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 761              		.loc 1 190 36 is_stmt 0 view .LVU240
 762 0060 0493     		str	r3, [sp, #16]
 191:Core/Src/main.c **** 
 763              		.loc 1 191 3 is_stmt 1 view .LVU241
 191:Core/Src/main.c **** 
 764              		.loc 1 191 36 is_stmt 0 view .LVU242
 765 0062 0593     		str	r3, [sp, #20]
 193:Core/Src/main.c ****   {
 766              		.loc 1 193 3 is_stmt 1 view .LVU243
 193:Core/Src/main.c ****   {
 767              		.loc 1 193 7 is_stmt 0 view .LVU244
 768 0064 01A8     		add	r0, sp, #4
 769 0066 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 770              	.LVL37:
 193:Core/Src/main.c ****   {
 771              		.loc 1 193 6 view .LVU245
 772 006a 30B9     		cbnz	r0, .L59
 197:Core/Src/main.c **** 
 773              		.loc 1 197 1 view .LVU246
 774 006c 19B0     		add	sp, sp, #100
 775              	.LCFI10:
 776              		.cfi_remember_state
 777              		.cfi_def_cfa_offset 4
 778              		@ sp needed
ARM GAS  /tmp/ccV2zSLM.s 			page 29


 779 006e 5DF804FB 		ldr	pc, [sp], #4
 780              	.L57:
 781              	.LCFI11:
 782              		.cfi_restore_state
 162:Core/Src/main.c ****   }
 783              		.loc 1 162 5 is_stmt 1 view .LVU247
 784 0072 FFF7FEFF 		bl	Error_Handler
 785              	.LVL38:
 786              	.L58:
 181:Core/Src/main.c ****   }
 787              		.loc 1 181 5 view .LVU248
 788 0076 FFF7FEFF 		bl	Error_Handler
 789              	.LVL39:
 790              	.L59:
 195:Core/Src/main.c ****   }
 791              		.loc 1 195 5 view .LVU249
 792 007a FFF7FEFF 		bl	Error_Handler
 793              	.LVL40:
 794              		.cfi_endproc
 795              	.LFE158:
 797              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 798              		.align	2
 799              	.LC0:
 800 0000 0D0A5374 		.ascii	"\015\012Start !\015\000"
 800      61727420 
 800      210D00
 801 000b 00       		.align	2
 802              	.LC1:
 803 000c 48656C6C 		.ascii	"Hello World!\015\000"
 803      6F20576F 
 803      726C6421 
 803      0D00
 804              		.section	.text.main,"ax",%progbits
 805              		.align	1
 806              		.global	main
 807              		.syntax unified
 808              		.thumb
 809              		.thumb_func
 811              	main:
 812              	.LFB157:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 813              		.loc 1 97 1 view -0
 814              		.cfi_startproc
 815              		@ Volatile: function does not return.
 816              		@ args = 0, pretend = 0, frame = 0
 817              		@ frame_needed = 0, uses_anonymous_args = 0
 818 0000 08B5     		push	{r3, lr}
 819              	.LCFI12:
 820              		.cfi_def_cfa_offset 8
 821              		.cfi_offset 3, -8
 822              		.cfi_offset 14, -4
 105:Core/Src/main.c **** 
 823              		.loc 1 105 3 view .LVU251
 824 0002 FFF7FEFF 		bl	HAL_Init
 825              	.LVL41:
 112:Core/Src/main.c **** 
 826              		.loc 1 112 3 view .LVU252
ARM GAS  /tmp/ccV2zSLM.s 			page 30


 827 0006 FFF7FEFF 		bl	SystemClock_Config
 828              	.LVL42:
 119:Core/Src/main.c ****   MX_I2C1_Init();
 829              		.loc 1 119 3 view .LVU253
 830 000a FFF7FEFF 		bl	MX_GPIO_Init
 831              	.LVL43:
 120:Core/Src/main.c ****   MX_I2C2_Init();
 832              		.loc 1 120 3 view .LVU254
 833 000e FFF7FEFF 		bl	MX_I2C1_Init
 834              	.LVL44:
 121:Core/Src/main.c ****   MX_USART3_UART_Init();
 835              		.loc 1 121 3 view .LVU255
 836 0012 FFF7FEFF 		bl	MX_I2C2_Init
 837              	.LVL45:
 122:Core/Src/main.c ****   MX_ICACHE_Init();
 838              		.loc 1 122 3 view .LVU256
 839 0016 FFF7FEFF 		bl	MX_USART3_UART_Init
 840              	.LVL46:
 123:Core/Src/main.c ****   MX_USB_Device_Init();
 841              		.loc 1 123 3 view .LVU257
 842 001a FFF7FEFF 		bl	MX_ICACHE_Init
 843              	.LVL47:
 124:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 844              		.loc 1 124 3 view .LVU258
 845 001e FFF7FEFF 		bl	MX_USB_Device_Init
 846              	.LVL48:
 126:Core/Src/main.c **** 
 847              		.loc 1 126 3 view .LVU259
 848 0022 4FF4FA60 		mov	r0, #2000
 849 0026 FFF7FEFF 		bl	HAL_Delay
 850              	.LVL49:
 128:Core/Src/main.c ****   IS31FL3737_init(161);
 851              		.loc 1 128 3 view .LVU260
 852 002a 0948     		ldr	r0, .L63
 853 002c FFF7FEFF 		bl	puts
 854              	.LVL50:
 129:Core/Src/main.c ****   IS31FL3737_init(191);
 855              		.loc 1 129 3 view .LVU261
 856 0030 A120     		movs	r0, #161
 857 0032 FFF7FEFF 		bl	IS31FL3737_init
 858              	.LVL51:
 130:Core/Src/main.c **** 
 859              		.loc 1 130 3 view .LVU262
 860 0036 BF20     		movs	r0, #191
 861 0038 FFF7FEFF 		bl	IS31FL3737_init
 862              	.LVL52:
 132:Core/Src/main.c ****   /* USER CODE END 2 */
 863              		.loc 1 132 3 view .LVU263
 864 003c FFF7FEFF 		bl	shell_start
 865              	.LVL53:
 866              	.L61:
 137:Core/Src/main.c ****   {
 867              		.loc 1 137 3 discriminator 1 view .LVU264
 143:Core/Src/main.c ****     HAL_Delay(1000);
 868              		.loc 1 143 5 discriminator 1 view .LVU265
 869 0040 0448     		ldr	r0, .L63+4
 870 0042 FFF7FEFF 		bl	puts
ARM GAS  /tmp/ccV2zSLM.s 			page 31


 871              	.LVL54:
 144:Core/Src/main.c ****   }
 872              		.loc 1 144 5 discriminator 1 view .LVU266
 873 0046 4FF47A70 		mov	r0, #1000
 874 004a FFF7FEFF 		bl	HAL_Delay
 875              	.LVL55:
 137:Core/Src/main.c ****   {
 876              		.loc 1 137 9 discriminator 1 view .LVU267
 877 004e F7E7     		b	.L61
 878              	.L64:
 879              		.align	2
 880              	.L63:
 881 0050 00000000 		.word	.LC0
 882 0054 0C000000 		.word	.LC1
 883              		.cfi_endproc
 884              	.LFE157:
 886              		.section	.bss.rc.0,"aw",%nobits
 889              	rc.0:
 890 0000 00       		.space	1
 891              		.global	huart3
 892              		.section	.bss.huart3,"aw",%nobits
 893              		.align	2
 896              	huart3:
 897 0000 00000000 		.space	148
 897      00000000 
 897      00000000 
 897      00000000 
 897      00000000 
 898              		.global	hi2c2
 899              		.section	.bss.hi2c2,"aw",%nobits
 900              		.align	2
 903              	hi2c2:
 904 0000 00000000 		.space	84
 904      00000000 
 904      00000000 
 904      00000000 
 904      00000000 
 905              		.global	hi2c1
 906              		.section	.bss.hi2c1,"aw",%nobits
 907              		.align	2
 910              	hi2c1:
 911 0000 00000000 		.space	84
 911      00000000 
 911      00000000 
 911      00000000 
 911      00000000 
 912              		.text
 913              	.Letext0:
 914              		.file 3 "/home/yul/toolchain/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/includ
 915              		.file 4 "/home/yul/toolchain/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-eabi/includ
 916              		.file 5 "Drivers/CMSIS/Device/ST/STM32L5xx/Include/stm32l562xx.h"
 917              		.file 6 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_def.h"
 918              		.file 7 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_rcc.h"
 919              		.file 8 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_gpio.h"
 920              		.file 9 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_dma.h"
 921              		.file 10 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_i2c.h"
 922              		.file 11 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_uart.h"
ARM GAS  /tmp/ccV2zSLM.s 			page 32


 923              		.file 12 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 924              		.file 13 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_pwr_ex.h"
 925              		.file 14 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_icache.h"
 926              		.file 15 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_uart_ex.h"
 927              		.file 16 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_i2c_ex.h"
 928              		.file 17 "Core/Inc/is31fl3737.h"
 929              		.file 18 "Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal.h"
 930              		.file 19 "Core/Inc/shell.h"
 931              		.file 20 "USB_Device/App/usb_device.h"
 932              		.file 21 "USB_Device/App/usbd_cdc_if.h"
 933              		.file 22 "<built-in>"
ARM GAS  /tmp/ccV2zSLM.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccV2zSLM.s:22     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccV2zSLM.s:27     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccV2zSLM.s:212    .text.MX_GPIO_Init:00000000000000d0 $d
     /tmp/ccV2zSLM.s:220    .text._write:0000000000000000 $t
     /tmp/ccV2zSLM.s:226    .text._write:0000000000000000 _write
     /tmp/ccV2zSLM.s:276    .text._write:0000000000000024 $d
     /tmp/ccV2zSLM.s:889    .bss.rc.0:0000000000000000 rc.0
     /tmp/ccV2zSLM.s:281    .text.Error_Handler:0000000000000000 $t
     /tmp/ccV2zSLM.s:287    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccV2zSLM.s:319    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccV2zSLM.s:324    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccV2zSLM.s:406    .text.MX_I2C1_Init:0000000000000048 $d
     /tmp/ccV2zSLM.s:910    .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccV2zSLM.s:413    .text.MX_I2C2_Init:0000000000000000 $t
     /tmp/ccV2zSLM.s:418    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
     /tmp/ccV2zSLM.s:500    .text.MX_I2C2_Init:0000000000000048 $d
     /tmp/ccV2zSLM.s:903    .bss.hi2c2:0000000000000000 hi2c2
     /tmp/ccV2zSLM.s:507    .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/ccV2zSLM.s:512    .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/ccV2zSLM.s:611    .text.MX_USART3_UART_Init:0000000000000058 $d
     /tmp/ccV2zSLM.s:896    .bss.huart3:0000000000000000 huart3
     /tmp/ccV2zSLM.s:617    .text.MX_ICACHE_Init:0000000000000000 $t
     /tmp/ccV2zSLM.s:622    .text.MX_ICACHE_Init:0000000000000000 MX_ICACHE_Init
     /tmp/ccV2zSLM.s:660    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccV2zSLM.s:666    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccV2zSLM.s:798    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccV2zSLM.s:805    .text.main:0000000000000000 $t
     /tmp/ccV2zSLM.s:811    .text.main:0000000000000000 main
     /tmp/ccV2zSLM.s:881    .text.main:0000000000000050 $d
     /tmp/ccV2zSLM.s:890    .bss.rc.0:0000000000000000 $d
     /tmp/ccV2zSLM.s:893    .bss.huart3:0000000000000000 $d
     /tmp/ccV2zSLM.s:900    .bss.hi2c2:0000000000000000 $d
     /tmp/ccV2zSLM.s:907    .bss.hi2c1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
CDC_Transmit_FS
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_ICACHE_ConfigAssociativityMode
HAL_ICACHE_Enable
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_Device_Init
HAL_Delay
puts
ARM GAS  /tmp/ccV2zSLM.s 			page 34


IS31FL3737_init
shell_start
