#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Aug 05 14:29:41 2019
# Process ID: 12472
# Current directory: C:/Users/Aksultan/projects/mb_server/mb_server.runs/impl_1
# Command line: vivado.exe -log mb_server_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source mb_server_wrapper.tcl -notrace
# Log file: C:/Users/Aksultan/projects/mb_server/mb_server.runs/impl_1/mb_server_wrapper.vdi
# Journal file: C:/Users/Aksultan/projects/mb_server/mb_server.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_server_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_microblaze_0_0/mb_server_microblaze_0_0.xdc] for cell 'mb_server_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_microblaze_0_0/mb_server_microblaze_0_0.xdc] for cell 'mb_server_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_dlmb_v10_0/mb_server_dlmb_v10_0.xdc] for cell 'mb_server_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_dlmb_v10_0/mb_server_dlmb_v10_0.xdc] for cell 'mb_server_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_ilmb_v10_0/mb_server_ilmb_v10_0.xdc] for cell 'mb_server_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_ilmb_v10_0/mb_server_ilmb_v10_0.xdc] for cell 'mb_server_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_microblaze_0_axi_intc_0/mb_server_microblaze_0_axi_intc_0.xdc] for cell 'mb_server_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_microblaze_0_axi_intc_0/mb_server_microblaze_0_axi_intc_0.xdc] for cell 'mb_server_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_mdm_1_0/mb_server_mdm_1_0.xdc] for cell 'mb_server_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_mdm_1_0/mb_server_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1150.348 ; gain = 497.648
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_mdm_1_0/mb_server_mdm_1_0.xdc] for cell 'mb_server_i/mdm_1/U0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_clk_wiz_1_0/mb_server_clk_wiz_1_0_board.xdc] for cell 'mb_server_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_clk_wiz_1_0/mb_server_clk_wiz_1_0_board.xdc] for cell 'mb_server_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_clk_wiz_1_0/mb_server_clk_wiz_1_0.xdc] for cell 'mb_server_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_clk_wiz_1_0/mb_server_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_clk_wiz_1_0/mb_server_clk_wiz_1_0.xdc] for cell 'mb_server_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_rst_clk_wiz_1_100M_0/mb_server_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_server_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_rst_clk_wiz_1_100M_0/mb_server_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_server_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_rst_clk_wiz_1_100M_0/mb_server_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_server_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_rst_clk_wiz_1_100M_0/mb_server_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_server_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_mig_7series_0_0/mb_server_mig_7series_0_0/user_design/constraints/mb_server_mig_7series_0_0.xdc] for cell 'mb_server_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_mig_7series_0_0/mb_server_mig_7series_0_0/user_design/constraints/mb_server_mig_7series_0_0.xdc] for cell 'mb_server_i/mig_7series_0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_mig_7series_0_0/mb_server_mig_7series_0_0_board.xdc] for cell 'mb_server_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_mig_7series_0_0/mb_server_mig_7series_0_0_board.xdc] for cell 'mb_server_i/mig_7series_0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_uartlite_0_0/mb_server_axi_uartlite_0_0_board.xdc] for cell 'mb_server_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_uartlite_0_0/mb_server_axi_uartlite_0_0_board.xdc] for cell 'mb_server_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_uartlite_0_0/mb_server_axi_uartlite_0_0.xdc] for cell 'mb_server_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_uartlite_0_0/mb_server_axi_uartlite_0_0.xdc] for cell 'mb_server_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_ethernetlite_0_0/mb_server_axi_ethernetlite_0_0_board.xdc] for cell 'mb_server_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_ethernetlite_0_0/mb_server_axi_ethernetlite_0_0_board.xdc] for cell 'mb_server_i/axi_ethernetlite_0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_ethernetlite_0_0/mb_server_axi_ethernetlite_0_0.xdc] for cell 'mb_server_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_ethernetlite_0_0/mb_server_axi_ethernetlite_0_0.xdc] for cell 'mb_server_i/axi_ethernetlite_0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_timer_0_0/mb_server_axi_timer_0_0.xdc] for cell 'mb_server_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_timer_0_0/mb_server_axi_timer_0_0.xdc] for cell 'mb_server_i/axi_timer_0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_rst_mig_7series_0_83M_0/mb_server_rst_mig_7series_0_83M_0_board.xdc] for cell 'mb_server_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_rst_mig_7series_0_83M_0/mb_server_rst_mig_7series_0_83M_0_board.xdc] for cell 'mb_server_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_rst_mig_7series_0_83M_0/mb_server_rst_mig_7series_0_83M_0.xdc] for cell 'mb_server_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_rst_mig_7series_0_83M_0/mb_server_rst_mig_7series_0_83M_0.xdc] for cell 'mb_server_i/rst_mig_7series_0_83M'
Parsing XDC File [C:/Users/Aksultan/projects/mb_server/mb_server.srcs/constrs_1/new/eth_ref_clk.xdc]
Finished Parsing XDC File [C:/Users/Aksultan/projects/mb_server/mb_server.srcs/constrs_1/new/eth_ref_clk.xdc]
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_microblaze_0_axi_intc_0/mb_server_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_microblaze_0_axi_intc_0/mb_server_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_ethernetlite_0_0/mb_server_axi_ethernetlite_0_0_clocks.xdc] for cell 'mb_server_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_axi_ethernetlite_0_0/mb_server_axi_ethernetlite_0_0_clocks.xdc] for cell 'mb_server_i/axi_ethernetlite_0'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_ds_0/mb_server_auto_ds_0_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_ds_0/mb_server_auto_ds_0_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_cc_0/mb_server_auto_cc_0_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_cc_0/mb_server_auto_cc_0_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_ds_1/mb_server_auto_ds_1_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_ds_1/mb_server_auto_ds_1_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_ds_2/mb_server_auto_ds_2_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_ds_2/mb_server_auto_ds_2_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_ds_3/mb_server_auto_ds_3_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_ds_3/mb_server_auto_ds_3_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_us_0/mb_server_auto_us_0_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_us_0/mb_server_auto_us_0_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_us_1/mb_server_auto_us_1_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_us_1/mb_server_auto_us_1_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_us_2/mb_server_auto_us_2_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_auto_us_2/mb_server_auto_us_2_clocks.xdc] for cell 'mb_server_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_server_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Aksultan/projects/mb_server/mb_server.srcs/sources_1/bd/mb_server/ip/mb_server_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 418 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 266 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

link_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:04 . Memory (MB): peak = 1181.109 ; gain = 968.734
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -492 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.908 . Memory (MB): peak = 1181.109 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 17c638be4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19c23196d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1181.109 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 12 load pin(s).
INFO: [Opt 31-10] Eliminated 1700 cells.
Phase 2 Constant Propagation | Checksum: 1f460cbdb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.109 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/ib_addr_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_addr_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/ib_ready_MMU_or_not_if_fetch_in_progress.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/dcache_data_strobe_iiii.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/mem_read_cache_hit.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/dcache_data_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/dcache_data_strobe_iiii.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/dcache_data_strobe_iii.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/mem_read_cache_hit.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/iside_data_strobe_combined.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/iside_data_strobe_combined2.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/iside_data_strobe_combined.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/ib_ready.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/iside_data_strobe_combined2.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/word_is_valid.
WARNING: [Opt 31-6] Deleting driverless net: mb_server_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/mem_databus_ready.
INFO: [Opt 31-12] Eliminated 5772 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 7670 unconnected cells.
Phase 3 Sweep | Checksum: 1cc07ed2c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1181.109 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1181.109 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cc07ed2c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1181.109 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 1678b8393

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1416.449 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1678b8393

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.449 ; gain = 235.340
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:47 . Memory (MB): peak = 1416.449 ; gain = 235.340
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.444 . Memory (MB): peak = 1416.449 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1416.449 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Aksultan/projects/mb_server/mb_server.runs/impl_1/mb_server_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -492 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1416.449 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 9efb961b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1416.449 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 9efb961b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 9efb961b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: f1ec3477

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18f9bdbd7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 24337d851

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 1f859ea5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 1f859ea5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1f859ea5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 1f859ea5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f859ea5e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13f4d767c

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13f4d767c

Time (s): cpu = 00:01:38 ; elapsed = 00:01:10 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2347533a7

Time (s): cpu = 00:01:53 ; elapsed = 00:01:21 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 222311b2b

Time (s): cpu = 00:01:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 222311b2b

Time (s): cpu = 00:01:54 ; elapsed = 00:01:21 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 221806968

Time (s): cpu = 00:01:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d655f234

Time (s): cpu = 00:01:58 ; elapsed = 00:01:24 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1943ac567

Time (s): cpu = 00:02:13 ; elapsed = 00:01:39 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1943ac567

Time (s): cpu = 00:02:13 ; elapsed = 00:01:39 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1943ac567

Time (s): cpu = 00:02:14 ; elapsed = 00:01:39 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1943ac567

Time (s): cpu = 00:02:14 ; elapsed = 00:01:40 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 1943ac567

Time (s): cpu = 00:02:14 ; elapsed = 00:01:40 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 23c4cf160

Time (s): cpu = 00:02:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23c4cf160

Time (s): cpu = 00:02:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 155035704

Time (s): cpu = 00:02:27 ; elapsed = 00:01:48 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 155035704

Time (s): cpu = 00:02:27 ; elapsed = 00:01:48 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes

Phase 4.1.3.1.1.1 removeInstsFromShapes
Phase 4.1.3.1.1.1 removeInstsFromShapes | Checksum: 1df6f7486

Time (s): cpu = 00:02:27 ; elapsed = 00:01:49 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1df6f7486

Time (s): cpu = 00:02:27 ; elapsed = 00:01:49 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 21e89ca6a

Time (s): cpu = 00:02:28 ; elapsed = 00:01:49 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 21e89ca6a

Time (s): cpu = 00:02:28 ; elapsed = 00:01:50 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 21e89ca6a

Time (s): cpu = 00:02:28 ; elapsed = 00:01:50 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 2117fce10

Time (s): cpu = 00:02:49 ; elapsed = 00:02:12 . Memory (MB): peak = 1416.449 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.653. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 2117fce10

Time (s): cpu = 00:02:49 ; elapsed = 00:02:12 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 2117fce10

Time (s): cpu = 00:02:50 ; elapsed = 00:02:12 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2117fce10

Time (s): cpu = 00:02:50 ; elapsed = 00:02:13 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2117fce10

Time (s): cpu = 00:02:50 ; elapsed = 00:02:13 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2117fce10

Time (s): cpu = 00:02:50 ; elapsed = 00:02:13 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 2117fce10

Time (s): cpu = 00:02:51 ; elapsed = 00:02:13 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 2117fce10

Time (s): cpu = 00:02:51 ; elapsed = 00:02:14 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17b003fd3

Time (s): cpu = 00:02:51 ; elapsed = 00:02:14 . Memory (MB): peak = 1416.449 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b003fd3

Time (s): cpu = 00:02:51 ; elapsed = 00:02:14 . Memory (MB): peak = 1416.449 ; gain = 0.000
Ending Placer Task | Checksum: c52de424

Time (s): cpu = 00:02:51 ; elapsed = 00:02:14 . Memory (MB): peak = 1416.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:58 ; elapsed = 00:02:18 . Memory (MB): peak = 1416.449 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 1416.449 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1416.449 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1416.449 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1416.449 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1416.449 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.03' and will expire in -492 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9a561ba4 ConstDB: 0 ShapeSum: 2ad7c880 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: accb996a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: accb996a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 1416.449 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: accb996a

Time (s): cpu = 00:00:57 ; elapsed = 00:00:49 . Memory (MB): peak = 1416.449 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 196e05ff7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:01 . Memory (MB): peak = 1416.770 ; gain = 0.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.315 | TNS=-0.315 | WHS=-0.409 | THS=-630.590|

Phase 2 Router Initialization | Checksum: 123678a3e

Time (s): cpu = 00:01:25 ; elapsed = 00:01:07 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 29bbe3197

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2822
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 169a46e65

Time (s): cpu = 00:02:12 ; elapsed = 00:01:32 . Memory (MB): peak = 1425.137 ; gain = 8.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.501 | TNS=-2.427 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 22ad44e28

Time (s): cpu = 00:02:13 ; elapsed = 00:01:33 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 27e6c6161

Time (s): cpu = 00:02:15 ; elapsed = 00:01:35 . Memory (MB): peak = 1425.137 ; gain = 8.688
Phase 4.1.2 GlobIterForTiming | Checksum: 239df77b5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 1425.137 ; gain = 8.688
Phase 4.1 Global Iteration 0 | Checksum: 239df77b5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 27d9d439e

Time (s): cpu = 00:02:23 ; elapsed = 00:01:41 . Memory (MB): peak = 1425.137 ; gain = 8.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.335 | TNS=-0.335 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1a71f1bb4

Time (s): cpu = 00:02:24 ; elapsed = 00:01:42 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 181dd9603

Time (s): cpu = 00:02:26 ; elapsed = 00:01:44 . Memory (MB): peak = 1425.137 ; gain = 8.688
Phase 4.2.2 GlobIterForTiming | Checksum: faaa136b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:45 . Memory (MB): peak = 1425.137 ; gain = 8.688
Phase 4.2 Global Iteration 1 | Checksum: faaa136b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:45 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 29b6cbaa4

Time (s): cpu = 00:02:36 ; elapsed = 00:01:52 . Memory (MB): peak = 1425.137 ; gain = 8.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.288 | TNS=-0.374 | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 16af511d4

Time (s): cpu = 00:02:37 ; elapsed = 00:01:53 . Memory (MB): peak = 1425.137 ; gain = 8.688
Phase 4.3.2 GlobIterForTiming | Checksum: 24db95327

Time (s): cpu = 00:02:37 ; elapsed = 00:01:53 . Memory (MB): peak = 1425.137 ; gain = 8.688
Phase 4.3 Global Iteration 2 | Checksum: 24db95327

Time (s): cpu = 00:02:37 ; elapsed = 00:01:53 . Memory (MB): peak = 1425.137 ; gain = 8.688
Phase 4 Rip-up And Reroute | Checksum: 24db95327

Time (s): cpu = 00:02:37 ; elapsed = 00:01:53 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a223317e

Time (s): cpu = 00:02:40 ; elapsed = 00:01:55 . Memory (MB): peak = 1425.137 ; gain = 8.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.272 | TNS=-0.344 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17172ff6f

Time (s): cpu = 00:02:40 ; elapsed = 00:01:55 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17172ff6f

Time (s): cpu = 00:02:40 ; elapsed = 00:01:55 . Memory (MB): peak = 1425.137 ; gain = 8.688
Phase 5 Delay and Skew Optimization | Checksum: 17172ff6f

Time (s): cpu = 00:02:41 ; elapsed = 00:01:55 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a4e4f17c

Time (s): cpu = 00:02:44 ; elapsed = 00:01:57 . Memory (MB): peak = 1425.137 ; gain = 8.688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.195 | TNS=-0.195 | WHS=0.012  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1718f464f

Time (s): cpu = 00:02:44 ; elapsed = 00:01:58 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.07407 %
  Global Horizontal Routing Utilization  = 6.72755 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1258fd7dc

Time (s): cpu = 00:02:45 ; elapsed = 00:01:58 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1258fd7dc

Time (s): cpu = 00:02:45 ; elapsed = 00:01:58 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d165752d

Time (s): cpu = 00:02:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1425.137 ; gain = 8.688

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.195 | TNS=-0.195 | WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: d165752d

Time (s): cpu = 00:02:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1425.137 ; gain = 8.688
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:48 ; elapsed = 00:02:01 . Memory (MB): peak = 1425.137 ; gain = 8.688

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:02:04 . Memory (MB): peak = 1425.137 ; gain = 8.688
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 1425.137 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 1425.137 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Aksultan/projects/mb_server/mb_server.runs/impl_1/mb_server_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1435.453 ; gain = 10.316
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1435.453 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1474.348 ; gain = 38.895
INFO: [Common 17-206] Exiting Vivado at Mon Aug 05 14:37:28 2019...
