Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot controller2test_behav xil_defaultlib.controller2test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF(n=2)
Compiling module xil_defaultlib.DFF(n=32)
Compiling module xil_defaultlib.dtapath
Compiling module xil_defaultlib.controller2
Compiling module xil_defaultlib.controller2test
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller2test_behav
