nisc technology release notes 
release notes 
nisctoolset
release
notes
nisctoolset
2008
10
10
new
features
new
tool
called
batchexecutor
added
tools
can
run
severl
combinations
nex
fils
generate
summary
reports
html
format
new
tool
called
niscdatapathenhancer
added
tools
can
get
architecture
gnr
add
connectivity
reduce
number
clock
cycles
new
tool
called
niscdatapathtrimmer
added
tools
can
get
architecture
gnr
well
schedule
info
program
trim
architecture
remove
underutilized
components
connections
new
tool
called
niscdatapathgenerator
added
tools
can
get
architecture
gnr
template
generate
custom
architecture
given
application
frontend
now
fully
customizable
can
add
frontend
compiler
language
nisctoolset
take
look
source
code
msvcfrontend
learn
add
frontend
generating
nisccompiler
input
cdfg
can
example
accurately
control
bit
width
variables
etc
now
lot
easier
switch
frontends
nisctoolset
niscenvironment
bin
frontend
config
xml
point
information
frontend
changing
file
application
will
automatically
compiled
new
frontend
compiler
now
supports
bit
accurate
types
can
use
nisctoolset
synthesize
languages
systemc
behavioral
vhdl
verilog
etc
need
generate
cdfg
application
xml
format
nisccompiler
format
straight
forward
can
use
msil2nisc
guideline
example
improvements
bug
fixes
generation
type
conversion
much
accurate
now
version
might
generate
conservative
code
guarantee
correct
execution
handling
complext
hierachical
nsx
arguments
files
improved
also
new
library
added
bin
directory
niscpublib
dll
third
party
tools
can
use
easily
integrate
tools
rest
nisctools
even
use
nisc
exe
argument
handling
projects
tools
now
automatically
check
updates
inform
user
new
updates
known
issues
nisctoolset
2008
05
new
features
nsx
argument
files
now
support
powerful
parameter
mechanism
can
simplify
arguments
argument
group
can
define
parameters
use
arg
tags
parameters
includes
resolved
way
arguments
resolved
toolset
can
now
use
three
versions
visual
studio
2003
2005
2008
editions
including
free
express
editions
also
mechanism
using
different
frontends
simplified
using
parameters
refer
faq
see
configure
tools
rtl
generator
can
now
generated
clocked
unclocked
logic
based
controllers
datapath
generator
implements
new
optimization
generating
better
results
new
capability
tools
allows
compiler
schedule
flow
values
pipeline
efficiently
inserting
delays
bubbles
different
independent
paths
results
better
resource
utilization
well
example
now
compiler
can
even
use
single
read
port
register
file
reading
parameters
improvements
bug
fixes
several
major
algorithms
compiler
rtl
generator
datapath
generator
available
online
demo
improved
run
significantly
faster
hence
supporting
much
complex
applications
architectures
bug
fixes
scheduler
rtl
generator
known
issues
nisctoolset
2007
07
new
features
toolset
can
now
use
new
visual
studio
2005
users
can
also
install
free
visual
2005
express
edition
use
front
end
nisctoolset
new
addition
nisctoolset
now
depends
public
free
tools
refer
faq
see
use
new
front
end
types
struct
copy
features
now
supported
compiler
can
now
assign
struct
variables
pass
function
parameters
return
return
value
course
sake
performance
recommend
new
improved
control
word
compressions
techniques
added
rtlgeneratora
gnrdocumentgenerator
tool
added
toolset
can
analyze
gnr
files
generate
helpful
html
documents
new
arguments
added
generate
new
reports
include
gencallgraph
gencompusage
gencomputils
gendottyarch
genopscheddiagram
genoputilsa
new
low
power
niscdatapathgenerator
tool
now
available
online
tools
can
use
tool
generate
gnr
custom
datapath
code
use
generated
gnr
design
can
download
gnr
results
section
online
tool
modify
needed
improvements
bug
fixes
algorithms
compiler
gnr
processor
sped
significantly
fixed
bug
register
binding
algorithm
generate
wrong
results
corner
cases
bug
fixes
scheduler
fixed
parameters
xilinx
coregen
generate
correct
ram
rom
blocks
prevent
users
accidentally
changing
registers
pipeline
pre
binding
longer
create
variables
pipeline
registers
instead
whenever
low
level
access
register
datapath
needed
register
must
new
type
dataregister
added
mainlib
gnr
lib
type
register
read
write
functions
accessing
directly
known
issues
nisctoolset
2007
04
new
features
toolset
now
supports
pipelined
pre
bound
functions
enables
lots
new
capabilities
example
datapath
can
now
several
clocked
memories
programmer
can
easily
read
write
code
now
support
datapaths
without
data
memory
well
neither
initialized
global
variables
function
call
data
memory
can
removed
datapath
case
remember
include
arg
addprologepilog
val
arg
includefunc
val
niscmain
nsx
argument
file
also
put
halt
end
niscmain
two
new
sets
design
examples
included
release
network
chip
noc
example
including
18
niscs
3x3
matrix
node
containing
2
niscs
example
general
dimension
matrix
well
function
processing
element
pe
can
easily
changed
three
board
specific
examples
xilinx
video
starter
kit
board
included
release
design
examples
show
use
one
niscs
control
leds
switches
lcd
board
see
videos
documentations
one
examples
shows
use
multiple
niscs
report
exact
number
cycles
application
character
lcd
board
improvements
bug
fixes
scheduler
compiler
improved
now
generates
compact
code
also
can
support
corner
cases
datapath
types
switch
statements
now
completely
supported
handled
compiler
issues
control
word
compressions
using
dual
port
memories
solved
now
accordingly
core
generation
xilinx
ise
proper
type
memory
selected
memory
based
implementations
frontend
improved
can
now
install
nisc
toolset
network
drive
designs
can
also
reside
network
drive
generated
testbench
now
always
contains
correct
top
module
name
design
synthesis
issues
divider
component
fixed
known
issues
nisctoolset
2007
03
new
features
complete
synthesizable
rtl
generator
included
release
xml
schema
gnr
2
0
released
major
new
features
include
componentsynthesizer
tag
now
allows
component
defined
gnr
dynamically
replaced
proper
implementation
xparam
tag
added
params
section
components
now
supports
structured
xml
parameters
system
removed
gnr
instead
module
can
used
top
level
module
one
benefits
now
easier
design
subsystem
using
nisc
toolset
incorporate
generated
verilog
files
bigger
system
new
functions
cwwidth
compileroutputfile
can
used
access
corresponding
values
enclosing
niscarchitecture
processing
gnr
now
completely
validated
gnr
schema
several
dictionary
based
control
word
compression
techniques
added
hdl
generator
power
optimization
techniques
now
employed
controller
generation
new
tool
added
toolset
automatically
generates
document
files
gnr
libraries
architectures
compiler
now
produces
new
html
outputs
cfg
cdfg
operation
slacks
nsic
compiler
now
generates
bit
patterns
control
words
maintains
care
values
multiple
versions
nisc
toolset
can
now
run
side
side
tools
can
now
accept
module
top
module
nsx
files
now
contain
name
parameter
values
top
module
also
paths
libraries
defined
nsx
file
rather
gnr
file
parameters
gnr
nsx
files
can
now
simple
values
well
structured
xml
values
new
complete
design
examples
added
release
including
custom
discrete
cosine
transform
dct
design
three
implementations
fixed
point
mp3
decoder
benchmarks
mibench
suite
complete
example
showing
use
interrupts
controlling
accessing
leds
switches
xilinx
video
starter
kit
board
improvements
bug
fixes
process
resolved
parameters
longer
stops
first
error
instead
processes
whole
gnr
stops
reporting
errors
addition
bug
fixes
scheduler
register
allocator
compiler
significantly
improved
generate
better
results
fixed
register
allocator
support
unreachable
code
well
gnr
xml
schema
now
cleaned
un
necessary
redundant
information
removed
example
longer
necessary
explicitly
identify
default
register
files
type
since
compiler
automatically
detects
problem
uninitialized
memory
blocks
coe
files
xilinx
target
now
resolved
removed
unnecessary
ports
connections
processors
memories
controller
avoid
warning
messages
verilog
simulation
coregen
bat
file
updated
detect
unsuccessful
core
generations
stops
fails
also
keeps
log
cores
called
switch
simulate
bat
file
generated
verilog
files
calls
modelsim
simulator
command
line
called
switch
directs
output
tools
sim
log
txt
bug
handling
relative
file
directory
paths
nsx
files
now
fixed
compiler
html
outputs
now
much
improved
contain
whole
operation
set
application
also
operands
operations
hyperlink
jumping
definition
toolset
now
accepts
ms
visual
studio
solution
sln
files
addition
ms
visual
project
vcproj
files
now
can
break
application
several
projects
manage
easier
example
niscdesigns
directory
baselib
project
now
shared
among
several
applications
without
requiring
inclusion
source
codes
baselib
projects
hierarchical
modules
now
fully
supported
compiler
gnr
functional
units
can
now
also
support
move
operations
license
expiration
removed
known
issues
compiler
load
msil
files
located
mapped
network
drives
synthesizable
verilog
files
generated
xilinx
fpga
implemented
spartan2
however
device
families
virtex
ii
virtex
2
pro
virtex
4
supported
currently
verilog
behavioral
model
divider
core
exist
xilinx
library
modelsim
however
can
still
synthesized
simulated
gate
level
note
problem
exists
synthesizable
verilog
files
simulatable
verilog
files
always
try
fix
cause
warnings
make
sure
architecture
correct
use
sliced
connections
connect
several
output
ports
different
wires
input
port
tool
may
incorrectly
generates
warnings
multiple
port
connections
cases
warnings
can
ignored
generated
testbench
always
assumes
name
top
module
niscsystem
top
module
different
name
need
manually
edit
testbench
control
memory
type
lut
register
file
size
64
xilinx
ise
8
2
older
versions
successfully
synthesize
design
fail
mapping
error
message
error
maplib
822
ramb16
symbol
read
width
set
0
will
result
disconnection
following
output
pin
pin
drives
logic
design
will
leave
sourceless
please
change
value
read
width
modify
design
source
resynthesize
problem
can
solved
reducing
size
register
file
possible
choosing
ram
rom
implementation
method
control
memory
clock
port
missing
gnr
description
divider
fuslib
library
nisccompiler
common
subexpression
eliminator
processes
pre
bound
functions
others
may
always
correct
pre
bound
function
changes
internal
state
component
cw
compression
generated
verilog
files
may
simulate
correctly
design
optimizations
enabled
modelsim
simulator
bug
modelsim
simulator
nisctools
problem
solution
set
voptflow
0
modelsim
ini
file
installation
directory
modelsim
nisctoolset
2006
08
new
features
cascadable
argument
file
scheme
added
tools
nisc
system
xml
argument
nsx
files
can
now
include
nsx
files
selectively
overwrite
arguments
feature
especially
helpful
sharing
one
set
argument
configurations
among
several
designs
nisc
system
generator
can
now
create
default
nsx
file
given
gnr
file
compiler
now
tries
break
big
constant
values
smaller
pieces
fit
given
constant
immediate
filed
size
works
constant
known
prior
compilation
handle
big
constant
large
code
offsets
generated
compilation
muxcon
buscon
elements
added
gnr
make
use
multiplexer
busses
simpler
improvements
bug
fixes
several
bug
fixes
register
allocator
known
issues
register
allocator
compiler
work
correctly
presence
unreachable
code
example
1
correctly
handled
code
contains
switch
statement
consecutive
case
values
might
converted
jump
table
msvc
front
end
cases
handled
properly
compiler
license
expiration
bad
idea
