{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574011941236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574011941252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 12:32:21 2019 " "Processing started: Sun Nov 17 12:32:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574011941252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574011941252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574011941252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574011941597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574011941597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 9 9 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""} { "Info" "ISGN_ENTITY_NAME" "2 PixelCounter " "Found entity 2: PixelCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""} { "Info" "ISGN_ENTITY_NAME" "3 combine " "Found entity 3: combine" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""} { "Info" "ISGN_ENTITY_NAME" "6 XCounter " "Found entity 6: XCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""} { "Info" "ISGN_ENTITY_NAME" "7 YCounter " "Found entity 7: YCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""} { "Info" "ISGN_ENTITY_NAME" "8 TimeCounter " "Found entity 8: TimeCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""} { "Info" "ISGN_ENTITY_NAME" "9 FrequencyCounter " "Found entity 9: FrequencyCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574011949285 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574011949285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574011949289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter TimeCounter:tc " "Elaborating entity \"TimeCounter\" for hierarchy \"TimeCounter:tc\"" {  } { { "part2.v" "tc" { Text "D:/Git repos/CSC258FinalProject/part2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574011949335 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part2.v(270) " "Verilog HDL assignment warning at part2.v(270): truncated value with size 32 to match size of target (1)" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574011949337 "|part2|TimeCounter:tc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCounter XCounter:xc " "Elaborating entity \"XCounter\" for hierarchy \"XCounter:xc\"" {  } { { "part2.v" "xc" { Text "D:/Git repos/CSC258FinalProject/part2.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574011949346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCounter YCounter:yc " "Elaborating entity \"YCounter\" for hierarchy \"YCounter:yc\"" {  } { { "part2.v" "yc" { Text "D:/Git repos/CSC258FinalProject/part2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574011949350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "part2.v" "d0" { Text "D:/Git repos/CSC258FinalProject/part2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574011949354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelCounter PixelCounter:counter " "Elaborating entity \"PixelCounter\" for hierarchy \"PixelCounter:counter\"" {  } { { "part2.v" "counter" { Text "D:/Git repos/CSC258FinalProject/part2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574011949359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "part2.v" "c0" { Text "D:/Git repos/CSC258FinalProject/part2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574011949363 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "part2.v" "VGA" { Text "D:/Git repos/CSC258FinalProject/part2.v" 61 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1574011949367 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574011949412 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 17 12:32:29 2019 " "Processing ended: Sun Nov 17 12:32:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574011949412 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574011949412 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574011949412 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574011949412 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574011950065 ""}
