============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:04:48 am
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin                 Type       Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock TX_CLK)            launch                                    0 R 
U0_UART_TX
  U0_parity_calc
    DATA_V_reg[5]/CK                                100    +0       0 R 
    DATA_V_reg[5]/Q       SDFFRHQX1         2  0.8   31  +288     288 R 
    g380__2883/B                                           +0     288   
    g380__2883/Y          XNOR2X1           1  0.2   23  +125     412 F 
    g375__9945/A                                           +0     412   
    g375__9945/Y          XNOR2X1           1  0.2   22  +189     601 R 
    g370__9315/A                                           +0     601   
    g370__9315/Y          XNOR2X1           1  0.2   23  +171     772 F 
    g369__6161/A                                           +0     772   
    g369__6161/Y          XNOR2X1           1  0.2   22  +189     961 R 
    g368__4733/A                                           +0     961   
    g368__4733/Y          XNOR2X1           1  0.4   28  +174    1135 F 
    g367__7482/B                                           +0    1135   
    g367__7482/Y          XNOR2X1           1  0.4   26  +162    1297 R 
    g366__5115/B                                           +0    1297   
    g366__5115/Y          XNOR2X1           1  0.4   28  +126    1422 F 
    g365__1881/B                                           +0    1422   
    g365__1881/Y          XNOR2X1           1  0.4   26  +162    1584 R 
    parity_reg/SI    <<<  SDFFRHQX1                        +0    1584   
    parity_reg/CK         setup                     100  +173    1757 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock TX_CLK)            capture                                2500 R 
                          uncertainty                     -10    2490 R 
------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :     733ps 
Start-point  : U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

