Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan 31 23:56:52 2025
| Host         : DESKTOP-HJR118L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_display_timing_summary_routed.rpt -pb seven_segment_display_timing_summary_routed.pb -rpx seven_segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment_display
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.852        0.000                      0                   17        0.262        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.852        0.000                      0                   17        0.262        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.717ns (54.213%)  route 1.450ns (45.787%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.588     5.663    refresh_counter_reg_n_0_[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.243 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.243    refresh_counter_reg[4]_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.556 r  refresh_counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.862     7.418    data0[8]
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.306     7.724 r  refresh_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.724    refresh_counter[8]
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.290    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[8]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X60Y51         FDCE (Setup_fdce_C_D)        0.079    14.576    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.831ns (57.972%)  route 1.327ns (42.028%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.588     5.663    refresh_counter_reg_n_0_[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.243 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.243    refresh_counter_reg[4]_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.357    refresh_counter_reg[8]_i_2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.670 r  refresh_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.740     7.409    data0[12]
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.306     7.715 r  refresh_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     7.715    refresh_counter[12]
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.289    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[12]/C
                         clock pessimism              0.242    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X60Y53         FDCE (Setup_fdce_C_D)        0.077    14.573    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.766ns (24.825%)  route 2.320ns (75.175%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.982     6.057    refresh_counter_reg_n_0_[1]
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  refresh_counter[14]_i_2/O
                         net (fo=17, routed)          1.337     7.519    refresh_counter[14]_i_2_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.643 r  refresh_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     7.643    refresh_counter[4]
    SLICE_X59Y50         FDCE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.290    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  refresh_counter_reg[4]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X59Y50         FDCE (Setup_fdce_C_D)        0.031    14.528    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 1.849ns (59.576%)  route 1.255ns (40.424%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.588     5.663    refresh_counter_reg_n_0_[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.243 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.243    refresh_counter_reg[4]_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.357    refresh_counter_reg[8]_i_2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.691 r  refresh_counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.667     7.358    data0[10]
    SLICE_X60Y52         LUT5 (Prop_lut5_I4_O)        0.303     7.661 r  refresh_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.661    refresh_counter[10]
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.290    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[10]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X60Y52         FDCE (Setup_fdce_C_D)        0.077    14.574    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.847ns (60.039%)  route 1.229ns (39.961%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.588     5.663    refresh_counter_reg_n_0_[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.243 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.243    refresh_counter_reg[4]_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.357    refresh_counter_reg[8]_i_2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.471 r  refresh_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.471    refresh_counter_reg[12]_i_2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.693 r  refresh_counter_reg[14]_i_5/O[0]
                         net (fo=1, routed)           0.642     7.334    data0[13]
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.299     7.633 r  refresh_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     7.633    refresh_counter[13]
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.289    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[13]/C
                         clock pessimism              0.242    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X60Y53         FDCE (Setup_fdce_C_D)        0.081    14.577    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 1.963ns (63.916%)  route 1.108ns (36.084%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.588     5.663    refresh_counter_reg_n_0_[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.243 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.243    refresh_counter_reg[4]_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.357    refresh_counter_reg[8]_i_2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.471 r  refresh_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.471    refresh_counter_reg[12]_i_2_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.805 r  refresh_counter_reg[14]_i_5/O[1]
                         net (fo=1, routed)           0.521     7.325    data0[14]
    SLICE_X60Y53         LUT5 (Prop_lut5_I4_O)        0.303     7.628 r  refresh_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.628    refresh_counter[14]
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.289    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[14]/C
                         clock pessimism              0.242    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X60Y53         FDCE (Setup_fdce_C_D)        0.079    14.575    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.619ns (53.815%)  route 1.389ns (46.185%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.588     5.663    refresh_counter_reg_n_0_[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.243 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.243    refresh_counter_reg[4]_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.465 r  refresh_counter_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.802     7.266    data0[5]
    SLICE_X59Y51         LUT5 (Prop_lut5_I4_O)        0.299     7.565 r  refresh_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.565    refresh_counter[5]
    SLICE_X59Y51         FDCE                                         r  refresh_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.290    clk_IBUF_BUFG
    SLICE_X59Y51         FDCE                                         r  refresh_counter_reg[5]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X59Y51         FDCE (Setup_fdce_C_D)        0.029    14.526    refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.890ns (29.097%)  route 2.169ns (70.903%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[1]/Q
                         net (fo=2, routed)           0.982     6.057    refresh_counter_reg_n_0_[1]
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.181 r  refresh_counter[14]_i_2/O
                         net (fo=17, routed)          0.759     6.941    refresh_counter[14]_i_2_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.065 r  refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.427     7.492    refresh_counter[0]_i_2_n_0
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.616 r  refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.616    refresh_counter[0]
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.290    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
                         clock pessimism              0.267    14.557    
                         clock uncertainty           -0.035    14.522    
    SLICE_X60Y50         FDCE (Setup_fdce_C_D)        0.079    14.601    refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.027ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.735ns (58.034%)  route 1.255ns (41.966%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.588     5.663    refresh_counter_reg_n_0_[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.243 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.243    refresh_counter_reg[4]_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.577 r  refresh_counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.667     7.244    data0[6]
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.303     7.547 r  refresh_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.547    refresh_counter[6]
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.290    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[6]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X60Y51         FDCE (Setup_fdce_C_D)        0.077    14.574    refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.027    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 1.733ns (58.172%)  route 1.246ns (41.828%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.588     5.663    refresh_counter_reg_n_0_[0]
    SLICE_X61Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.243 r  refresh_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.243    refresh_counter_reg[4]_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.357 r  refresh_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.357    refresh_counter_reg[8]_i_2_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.579 r  refresh_counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.658     7.237    data0[9]
    SLICE_X60Y52         LUT5 (Prop_lut5_I4_O)        0.299     7.536 r  refresh_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.536    refresh_counter[9]
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825    10.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506    14.290    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[9]/C
                         clock pessimism              0.242    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X60Y52         FDCE (Setup_fdce_C_D)        0.079    14.576    refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  7.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 f  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.174     1.919    refresh_counter_reg_n_0_[0]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  refresh_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    refresh_counter[0]
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
                         clock pessimism             -0.358     1.581    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.121     1.702    refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.145%)  route 0.226ns (54.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     1.722 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.226     1.948    digit_select_reg_n_0_[0]
    SLICE_X60Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.993 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.993    digit_select[1]_i_1_n_0
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
                         clock pessimism             -0.342     1.597    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.120     1.717    digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.563%)  route 0.213ns (50.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.213     1.958    refresh_counter_reg_n_0_[0]
    SLICE_X60Y53         LUT5 (Prop_lut5_I3_O)        0.045     2.003 r  refresh_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.003    refresh_counter[14]
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[14]/C
                         clock pessimism             -0.342     1.596    
    SLICE_X60Y53         FDCE (Hold_fdce_C_D)         0.121     1.717    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_select_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.568%)  route 0.197ns (51.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     1.722 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.197     1.919    digit_select_reg_n_0_[0]
    SLICE_X59Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    digit_select[0]_i_1_n_0
    SLICE_X59Y50         FDCE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  digit_select_reg[0]/C
                         clock pessimism             -0.358     1.581    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.091     1.672    digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.209ns (46.811%)  route 0.237ns (53.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.237     1.983    refresh_counter_reg_n_0_[0]
    SLICE_X60Y51         LUT5 (Prop_lut5_I3_O)        0.045     2.028 r  refresh_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.028    refresh_counter[8]
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[8]/C
                         clock pessimism             -0.342     1.597    
    SLICE_X60Y51         FDCE (Hold_fdce_C_D)         0.121     1.718    refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.188%)  route 0.243ns (53.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.243     1.989    refresh_counter_reg_n_0_[0]
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.034 r  refresh_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.034    refresh_counter[4]
    SLICE_X59Y50         FDCE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  refresh_counter_reg[4]/C
                         clock pessimism             -0.342     1.597    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.092     1.689    refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 refresh_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.254ns (49.442%)  route 0.260ns (50.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  refresh_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.869    refresh_counter_reg_n_0_[9]
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  refresh_counter[14]_i_4/O
                         net (fo=17, routed)          0.136     2.050    refresh_counter[14]_i_4_n_0
    SLICE_X60Y52         LUT5 (Prop_lut5_I2_O)        0.045     2.095 r  refresh_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.095    refresh_counter[9]
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[9]/C
                         clock pessimism             -0.358     1.581    
    SLICE_X60Y52         FDCE (Hold_fdce_C_D)         0.121     1.702    refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 refresh_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.254ns (46.195%)  route 0.296ns (53.805%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  refresh_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.869    refresh_counter_reg_n_0_[9]
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  refresh_counter[14]_i_4/O
                         net (fo=17, routed)          0.172     2.086    refresh_counter[14]_i_4_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I2_O)        0.045     2.131 r  refresh_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.131    refresh_counter[13]
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[13]/C
                         clock pessimism             -0.342     1.596    
    SLICE_X60Y53         FDCE (Hold_fdce_C_D)         0.121     1.717    refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 refresh_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.254ns (46.027%)  route 0.298ns (53.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  refresh_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.869    refresh_counter_reg_n_0_[9]
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  refresh_counter[14]_i_4/O
                         net (fo=17, routed)          0.174     2.088    refresh_counter[14]_i_4_n_0
    SLICE_X60Y53         LUT5 (Prop_lut5_I2_O)        0.045     2.133 r  refresh_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.133    refresh_counter[12]
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[12]/C
                         clock pessimism             -0.342     1.596    
    SLICE_X60Y53         FDCE (Hold_fdce_C_D)         0.120     1.716    refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.743%)  route 0.330ns (61.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  refresh_counter_reg[0]/Q
                         net (fo=18, routed)          0.330     2.076    refresh_counter_reg_n_0_[0]
    SLICE_X60Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.121 r  refresh_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.121    refresh_counter[1]
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[1]/C
                         clock pessimism             -0.358     1.581    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.121     1.702    refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50    digit_select_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y50    digit_select_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y50    refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52    refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52    refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53    refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53    refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53    refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y50    refresh_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50    digit_select_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50    digit_select_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    digit_select_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    digit_select_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52    refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52    refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52    refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52    refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50    digit_select_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50    digit_select_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    digit_select_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    digit_select_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y50    refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52    refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52    refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52    refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y52    refresh_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din1[2]
                            (input port)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.408ns  (logic 5.468ns (47.926%)  route 5.941ns (52.074%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  din1[2] (IN)
                         net (fo=0)                   0.000     0.000    din1[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  din1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.833     3.286    din1_IBUF[2]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.410 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     4.430    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.152     4.582 r  segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.088     7.670    segments_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.739    11.408 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.408    segments[3]
    C2                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din1[2]
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.033ns  (logic 5.455ns (49.445%)  route 5.578ns (50.555%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  din1[2] (IN)
                         net (fo=0)                   0.000     0.000    din1[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  din1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.833     3.286    din1_IBUF[2]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.410 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021     4.431    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.152     4.583 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.724     7.306    segments_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.727    11.033 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.033    segments[0]
    F4                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din1[2]
                            (input port)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.981ns  (logic 5.231ns (47.638%)  route 5.750ns (52.362%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  din1[2] (IN)
                         net (fo=0)                   0.000     0.000    din1[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  din1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.833     3.286    din1_IBUF[2]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.410 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021     4.431    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124     4.555 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.896     7.451    segments_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531    10.981 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.981    segments[4]
    B1                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din1[2]
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.748ns  (logic 5.245ns (48.797%)  route 5.503ns (51.203%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  din1[2] (IN)
                         net (fo=0)                   0.000     0.000    din1[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  din1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.833     3.286    din1_IBUF[2]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.410 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     4.430    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.554 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.651     7.204    segments_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544    10.748 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.748    segments[2]
    D2                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din1[2]
                            (input port)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 5.221ns (49.000%)  route 5.434ns (51.000%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  din1[2] (IN)
                         net (fo=0)                   0.000     0.000    din1[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  din1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.833     3.286    din1_IBUF[2]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.410 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.023     4.433    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.124     4.557 r  segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.578     7.135    segments_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    10.655 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.655    segments[6]
    D1                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din1[2]
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 5.441ns (51.561%)  route 5.112ns (48.439%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  din1[2] (IN)
                         net (fo=0)                   0.000     0.000    din1[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  din1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.833     3.286    din1_IBUF[2]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.410 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021     4.431    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.154     4.585 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.258     6.843    segments_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.711    10.553 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.553    segments[5]
    H4                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din1[2]
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 5.189ns (49.456%)  route 5.303ns (50.544%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  din1[2] (IN)
                         net (fo=0)                   0.000     0.000    din1[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  din1_IBUF[2]_inst/O
                         net (fo=1, routed)           1.833     3.286    din1_IBUF[2]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.410 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021     4.431    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.555 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.450     7.004    segments_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    10.493 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.493    segments[1]
    J3                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din4[0]
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.498ns (53.817%)  route 1.285ns (46.183%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  din4[0] (IN)
                         net (fo=0)                   0.000     0.000    din4[0]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  din4_IBUF[0]_inst/O
                         net (fo=1, routed)           0.375     0.593    din4_IBUF[0]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.638 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.247     0.885    sel0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I3_O)        0.045     0.930 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.664     1.594    segments_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     2.783 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.783    segments[1]
    J3                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[3]
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.603ns (56.331%)  route 1.243ns (43.669%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  din3[3] (IN)
                         net (fo=0)                   0.000     0.000    din3[3]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  din3_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.609    din3_IBUF[3]
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.654 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.283     0.937    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.051     0.988 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.585     1.573    segments_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         1.274     2.846 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.846    segments[5]
    H4                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[3]
                            (input port)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.545ns (53.363%)  route 1.350ns (46.637%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  din3[3] (IN)
                         net (fo=0)                   0.000     0.000    din3[3]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  din3_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.609    din3_IBUF[3]
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.654 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.283     0.937    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.982 r  segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.692     1.674    segments_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     2.896 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.896    segments[6]
    D1                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din4[0]
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.553ns (52.371%)  route 1.413ns (47.629%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  din4[0] (IN)
                         net (fo=0)                   0.000     0.000    din4[0]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  din4_IBUF[0]_inst/O
                         net (fo=1, routed)           0.375     0.593    din4_IBUF[0]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.638 f  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.300     0.938    sel0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.045     0.983 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.738     1.721    segments_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.245     2.966 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.966    segments[2]
    D2                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din4[0]
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.599ns (53.123%)  route 1.411ns (46.877%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  din4[0] (IN)
                         net (fo=0)                   0.000     0.000    din4[0]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  din4_IBUF[0]_inst/O
                         net (fo=1, routed)           0.375     0.593    din4_IBUF[0]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.638 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.247     0.885    sel0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.048     0.933 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.789     1.722    segments_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.288     3.010 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.010    segments[0]
    F4                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din3[3]
                            (input port)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.555ns (50.422%)  route 1.529ns (49.578%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 f  din3[3] (IN)
                         net (fo=0)                   0.000     0.000    din3[3]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 f  din3_IBUF[3]_inst/O
                         net (fo=1, routed)           0.375     0.609    din3_IBUF[3]
    SLICE_X65Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.654 f  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.283     0.937    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.982 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.871     1.853    segments_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         1.231     3.084 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.084    segments[4]
    B1                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din4[0]
                            (input port)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.232ns  (logic 1.607ns (49.724%)  route 1.625ns (50.276%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  din4[0] (IN)
                         net (fo=0)                   0.000     0.000    din4[0]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  din4_IBUF[0]_inst/O
                         net (fo=1, routed)           0.375     0.593    din4_IBUF[0]
    SLICE_X65Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.638 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.300     0.938    sel0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.045     0.983 r  segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.950     1.933    segments_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         1.299     3.232 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.232    segments[3]
    C2                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.433ns  (logic 4.533ns (43.447%)  route 5.900ns (56.553%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.793     6.867    digit_select_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     8.011    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.152     8.163 r  segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.088    11.251    segments_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.739    14.990 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.990    segments[3]
    C2                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 4.521ns (44.946%)  route 5.537ns (55.054%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.793     6.867    digit_select_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021     8.012    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.152     8.164 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.724    10.888    segments_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         3.727    14.615 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.615    segments[0]
    F4                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 4.297ns (42.896%)  route 5.720ns (57.104%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.794     6.868    digit_select_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.030     8.022    sel0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I3_O)        0.124     8.146 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.896    11.043    segments_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.531    14.573 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.573    segments[4]
    B1                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 4.310ns (44.103%)  route 5.463ns (55.897%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.793     6.867    digit_select_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     8.011    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I3_O)        0.124     8.135 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.651    10.786    segments_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         3.544    14.330 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.330    segments[2]
    D2                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.693ns  (logic 4.286ns (44.220%)  route 5.407ns (55.780%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.794     6.868    digit_select_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.035     8.027    sel0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.151 r  segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.578    10.730    segments_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         3.520    14.250 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.250    segments[6]
    D1                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.588ns  (logic 4.507ns (47.002%)  route 5.081ns (52.998%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.794     6.868    digit_select_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.030     8.022    sel0[0]
    SLICE_X65Y39         LUT4 (Prop_lut4_I2_O)        0.154     8.176 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.258    10.434    segments_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         3.711    14.145 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.145    segments[5]
    H4                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.517ns  (logic 4.254ns (44.702%)  route 5.263ns (55.298%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     5.075 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.793     6.867    digit_select_reg_n_0_[1]
    SLICE_X65Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.991 r  segments_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021     8.012    sel0[2]
    SLICE_X65Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.136 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.450    10.586    segments_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         3.488    14.074 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.074    segments[1]
    J3                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 4.339ns (57.960%)  route 3.147ns (42.040%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.456     5.013 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.881     5.894    digit_select_reg_n_0_[0]
    SLICE_X65Y55         LUT2 (Prop_lut2_I1_O)        0.152     6.046 r  anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.266     8.312    anodes_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         3.731    12.043 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.043    anodes[0]
    E4                                                                r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 4.108ns (57.951%)  route 2.981ns (42.049%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.456     5.013 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.876     5.889    digit_select_reg_n_0_[0]
    SLICE_X65Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.013 r  anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.105     8.118    anodes_OBUF[1]
    F3                   OBUF (Prop_obuf_I_O)         3.528    11.646 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.646    anodes[1]
    F3                                                                r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.051ns  (logic 4.299ns (60.980%)  route 2.751ns (39.020%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.865     0.865 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.933 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     4.557    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.456     5.013 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.876     5.889    digit_select_reg_n_0_[0]
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.150     6.039 r  anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.875     7.914    anodes_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         3.693    11.608 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.608    anodes[2]
    J4                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.421ns (70.011%)  route 0.609ns (29.989%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.251     1.997    digit_select_reg_n_0_[1]
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.042 r  anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.399    anodes_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.212     3.611 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.611    anodes[3]
    H3                                                                r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.467ns (68.850%)  route 0.664ns (31.150%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.250     1.996    digit_select_reg_n_0_[1]
    SLICE_X65Y55         LUT2 (Prop_lut2_I1_O)        0.048     2.044 r  anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.457    anodes_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         1.255     3.712 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.712    anodes[2]
    J4                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.438ns (65.028%)  route 0.774ns (34.972%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.250     1.996    digit_select_reg_n_0_[1]
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.041 r  anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.564    anodes_OBUF[1]
    F3                   OBUF (Prop_obuf_I_O)         1.229     3.793 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.793    anodes[1]
    F3                                                                r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.504ns (64.257%)  route 0.836ns (35.743%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.251     1.997    digit_select_reg_n_0_[1]
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.049     2.046 r  anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.631    anodes_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.291     3.921 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.921    anodes[0]
    E4                                                                r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.534ns (52.765%)  route 1.373ns (47.235%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.505     2.250    digit_select_reg_n_0_[1]
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.295 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.283     2.578    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.051     2.629 r  segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.585     3.214    segments_OBUF[5]
    H4                   OBUF (Prop_obuf_I_O)         1.274     4.488 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.488    segments[5]
    H4                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.444ns (49.661%)  route 1.463ns (50.339%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.505     2.250    digit_select_reg_n_0_[1]
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.295 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.295     2.590    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.045     2.635 r  segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.664     3.299    segments_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.190     4.488 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.488    segments[1]
    J3                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.475ns (49.916%)  route 1.480ns (50.084%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.505     2.250    digit_select_reg_n_0_[1]
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.295 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.283     2.578    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.045     2.623 r  segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.692     3.316    segments_OBUF[6]
    D1                   OBUF (Prop_obuf_I_O)         1.221     4.537 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.537    segments[6]
    D1                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.038ns  (logic 1.499ns (49.333%)  route 1.539ns (50.667%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.505     2.250    digit_select_reg_n_0_[1]
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.295 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.297     2.592    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.045     2.637 r  segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.738     3.375    segments_OBUF[2]
    D2                   OBUF (Prop_obuf_I_O)         1.245     4.620 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.620    segments[2]
    D2                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.127ns  (logic 1.539ns (49.198%)  route 1.589ns (50.802%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.505     2.250    digit_select_reg_n_0_[1]
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.295 r  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.295     2.590    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.042     2.632 r  segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.789     3.421    segments_OBUF[0]
    F4                   OBUF (Prop_obuf_I_O)         1.288     4.709 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.709    segments[0]
    F4                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.485ns (47.239%)  route 1.659ns (52.761%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.965    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.581    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     1.745 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.505     2.250    digit_select_reg_n_0_[1]
    SLICE_X65Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.295 f  segments_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.283     2.578    sel0[3]
    SLICE_X65Y39         LUT4 (Prop_lut4_I0_O)        0.045     2.623 r  segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.871     3.494    segments_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         1.231     4.726 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.726    segments[4]
    B1                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            digit_select_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.456ns (45.860%)  route 1.719ns (54.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.719     3.176    rst_IBUF
    SLICE_X59Y50         FDCE                                         f  digit_select_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  digit_select_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.456ns (45.860%)  route 1.719ns (54.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.719     3.176    rst_IBUF
    SLICE_X59Y50         FDCE                                         f  refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 1.456ns (45.860%)  route 1.719ns (54.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.719     3.176    rst_IBUF
    SLICE_X59Y50         FDCE                                         f  refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X59Y50         FDCE                                         r  refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            digit_select_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.456ns (47.846%)  route 1.588ns (52.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.588     3.044    rst_IBUF
    SLICE_X60Y50         FDCE                                         f  digit_select_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  digit_select_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.456ns (47.846%)  route 1.588ns (52.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.588     3.044    rst_IBUF
    SLICE_X60Y50         FDCE                                         f  refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.456ns (47.846%)  route 1.588ns (52.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.588     3.044    rst_IBUF
    SLICE_X60Y50         FDCE                                         f  refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.456ns (47.846%)  route 1.588ns (52.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.588     3.044    rst_IBUF
    SLICE_X60Y50         FDCE                                         f  refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X60Y50         FDCE                                         r  refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 1.456ns (48.629%)  route 1.539ns (51.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.539     2.995    rst_IBUF
    SLICE_X60Y51         FDCE                                         f  refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 1.456ns (48.629%)  route 1.539ns (51.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.539     2.995    rst_IBUF
    SLICE_X60Y51         FDCE                                         f  refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 1.456ns (48.629%)  route 1.539ns (51.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.539     2.995    rst_IBUF
    SLICE_X60Y51         FDCE                                         f  refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.825     0.825 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.693    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.784 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.506     4.290    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.225ns (35.179%)  route 0.414ns (64.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.414     0.638    rst_IBUF
    SLICE_X60Y53         FDCE                                         f  refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.225ns (35.179%)  route 0.414ns (64.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.414     0.638    rst_IBUF
    SLICE_X60Y53         FDCE                                         f  refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.225ns (35.179%)  route 0.414ns (64.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.414     0.638    rst_IBUF
    SLICE_X60Y53         FDCE                                         f  refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.860     1.938    clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  refresh_counter_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.225ns (31.515%)  route 0.488ns (68.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.488     0.713    rst_IBUF
    SLICE_X60Y52         FDCE                                         f  refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.225ns (31.515%)  route 0.488ns (68.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.488     0.713    rst_IBUF
    SLICE_X60Y52         FDCE                                         f  refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.225ns (31.515%)  route 0.488ns (68.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.488     0.713    rst_IBUF
    SLICE_X60Y52         FDCE                                         f  refresh_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  refresh_counter_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.225ns (27.695%)  route 0.586ns (72.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.586     0.811    rst_IBUF
    SLICE_X59Y51         FDCE                                         f  refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X59Y51         FDCE                                         r  refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.225ns (26.602%)  route 0.620ns (73.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.620     0.844    rst_IBUF
    SLICE_X60Y51         FDCE                                         f  refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.225ns (26.602%)  route 0.620ns (73.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.620     0.844    rst_IBUF
    SLICE_X60Y51         FDCE                                         f  refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            refresh_counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.225ns (26.602%)  route 0.620ns (73.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.620     0.844    rst_IBUF
    SLICE_X60Y51         FDCE                                         f  refresh_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.050    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.079 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.939    clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  refresh_counter_reg[8]/C





