

================================================================
== Vitis HLS Report for 'compute_connectivity_mask'
================================================================
* Date:           Mon Dec 20 18:46:16 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.515 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      884|      884|  3.536 us|  3.536 us|  884|  884|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_connectivity_mask_Pipeline_1_fu_22                                  |compute_connectivity_mask_Pipeline_1                                  |      363|      363|   1.452 us|   1.452 us|  363|  363|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1                   |      125|      125|   0.500 us|   0.500 us|  125|  125|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2                   |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
        |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42  |compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4  |      367|      367|   1.468 us|   1.468 us|  367|  367|       no|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      324|      619|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      169|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     2|      336|      788|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_connectivity_mask_Pipeline_1_fu_22                                  |compute_connectivity_mask_Pipeline_1                                  |        0|   0|   11|   54|    0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1                   |        0|   1|  172|  233|    0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36                   |compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2                   |        0|   0|   75|  134|    0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42  |compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4  |        0|   1|   66|  198|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                           |                                                                      |        0|   2|  324|  619|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+---------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |                    Module                   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |connectivity_mask_U  |compute_connectivity_mask_connectivity_mask  |       16|  0|   0|    0|  10000|   32|     1|       320000|
    +---------------------+---------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                                             |       16|  0|   0|    0|  10000|   32|     1|       320000|
    +---------------------+---------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  49|          9|    1|          9|
    |connectivity_mask_address0  |  20|          4|   14|         56|
    |connectivity_mask_address1  |  20|          4|   14|         56|
    |connectivity_mask_ce0       |  20|          4|    1|          4|
    |connectivity_mask_ce1       |  20|          4|    1|          4|
    |connectivity_mask_d1        |  20|          4|   32|        128|
    |connectivity_mask_we1       |  20|          4|    1|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 169|         33|   64|        261|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                             Name                                            | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  8|   0|    8|          0|
    |grp_compute_connectivity_mask_Pipeline_1_fu_22_ap_start_reg                                  |  1|   0|    1|          0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28_ap_start_reg                   |  1|   0|    1|          0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36_ap_start_reg                   |  1|   0|    1|          0|
    |grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                        | 12|   0|   12|          0|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask|  return value|
|edge_list_address0                |  out|   10|   ap_memory|                  edge_list|         array|
|edge_list_ce0                     |  out|    1|   ap_memory|                  edge_list|         array|
|edge_list_q0                      |   in|   32|   ap_memory|                  edge_list|         array|
|edge_list_address1                |  out|   10|   ap_memory|                  edge_list|         array|
|edge_list_ce1                     |  out|    1|   ap_memory|                  edge_list|         array|
|edge_list_q1                      |   in|   32|   ap_memory|                  edge_list|         array|
|connectivity_mask_final_address1  |  out|   14|   ap_memory|    connectivity_mask_final|         array|
|connectivity_mask_final_ce1       |  out|    1|   ap_memory|    connectivity_mask_final|         array|
|connectivity_mask_final_we1       |  out|    1|   ap_memory|    connectivity_mask_final|         array|
|connectivity_mask_final_d1        |  out|   32|   ap_memory|    connectivity_mask_final|         array|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %edge_list, i32 %connectivity_mask"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %edge_list, i32 %connectivity_mask"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i32 %connectivity_mask"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i32 %connectivity_mask"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i32 %connectivity_mask_final, i32 %connectivity_mask"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i32 %connectivity_mask_final, i32 %connectivity_mask"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln442 = ret" [GAT_compute.cpp:442]   --->   Operation 20 'ret' 'ret_ln442' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connectivity_mask]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ edge_list]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_final]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0        (call       ) [ 000000000]
call_ln0        (call       ) [ 000000000]
call_ln0        (call       ) [ 000000000]
specmemcore_ln0 (specmemcore) [ 000000000]
specmemcore_ln0 (specmemcore) [ 000000000]
specmemcore_ln0 (specmemcore) [ 000000000]
call_ln0        (call       ) [ 000000000]
ret_ln442       (ret        ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connectivity_mask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="connectivity_mask_final">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_connectivity_mask_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="grp_compute_connectivity_mask_Pipeline_1_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="0" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="42" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connectivity_mask | {1 2 3 4 5 6 }
	Port: edge_list | {}
	Port: connectivity_mask_final | {7 8 }
 - Input state : 
	Port: compute_connectivity_mask : connectivity_mask | {3 4 5 6 7 8 }
	Port: compute_connectivity_mask : edge_list | {3 4 }
	Port: compute_connectivity_mask : connectivity_mask_final | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                 grp_compute_connectivity_mask_Pipeline_1_fu_22                 |    0    |    0    |    9    |    27   |
|   call   |          grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28         |    1    |  1.935  |   198   |   168   |
|          |          grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36         |    0    |  0.387  |    63   |    87   |
|          | grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42 |    1    |  1.548  |    79   |   137   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                |    2    |   3.87  |   349   |   419   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |   349  |   419  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   349  |   419  |
+-----------+--------+--------+--------+--------+
