/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set ADC_SAR_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB03_CTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ADC_SAR_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set ADC_SAR_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ADC_SAR_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set ADC_SAR_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB13_MSK
.set ADC_SAR_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ADC_SAR_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB13_ST
.set ADC_SAR_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_FinalBuf__PRIORITY, 2
.set ADC_SAR_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_FinalBuf__TERMOUT1_SEL, 0
.set ADC_SAR_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ADC_SAR_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ADC_SAR_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ADC_SAR_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_IntClock__INDEX, 0x02
.set ADC_SAR_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_IntClock__PM_ACT_MSK, 0x04
.set ADC_SAR_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_IntClock__PM_STBY_MSK, 0x04
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_IRQ__INTC_MASK, 0x08
.set ADC_SAR_IRQ__INTC_NUMBER, 3
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_SAR_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_TempBuf__PRIORITY, 2
.set ADC_SAR_TempBuf__TERMIN_EN, 0
.set ADC_SAR_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_TempBuf__TERMOUT1_SEL, 0
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* CR1 */
.set CR1__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set CR1__0__MASK, 0x20
.set CR1__0__PC, CYREG_IO_PC_PRT15_PC5
.set CR1__0__PORT, 15
.set CR1__0__SHIFT, 5
.set CR1__AG, CYREG_PRT15_AG
.set CR1__AMUX, CYREG_PRT15_AMUX
.set CR1__BIE, CYREG_PRT15_BIE
.set CR1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CR1__BYP, CYREG_PRT15_BYP
.set CR1__CTL, CYREG_PRT15_CTL
.set CR1__DM0, CYREG_PRT15_DM0
.set CR1__DM1, CYREG_PRT15_DM1
.set CR1__DM2, CYREG_PRT15_DM2
.set CR1__DR, CYREG_PRT15_DR
.set CR1__INP_DIS, CYREG_PRT15_INP_DIS
.set CR1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CR1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CR1__LCD_EN, CYREG_PRT15_LCD_EN
.set CR1__MASK, 0x20
.set CR1__PORT, 15
.set CR1__PRT, CYREG_PRT15_PRT
.set CR1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CR1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CR1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CR1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CR1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CR1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CR1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CR1__PS, CYREG_PRT15_PS
.set CR1__SHIFT, 5
.set CR1__SLW, CYREG_PRT15_SLW

/* CR2 */
.set CR2__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set CR2__0__MASK, 0x01
.set CR2__0__PC, CYREG_PRT2_PC0
.set CR2__0__PORT, 2
.set CR2__0__SHIFT, 0
.set CR2__AG, CYREG_PRT2_AG
.set CR2__AMUX, CYREG_PRT2_AMUX
.set CR2__BIE, CYREG_PRT2_BIE
.set CR2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CR2__BYP, CYREG_PRT2_BYP
.set CR2__CTL, CYREG_PRT2_CTL
.set CR2__DM0, CYREG_PRT2_DM0
.set CR2__DM1, CYREG_PRT2_DM1
.set CR2__DM2, CYREG_PRT2_DM2
.set CR2__DR, CYREG_PRT2_DR
.set CR2__INP_DIS, CYREG_PRT2_INP_DIS
.set CR2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CR2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CR2__LCD_EN, CYREG_PRT2_LCD_EN
.set CR2__MASK, 0x01
.set CR2__PORT, 2
.set CR2__PRT, CYREG_PRT2_PRT
.set CR2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CR2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CR2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CR2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CR2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CR2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CR2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CR2__PS, CYREG_PRT2_PS
.set CR2__SHIFT, 0
.set CR2__SLW, CYREG_PRT2_SLW

/* CR3 */
.set CR3__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set CR3__0__MASK, 0x02
.set CR3__0__PC, CYREG_PRT2_PC1
.set CR3__0__PORT, 2
.set CR3__0__SHIFT, 1
.set CR3__AG, CYREG_PRT2_AG
.set CR3__AMUX, CYREG_PRT2_AMUX
.set CR3__BIE, CYREG_PRT2_BIE
.set CR3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CR3__BYP, CYREG_PRT2_BYP
.set CR3__CTL, CYREG_PRT2_CTL
.set CR3__DM0, CYREG_PRT2_DM0
.set CR3__DM1, CYREG_PRT2_DM1
.set CR3__DM2, CYREG_PRT2_DM2
.set CR3__DR, CYREG_PRT2_DR
.set CR3__INP_DIS, CYREG_PRT2_INP_DIS
.set CR3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CR3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CR3__LCD_EN, CYREG_PRT2_LCD_EN
.set CR3__MASK, 0x02
.set CR3__PORT, 2
.set CR3__PRT, CYREG_PRT2_PRT
.set CR3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CR3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CR3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CR3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CR3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CR3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CR3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CR3__PS, CYREG_PRT2_PS
.set CR3__SHIFT, 1
.set CR3__SLW, CYREG_PRT2_SLW

/* CR4 */
.set CR4__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set CR4__0__MASK, 0x04
.set CR4__0__PC, CYREG_PRT2_PC2
.set CR4__0__PORT, 2
.set CR4__0__SHIFT, 2
.set CR4__AG, CYREG_PRT2_AG
.set CR4__AMUX, CYREG_PRT2_AMUX
.set CR4__BIE, CYREG_PRT2_BIE
.set CR4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CR4__BYP, CYREG_PRT2_BYP
.set CR4__CTL, CYREG_PRT2_CTL
.set CR4__DM0, CYREG_PRT2_DM0
.set CR4__DM1, CYREG_PRT2_DM1
.set CR4__DM2, CYREG_PRT2_DM2
.set CR4__DR, CYREG_PRT2_DR
.set CR4__INP_DIS, CYREG_PRT2_INP_DIS
.set CR4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CR4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CR4__LCD_EN, CYREG_PRT2_LCD_EN
.set CR4__MASK, 0x04
.set CR4__PORT, 2
.set CR4__PRT, CYREG_PRT2_PRT
.set CR4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CR4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CR4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CR4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CR4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CR4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CR4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CR4__PS, CYREG_PRT2_PS
.set CR4__SHIFT, 2
.set CR4__SLW, CYREG_PRT2_SLW

/* CR5 */
.set CR5__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set CR5__0__MASK, 0x08
.set CR5__0__PC, CYREG_PRT2_PC3
.set CR5__0__PORT, 2
.set CR5__0__SHIFT, 3
.set CR5__AG, CYREG_PRT2_AG
.set CR5__AMUX, CYREG_PRT2_AMUX
.set CR5__BIE, CYREG_PRT2_BIE
.set CR5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CR5__BYP, CYREG_PRT2_BYP
.set CR5__CTL, CYREG_PRT2_CTL
.set CR5__DM0, CYREG_PRT2_DM0
.set CR5__DM1, CYREG_PRT2_DM1
.set CR5__DM2, CYREG_PRT2_DM2
.set CR5__DR, CYREG_PRT2_DR
.set CR5__INP_DIS, CYREG_PRT2_INP_DIS
.set CR5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CR5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CR5__LCD_EN, CYREG_PRT2_LCD_EN
.set CR5__MASK, 0x08
.set CR5__PORT, 2
.set CR5__PRT, CYREG_PRT2_PRT
.set CR5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CR5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CR5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CR5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CR5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CR5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CR5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CR5__PS, CYREG_PRT2_PS
.set CR5__SHIFT, 3
.set CR5__SLW, CYREG_PRT2_SLW

/* CR6 */
.set CR6__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set CR6__0__MASK, 0x20
.set CR6__0__PC, CYREG_PRT1_PC5
.set CR6__0__PORT, 1
.set CR6__0__SHIFT, 5
.set CR6__AG, CYREG_PRT1_AG
.set CR6__AMUX, CYREG_PRT1_AMUX
.set CR6__BIE, CYREG_PRT1_BIE
.set CR6__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CR6__BYP, CYREG_PRT1_BYP
.set CR6__CTL, CYREG_PRT1_CTL
.set CR6__DM0, CYREG_PRT1_DM0
.set CR6__DM1, CYREG_PRT1_DM1
.set CR6__DM2, CYREG_PRT1_DM2
.set CR6__DR, CYREG_PRT1_DR
.set CR6__INP_DIS, CYREG_PRT1_INP_DIS
.set CR6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CR6__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CR6__LCD_EN, CYREG_PRT1_LCD_EN
.set CR6__MASK, 0x20
.set CR6__PORT, 1
.set CR6__PRT, CYREG_PRT1_PRT
.set CR6__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CR6__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CR6__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CR6__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CR6__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CR6__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CR6__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CR6__PS, CYREG_PRT1_PS
.set CR6__SHIFT, 5
.set CR6__SLW, CYREG_PRT1_SLW

/* CR7 */
.set CR7__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set CR7__0__MASK, 0x10
.set CR7__0__PC, CYREG_PRT1_PC4
.set CR7__0__PORT, 1
.set CR7__0__SHIFT, 4
.set CR7__AG, CYREG_PRT1_AG
.set CR7__AMUX, CYREG_PRT1_AMUX
.set CR7__BIE, CYREG_PRT1_BIE
.set CR7__BIT_MASK, CYREG_PRT1_BIT_MASK
.set CR7__BYP, CYREG_PRT1_BYP
.set CR7__CTL, CYREG_PRT1_CTL
.set CR7__DM0, CYREG_PRT1_DM0
.set CR7__DM1, CYREG_PRT1_DM1
.set CR7__DM2, CYREG_PRT1_DM2
.set CR7__DR, CYREG_PRT1_DR
.set CR7__INP_DIS, CYREG_PRT1_INP_DIS
.set CR7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set CR7__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set CR7__LCD_EN, CYREG_PRT1_LCD_EN
.set CR7__MASK, 0x10
.set CR7__PORT, 1
.set CR7__PRT, CYREG_PRT1_PRT
.set CR7__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set CR7__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set CR7__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set CR7__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set CR7__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set CR7__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set CR7__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set CR7__PS, CYREG_PRT1_PS
.set CR7__SHIFT, 4
.set CR7__SLW, CYREG_PRT1_SLW

/* CR8 */
.set CR8__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set CR8__0__MASK, 0x10
.set CR8__0__PC, CYREG_PRT2_PC4
.set CR8__0__PORT, 2
.set CR8__0__SHIFT, 4
.set CR8__AG, CYREG_PRT2_AG
.set CR8__AMUX, CYREG_PRT2_AMUX
.set CR8__BIE, CYREG_PRT2_BIE
.set CR8__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CR8__BYP, CYREG_PRT2_BYP
.set CR8__CTL, CYREG_PRT2_CTL
.set CR8__DM0, CYREG_PRT2_DM0
.set CR8__DM1, CYREG_PRT2_DM1
.set CR8__DM2, CYREG_PRT2_DM2
.set CR8__DR, CYREG_PRT2_DR
.set CR8__INP_DIS, CYREG_PRT2_INP_DIS
.set CR8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CR8__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CR8__LCD_EN, CYREG_PRT2_LCD_EN
.set CR8__MASK, 0x10
.set CR8__PORT, 2
.set CR8__PRT, CYREG_PRT2_PRT
.set CR8__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CR8__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CR8__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CR8__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CR8__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CR8__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CR8__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CR8__PS, CYREG_PRT2_PS
.set CR8__SHIFT, 4
.set CR8__SLW, CYREG_PRT2_SLW

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NTC */
.set NTC__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set NTC__0__MASK, 0x10
.set NTC__0__PC, CYREG_PRT4_PC4
.set NTC__0__PORT, 4
.set NTC__0__SHIFT, 4
.set NTC__AG, CYREG_PRT4_AG
.set NTC__AMUX, CYREG_PRT4_AMUX
.set NTC__BIE, CYREG_PRT4_BIE
.set NTC__BIT_MASK, CYREG_PRT4_BIT_MASK
.set NTC__BYP, CYREG_PRT4_BYP
.set NTC__CTL, CYREG_PRT4_CTL
.set NTC__DM0, CYREG_PRT4_DM0
.set NTC__DM1, CYREG_PRT4_DM1
.set NTC__DM2, CYREG_PRT4_DM2
.set NTC__DR, CYREG_PRT4_DR
.set NTC__INP_DIS, CYREG_PRT4_INP_DIS
.set NTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set NTC__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set NTC__LCD_EN, CYREG_PRT4_LCD_EN
.set NTC__MASK, 0x10
.set NTC__PORT, 4
.set NTC__PRT, CYREG_PRT4_PRT
.set NTC__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set NTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set NTC__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set NTC__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set NTC__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set NTC__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set NTC__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set NTC__PS, CYREG_PRT4_PS
.set NTC__SHIFT, 4
.set NTC__SLW, CYREG_PRT4_SLW

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1

/* RTD */
.set RTD_Current__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set RTD_Current__0__MASK, 0x20
.set RTD_Current__0__PC, CYREG_PRT3_PC5
.set RTD_Current__0__PORT, 3
.set RTD_Current__0__SHIFT, 5
.set RTD_Current__AG, CYREG_PRT3_AG
.set RTD_Current__AMUX, CYREG_PRT3_AMUX
.set RTD_Current__BIE, CYREG_PRT3_BIE
.set RTD_Current__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RTD_Current__BYP, CYREG_PRT3_BYP
.set RTD_Current__CTL, CYREG_PRT3_CTL
.set RTD_Current__DM0, CYREG_PRT3_DM0
.set RTD_Current__DM1, CYREG_PRT3_DM1
.set RTD_Current__DM2, CYREG_PRT3_DM2
.set RTD_Current__DR, CYREG_PRT3_DR
.set RTD_Current__INP_DIS, CYREG_PRT3_INP_DIS
.set RTD_Current__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RTD_Current__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RTD_Current__LCD_EN, CYREG_PRT3_LCD_EN
.set RTD_Current__MASK, 0x20
.set RTD_Current__PORT, 3
.set RTD_Current__PRT, CYREG_PRT3_PRT
.set RTD_Current__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RTD_Current__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RTD_Current__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RTD_Current__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RTD_Current__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RTD_Current__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RTD_Current__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RTD_Current__PS, CYREG_PRT3_PS
.set RTD_Current__SHIFT, 5
.set RTD_Current__SLW, CYREG_PRT3_SLW
.set RTD_Current_1__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set RTD_Current_1__0__MASK, 0x04
.set RTD_Current_1__0__PC, CYREG_PRT4_PC2
.set RTD_Current_1__0__PORT, 4
.set RTD_Current_1__0__SHIFT, 2
.set RTD_Current_1__AG, CYREG_PRT4_AG
.set RTD_Current_1__AMUX, CYREG_PRT4_AMUX
.set RTD_Current_1__BIE, CYREG_PRT4_BIE
.set RTD_Current_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set RTD_Current_1__BYP, CYREG_PRT4_BYP
.set RTD_Current_1__CTL, CYREG_PRT4_CTL
.set RTD_Current_1__DM0, CYREG_PRT4_DM0
.set RTD_Current_1__DM1, CYREG_PRT4_DM1
.set RTD_Current_1__DM2, CYREG_PRT4_DM2
.set RTD_Current_1__DR, CYREG_PRT4_DR
.set RTD_Current_1__INP_DIS, CYREG_PRT4_INP_DIS
.set RTD_Current_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set RTD_Current_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set RTD_Current_1__LCD_EN, CYREG_PRT4_LCD_EN
.set RTD_Current_1__MASK, 0x04
.set RTD_Current_1__PORT, 4
.set RTD_Current_1__PRT, CYREG_PRT4_PRT
.set RTD_Current_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set RTD_Current_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set RTD_Current_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set RTD_Current_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set RTD_Current_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set RTD_Current_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set RTD_Current_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set RTD_Current_1__PS, CYREG_PRT4_PS
.set RTD_Current_1__SHIFT, 2
.set RTD_Current_1__SLW, CYREG_PRT4_SLW
.set RTD_Negative__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set RTD_Negative__0__MASK, 0x08
.set RTD_Negative__0__PC, CYREG_PRT3_PC3
.set RTD_Negative__0__PORT, 3
.set RTD_Negative__0__SHIFT, 3
.set RTD_Negative__AG, CYREG_PRT3_AG
.set RTD_Negative__AMUX, CYREG_PRT3_AMUX
.set RTD_Negative__BIE, CYREG_PRT3_BIE
.set RTD_Negative__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RTD_Negative__BYP, CYREG_PRT3_BYP
.set RTD_Negative__CTL, CYREG_PRT3_CTL
.set RTD_Negative__DM0, CYREG_PRT3_DM0
.set RTD_Negative__DM1, CYREG_PRT3_DM1
.set RTD_Negative__DM2, CYREG_PRT3_DM2
.set RTD_Negative__DR, CYREG_PRT3_DR
.set RTD_Negative__INP_DIS, CYREG_PRT3_INP_DIS
.set RTD_Negative__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RTD_Negative__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RTD_Negative__LCD_EN, CYREG_PRT3_LCD_EN
.set RTD_Negative__MASK, 0x08
.set RTD_Negative__PORT, 3
.set RTD_Negative__PRT, CYREG_PRT3_PRT
.set RTD_Negative__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RTD_Negative__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RTD_Negative__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RTD_Negative__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RTD_Negative__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RTD_Negative__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RTD_Negative__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RTD_Negative__PS, CYREG_PRT3_PS
.set RTD_Negative__SHIFT, 3
.set RTD_Negative__SLW, CYREG_PRT3_SLW
.set RTD_Negative_1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set RTD_Negative_1__0__MASK, 0x40
.set RTD_Negative_1__0__PC, CYREG_PRT0_PC6
.set RTD_Negative_1__0__PORT, 0
.set RTD_Negative_1__0__SHIFT, 6
.set RTD_Negative_1__AG, CYREG_PRT0_AG
.set RTD_Negative_1__AMUX, CYREG_PRT0_AMUX
.set RTD_Negative_1__BIE, CYREG_PRT0_BIE
.set RTD_Negative_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RTD_Negative_1__BYP, CYREG_PRT0_BYP
.set RTD_Negative_1__CTL, CYREG_PRT0_CTL
.set RTD_Negative_1__DM0, CYREG_PRT0_DM0
.set RTD_Negative_1__DM1, CYREG_PRT0_DM1
.set RTD_Negative_1__DM2, CYREG_PRT0_DM2
.set RTD_Negative_1__DR, CYREG_PRT0_DR
.set RTD_Negative_1__INP_DIS, CYREG_PRT0_INP_DIS
.set RTD_Negative_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RTD_Negative_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RTD_Negative_1__LCD_EN, CYREG_PRT0_LCD_EN
.set RTD_Negative_1__MASK, 0x40
.set RTD_Negative_1__PORT, 0
.set RTD_Negative_1__PRT, CYREG_PRT0_PRT
.set RTD_Negative_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RTD_Negative_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RTD_Negative_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RTD_Negative_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RTD_Negative_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RTD_Negative_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RTD_Negative_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RTD_Negative_1__PS, CYREG_PRT0_PS
.set RTD_Negative_1__SHIFT, 6
.set RTD_Negative_1__SLW, CYREG_PRT0_SLW
.set RTD_Positive__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set RTD_Positive__0__MASK, 0x10
.set RTD_Positive__0__PC, CYREG_PRT3_PC4
.set RTD_Positive__0__PORT, 3
.set RTD_Positive__0__SHIFT, 4
.set RTD_Positive__AG, CYREG_PRT3_AG
.set RTD_Positive__AMUX, CYREG_PRT3_AMUX
.set RTD_Positive__BIE, CYREG_PRT3_BIE
.set RTD_Positive__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RTD_Positive__BYP, CYREG_PRT3_BYP
.set RTD_Positive__CTL, CYREG_PRT3_CTL
.set RTD_Positive__DM0, CYREG_PRT3_DM0
.set RTD_Positive__DM1, CYREG_PRT3_DM1
.set RTD_Positive__DM2, CYREG_PRT3_DM2
.set RTD_Positive__DR, CYREG_PRT3_DR
.set RTD_Positive__INP_DIS, CYREG_PRT3_INP_DIS
.set RTD_Positive__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RTD_Positive__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RTD_Positive__LCD_EN, CYREG_PRT3_LCD_EN
.set RTD_Positive__MASK, 0x10
.set RTD_Positive__PORT, 3
.set RTD_Positive__PRT, CYREG_PRT3_PRT
.set RTD_Positive__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RTD_Positive__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RTD_Positive__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RTD_Positive__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RTD_Positive__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RTD_Positive__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RTD_Positive__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RTD_Positive__PS, CYREG_PRT3_PS
.set RTD_Positive__SHIFT, 4
.set RTD_Positive__SLW, CYREG_PRT3_SLW
.set RTD_Positive_1__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set RTD_Positive_1__0__MASK, 0x80
.set RTD_Positive_1__0__PC, CYREG_PRT0_PC7
.set RTD_Positive_1__0__PORT, 0
.set RTD_Positive_1__0__SHIFT, 7
.set RTD_Positive_1__AG, CYREG_PRT0_AG
.set RTD_Positive_1__AMUX, CYREG_PRT0_AMUX
.set RTD_Positive_1__BIE, CYREG_PRT0_BIE
.set RTD_Positive_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RTD_Positive_1__BYP, CYREG_PRT0_BYP
.set RTD_Positive_1__CTL, CYREG_PRT0_CTL
.set RTD_Positive_1__DM0, CYREG_PRT0_DM0
.set RTD_Positive_1__DM1, CYREG_PRT0_DM1
.set RTD_Positive_1__DM2, CYREG_PRT0_DM2
.set RTD_Positive_1__DR, CYREG_PRT0_DR
.set RTD_Positive_1__INP_DIS, CYREG_PRT0_INP_DIS
.set RTD_Positive_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RTD_Positive_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RTD_Positive_1__LCD_EN, CYREG_PRT0_LCD_EN
.set RTD_Positive_1__MASK, 0x80
.set RTD_Positive_1__PORT, 0
.set RTD_Positive_1__PRT, CYREG_PRT0_PRT
.set RTD_Positive_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RTD_Positive_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RTD_Positive_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RTD_Positive_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RTD_Positive_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RTD_Positive_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RTD_Positive_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RTD_Positive_1__PS, CYREG_PRT0_PS
.set RTD_Positive_1__SHIFT, 7
.set RTD_Positive_1__SLW, CYREG_PRT0_SLW

/* RX1 */
.set RX1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RX1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RX1__INTC_MASK, 0x01
.set RX1__INTC_NUMBER, 0
.set RX1__INTC_PRIOR_NUM, 7
.set RX1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set RX1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RX1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* RX2 */
.set RX2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RX2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RX2__INTC_MASK, 0x02
.set RX2__INTC_NUMBER, 1
.set RX2__INTC_PRIOR_NUM, 7
.set RX2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set RX2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RX2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL__0__MASK, 0x10
.set SCL__0__PC, CYREG_PRT12_PC4
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 4
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x10
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 4
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA__0__MASK, 0x20
.set SDA__0__PC, CYREG_PRT12_PC5
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 5
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x20
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 5
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* DOOR */
.set DOOR__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set DOOR__0__MASK, 0x10
.set DOOR__0__PC, CYREG_PRT0_PC4
.set DOOR__0__PORT, 0
.set DOOR__0__SHIFT, 4
.set DOOR__AG, CYREG_PRT0_AG
.set DOOR__AMUX, CYREG_PRT0_AMUX
.set DOOR__BIE, CYREG_PRT0_BIE
.set DOOR__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DOOR__BYP, CYREG_PRT0_BYP
.set DOOR__CTL, CYREG_PRT0_CTL
.set DOOR__DM0, CYREG_PRT0_DM0
.set DOOR__DM1, CYREG_PRT0_DM1
.set DOOR__DM2, CYREG_PRT0_DM2
.set DOOR__DR, CYREG_PRT0_DR
.set DOOR__INP_DIS, CYREG_PRT0_INP_DIS
.set DOOR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DOOR__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DOOR__LCD_EN, CYREG_PRT0_LCD_EN
.set DOOR__MASK, 0x10
.set DOOR__PORT, 0
.set DOOR__PRT, CYREG_PRT0_PRT
.set DOOR__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DOOR__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DOOR__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DOOR__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DOOR__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DOOR__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DOOR__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DOOR__PS, CYREG_PRT0_PS
.set DOOR__SHIFT, 4
.set DOOR__SLW, CYREG_PRT0_SLW

/* IDAC */
.set IDAC_viDAC8__CR0, CYREG_DAC1_CR0
.set IDAC_viDAC8__CR1, CYREG_DAC1_CR1
.set IDAC_viDAC8__D, CYREG_DAC1_D
.set IDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC_viDAC8__PM_ACT_MSK, 0x02
.set IDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC_viDAC8__PM_STBY_MSK, 0x02
.set IDAC_viDAC8__STROBE, CYREG_DAC1_STROBE
.set IDAC_viDAC8__SW0, CYREG_DAC1_SW0
.set IDAC_viDAC8__SW2, CYREG_DAC1_SW2
.set IDAC_viDAC8__SW3, CYREG_DAC1_SW3
.set IDAC_viDAC8__SW4, CYREG_DAC1_SW4
.set IDAC_viDAC8__TR, CYREG_DAC1_TR
.set IDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set IDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set IDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set IDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set IDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set IDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set IDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set IDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set IDAC_viDAC8__TST, CYREG_DAC1_TST

/* LCD1 */
.set LCD1__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set LCD1__0__MASK, 0x20
.set LCD1__0__PC, CYREG_PRT5_PC5
.set LCD1__0__PORT, 5
.set LCD1__0__SHIFT, 5
.set LCD1__AG, CYREG_PRT5_AG
.set LCD1__AMUX, CYREG_PRT5_AMUX
.set LCD1__BIE, CYREG_PRT5_BIE
.set LCD1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD1__BYP, CYREG_PRT5_BYP
.set LCD1__CTL, CYREG_PRT5_CTL
.set LCD1__DM0, CYREG_PRT5_DM0
.set LCD1__DM1, CYREG_PRT5_DM1
.set LCD1__DM2, CYREG_PRT5_DM2
.set LCD1__DR, CYREG_PRT5_DR
.set LCD1__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD1__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD1__MASK, 0x20
.set LCD1__PORT, 5
.set LCD1__PRT, CYREG_PRT5_PRT
.set LCD1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD1__PS, CYREG_PRT5_PS
.set LCD1__SHIFT, 5
.set LCD1__SLW, CYREG_PRT5_SLW

/* LCD2 */
.set LCD2__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set LCD2__0__MASK, 0x10
.set LCD2__0__PC, CYREG_PRT5_PC4
.set LCD2__0__PORT, 5
.set LCD2__0__SHIFT, 4
.set LCD2__AG, CYREG_PRT5_AG
.set LCD2__AMUX, CYREG_PRT5_AMUX
.set LCD2__BIE, CYREG_PRT5_BIE
.set LCD2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LCD2__BYP, CYREG_PRT5_BYP
.set LCD2__CTL, CYREG_PRT5_CTL
.set LCD2__DM0, CYREG_PRT5_DM0
.set LCD2__DM1, CYREG_PRT5_DM1
.set LCD2__DM2, CYREG_PRT5_DM2
.set LCD2__DR, CYREG_PRT5_DR
.set LCD2__INP_DIS, CYREG_PRT5_INP_DIS
.set LCD2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LCD2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LCD2__LCD_EN, CYREG_PRT5_LCD_EN
.set LCD2__MASK, 0x10
.set LCD2__PORT, 5
.set LCD2__PRT, CYREG_PRT5_PRT
.set LCD2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LCD2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LCD2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LCD2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LCD2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LCD2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LCD2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LCD2__PS, CYREG_PRT5_PS
.set LCD2__SHIFT, 4
.set LCD2__SLW, CYREG_PRT5_SLW

/* LM35 */
.set LM35__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set LM35__0__MASK, 0x04
.set LM35__0__PC, CYREG_PRT0_PC2
.set LM35__0__PORT, 0
.set LM35__0__SHIFT, 2
.set LM35__AG, CYREG_PRT0_AG
.set LM35__AMUX, CYREG_PRT0_AMUX
.set LM35__BIE, CYREG_PRT0_BIE
.set LM35__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LM35__BYP, CYREG_PRT0_BYP
.set LM35__CTL, CYREG_PRT0_CTL
.set LM35__DM0, CYREG_PRT0_DM0
.set LM35__DM1, CYREG_PRT0_DM1
.set LM35__DM2, CYREG_PRT0_DM2
.set LM35__DR, CYREG_PRT0_DR
.set LM35__INP_DIS, CYREG_PRT0_INP_DIS
.set LM35__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LM35__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LM35__LCD_EN, CYREG_PRT0_LCD_EN
.set LM35__MASK, 0x04
.set LM35__PORT, 0
.set LM35__PRT, CYREG_PRT0_PRT
.set LM35__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LM35__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LM35__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LM35__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LM35__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LM35__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LM35__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LM35__PS, CYREG_PRT0_PS
.set LM35__SHIFT, 2
.set LM35__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT1_PC6
.set Rx_1__0__PORT, 1
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT1_AG
.set Rx_1__AMUX, CYREG_PRT1_AMUX
.set Rx_1__BIE, CYREG_PRT1_BIE
.set Rx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_1__BYP, CYREG_PRT1_BYP
.set Rx_1__CTL, CYREG_PRT1_CTL
.set Rx_1__DM0, CYREG_PRT1_DM0
.set Rx_1__DM1, CYREG_PRT1_DM1
.set Rx_1__DM2, CYREG_PRT1_DM2
.set Rx_1__DR, CYREG_PRT1_DR
.set Rx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 1
.set Rx_1__PRT, CYREG_PRT1_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_1__PS, CYREG_PRT1_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SLW, CYREG_PRT1_SLW

/* Rx_2 */
.set Rx_2__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_2__0__MASK, 0x40
.set Rx_2__0__PC, CYREG_PRT12_PC6
.set Rx_2__0__PORT, 12
.set Rx_2__0__SHIFT, 6
.set Rx_2__AG, CYREG_PRT12_AG
.set Rx_2__BIE, CYREG_PRT12_BIE
.set Rx_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_2__BYP, CYREG_PRT12_BYP
.set Rx_2__DM0, CYREG_PRT12_DM0
.set Rx_2__DM1, CYREG_PRT12_DM1
.set Rx_2__DM2, CYREG_PRT12_DM2
.set Rx_2__DR, CYREG_PRT12_DR
.set Rx_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_2__MASK, 0x40
.set Rx_2__PORT, 12
.set Rx_2__PRT, CYREG_PRT12_PRT
.set Rx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_2__PS, CYREG_PRT12_PS
.set Rx_2__SHIFT, 6
.set Rx_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_2__SLW, CYREG_PRT12_SLW

/* SPI0 */
.set SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI0_BSPIM_RxStsReg__4__POS, 4
.set SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI0_BSPIM_RxStsReg__5__POS, 5
.set SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI0_BSPIM_RxStsReg__6__POS, 6
.set SPI0_BSPIM_RxStsReg__MASK, 0x70
.set SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB08_MSK
.set SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB08_ST
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB07_A0
.set SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB07_A1
.set SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB07_D0
.set SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB07_D1
.set SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB07_F0
.set SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB07_F1
.set SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI0_BSPIM_TxStsReg__0__POS, 0
.set SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI0_BSPIM_TxStsReg__1__POS, 1
.set SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI0_BSPIM_TxStsReg__2__POS, 2
.set SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI0_BSPIM_TxStsReg__3__POS, 3
.set SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI0_BSPIM_TxStsReg__4__POS, 4
.set SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set SPI0_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SPI0_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SPI0_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SPI0_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI0_IntClock__INDEX, 0x01
.set SPI0_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI0_IntClock__PM_ACT_MSK, 0x02
.set SPI0_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI0_IntClock__PM_STBY_MSK, 0x02

/* TERM */
.set TERM__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set TERM__0__MASK, 0x02
.set TERM__0__PC, CYREG_PRT0_PC1
.set TERM__0__PORT, 0
.set TERM__0__SHIFT, 1
.set TERM__AG, CYREG_PRT0_AG
.set TERM__AMUX, CYREG_PRT0_AMUX
.set TERM__BIE, CYREG_PRT0_BIE
.set TERM__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TERM__BYP, CYREG_PRT0_BYP
.set TERM__CTL, CYREG_PRT0_CTL
.set TERM__DM0, CYREG_PRT0_DM0
.set TERM__DM1, CYREG_PRT0_DM1
.set TERM__DM2, CYREG_PRT0_DM2
.set TERM__DR, CYREG_PRT0_DR
.set TERM__INP_DIS, CYREG_PRT0_INP_DIS
.set TERM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TERM__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TERM__LCD_EN, CYREG_PRT0_LCD_EN
.set TERM__MASK, 0x02
.set TERM__PORT, 0
.set TERM__PRT, CYREG_PRT0_PRT
.set TERM__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TERM__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TERM__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TERM__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TERM__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TERM__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TERM__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TERM__PS, CYREG_PRT0_PS
.set TERM__SHIFT, 1
.set TERM__SLW, CYREG_PRT0_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT1_PC7
.set Tx_1__0__PORT, 1
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT1_AG
.set Tx_1__AMUX, CYREG_PRT1_AMUX
.set Tx_1__BIE, CYREG_PRT1_BIE
.set Tx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_1__BYP, CYREG_PRT1_BYP
.set Tx_1__CTL, CYREG_PRT1_CTL
.set Tx_1__DM0, CYREG_PRT1_DM0
.set Tx_1__DM1, CYREG_PRT1_DM1
.set Tx_1__DM2, CYREG_PRT1_DM2
.set Tx_1__DR, CYREG_PRT1_DR
.set Tx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 1
.set Tx_1__PRT, CYREG_PRT1_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_1__PS, CYREG_PRT1_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SLW, CYREG_PRT1_SLW

/* Tx_2 */
.set Tx_2__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_2__0__MASK, 0x80
.set Tx_2__0__PC, CYREG_PRT12_PC7
.set Tx_2__0__PORT, 12
.set Tx_2__0__SHIFT, 7
.set Tx_2__AG, CYREG_PRT12_AG
.set Tx_2__BIE, CYREG_PRT12_BIE
.set Tx_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_2__BYP, CYREG_PRT12_BYP
.set Tx_2__DM0, CYREG_PRT12_DM0
.set Tx_2__DM1, CYREG_PRT12_DM1
.set Tx_2__DM2, CYREG_PRT12_DM2
.set Tx_2__DR, CYREG_PRT12_DR
.set Tx_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_2__MASK, 0x80
.set Tx_2__PORT, 12
.set Tx_2__PRT, CYREG_PRT12_PRT
.set Tx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_2__PS, CYREG_PRT12_PS
.set Tx_2__SHIFT, 7
.set Tx_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_2__SLW, CYREG_PRT12_SLW

/* LEVEL */
.set LEVEL__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set LEVEL__0__MASK, 0x01
.set LEVEL__0__PC, CYREG_PRT0_PC0
.set LEVEL__0__PORT, 0
.set LEVEL__0__SHIFT, 0
.set LEVEL__AG, CYREG_PRT0_AG
.set LEVEL__AMUX, CYREG_PRT0_AMUX
.set LEVEL__BIE, CYREG_PRT0_BIE
.set LEVEL__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LEVEL__BYP, CYREG_PRT0_BYP
.set LEVEL__CTL, CYREG_PRT0_CTL
.set LEVEL__DM0, CYREG_PRT0_DM0
.set LEVEL__DM1, CYREG_PRT0_DM1
.set LEVEL__DM2, CYREG_PRT0_DM2
.set LEVEL__DR, CYREG_PRT0_DR
.set LEVEL__INP_DIS, CYREG_PRT0_INP_DIS
.set LEVEL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LEVEL__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LEVEL__LCD_EN, CYREG_PRT0_LCD_EN
.set LEVEL__MASK, 0x01
.set LEVEL__PORT, 0
.set LEVEL__PRT, CYREG_PRT0_PRT
.set LEVEL__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LEVEL__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LEVEL__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LEVEL__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LEVEL__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LEVEL__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LEVEL__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LEVEL__PS, CYREG_PRT0_PS
.set LEVEL__SHIFT, 0
.set LEVEL__SLW, CYREG_PRT0_SLW

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Pin_1__0__MASK, 0x20
.set Pin_1__0__PC, CYREG_PRT2_PC5
.set Pin_1__0__PORT, 2
.set Pin_1__0__SHIFT, 5
.set Pin_1__AG, CYREG_PRT2_AG
.set Pin_1__AMUX, CYREG_PRT2_AMUX
.set Pin_1__BIE, CYREG_PRT2_BIE
.set Pin_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_1__BYP, CYREG_PRT2_BYP
.set Pin_1__CTL, CYREG_PRT2_CTL
.set Pin_1__DM0, CYREG_PRT2_DM0
.set Pin_1__DM1, CYREG_PRT2_DM1
.set Pin_1__DM2, CYREG_PRT2_DM2
.set Pin_1__DR, CYREG_PRT2_DR
.set Pin_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_1__MASK, 0x20
.set Pin_1__PORT, 2
.set Pin_1__PRT, CYREG_PRT2_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_1__PS, CYREG_PRT2_PS
.set Pin_1__SHIFT, 5
.set Pin_1__SLW, CYREG_PRT2_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_2__0__MASK, 0x40
.set Pin_2__0__PC, CYREG_PRT2_PC6
.set Pin_2__0__PORT, 2
.set Pin_2__0__SHIFT, 6
.set Pin_2__AG, CYREG_PRT2_AG
.set Pin_2__AMUX, CYREG_PRT2_AMUX
.set Pin_2__BIE, CYREG_PRT2_BIE
.set Pin_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_2__BYP, CYREG_PRT2_BYP
.set Pin_2__CTL, CYREG_PRT2_CTL
.set Pin_2__DM0, CYREG_PRT2_DM0
.set Pin_2__DM1, CYREG_PRT2_DM1
.set Pin_2__DM2, CYREG_PRT2_DM2
.set Pin_2__DR, CYREG_PRT2_DR
.set Pin_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_2__MASK, 0x40
.set Pin_2__PORT, 2
.set Pin_2__PRT, CYREG_PRT2_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_2__PS, CYREG_PRT2_PS
.set Pin_2__SHIFT, 6
.set Pin_2__SLW, CYREG_PRT2_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_3__0__MASK, 0x08
.set Pin_3__0__PC, CYREG_PRT0_PC3
.set Pin_3__0__PORT, 0
.set Pin_3__0__SHIFT, 3
.set Pin_3__AG, CYREG_PRT0_AG
.set Pin_3__AMUX, CYREG_PRT0_AMUX
.set Pin_3__BIE, CYREG_PRT0_BIE
.set Pin_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_3__BYP, CYREG_PRT0_BYP
.set Pin_3__CTL, CYREG_PRT0_CTL
.set Pin_3__DM0, CYREG_PRT0_DM0
.set Pin_3__DM1, CYREG_PRT0_DM1
.set Pin_3__DM2, CYREG_PRT0_DM2
.set Pin_3__DR, CYREG_PRT0_DR
.set Pin_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_3__MASK, 0x08
.set Pin_3__PORT, 0
.set Pin_3__PRT, CYREG_PRT0_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_3__PS, CYREG_PRT0_PS
.set Pin_3__SHIFT, 3
.set Pin_3__SLW, CYREG_PRT0_SLW

/* Pin_4 */
.set Pin_4__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_4__0__MASK, 0x20
.set Pin_4__0__PC, CYREG_PRT0_PC5
.set Pin_4__0__PORT, 0
.set Pin_4__0__SHIFT, 5
.set Pin_4__AG, CYREG_PRT0_AG
.set Pin_4__AMUX, CYREG_PRT0_AMUX
.set Pin_4__BIE, CYREG_PRT0_BIE
.set Pin_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_4__BYP, CYREG_PRT0_BYP
.set Pin_4__CTL, CYREG_PRT0_CTL
.set Pin_4__DM0, CYREG_PRT0_DM0
.set Pin_4__DM1, CYREG_PRT0_DM1
.set Pin_4__DM2, CYREG_PRT0_DM2
.set Pin_4__DR, CYREG_PRT0_DR
.set Pin_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_4__MASK, 0x20
.set Pin_4__PORT, 0
.set Pin_4__PRT, CYREG_PRT0_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_4__PS, CYREG_PRT0_PS
.set Pin_4__SHIFT, 5
.set Pin_4__SLW, CYREG_PRT0_SLW

/* Pin_5 */
.set Pin_5__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_5__0__MASK, 0x80
.set Pin_5__0__PC, CYREG_PRT2_PC7
.set Pin_5__0__PORT, 2
.set Pin_5__0__SHIFT, 7
.set Pin_5__AG, CYREG_PRT2_AG
.set Pin_5__AMUX, CYREG_PRT2_AMUX
.set Pin_5__BIE, CYREG_PRT2_BIE
.set Pin_5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_5__BYP, CYREG_PRT2_BYP
.set Pin_5__CTL, CYREG_PRT2_CTL
.set Pin_5__DM0, CYREG_PRT2_DM0
.set Pin_5__DM1, CYREG_PRT2_DM1
.set Pin_5__DM2, CYREG_PRT2_DM2
.set Pin_5__DR, CYREG_PRT2_DR
.set Pin_5__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_5__MASK, 0x80
.set Pin_5__PORT, 2
.set Pin_5__PRT, CYREG_PRT2_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_5__PS, CYREG_PRT2_PS
.set Pin_5__SHIFT, 7
.set Pin_5__SLW, CYREG_PRT2_SLW

/* Pin_6 */
.set Pin_6__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_6__0__MASK, 0x40
.set Pin_6__0__PC, CYREG_PRT3_PC6
.set Pin_6__0__PORT, 3
.set Pin_6__0__SHIFT, 6
.set Pin_6__AG, CYREG_PRT3_AG
.set Pin_6__AMUX, CYREG_PRT3_AMUX
.set Pin_6__BIE, CYREG_PRT3_BIE
.set Pin_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_6__BYP, CYREG_PRT3_BYP
.set Pin_6__CTL, CYREG_PRT3_CTL
.set Pin_6__DM0, CYREG_PRT3_DM0
.set Pin_6__DM1, CYREG_PRT3_DM1
.set Pin_6__DM2, CYREG_PRT3_DM2
.set Pin_6__DR, CYREG_PRT3_DR
.set Pin_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_6__MASK, 0x40
.set Pin_6__PORT, 3
.set Pin_6__PRT, CYREG_PRT3_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_6__PS, CYREG_PRT3_PS
.set Pin_6__SHIFT, 6
.set Pin_6__SLW, CYREG_PRT3_SLW

/* Pin_7 */
.set Pin_7__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Pin_7__0__MASK, 0x01
.set Pin_7__0__PC, CYREG_PRT4_PC0
.set Pin_7__0__PORT, 4
.set Pin_7__0__SHIFT, 0
.set Pin_7__AG, CYREG_PRT4_AG
.set Pin_7__AMUX, CYREG_PRT4_AMUX
.set Pin_7__BIE, CYREG_PRT4_BIE
.set Pin_7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_7__BYP, CYREG_PRT4_BYP
.set Pin_7__CTL, CYREG_PRT4_CTL
.set Pin_7__DM0, CYREG_PRT4_DM0
.set Pin_7__DM1, CYREG_PRT4_DM1
.set Pin_7__DM2, CYREG_PRT4_DM2
.set Pin_7__DR, CYREG_PRT4_DR
.set Pin_7__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_7__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_7__MASK, 0x01
.set Pin_7__PORT, 4
.set Pin_7__PRT, CYREG_PRT4_PRT
.set Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_7__PS, CYREG_PRT4_PS
.set Pin_7__SHIFT, 0
.set Pin_7__SLW, CYREG_PRT4_SLW

/* Pin_8 */
.set Pin_8__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_8__0__MASK, 0x80
.set Pin_8__0__PC, CYREG_PRT3_PC7
.set Pin_8__0__PORT, 3
.set Pin_8__0__SHIFT, 7
.set Pin_8__AG, CYREG_PRT3_AG
.set Pin_8__AMUX, CYREG_PRT3_AMUX
.set Pin_8__BIE, CYREG_PRT3_BIE
.set Pin_8__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_8__BYP, CYREG_PRT3_BYP
.set Pin_8__CTL, CYREG_PRT3_CTL
.set Pin_8__DM0, CYREG_PRT3_DM0
.set Pin_8__DM1, CYREG_PRT3_DM1
.set Pin_8__DM2, CYREG_PRT3_DM2
.set Pin_8__DR, CYREG_PRT3_DR
.set Pin_8__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_8__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_8__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_8__MASK, 0x80
.set Pin_8__PORT, 3
.set Pin_8__PRT, CYREG_PRT3_PRT
.set Pin_8__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_8__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_8__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_8__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_8__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_8__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_8__PS, CYREG_PRT3_PS
.set Pin_8__SHIFT, 7
.set Pin_8__SLW, CYREG_PRT3_SLW

/* Pin_9 */
.set Pin_9__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Pin_9__0__MASK, 0x02
.set Pin_9__0__PC, CYREG_PRT4_PC1
.set Pin_9__0__PORT, 4
.set Pin_9__0__SHIFT, 1
.set Pin_9__AG, CYREG_PRT4_AG
.set Pin_9__AMUX, CYREG_PRT4_AMUX
.set Pin_9__BIE, CYREG_PRT4_BIE
.set Pin_9__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_9__BYP, CYREG_PRT4_BYP
.set Pin_9__CTL, CYREG_PRT4_CTL
.set Pin_9__DM0, CYREG_PRT4_DM0
.set Pin_9__DM1, CYREG_PRT4_DM1
.set Pin_9__DM2, CYREG_PRT4_DM2
.set Pin_9__DR, CYREG_PRT4_DR
.set Pin_9__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_9__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_9__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_9__MASK, 0x02
.set Pin_9__PORT, 4
.set Pin_9__PRT, CYREG_PRT4_PRT
.set Pin_9__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_9__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_9__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_9__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_9__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_9__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_9__PS, CYREG_PRT4_PS
.set Pin_9__SHIFT, 1
.set Pin_9__SLW, CYREG_PRT4_SLW

/* Reloj */
.set Reloj__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Reloj__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Reloj__INTC_MASK, 0x04
.set Reloj__INTC_NUMBER, 2
.set Reloj__INTC_PRIOR_NUM, 7
.set Reloj__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Reloj__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Reloj__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SSR_1 */
.set SSR_1__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set SSR_1__0__MASK, 0x08
.set SSR_1__0__PC, CYREG_PRT6_PC3
.set SSR_1__0__PORT, 6
.set SSR_1__0__SHIFT, 3
.set SSR_1__AG, CYREG_PRT6_AG
.set SSR_1__AMUX, CYREG_PRT6_AMUX
.set SSR_1__BIE, CYREG_PRT6_BIE
.set SSR_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SSR_1__BYP, CYREG_PRT6_BYP
.set SSR_1__CTL, CYREG_PRT6_CTL
.set SSR_1__DM0, CYREG_PRT6_DM0
.set SSR_1__DM1, CYREG_PRT6_DM1
.set SSR_1__DM2, CYREG_PRT6_DM2
.set SSR_1__DR, CYREG_PRT6_DR
.set SSR_1__INP_DIS, CYREG_PRT6_INP_DIS
.set SSR_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SSR_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SSR_1__LCD_EN, CYREG_PRT6_LCD_EN
.set SSR_1__MASK, 0x08
.set SSR_1__PORT, 6
.set SSR_1__PRT, CYREG_PRT6_PRT
.set SSR_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SSR_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SSR_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SSR_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SSR_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SSR_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SSR_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SSR_1__PS, CYREG_PRT6_PS
.set SSR_1__SHIFT, 3
.set SSR_1__SLW, CYREG_PRT6_SLW

/* SSR_2 */
.set SSR_2__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set SSR_2__0__MASK, 0x10
.set SSR_2__0__PC, CYREG_IO_PC_PRT15_PC4
.set SSR_2__0__PORT, 15
.set SSR_2__0__SHIFT, 4
.set SSR_2__AG, CYREG_PRT15_AG
.set SSR_2__AMUX, CYREG_PRT15_AMUX
.set SSR_2__BIE, CYREG_PRT15_BIE
.set SSR_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SSR_2__BYP, CYREG_PRT15_BYP
.set SSR_2__CTL, CYREG_PRT15_CTL
.set SSR_2__DM0, CYREG_PRT15_DM0
.set SSR_2__DM1, CYREG_PRT15_DM1
.set SSR_2__DM2, CYREG_PRT15_DM2
.set SSR_2__DR, CYREG_PRT15_DR
.set SSR_2__INP_DIS, CYREG_PRT15_INP_DIS
.set SSR_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SSR_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SSR_2__LCD_EN, CYREG_PRT15_LCD_EN
.set SSR_2__MASK, 0x10
.set SSR_2__PORT, 15
.set SSR_2__PRT, CYREG_PRT15_PRT
.set SSR_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SSR_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SSR_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SSR_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SSR_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SSR_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SSR_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SSR_2__PS, CYREG_PRT15_PS
.set SSR_2__SHIFT, 4
.set SSR_2__SLW, CYREG_PRT15_SLW

/* Timer */
.set Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x01
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x01
.set Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* BUZZER */
.set BUZZER__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set BUZZER__0__MASK, 0x04
.set BUZZER__0__PC, CYREG_PRT1_PC2
.set BUZZER__0__PORT, 1
.set BUZZER__0__SHIFT, 2
.set BUZZER__AG, CYREG_PRT1_AG
.set BUZZER__AMUX, CYREG_PRT1_AMUX
.set BUZZER__BIE, CYREG_PRT1_BIE
.set BUZZER__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BUZZER__BYP, CYREG_PRT1_BYP
.set BUZZER__CTL, CYREG_PRT1_CTL
.set BUZZER__DM0, CYREG_PRT1_DM0
.set BUZZER__DM1, CYREG_PRT1_DM1
.set BUZZER__DM2, CYREG_PRT1_DM2
.set BUZZER__DR, CYREG_PRT1_DR
.set BUZZER__INP_DIS, CYREG_PRT1_INP_DIS
.set BUZZER__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set BUZZER__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BUZZER__LCD_EN, CYREG_PRT1_LCD_EN
.set BUZZER__MASK, 0x04
.set BUZZER__PORT, 1
.set BUZZER__PRT, CYREG_PRT1_PRT
.set BUZZER__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BUZZER__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BUZZER__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BUZZER__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BUZZER__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BUZZER__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BUZZER__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BUZZER__PS, CYREG_PRT1_PS
.set BUZZER__SHIFT, 2
.set BUZZER__SLW, CYREG_PRT1_SLW

/* Pin_10 */
.set Pin_10__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set Pin_10__0__MASK, 0x20
.set Pin_10__0__PC, CYREG_PRT4_PC5
.set Pin_10__0__PORT, 4
.set Pin_10__0__SHIFT, 5
.set Pin_10__AG, CYREG_PRT4_AG
.set Pin_10__AMUX, CYREG_PRT4_AMUX
.set Pin_10__BIE, CYREG_PRT4_BIE
.set Pin_10__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_10__BYP, CYREG_PRT4_BYP
.set Pin_10__CTL, CYREG_PRT4_CTL
.set Pin_10__DM0, CYREG_PRT4_DM0
.set Pin_10__DM1, CYREG_PRT4_DM1
.set Pin_10__DM2, CYREG_PRT4_DM2
.set Pin_10__DR, CYREG_PRT4_DR
.set Pin_10__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_10__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_10__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_10__MASK, 0x20
.set Pin_10__PORT, 4
.set Pin_10__PRT, CYREG_PRT4_PRT
.set Pin_10__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_10__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_10__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_10__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_10__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_10__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_10__PS, CYREG_PRT4_PS
.set Pin_10__SHIFT, 5
.set Pin_10__SLW, CYREG_PRT4_SLW

/* Pin_11 */
.set Pin_11__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set Pin_11__0__MASK, 0x40
.set Pin_11__0__PC, CYREG_PRT4_PC6
.set Pin_11__0__PORT, 4
.set Pin_11__0__SHIFT, 6
.set Pin_11__AG, CYREG_PRT4_AG
.set Pin_11__AMUX, CYREG_PRT4_AMUX
.set Pin_11__BIE, CYREG_PRT4_BIE
.set Pin_11__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_11__BYP, CYREG_PRT4_BYP
.set Pin_11__CTL, CYREG_PRT4_CTL
.set Pin_11__DM0, CYREG_PRT4_DM0
.set Pin_11__DM1, CYREG_PRT4_DM1
.set Pin_11__DM2, CYREG_PRT4_DM2
.set Pin_11__DR, CYREG_PRT4_DR
.set Pin_11__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_11__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_11__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_11__MASK, 0x40
.set Pin_11__PORT, 4
.set Pin_11__PRT, CYREG_PRT4_PRT
.set Pin_11__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_11__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_11__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_11__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_11__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_11__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_11__PS, CYREG_PRT4_PS
.set Pin_11__SHIFT, 6
.set Pin_11__SLW, CYREG_PRT4_SLW

/* Pin_12 */
.set Pin_12__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set Pin_12__0__MASK, 0x80
.set Pin_12__0__PC, CYREG_PRT4_PC7
.set Pin_12__0__PORT, 4
.set Pin_12__0__SHIFT, 7
.set Pin_12__AG, CYREG_PRT4_AG
.set Pin_12__AMUX, CYREG_PRT4_AMUX
.set Pin_12__BIE, CYREG_PRT4_BIE
.set Pin_12__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_12__BYP, CYREG_PRT4_BYP
.set Pin_12__CTL, CYREG_PRT4_CTL
.set Pin_12__DM0, CYREG_PRT4_DM0
.set Pin_12__DM1, CYREG_PRT4_DM1
.set Pin_12__DM2, CYREG_PRT4_DM2
.set Pin_12__DR, CYREG_PRT4_DR
.set Pin_12__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_12__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_12__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_12__MASK, 0x80
.set Pin_12__PORT, 4
.set Pin_12__PRT, CYREG_PRT4_PRT
.set Pin_12__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_12__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_12__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_12__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_12__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_12__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_12__PS, CYREG_PRT4_PS
.set Pin_12__SHIFT, 7
.set Pin_12__SLW, CYREG_PRT4_SLW

/* Pin_13 */
.set Pin_13__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set Pin_13__0__MASK, 0x01
.set Pin_13__0__PC, CYREG_PRT5_PC0
.set Pin_13__0__PORT, 5
.set Pin_13__0__SHIFT, 0
.set Pin_13__AG, CYREG_PRT5_AG
.set Pin_13__AMUX, CYREG_PRT5_AMUX
.set Pin_13__BIE, CYREG_PRT5_BIE
.set Pin_13__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_13__BYP, CYREG_PRT5_BYP
.set Pin_13__CTL, CYREG_PRT5_CTL
.set Pin_13__DM0, CYREG_PRT5_DM0
.set Pin_13__DM1, CYREG_PRT5_DM1
.set Pin_13__DM2, CYREG_PRT5_DM2
.set Pin_13__DR, CYREG_PRT5_DR
.set Pin_13__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_13__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_13__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_13__MASK, 0x01
.set Pin_13__PORT, 5
.set Pin_13__PRT, CYREG_PRT5_PRT
.set Pin_13__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_13__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_13__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_13__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_13__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_13__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_13__PS, CYREG_PRT5_PS
.set Pin_13__SHIFT, 0
.set Pin_13__SLW, CYREG_PRT5_SLW

/* Pin_14 */
.set Pin_14__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set Pin_14__0__MASK, 0x02
.set Pin_14__0__PC, CYREG_PRT5_PC1
.set Pin_14__0__PORT, 5
.set Pin_14__0__SHIFT, 1
.set Pin_14__AG, CYREG_PRT5_AG
.set Pin_14__AMUX, CYREG_PRT5_AMUX
.set Pin_14__BIE, CYREG_PRT5_BIE
.set Pin_14__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_14__BYP, CYREG_PRT5_BYP
.set Pin_14__CTL, CYREG_PRT5_CTL
.set Pin_14__DM0, CYREG_PRT5_DM0
.set Pin_14__DM1, CYREG_PRT5_DM1
.set Pin_14__DM2, CYREG_PRT5_DM2
.set Pin_14__DR, CYREG_PRT5_DR
.set Pin_14__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_14__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_14__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_14__MASK, 0x02
.set Pin_14__PORT, 5
.set Pin_14__PRT, CYREG_PRT5_PRT
.set Pin_14__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_14__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_14__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_14__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_14__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_14__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_14__PS, CYREG_PRT5_PS
.set Pin_14__SHIFT, 1
.set Pin_14__SLW, CYREG_PRT5_SLW

/* Pin_15 */
.set Pin_15__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set Pin_15__0__MASK, 0x04
.set Pin_15__0__PC, CYREG_PRT5_PC2
.set Pin_15__0__PORT, 5
.set Pin_15__0__SHIFT, 2
.set Pin_15__AG, CYREG_PRT5_AG
.set Pin_15__AMUX, CYREG_PRT5_AMUX
.set Pin_15__BIE, CYREG_PRT5_BIE
.set Pin_15__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_15__BYP, CYREG_PRT5_BYP
.set Pin_15__CTL, CYREG_PRT5_CTL
.set Pin_15__DM0, CYREG_PRT5_DM0
.set Pin_15__DM1, CYREG_PRT5_DM1
.set Pin_15__DM2, CYREG_PRT5_DM2
.set Pin_15__DR, CYREG_PRT5_DR
.set Pin_15__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_15__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_15__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_15__MASK, 0x04
.set Pin_15__PORT, 5
.set Pin_15__PRT, CYREG_PRT5_PRT
.set Pin_15__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_15__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_15__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_15__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_15__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_15__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_15__PS, CYREG_PRT5_PS
.set Pin_15__SHIFT, 2
.set Pin_15__SLW, CYREG_PRT5_SLW

/* Pin_16 */
.set Pin_16__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set Pin_16__0__MASK, 0x08
.set Pin_16__0__PC, CYREG_PRT5_PC3
.set Pin_16__0__PORT, 5
.set Pin_16__0__SHIFT, 3
.set Pin_16__AG, CYREG_PRT5_AG
.set Pin_16__AMUX, CYREG_PRT5_AMUX
.set Pin_16__BIE, CYREG_PRT5_BIE
.set Pin_16__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_16__BYP, CYREG_PRT5_BYP
.set Pin_16__CTL, CYREG_PRT5_CTL
.set Pin_16__DM0, CYREG_PRT5_DM0
.set Pin_16__DM1, CYREG_PRT5_DM1
.set Pin_16__DM2, CYREG_PRT5_DM2
.set Pin_16__DR, CYREG_PRT5_DR
.set Pin_16__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_16__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_16__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_16__MASK, 0x08
.set Pin_16__PORT, 5
.set Pin_16__PRT, CYREG_PRT5_PRT
.set Pin_16__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_16__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_16__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_16__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_16__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_16__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_16__PS, CYREG_PRT5_PS
.set Pin_16__SHIFT, 3
.set Pin_16__SLW, CYREG_PRT5_SLW

/* Pin_17 */
.set Pin_17__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set Pin_17__0__MASK, 0x40
.set Pin_17__0__PC, CYREG_PRT5_PC6
.set Pin_17__0__PORT, 5
.set Pin_17__0__SHIFT, 6
.set Pin_17__AG, CYREG_PRT5_AG
.set Pin_17__AMUX, CYREG_PRT5_AMUX
.set Pin_17__BIE, CYREG_PRT5_BIE
.set Pin_17__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_17__BYP, CYREG_PRT5_BYP
.set Pin_17__CTL, CYREG_PRT5_CTL
.set Pin_17__DM0, CYREG_PRT5_DM0
.set Pin_17__DM1, CYREG_PRT5_DM1
.set Pin_17__DM2, CYREG_PRT5_DM2
.set Pin_17__DR, CYREG_PRT5_DR
.set Pin_17__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_17__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_17__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_17__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_17__MASK, 0x40
.set Pin_17__PORT, 5
.set Pin_17__PRT, CYREG_PRT5_PRT
.set Pin_17__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_17__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_17__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_17__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_17__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_17__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_17__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_17__PS, CYREG_PRT5_PS
.set Pin_17__SHIFT, 6
.set Pin_17__SLW, CYREG_PRT5_SLW

/* Pin_18 */
.set Pin_18__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set Pin_18__0__MASK, 0x80
.set Pin_18__0__PC, CYREG_PRT5_PC7
.set Pin_18__0__PORT, 5
.set Pin_18__0__SHIFT, 7
.set Pin_18__AG, CYREG_PRT5_AG
.set Pin_18__AMUX, CYREG_PRT5_AMUX
.set Pin_18__BIE, CYREG_PRT5_BIE
.set Pin_18__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_18__BYP, CYREG_PRT5_BYP
.set Pin_18__CTL, CYREG_PRT5_CTL
.set Pin_18__DM0, CYREG_PRT5_DM0
.set Pin_18__DM1, CYREG_PRT5_DM1
.set Pin_18__DM2, CYREG_PRT5_DM2
.set Pin_18__DR, CYREG_PRT5_DR
.set Pin_18__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_18__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_18__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_18__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_18__MASK, 0x80
.set Pin_18__PORT, 5
.set Pin_18__PRT, CYREG_PRT5_PRT
.set Pin_18__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_18__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_18__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_18__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_18__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_18__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_18__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_18__PS, CYREG_PRT5_PS
.set Pin_18__SHIFT, 7
.set Pin_18__SLW, CYREG_PRT5_SLW

/* Pin_19 */
.set Pin_19__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set Pin_19__0__MASK, 0x10
.set Pin_19__0__PC, CYREG_PRT6_PC4
.set Pin_19__0__PORT, 6
.set Pin_19__0__SHIFT, 4
.set Pin_19__AG, CYREG_PRT6_AG
.set Pin_19__AMUX, CYREG_PRT6_AMUX
.set Pin_19__BIE, CYREG_PRT6_BIE
.set Pin_19__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_19__BYP, CYREG_PRT6_BYP
.set Pin_19__CTL, CYREG_PRT6_CTL
.set Pin_19__DM0, CYREG_PRT6_DM0
.set Pin_19__DM1, CYREG_PRT6_DM1
.set Pin_19__DM2, CYREG_PRT6_DM2
.set Pin_19__DR, CYREG_PRT6_DR
.set Pin_19__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_19__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_19__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_19__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_19__MASK, 0x10
.set Pin_19__PORT, 6
.set Pin_19__PRT, CYREG_PRT6_PRT
.set Pin_19__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_19__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_19__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_19__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_19__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_19__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_19__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_19__PS, CYREG_PRT6_PS
.set Pin_19__SHIFT, 4
.set Pin_19__SLW, CYREG_PRT6_SLW

/* Pin_20 */
.set Pin_20__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Pin_20__0__MASK, 0x20
.set Pin_20__0__PC, CYREG_PRT6_PC5
.set Pin_20__0__PORT, 6
.set Pin_20__0__SHIFT, 5
.set Pin_20__AG, CYREG_PRT6_AG
.set Pin_20__AMUX, CYREG_PRT6_AMUX
.set Pin_20__BIE, CYREG_PRT6_BIE
.set Pin_20__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_20__BYP, CYREG_PRT6_BYP
.set Pin_20__CTL, CYREG_PRT6_CTL
.set Pin_20__DM0, CYREG_PRT6_DM0
.set Pin_20__DM1, CYREG_PRT6_DM1
.set Pin_20__DM2, CYREG_PRT6_DM2
.set Pin_20__DR, CYREG_PRT6_DR
.set Pin_20__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_20__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_20__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_20__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_20__MASK, 0x20
.set Pin_20__PORT, 6
.set Pin_20__PRT, CYREG_PRT6_PRT
.set Pin_20__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_20__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_20__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_20__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_20__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_20__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_20__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_20__PS, CYREG_PRT6_PS
.set Pin_20__SHIFT, 5
.set Pin_20__SLW, CYREG_PRT6_SLW

/* Pin_21 */
.set Pin_21__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Pin_21__0__MASK, 0x40
.set Pin_21__0__PC, CYREG_PRT6_PC6
.set Pin_21__0__PORT, 6
.set Pin_21__0__SHIFT, 6
.set Pin_21__AG, CYREG_PRT6_AG
.set Pin_21__AMUX, CYREG_PRT6_AMUX
.set Pin_21__BIE, CYREG_PRT6_BIE
.set Pin_21__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_21__BYP, CYREG_PRT6_BYP
.set Pin_21__CTL, CYREG_PRT6_CTL
.set Pin_21__DM0, CYREG_PRT6_DM0
.set Pin_21__DM1, CYREG_PRT6_DM1
.set Pin_21__DM2, CYREG_PRT6_DM2
.set Pin_21__DR, CYREG_PRT6_DR
.set Pin_21__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_21__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_21__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_21__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_21__MASK, 0x40
.set Pin_21__PORT, 6
.set Pin_21__PRT, CYREG_PRT6_PRT
.set Pin_21__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_21__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_21__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_21__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_21__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_21__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_21__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_21__PS, CYREG_PRT6_PS
.set Pin_21__SHIFT, 6
.set Pin_21__SLW, CYREG_PRT6_SLW

/* Pin_22 */
.set Pin_22__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set Pin_22__0__MASK, 0x80
.set Pin_22__0__PC, CYREG_PRT6_PC7
.set Pin_22__0__PORT, 6
.set Pin_22__0__SHIFT, 7
.set Pin_22__AG, CYREG_PRT6_AG
.set Pin_22__AMUX, CYREG_PRT6_AMUX
.set Pin_22__BIE, CYREG_PRT6_BIE
.set Pin_22__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_22__BYP, CYREG_PRT6_BYP
.set Pin_22__CTL, CYREG_PRT6_CTL
.set Pin_22__DM0, CYREG_PRT6_DM0
.set Pin_22__DM1, CYREG_PRT6_DM1
.set Pin_22__DM2, CYREG_PRT6_DM2
.set Pin_22__DR, CYREG_PRT6_DR
.set Pin_22__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_22__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_22__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_22__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_22__MASK, 0x80
.set Pin_22__PORT, 6
.set Pin_22__PRT, CYREG_PRT6_PRT
.set Pin_22__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_22__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_22__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_22__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_22__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_22__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_22__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_22__PS, CYREG_PRT6_PS
.set Pin_22__SHIFT, 7
.set Pin_22__SLW, CYREG_PRT6_SLW

/* Pin_23 */
.set Pin_23__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Pin_23__0__MASK, 0x04
.set Pin_23__0__PC, CYREG_PRT12_PC2
.set Pin_23__0__PORT, 12
.set Pin_23__0__SHIFT, 2
.set Pin_23__AG, CYREG_PRT12_AG
.set Pin_23__BIE, CYREG_PRT12_BIE
.set Pin_23__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_23__BYP, CYREG_PRT12_BYP
.set Pin_23__DM0, CYREG_PRT12_DM0
.set Pin_23__DM1, CYREG_PRT12_DM1
.set Pin_23__DM2, CYREG_PRT12_DM2
.set Pin_23__DR, CYREG_PRT12_DR
.set Pin_23__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_23__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_23__MASK, 0x04
.set Pin_23__PORT, 12
.set Pin_23__PRT, CYREG_PRT12_PRT
.set Pin_23__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_23__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_23__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_23__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_23__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_23__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_23__PS, CYREG_PRT12_PS
.set Pin_23__SHIFT, 2
.set Pin_23__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_23__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_23__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_23__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_23__SLW, CYREG_PRT12_SLW

/* Pin_24 */
.set Pin_24__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Pin_24__0__MASK, 0x08
.set Pin_24__0__PC, CYREG_PRT12_PC3
.set Pin_24__0__PORT, 12
.set Pin_24__0__SHIFT, 3
.set Pin_24__AG, CYREG_PRT12_AG
.set Pin_24__BIE, CYREG_PRT12_BIE
.set Pin_24__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_24__BYP, CYREG_PRT12_BYP
.set Pin_24__DM0, CYREG_PRT12_DM0
.set Pin_24__DM1, CYREG_PRT12_DM1
.set Pin_24__DM2, CYREG_PRT12_DM2
.set Pin_24__DR, CYREG_PRT12_DR
.set Pin_24__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_24__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_24__MASK, 0x08
.set Pin_24__PORT, 12
.set Pin_24__PRT, CYREG_PRT12_PRT
.set Pin_24__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_24__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_24__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_24__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_24__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_24__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_24__PS, CYREG_PRT12_PS
.set Pin_24__SHIFT, 3
.set Pin_24__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_24__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_24__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_24__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_24__SLW, CYREG_PRT12_SLW

/* Pin_25 */
.set Pin_25__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Pin_25__0__MASK, 0x01
.set Pin_25__0__PC, CYREG_IO_PC_PRT15_PC0
.set Pin_25__0__PORT, 15
.set Pin_25__0__SHIFT, 0
.set Pin_25__AG, CYREG_PRT15_AG
.set Pin_25__AMUX, CYREG_PRT15_AMUX
.set Pin_25__BIE, CYREG_PRT15_BIE
.set Pin_25__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_25__BYP, CYREG_PRT15_BYP
.set Pin_25__CTL, CYREG_PRT15_CTL
.set Pin_25__DM0, CYREG_PRT15_DM0
.set Pin_25__DM1, CYREG_PRT15_DM1
.set Pin_25__DM2, CYREG_PRT15_DM2
.set Pin_25__DR, CYREG_PRT15_DR
.set Pin_25__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_25__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_25__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_25__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_25__MASK, 0x01
.set Pin_25__PORT, 15
.set Pin_25__PRT, CYREG_PRT15_PRT
.set Pin_25__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_25__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_25__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_25__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_25__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_25__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_25__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_25__PS, CYREG_PRT15_PS
.set Pin_25__SHIFT, 0
.set Pin_25__SLW, CYREG_PRT15_SLW

/* Pin_26 */
.set Pin_26__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Pin_26__0__MASK, 0x02
.set Pin_26__0__PC, CYREG_IO_PC_PRT15_PC1
.set Pin_26__0__PORT, 15
.set Pin_26__0__SHIFT, 1
.set Pin_26__AG, CYREG_PRT15_AG
.set Pin_26__AMUX, CYREG_PRT15_AMUX
.set Pin_26__BIE, CYREG_PRT15_BIE
.set Pin_26__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_26__BYP, CYREG_PRT15_BYP
.set Pin_26__CTL, CYREG_PRT15_CTL
.set Pin_26__DM0, CYREG_PRT15_DM0
.set Pin_26__DM1, CYREG_PRT15_DM1
.set Pin_26__DM2, CYREG_PRT15_DM2
.set Pin_26__DR, CYREG_PRT15_DR
.set Pin_26__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_26__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_26__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_26__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_26__MASK, 0x02
.set Pin_26__PORT, 15
.set Pin_26__PRT, CYREG_PRT15_PRT
.set Pin_26__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_26__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_26__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_26__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_26__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_26__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_26__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_26__PS, CYREG_PRT15_PS
.set Pin_26__SHIFT, 1
.set Pin_26__SLW, CYREG_PRT15_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x04
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x10
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x10

/* UART_2 */
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_2_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_2_BUART_sRX_RxSts__3__POS, 3
.set UART_2_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_2_BUART_sRX_RxSts__4__POS, 4
.set UART_2_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_2_BUART_sRX_RxSts__5__POS, 5
.set UART_2_BUART_sRX_RxSts__MASK, 0x38
.set UART_2_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_2_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set UART_2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set UART_2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set UART_2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set UART_2_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_2_BUART_sTX_TxSts__0__POS, 0
.set UART_2_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_2_BUART_sTX_TxSts__1__POS, 1
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_2_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_2_BUART_sTX_TxSts__2__POS, 2
.set UART_2_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_2_BUART_sTX_TxSts__3__POS, 3
.set UART_2_BUART_sTX_TxSts__MASK, 0x0F
.set UART_2_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_2_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_2_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_2_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_2_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_2_IntClock__INDEX, 0x03
.set UART_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_2_IntClock__PM_ACT_MSK, 0x08
.set UART_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_2_IntClock__PM_STBY_MSK, 0x08

/* HUMEDAD */
.set HUMEDAD__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set HUMEDAD__0__MASK, 0x08
.set HUMEDAD__0__PC, CYREG_PRT4_PC3
.set HUMEDAD__0__PORT, 4
.set HUMEDAD__0__SHIFT, 3
.set HUMEDAD__AG, CYREG_PRT4_AG
.set HUMEDAD__AMUX, CYREG_PRT4_AMUX
.set HUMEDAD__BIE, CYREG_PRT4_BIE
.set HUMEDAD__BIT_MASK, CYREG_PRT4_BIT_MASK
.set HUMEDAD__BYP, CYREG_PRT4_BYP
.set HUMEDAD__CTL, CYREG_PRT4_CTL
.set HUMEDAD__DM0, CYREG_PRT4_DM0
.set HUMEDAD__DM1, CYREG_PRT4_DM1
.set HUMEDAD__DM2, CYREG_PRT4_DM2
.set HUMEDAD__DR, CYREG_PRT4_DR
.set HUMEDAD__INP_DIS, CYREG_PRT4_INP_DIS
.set HUMEDAD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set HUMEDAD__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set HUMEDAD__LCD_EN, CYREG_PRT4_LCD_EN
.set HUMEDAD__MASK, 0x08
.set HUMEDAD__PORT, 4
.set HUMEDAD__PRT, CYREG_PRT4_PRT
.set HUMEDAD__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set HUMEDAD__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set HUMEDAD__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set HUMEDAD__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set HUMEDAD__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set HUMEDAD__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set HUMEDAD__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set HUMEDAD__PS, CYREG_PRT4_PS
.set HUMEDAD__SHIFT, 3
.set HUMEDAD__SLW, CYREG_PRT4_SLW

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x10
.set USBUART_ep_1__INTC_NUMBER, 4
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x20
.set USBUART_ep_2__INTC_NUMBER, 5
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x40
.set USBUART_ep_3__INTC_NUMBER, 6
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* ETH_CSN_1 */
.set ETH_CSN_1__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set ETH_CSN_1__0__MASK, 0x08
.set ETH_CSN_1__0__PC, CYREG_IO_PC_PRT15_PC3
.set ETH_CSN_1__0__PORT, 15
.set ETH_CSN_1__0__SHIFT, 3
.set ETH_CSN_1__AG, CYREG_PRT15_AG
.set ETH_CSN_1__AMUX, CYREG_PRT15_AMUX
.set ETH_CSN_1__BIE, CYREG_PRT15_BIE
.set ETH_CSN_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ETH_CSN_1__BYP, CYREG_PRT15_BYP
.set ETH_CSN_1__CTL, CYREG_PRT15_CTL
.set ETH_CSN_1__DM0, CYREG_PRT15_DM0
.set ETH_CSN_1__DM1, CYREG_PRT15_DM1
.set ETH_CSN_1__DM2, CYREG_PRT15_DM2
.set ETH_CSN_1__DR, CYREG_PRT15_DR
.set ETH_CSN_1__INP_DIS, CYREG_PRT15_INP_DIS
.set ETH_CSN_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ETH_CSN_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ETH_CSN_1__LCD_EN, CYREG_PRT15_LCD_EN
.set ETH_CSN_1__MASK, 0x08
.set ETH_CSN_1__PORT, 15
.set ETH_CSN_1__PRT, CYREG_PRT15_PRT
.set ETH_CSN_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ETH_CSN_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ETH_CSN_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ETH_CSN_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ETH_CSN_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ETH_CSN_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ETH_CSN_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ETH_CSN_1__PS, CYREG_PRT15_PS
.set ETH_CSN_1__SHIFT, 3
.set ETH_CSN_1__SLW, CYREG_PRT15_SLW

/* ETH_MISO_1 */
.set ETH_MISO_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set ETH_MISO_1__0__MASK, 0x01
.set ETH_MISO_1__0__PC, CYREG_PRT12_PC0
.set ETH_MISO_1__0__PORT, 12
.set ETH_MISO_1__0__SHIFT, 0
.set ETH_MISO_1__AG, CYREG_PRT12_AG
.set ETH_MISO_1__BIE, CYREG_PRT12_BIE
.set ETH_MISO_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ETH_MISO_1__BYP, CYREG_PRT12_BYP
.set ETH_MISO_1__DM0, CYREG_PRT12_DM0
.set ETH_MISO_1__DM1, CYREG_PRT12_DM1
.set ETH_MISO_1__DM2, CYREG_PRT12_DM2
.set ETH_MISO_1__DR, CYREG_PRT12_DR
.set ETH_MISO_1__INP_DIS, CYREG_PRT12_INP_DIS
.set ETH_MISO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ETH_MISO_1__MASK, 0x01
.set ETH_MISO_1__PORT, 12
.set ETH_MISO_1__PRT, CYREG_PRT12_PRT
.set ETH_MISO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ETH_MISO_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ETH_MISO_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ETH_MISO_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ETH_MISO_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ETH_MISO_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ETH_MISO_1__PS, CYREG_PRT12_PS
.set ETH_MISO_1__SHIFT, 0
.set ETH_MISO_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ETH_MISO_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ETH_MISO_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ETH_MISO_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ETH_MISO_1__SLW, CYREG_PRT12_SLW

/* ETH_MOSI_1 */
.set ETH_MOSI_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set ETH_MOSI_1__0__MASK, 0x02
.set ETH_MOSI_1__0__PC, CYREG_PRT12_PC1
.set ETH_MOSI_1__0__PORT, 12
.set ETH_MOSI_1__0__SHIFT, 1
.set ETH_MOSI_1__AG, CYREG_PRT12_AG
.set ETH_MOSI_1__BIE, CYREG_PRT12_BIE
.set ETH_MOSI_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ETH_MOSI_1__BYP, CYREG_PRT12_BYP
.set ETH_MOSI_1__DM0, CYREG_PRT12_DM0
.set ETH_MOSI_1__DM1, CYREG_PRT12_DM1
.set ETH_MOSI_1__DM2, CYREG_PRT12_DM2
.set ETH_MOSI_1__DR, CYREG_PRT12_DR
.set ETH_MOSI_1__INP_DIS, CYREG_PRT12_INP_DIS
.set ETH_MOSI_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ETH_MOSI_1__MASK, 0x02
.set ETH_MOSI_1__PORT, 12
.set ETH_MOSI_1__PRT, CYREG_PRT12_PRT
.set ETH_MOSI_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ETH_MOSI_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ETH_MOSI_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ETH_MOSI_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ETH_MOSI_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ETH_MOSI_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ETH_MOSI_1__PS, CYREG_PRT12_PS
.set ETH_MOSI_1__SHIFT, 1
.set ETH_MOSI_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ETH_MOSI_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ETH_MOSI_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ETH_MOSI_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ETH_MOSI_1__SLW, CYREG_PRT12_SLW

/* ETH_SCLK_1 */
.set ETH_SCLK_1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set ETH_SCLK_1__0__MASK, 0x04
.set ETH_SCLK_1__0__PC, CYREG_IO_PC_PRT15_PC2
.set ETH_SCLK_1__0__PORT, 15
.set ETH_SCLK_1__0__SHIFT, 2
.set ETH_SCLK_1__AG, CYREG_PRT15_AG
.set ETH_SCLK_1__AMUX, CYREG_PRT15_AMUX
.set ETH_SCLK_1__BIE, CYREG_PRT15_BIE
.set ETH_SCLK_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ETH_SCLK_1__BYP, CYREG_PRT15_BYP
.set ETH_SCLK_1__CTL, CYREG_PRT15_CTL
.set ETH_SCLK_1__DM0, CYREG_PRT15_DM0
.set ETH_SCLK_1__DM1, CYREG_PRT15_DM1
.set ETH_SCLK_1__DM2, CYREG_PRT15_DM2
.set ETH_SCLK_1__DR, CYREG_PRT15_DR
.set ETH_SCLK_1__INP_DIS, CYREG_PRT15_INP_DIS
.set ETH_SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ETH_SCLK_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ETH_SCLK_1__LCD_EN, CYREG_PRT15_LCD_EN
.set ETH_SCLK_1__MASK, 0x04
.set ETH_SCLK_1__PORT, 15
.set ETH_SCLK_1__PRT, CYREG_PRT15_PRT
.set ETH_SCLK_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ETH_SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ETH_SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ETH_SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ETH_SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ETH_SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ETH_SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ETH_SCLK_1__PS, CYREG_PRT15_PS
.set ETH_SCLK_1__SHIFT, 2
.set ETH_SCLK_1__SLW, CYREG_PRT15_SLW

/* DS1302_CE_PIN */
.set DS1302_CE_PIN__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set DS1302_CE_PIN__0__MASK, 0x04
.set DS1302_CE_PIN__0__PC, CYREG_PRT6_PC2
.set DS1302_CE_PIN__0__PORT, 6
.set DS1302_CE_PIN__0__SHIFT, 2
.set DS1302_CE_PIN__AG, CYREG_PRT6_AG
.set DS1302_CE_PIN__AMUX, CYREG_PRT6_AMUX
.set DS1302_CE_PIN__BIE, CYREG_PRT6_BIE
.set DS1302_CE_PIN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DS1302_CE_PIN__BYP, CYREG_PRT6_BYP
.set DS1302_CE_PIN__CTL, CYREG_PRT6_CTL
.set DS1302_CE_PIN__DM0, CYREG_PRT6_DM0
.set DS1302_CE_PIN__DM1, CYREG_PRT6_DM1
.set DS1302_CE_PIN__DM2, CYREG_PRT6_DM2
.set DS1302_CE_PIN__DR, CYREG_PRT6_DR
.set DS1302_CE_PIN__INP_DIS, CYREG_PRT6_INP_DIS
.set DS1302_CE_PIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DS1302_CE_PIN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DS1302_CE_PIN__LCD_EN, CYREG_PRT6_LCD_EN
.set DS1302_CE_PIN__MASK, 0x04
.set DS1302_CE_PIN__PORT, 6
.set DS1302_CE_PIN__PRT, CYREG_PRT6_PRT
.set DS1302_CE_PIN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DS1302_CE_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DS1302_CE_PIN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DS1302_CE_PIN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DS1302_CE_PIN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DS1302_CE_PIN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DS1302_CE_PIN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DS1302_CE_PIN__PS, CYREG_PRT6_PS
.set DS1302_CE_PIN__SHIFT, 2
.set DS1302_CE_PIN__SLW, CYREG_PRT6_SLW

/* DS1302_IO_PIN */
.set DS1302_IO_PIN__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set DS1302_IO_PIN__0__MASK, 0x02
.set DS1302_IO_PIN__0__PC, CYREG_PRT6_PC1
.set DS1302_IO_PIN__0__PORT, 6
.set DS1302_IO_PIN__0__SHIFT, 1
.set DS1302_IO_PIN__AG, CYREG_PRT6_AG
.set DS1302_IO_PIN__AMUX, CYREG_PRT6_AMUX
.set DS1302_IO_PIN__BIE, CYREG_PRT6_BIE
.set DS1302_IO_PIN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DS1302_IO_PIN__BYP, CYREG_PRT6_BYP
.set DS1302_IO_PIN__CTL, CYREG_PRT6_CTL
.set DS1302_IO_PIN__DM0, CYREG_PRT6_DM0
.set DS1302_IO_PIN__DM1, CYREG_PRT6_DM1
.set DS1302_IO_PIN__DM2, CYREG_PRT6_DM2
.set DS1302_IO_PIN__DR, CYREG_PRT6_DR
.set DS1302_IO_PIN__INP_DIS, CYREG_PRT6_INP_DIS
.set DS1302_IO_PIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DS1302_IO_PIN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DS1302_IO_PIN__LCD_EN, CYREG_PRT6_LCD_EN
.set DS1302_IO_PIN__MASK, 0x02
.set DS1302_IO_PIN__PORT, 6
.set DS1302_IO_PIN__PRT, CYREG_PRT6_PRT
.set DS1302_IO_PIN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DS1302_IO_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DS1302_IO_PIN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DS1302_IO_PIN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DS1302_IO_PIN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DS1302_IO_PIN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DS1302_IO_PIN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DS1302_IO_PIN__PS, CYREG_PRT6_PS
.set DS1302_IO_PIN__SHIFT, 1
.set DS1302_IO_PIN__SLW, CYREG_PRT6_SLW

/* RefRes_Current */
.set RefRes_Current__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set RefRes_Current__0__MASK, 0x01
.set RefRes_Current__0__PC, CYREG_PRT3_PC0
.set RefRes_Current__0__PORT, 3
.set RefRes_Current__0__SHIFT, 0
.set RefRes_Current__AG, CYREG_PRT3_AG
.set RefRes_Current__AMUX, CYREG_PRT3_AMUX
.set RefRes_Current__BIE, CYREG_PRT3_BIE
.set RefRes_Current__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RefRes_Current__BYP, CYREG_PRT3_BYP
.set RefRes_Current__CTL, CYREG_PRT3_CTL
.set RefRes_Current__DM0, CYREG_PRT3_DM0
.set RefRes_Current__DM1, CYREG_PRT3_DM1
.set RefRes_Current__DM2, CYREG_PRT3_DM2
.set RefRes_Current__DR, CYREG_PRT3_DR
.set RefRes_Current__INP_DIS, CYREG_PRT3_INP_DIS
.set RefRes_Current__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RefRes_Current__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RefRes_Current__LCD_EN, CYREG_PRT3_LCD_EN
.set RefRes_Current__MASK, 0x01
.set RefRes_Current__PORT, 3
.set RefRes_Current__PRT, CYREG_PRT3_PRT
.set RefRes_Current__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RefRes_Current__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RefRes_Current__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RefRes_Current__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RefRes_Current__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RefRes_Current__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RefRes_Current__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RefRes_Current__PS, CYREG_PRT3_PS
.set RefRes_Current__SHIFT, 0
.set RefRes_Current__SLW, CYREG_PRT3_SLW

/* DS1302_SCLK_PIN */
.set DS1302_SCLK_PIN__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set DS1302_SCLK_PIN__0__MASK, 0x01
.set DS1302_SCLK_PIN__0__PC, CYREG_PRT6_PC0
.set DS1302_SCLK_PIN__0__PORT, 6
.set DS1302_SCLK_PIN__0__SHIFT, 0
.set DS1302_SCLK_PIN__AG, CYREG_PRT6_AG
.set DS1302_SCLK_PIN__AMUX, CYREG_PRT6_AMUX
.set DS1302_SCLK_PIN__BIE, CYREG_PRT6_BIE
.set DS1302_SCLK_PIN__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DS1302_SCLK_PIN__BYP, CYREG_PRT6_BYP
.set DS1302_SCLK_PIN__CTL, CYREG_PRT6_CTL
.set DS1302_SCLK_PIN__DM0, CYREG_PRT6_DM0
.set DS1302_SCLK_PIN__DM1, CYREG_PRT6_DM1
.set DS1302_SCLK_PIN__DM2, CYREG_PRT6_DM2
.set DS1302_SCLK_PIN__DR, CYREG_PRT6_DR
.set DS1302_SCLK_PIN__INP_DIS, CYREG_PRT6_INP_DIS
.set DS1302_SCLK_PIN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set DS1302_SCLK_PIN__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DS1302_SCLK_PIN__LCD_EN, CYREG_PRT6_LCD_EN
.set DS1302_SCLK_PIN__MASK, 0x01
.set DS1302_SCLK_PIN__PORT, 6
.set DS1302_SCLK_PIN__PRT, CYREG_PRT6_PRT
.set DS1302_SCLK_PIN__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DS1302_SCLK_PIN__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DS1302_SCLK_PIN__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DS1302_SCLK_PIN__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DS1302_SCLK_PIN__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DS1302_SCLK_PIN__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DS1302_SCLK_PIN__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DS1302_SCLK_PIN__PS, CYREG_PRT6_PS
.set DS1302_SCLK_PIN__SHIFT, 0
.set DS1302_SCLK_PIN__SLW, CYREG_PRT6_SLW

/* RefRes_Negative */
.set RefRes_Negative__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set RefRes_Negative__0__MASK, 0x04
.set RefRes_Negative__0__PC, CYREG_PRT3_PC2
.set RefRes_Negative__0__PORT, 3
.set RefRes_Negative__0__SHIFT, 2
.set RefRes_Negative__AG, CYREG_PRT3_AG
.set RefRes_Negative__AMUX, CYREG_PRT3_AMUX
.set RefRes_Negative__BIE, CYREG_PRT3_BIE
.set RefRes_Negative__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RefRes_Negative__BYP, CYREG_PRT3_BYP
.set RefRes_Negative__CTL, CYREG_PRT3_CTL
.set RefRes_Negative__DM0, CYREG_PRT3_DM0
.set RefRes_Negative__DM1, CYREG_PRT3_DM1
.set RefRes_Negative__DM2, CYREG_PRT3_DM2
.set RefRes_Negative__DR, CYREG_PRT3_DR
.set RefRes_Negative__INP_DIS, CYREG_PRT3_INP_DIS
.set RefRes_Negative__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RefRes_Negative__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RefRes_Negative__LCD_EN, CYREG_PRT3_LCD_EN
.set RefRes_Negative__MASK, 0x04
.set RefRes_Negative__PORT, 3
.set RefRes_Negative__PRT, CYREG_PRT3_PRT
.set RefRes_Negative__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RefRes_Negative__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RefRes_Negative__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RefRes_Negative__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RefRes_Negative__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RefRes_Negative__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RefRes_Negative__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RefRes_Negative__PS, CYREG_PRT3_PS
.set RefRes_Negative__SHIFT, 2
.set RefRes_Negative__SLW, CYREG_PRT3_SLW

/* RefRes_Positive */
.set RefRes_Positive__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set RefRes_Positive__0__MASK, 0x02
.set RefRes_Positive__0__PC, CYREG_PRT3_PC1
.set RefRes_Positive__0__PORT, 3
.set RefRes_Positive__0__SHIFT, 1
.set RefRes_Positive__AG, CYREG_PRT3_AG
.set RefRes_Positive__AMUX, CYREG_PRT3_AMUX
.set RefRes_Positive__BIE, CYREG_PRT3_BIE
.set RefRes_Positive__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RefRes_Positive__BYP, CYREG_PRT3_BYP
.set RefRes_Positive__CTL, CYREG_PRT3_CTL
.set RefRes_Positive__DM0, CYREG_PRT3_DM0
.set RefRes_Positive__DM1, CYREG_PRT3_DM1
.set RefRes_Positive__DM2, CYREG_PRT3_DM2
.set RefRes_Positive__DR, CYREG_PRT3_DR
.set RefRes_Positive__INP_DIS, CYREG_PRT3_INP_DIS
.set RefRes_Positive__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RefRes_Positive__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RefRes_Positive__LCD_EN, CYREG_PRT3_LCD_EN
.set RefRes_Positive__MASK, 0x02
.set RefRes_Positive__PORT, 3
.set RefRes_Positive__PRT, CYREG_PRT3_PRT
.set RefRes_Positive__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RefRes_Positive__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RefRes_Positive__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RefRes_Positive__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RefRes_Positive__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RefRes_Positive__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RefRes_Positive__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RefRes_Positive__PS, CYREG_PRT3_PS
.set RefRes_Positive__SHIFT, 1
.set RefRes_Positive__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000800F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
