 ```verilog
assign {out} = ~a & (!b | !c); // combinational logic with wire output
endmodule