/********************************************************************
	Autor: NPA, MJA
	Datum: 19.12.2016
	Dateiname: transmit
	Version: 1.0
 *********************************************************************/

/*
 * Baudrate - Calculation
 *
 * BRD = SysClk / (16 * gewuenschte Bitrate)
 * IBRD = int(BRD)
 * FBRD = int( (BRD-IBRD * 64 + 0.5)
 */

/*
 *	PP0 -> RxD6
 *	PP1 -> TxD6
 */

/*
 * VARIANTE 2:
 * 115200 bit/s
 * 2 stop bit
 * parity even
 */

#include <stdio.h>
#include <stdint.h>
#include "tm4c1294ncpdt.h"

#define BITRATE 115200
#define SYSCLK 25000000.0
#define BRD SYSCLK / (16 * BITRATE)
#define IBRD (int) BRD
#define FBRD (int) (((BRD-IBRD) * 64) + 0.5 )

#define BITDATA 0x54
#define WAITLOOPLENGTH 20000



void main(void) {

	uint8_t wt=0;
	uint32_t i=0;

	/******************************
	 * CLOCK - Settings
	 ******************************/
	// switch over to main quartz oscillator at 25MHz
	// clear MOSC power down, high oscillator range setting, and no crystal present setting
	SYSCTL_MOSCCTL_R &= ~(SYSCTL_MOSCCTL_OSCRNG | SYSCTL_MOSCCTL_PWRDN | SYSCTL_MOSCCTL_NOXTAL);
	// increase the drive strength for MOSC
	SYSCTL_MOSCCTL_R |= SYSCTL_MOSCCTL_OSCRNG;
	// set the main oscillator as main clock
	SYSCTL_RSCLKCFG_R = SYSCTL_RSCLKCFG_OSCSRC_MOSC;

	/******************************
	 * PORTC - Define
	 ******************************/
	SYSCTL_RCGCGPIO_R |= SYSCTL_RCGCGPIO_R2; wt++;
	GPIO_PORTC_AHB_DEN_R = 0x30;
	GPIO_PORTC_AHB_DIR_R = 0x30;

	/******************************
	 * PORTP - Define
	 ******************************/
	SYSCTL_RCGCGPIO_R |= SYSCTL_RCGCGPIO_R13; wt++;
	GPIO_PORTP_DEN_R |= 0x02;
	GPIO_PORTP_DIR_R |= 0x02;
	// alternative pin function PP1 -> TxD6
	GPIO_PORTP_AFSEL_R |= 0x02;
	// controls the MUX for a pin example PP.1 -> TxD6
	// each nipple (4-Bit) configure Output Bit
	GPIO_PORTP_PCTL_R |= 0x00000010;

	/******************************
	 * UART6 - Define
	 ******************************/
	// enable clock at UART module 6
	SYSCTL_RCGCUART_R |= SYSCTL_RCGCUART_R6; wt++;
	// disable UART during initialization
	UART6_CTL_R &= ~UART_CTL_UARTEN;
	// configure BAUD rate
	// set DIVINT of BRD
	UART6_IBRD_R = IBRD;
	// set DIVFRAC of BRD
	UART6_FBRD_R = FBRD;
	// set Frame-Parameter
	// WLEN_x = bits
	// PEN 0 parity disable 1 enable
	// EPS 0 odd parity 1 even
	// STP2 0 one stop bit 1 two stop bits
	UART6_LCRH_R |= (UART_LCRH_WLEN_8 | UART_LCRH_PEN | UART_LCRH_EPS | UART_LCRH_STP2);
	// after initialization re-enable UART0
	UART6_CTL_R |= (UART_CTL_UARTEN | UART_CTL_TXE); wt++;

	while(1) {
		GPIO_PORTC_AHB_DATA_R = 0x20;
		while(!(UART6_FR_R & UART_FR_TXFE));
		UART6_DR_R = BITDATA;
		GPIO_PORTC_AHB_DATA_R = 0x00;
		for(i=0; i<WAITLOOPLENGTH; i++);
	}
}