INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/vendor/vendor.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/vendor/vendor.srcs/sources_1/new/f_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/vendor/vendor.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/vendor/vendor.srcs/sources_1/imports/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/vendor/vendor.srcs/sim_1/new/top_module_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vendor/vendor/vendor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
