#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun May 22 09:58:00 2022
# Process ID: 13864
# Current directory: C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3652 C:\Users\lenovo\Desktop\void\cod\lab5\2021USTC_COD-main\RISCV\RISCV.xpr
# Log file: C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/vivado.log
# Journal file: C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.xpr
INFO: [Project 1-313] Project file moved from 'D:/VerilogProject/RISCV' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.srcs/sources_1', nor could it be found using path 'D:/VerilogProject/RISCV/RISCV.srcs/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
INFO: [Project 1-230] Project 'RISCV.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.473 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top PipeLineCPU [current_fileset]
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/datamem/datamem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'datamem'...
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/datamem/datamem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/datamem/datamem.xci] -directory C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/insmem/insmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'insmem'...
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/insmem/insmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/insmem/insmem.xci] -directory C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_TEST'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/datamem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/insmem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/fins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/floatins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/datamem/sim/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/ip/insmem/sim/insmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/BrhUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrhUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/CPU_PL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_PL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/EX_NORMAL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_NORMAL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/FALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/Fregfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fregfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/HDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/IGU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IGU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/Normal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Normal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/PRE_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRE_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/PipeLineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeLineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/SWAP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SWAP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/TopPPCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopPPCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/sources/new/pdu_pl_0511.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.srcs/sim_1/new/TOP_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
"xelab -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TEST_behav xil_defaultlib.TOP_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_TEST_behav xil_defaultlib.TOP_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'valid' [C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.srcs/sim_1/new/TOP_TEST.v:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.insmem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.SWAP
Compiling module xil_defaultlib.Fregfile
Compiling module xil_defaultlib.PRE_EX
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.FALU
Compiling module xil_defaultlib.EX_NORMAL
Compiling module xil_defaultlib.Normal
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.BrhUnit
Compiling module xil_defaultlib.Regfile(SCALE=5)
Compiling module xil_defaultlib.IGU
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.EX_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.CPU_PL
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.TopPPCPU
Compiling module xil_defaultlib.TOP_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_TEST_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/xsim.dir/TOP_TEST_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 22 10:09:18 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_TEST_behav -key {Behavioral:sim_1:Functional:TOP_TEST} -tclbatch {TOP_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in TOP_TEST.TPU.CPPL.PipeLineCPU_u.MEM_u.DM.inst at time               570000 ns: 
Reading from out-of-range address. Max address in TOP_TEST.TPU.CPPL.PipeLineCPU_u.MEM_u.DM.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1226.473 ; gain = 0.000
set_property top CPU_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/datamem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/insmem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/fins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/floatins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/CPU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_test
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/CPU_test.v:96]
INFO: [VRFC 10-2458] undeclared symbol IMM, assumed default net type wire [C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/CPU_test.v:98]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
"xelab -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dbg_IMM' [C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/CPU_test.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.insmem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.SWAP
Compiling module xil_defaultlib.Fregfile
Compiling module xil_defaultlib.PRE_EX
Compiling module xil_defaultlib.Shift
Compiling module xil_defaultlib.FALU
Compiling module xil_defaultlib.EX_NORMAL
Compiling module xil_defaultlib.Normal
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.BrhUnit
Compiling module xil_defaultlib.Regfile(SCALE=5)
Compiling module xil_defaultlib.IGU
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.Forward
Compiling module xil_defaultlib.EX_MEM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.CPU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_test_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/xsim.dir/CPU_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 22 10:10:10 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.473 ; gain = 0.000
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in TOP_TEST.TPU.CPPL.PipeLineCPU_u.MEM_u.DM.inst at time               570000 ns: 
Reading from out-of-range address. Max address in TOP_TEST.TPU.CPPL.PipeLineCPU_u.MEM_u.DM.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1226.473 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/datamem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/insmem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/fins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/floatins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
"xelab -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dbg_IMM' [C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/CPU_test.v:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in TOP_TEST.TPU.CPPL.PipeLineCPU_u.MEM_u.DM.inst at time               570000 ns: 
Reading from out-of-range address. Max address in TOP_TEST.TPU.CPPL.PipeLineCPU_u.MEM_u.DM.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.473 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/datamem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/insmem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/fins.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim/floatins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'CPU_test'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/RISCV.sim/sim_1/behav/xsim'
"xelab -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9400c2a3b5d6417a9d6dadc3baf6979d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dbg_IMM' [C:/Users/lenovo/Desktop/void/cod/lab5/2021USTC_COD-main/RISCV/CPU_test.v:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in TOP_TEST.TPU.CPPL.PipeLineCPU_u.MEM_u.DM.inst at time               570000 ns: 
Reading from out-of-range address. Max address in TOP_TEST.TPU.CPPL.PipeLineCPU_u.MEM_u.DM.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1226.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 22 11:45:28 2022...
