// generated by newgenasym  Fri Mar 02 12:22:16 2012


module rsmd0805 (a, b);
    input [0:0] a;
    output [0:0] b;


    initial
        begin
        end

endmodule
