Complete testing and debugging of N.I.G.E. v2.0
- Build test routine package
	- check test routine in hardware
;
Development tools (TOOLS.F)
- Editor: complete implementation and testing
- Revised disassembler
EUROFORTH
- PPT presentation
Tweaks
- test VSYNC word
- assembler BRA to work with destination and PC only (no from label or rel)
- revise instruction set ordering
Documentation
- Reference manual includes FORTH word definitions
- Instruction set
- Memory map
- Register usage
ATLYS board
- Implement DVI and DRAM interfaces
- Port to ATLYS
New features
- Floating point
- Local variables
- Multitasking
- Test and set operation ( addr -- flag)
- FORTH scientific library
- 100MHz clock at the expense of one cycle more memory latency?