# Stop_clock
The stop clock was designed and implemented using Verilog HDL in Xilinx Vivado and executed on an FPGA trainer kit
