<stg><name>sha512_init</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="3">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="3" to="4">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %md_state_addr = getelementptr [8 x i64]* %md_state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="md_state_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:1  store i64 7640891576956012808, i64* %md_state_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %md_state_addr_1 = getelementptr [8 x i64]* %md_state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="md_state_addr_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 -4942790177534073029, i64* %md_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %md_state_addr_2 = getelementptr [8 x i64]* %md_state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="md_state_addr_2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 4354685564936845355, i64* %md_state_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %md_state_addr_3 = getelementptr [8 x i64]* %md_state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="md_state_addr_3"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:7  store i64 -6534734903238641935, i64* %md_state_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %md_state_addr_4 = getelementptr [8 x i64]* %md_state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="md_state_addr_4"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:9  store i64 5840696475078001361, i64* %md_state_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %md_state_addr_5 = getelementptr [8 x i64]* %md_state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="md_state_addr_5"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:11  store i64 -7276294671716946913, i64* %md_state_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %md_state_addr_6 = getelementptr [8 x i64]* %md_state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="md_state_addr_6"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:13  store i64 2270897969802886507, i64* %md_state_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %md_state_addr_7 = getelementptr [8 x i64]* %md_state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="md_state_addr_7"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:15  store i64 6620516959819538809, i64* %md_state_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0">
<![CDATA[
:16  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
