{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715151780507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715151780523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 10:03:00 2024 " "Processing started: Wed May 08 10:03:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715151780523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715151780523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_02_ultrsonics_distance -c Test_02_ultrsonics_distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715151780524 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715151780907 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Test_02_ultrsonics_distance.v(37) " "Verilog HDL information at Test_02_ultrsonics_distance.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1715151780940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_02_ultrsonics_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file test_02_ultrsonics_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_02_ultrsonics_distance " "Found entity 1: Test_02_ultrsonics_distance" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715151780957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715151780957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setsevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file setsevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 setSevenseg " "Found entity 1: setSevenseg" {  } { { "setSevenseg.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/setSevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715151780957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715151780957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test_02_ultrsonics_distance " "Elaborating entity \"Test_02_ultrsonics_distance\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715151781024 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(39) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(39): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(46) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(46): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(46) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(46): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"echo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitftriger Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"waitftriger\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "trig Test_02_ultrsonics_distance.v(52) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(52): variable \"trig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(58) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(58): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(59) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(59): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo Test_02_ultrsonics_distance.v(65) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(65): variable \"echo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waitfecho Test_02_ultrsonics_distance.v(65) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(65): variable \"waitfecho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "waitftriger Test_02_ultrsonics_distance.v(11) " "Verilog HDL error at Test_02_ultrsonics_distance.v(11): variable \"waitftriger\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 11 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1715151781024 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trigstatus Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"trigstatus\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waitfecho Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"waitfecho\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waitftriger Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"waitftriger\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stage Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"stage\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitones Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"digitones\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digittens Test_02_ultrsonics_distance.v(37) " "Verilog HDL Always Construct warning at Test_02_ultrsonics_distance.v(37): inferring latch(es) for variable \"digittens\", which holds its previous value in one or more paths through the always construct" {  } { { "Test_02_ultrsonics_distance.v" "" { Text "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/Test_02_ultrsonics_distance.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715151781024 "|Test_02_ultrsonics_distance"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1715151781024 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.map.smsg " "Generated suppressed messages file C:/Users/Arif/Documents/FPGA/ALTERA/ultrasonic_distance/output_files/Test_02_ultrsonics_distance.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1715151781074 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715151781125 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 10:03:01 2024 " "Processing ended: Wed May 08 10:03:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715151781125 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715151781125 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715151781125 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715151781125 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 19 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 19 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715151781741 ""}
