/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  wire [4:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [31:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  reg [17:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_1z;
  wire [21:0] celloutsig_0_21z;
  reg [9:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[5] | celloutsig_0_3z);
  assign celloutsig_1_6z = celloutsig_1_3z[1] | ~(celloutsig_1_2z[1]);
  assign celloutsig_1_18z = celloutsig_1_1z[10] | ~(celloutsig_1_13z);
  assign celloutsig_0_0z = in_data[8:0] + in_data[57:49];
  assign celloutsig_0_7z = celloutsig_0_0z[7:5] + in_data[63:61];
  always_ff @(negedge clkin_data[64], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 8'h00;
    else _01_ <= celloutsig_0_21z[17:10];
  reg [4:0] _09_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 5'h00;
    else _09_ <= { celloutsig_1_7z, celloutsig_1_3z };
  assign { _02_[4:3], _00_, _02_[1:0] } = _09_;
  assign celloutsig_0_5z = celloutsig_0_0z[5:2] === celloutsig_0_0z[7:4];
  assign celloutsig_0_2z = celloutsig_0_0z === in_data[31:23];
  assign celloutsig_0_9z = celloutsig_0_1z[7:5] <= { celloutsig_0_7z[2:1], celloutsig_0_2z };
  assign celloutsig_0_39z = ! { celloutsig_0_21z[2], celloutsig_0_31z[2:1], celloutsig_0_12z, celloutsig_0_13z, _01_, celloutsig_0_10z };
  assign celloutsig_1_13z = ! celloutsig_1_0z[6:1];
  assign celloutsig_1_4z = { celloutsig_1_1z[13:9], celloutsig_1_3z } < in_data[180:172];
  assign celloutsig_1_5z = in_data[190] & ~(celloutsig_1_0z[2]);
  assign celloutsig_0_13z = celloutsig_0_0z[1] & ~(celloutsig_0_7z[1]);
  assign celloutsig_0_38z = { celloutsig_0_11z[2], celloutsig_0_17z } % { 1'h1, celloutsig_0_28z[8:1] };
  assign celloutsig_1_0z = in_data[131:124] % { 1'h1, in_data[157:151] };
  assign celloutsig_1_2z = celloutsig_1_0z[7:3] % { 1'h1, in_data[139:136] };
  assign celloutsig_0_17z = celloutsig_0_0z[7:0] % { 1'h1, celloutsig_0_0z[4:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_1z = { celloutsig_1_0z[5:0], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[4:0], celloutsig_1_0z[7:1], in_data[96] };
  assign celloutsig_0_1z = in_data[77:68] % { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_21z = { in_data[68:58], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_3z } % { 1'h1, celloutsig_0_15z[26:6] };
  assign celloutsig_0_31z[2:1] = celloutsig_0_11z[0] ? celloutsig_0_28z[7:6] : celloutsig_0_0z[1:0];
  assign celloutsig_0_3z = { celloutsig_0_0z[8:2], celloutsig_0_0z } != { in_data[94:90], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_7z = { in_data[156:154], celloutsig_1_3z, celloutsig_1_6z } != { in_data[114], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z } != celloutsig_0_1z[6:3];
  assign celloutsig_1_19z = celloutsig_1_15z[8:3] | { celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_12z = celloutsig_0_4z & in_data[6];
  assign celloutsig_1_8z = | { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_0z[7], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_6z = ^ in_data[60:56];
  assign celloutsig_0_15z = { celloutsig_0_1z[8:1], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z } << { in_data[35:5], celloutsig_0_5z };
  assign celloutsig_1_3z = in_data[160:157] <<< in_data[137:134];
  assign celloutsig_0_10z = { in_data[75:74], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z } <<< { celloutsig_0_1z[5:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_15z = { _02_[4:3], _00_, _02_[1], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_8z } - in_data[129:115];
  assign celloutsig_0_11z = celloutsig_0_1z[6:2] - { celloutsig_0_10z[6:4], celloutsig_0_9z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_18z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_15z[20:7], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_28z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_28z = { celloutsig_0_18z[3:2], celloutsig_0_17z };
  assign _02_[2] = _00_;
  assign celloutsig_0_31z[0] = celloutsig_0_12z;
  assign { out_data[128], out_data[101:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
