{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.822353",
   "Default View_TopLeft":"-293,0",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_clk -pg 1 -lvl 6 -x 1830 -y 280 -defaultsOSRD -right
preplace port qsfp_tx -pg 1 -lvl 6 -x 1830 -y 120 -defaultsOSRD
preplace port qsfp_rx -pg 1 -lvl 6 -x 1830 -y 300 -defaultsOSRD -right
preplace port S_AXI -pg 1 -lvl 0 -x -20 -y 380 -defaultsOSRD
preplace port S_AXI_QSFP_STATUS -pg 1 -lvl 0 -x -20 -y 20 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 6 -x 1830 -y 720 -defaultsOSRD
preplace port port-id_c2c_link_status -pg 1 -lvl 6 -x 1830 -y 700 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x -20 -y 400 -defaultsOSRD
preplace port port-id_s_aresetn -pg 1 -lvl 0 -x -20 -y 620 -defaultsOSRD
preplace port port-id_aurora_pma_init_in -pg 1 -lvl 0 -x -20 -y 600 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -20 -y 60 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -20 -y 40 -defaultsOSRD
preplace inst aurora_core -pg 1 -lvl 4 -x 1120 -y 120 -swap {0 1 2 3 4 5 6 21 8 9 10 11 12 13 14 15 16 17 18 19 20 7 22 23 24 25 26 27 28 29 31 33 32 35 34 30 36 37 38 39 40 41 42} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 240L -pinDir USER_DATA_M_AXIS_RX left -pinY USER_DATA_M_AXIS_RX 260L -pinDir GT_DIFF_REFCLK1 right -pinY GT_DIFF_REFCLK1 160R -pinDir CORE_STATUS right -pinY CORE_STATUS 20R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 40R -pinDir CORE_STATUS.gt_pll_lock right -pinY CORE_STATUS.gt_pll_lock 60R -pinDir CORE_STATUS.hard_err right -pinY CORE_STATUS.hard_err 80R -pinDir CORE_STATUS.lane_up right -pinY CORE_STATUS.lane_up 100R -pinDir CORE_STATUS.mmcm_not_locked_out right -pinY CORE_STATUS.mmcm_not_locked_out 120R -pinDir CORE_STATUS.soft_err right -pinY CORE_STATUS.soft_err 140R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 280L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 0R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 180R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 200R -pinDir reset_pb left -pinY reset_pb 340L -pinDir pma_init left -pinY pma_init 360L -pinDir tx_out_clk right -pinY tx_out_clk 220R -pinDir init_clk left -pinY init_clk 380L -pinDir link_reset_out right -pinY link_reset_out 240R -pinDir user_clk_out left -pinY user_clk_out 300L -pinDir sync_clk_out right -pinY sync_clk_out 260R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 280R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 300R -pinDir sys_reset_out right -pinY sys_reset_out 320R -pinDir gt_reset_out right -pinY gt_reset_out 340R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 360R -pinBusDir gt_powergood right -pinBusY gt_powergood 380R
preplace inst axi_chip2chip -pg 1 -lvl 3 -x 690 -y 360 -swap {30 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 0 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 53 51 52 50 54 55 56 57 74 59 65 62 61 71 67 66 58 64 70 63 68 72 69 73 60} -defaultsOSRD -pinDir s_axi left -pinY s_axi 100L -pinDir s_axi_lite left -pinY s_axi_lite 40L -pinDir AXIS_RX right -pinY AXIS_RX 20R -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir s_aclk left -pinY s_aclk 160L -pinDir s_aresetn left -pinY s_aresetn 260L -pinDir axi_c2c_lnk_hndlr_in_progress right -pinY axi_c2c_lnk_hndlr_in_progress 40R -pinBusDir axi_c2c_m2s_intr_in left -pinBusY axi_c2c_m2s_intr_in 220L -pinBusDir axi_c2c_s2m_intr_out right -pinBusY axi_c2c_s2m_intr_out 80R -pinDir axi_c2c_phy_clk right -pinY axi_c2c_phy_clk 60R -pinDir axi_c2c_aurora_channel_up right -pinY axi_c2c_aurora_channel_up 220R -pinDir aurora_do_cc right -pinY aurora_do_cc 140R -pinDir aurora_pma_init_in left -pinY aurora_pma_init_in 240L -pinDir aurora_init_clk left -pinY aurora_init_clk 180L -pinDir aurora_pma_init_out right -pinY aurora_pma_init_out 120R -pinDir aurora_mmcm_not_locked right -pinY aurora_mmcm_not_locked 200R -pinDir aurora_reset_pb right -pinY aurora_reset_pb 100R -pinDir axi_c2c_config_error_out right -pinY axi_c2c_config_error_out 160R -pinDir axi_c2c_link_status_out right -pinY axi_c2c_link_status_out 240R -pinDir axi_c2c_multi_bit_error_out right -pinY axi_c2c_multi_bit_error_out 180R -pinDir axi_c2c_link_error_out right -pinY axi_c2c_link_error_out 260R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 200L
preplace inst axi4_master_plug -pg 1 -lvl 2 -x 350 -y 460 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk left -pinY clk 0L
preplace inst axi4_lite_remapper -pg 1 -lvl 1 -x 120 -y 380 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 20R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L
preplace inst qsfp_status -pg 1 -lvl 5 -x 1640 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 29 22 23 24 26 25 27 28} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir ss_channel_up left -pinY ss_channel_up 280L -pinDir ss_gt_pll_lock left -pinY ss_gt_pll_lock 60L -pinDir ss_hard_err left -pinY ss_hard_err 80L -pinBusDir ss_lane_up left -pinBusY ss_lane_up 100L -pinDir ss_mcmm_not_locked_out left -pinY ss_mcmm_not_locked_out 140L -pinDir ss_soft_err left -pinY ss_soft_err 120L -pinDir ss_c2c_link_status left -pinY ss_c2c_link_status 240L -pinDir ss_c2c_link_error left -pinY ss_c2c_link_error 260L
preplace netloc aurora_core_channel_up 1 3 3 NJ 580 1390J 720 N
preplace netloc aurora_core_gt_pll_lock 1 4 1 1430J 180n
preplace netloc aurora_core_hard_err 1 4 1 1410 200n
preplace netloc aurora_core_lane_up 1 4 1 1370 220n
preplace netloc aurora_core_mmcm_not_locked_out 1 3 2 NJ 560 1330
preplace netloc aurora_core_soft_err 1 4 1 1350 260n
preplace netloc aurora_core_user_clk_out 1 3 1 NJ 420
preplace netloc aurora_init_clk_1 1 0 4 0 460 240 520 460 680 910
preplace netloc aurora_pma_init_in_1 1 0 3 NJ 600 NJ 600 NJ
preplace netloc axi_chip2chip_aurora_pma_init_out 1 3 1 N 480
preplace netloc axi_chip2chip_aurora_reset_pb 1 3 1 N 460
preplace netloc axi_chip2chip_axi_c2c_link_error_out 1 3 2 NJ 620 N
preplace netloc axi_chip2chip_axi_c2c_link_status_out 1 3 3 NJ 600 1470J 700 N
preplace netloc clk_1 1 0 5 NJ 40 NJ 40 NJ 40 NJ 40 1470
preplace netloc resetn_1 1 0 5 NJ 60 NJ 60 NJ 60 NJ 60 1450
preplace netloc s_aresetn_1 1 0 3 NJ 620 NJ 620 NJ
preplace netloc Conn1 1 0 1 N 380
preplace netloc Conn2 1 0 5 NJ 20 NJ 20 NJ 20 NJ 20 1490
preplace netloc GT_DIFF_REFCLK1_0_2 1 4 2 N 280 NJ
preplace netloc GT_SERIAL_RX_0_2 1 4 2 N 300 NJ
preplace netloc aurora_core_GT_SERIAL_TX 1 4 2 N 120 NJ
preplace netloc aurora_core_USER_DATA_M_AXIS_RX 1 3 1 NJ 380
preplace netloc axi4_lite_remapper_0_M_AXI 1 1 2 NJ 400 N
preplace netloc axi4_master_plug_0_AXI 1 2 1 N 460
preplace netloc axi_chip2chip_AXIS_TX 1 3 1 N 360
levelinfo -pg 1 -20 120 350 690 1120 1640 1830
pagesize -pg 1 -db -bbox -sgen -220 0 1990 740
",
   "No Loops_ScaleFactor":"0.566392",
   "No Loops_TopLeft":"-198,-270",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x -310 -y 210 -defaultsOSRD
preplace port qsfp_tx -pg 1 -lvl 3 -x 930 -y 220 -defaultsOSRD
preplace port qsfp_rx -pg 1 -lvl 0 -x -310 -y 250 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 3 -x 930 -y 100 -defaultsOSRD
preplace inst aurora_core -pg 1 -lvl 2 -x 700 -y 250 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 1 -x -50 -y 80 -defaultsOSRD
preplace netloc aurora_core_channel_up 1 2 1 N 100
preplace netloc GT_DIFF_REFCLK1_0_2 1 0 2 NJ 210 N
preplace netloc aurora_core_GT_SERIAL_TX 1 2 1 N 220
preplace netloc GT_SERIAL_RX_0_2 1 0 2 NJ 250 N
levelinfo -pg 1 -310 -50 700 930
pagesize -pg 1 -db -bbox -sgen -420 -80 1070 740
"
}
0
