{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620270088786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620270088792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 10:01:28 2021 " "Processing started: Thu May 06 10:01:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620270088792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270088792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_version2 -c lab1_version2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_version2 -c lab1_version2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270088793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620270089148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620270089148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 bound_flasher " "Found entity 1: bound_flasher" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620270097568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_bound_flasher.v 1 1 " "Found 1 design units, including 1 entities, in source file t_bound_flasher.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_bound_flasher " "Found entity 1: t_bound_flasher" {  } { { "t_bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/t_bound_flasher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620270097569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620270097570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620270097571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bound_flasher " "Elaborating entity \"bound_flasher\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620270097594 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_state bound_flasher.v(4) " "Verilog HDL or VHDL warning at bound_flasher.v(4): object \"pre_state\" assigned a value but never read" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620270097595 "|bound_flasher"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bound_flasher.v(39) " "Verilog HDL assignment warning at bound_flasher.v(39): truncated value with size 32 to match size of target (5)" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620270097595 "|bound_flasher"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bound_flasher.v(44) " "Verilog HDL assignment warning at bound_flasher.v(44): truncated value with size 32 to match size of target (5)" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620270097595 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state bound_flasher.v(58) " "Verilog HDL Always Construct warning at bound_flasher.v(58): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097595 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state bound_flasher.v(109) " "Verilog HDL Always Construct warning at bound_flasher.v(109): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097595 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(112) " "Verilog HDL Always Construct warning at bound_flasher.v(112): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097595 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max bound_flasher.v(114) " "Verilog HDL Always Construct warning at bound_flasher.v(114): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097595 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(120) " "Verilog HDL Always Construct warning at bound_flasher.v(120): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min bound_flasher.v(125) " "Verilog HDL Always Construct warning at bound_flasher.v(125): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(132) " "Verilog HDL Always Construct warning at bound_flasher.v(132): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(138) " "Verilog HDL Always Construct warning at bound_flasher.v(138): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max bound_flasher.v(140) " "Verilog HDL Always Construct warning at bound_flasher.v(140): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(146) " "Verilog HDL Always Construct warning at bound_flasher.v(146): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min bound_flasher.v(151) " "Verilog HDL Always Construct warning at bound_flasher.v(151): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(158) " "Verilog HDL Always Construct warning at bound_flasher.v(158): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(164) " "Verilog HDL Always Construct warning at bound_flasher.v(164): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "max bound_flasher.v(166) " "Verilog HDL Always Construct warning at bound_flasher.v(166): variable \"max\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(173) " "Verilog HDL Always Construct warning at bound_flasher.v(173): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min bound_flasher.v(178) " "Verilog HDL Always Construct warning at bound_flasher.v(178): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(186) " "Verilog HDL Always Construct warning at bound_flasher.v(186): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increase bound_flasher.v(192) " "Verilog HDL Always Construct warning at bound_flasher.v(192): variable \"increase\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state bound_flasher.v(193) " "Verilog HDL Always Construct warning at bound_flasher.v(193): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isEnd bound_flasher.v(194) " "Verilog HDL Always Construct warning at bound_flasher.v(194): variable \"isEnd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase bound_flasher.v(92) " "Verilog HDL Always Construct warning at bound_flasher.v(92): inferring latch(es) for variable \"increase\", which holds its previous value in one or more paths through the always construct" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state bound_flasher.v(92) " "Verilog HDL Always Construct warning at bound_flasher.v(92): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isEnd bound_flasher.v(92) " "Verilog HDL Always Construct warning at bound_flasher.v(92): inferring latch(es) for variable \"isEnd\", which holds its previous value in one or more paths through the always construct" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isEnd bound_flasher.v(92) " "Inferred latch for \"isEnd\" at bound_flasher.v(92)" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.10 bound_flasher.v(92) " "Inferred latch for \"next_state.10\" at bound_flasher.v(92)" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.01 bound_flasher.v(92) " "Inferred latch for \"next_state.01\" at bound_flasher.v(92)" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00 bound_flasher.v(92) " "Inferred latch for \"next_state.00\" at bound_flasher.v(92)" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase bound_flasher.v(92) " "Inferred latch for \"increase\" at bound_flasher.v(92)" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270097596 "|bound_flasher"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.10 " "Latch state.10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.01 " "Ports D and ENA on the latch are fed by the same signal state.01" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620270098054 ""}  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620270098054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "isEnd " "Latch isEnd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA increase " "Ports D and ENA on the latch are fed by the same signal increase" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620270098054 ""}  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620270098054 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "bound_flasher.v" "" { Text "D:/Quang/202/Verilog/lab1_version2/bound_flasher.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620270098054 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620270098054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620270098146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620270099034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620270099034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620270099061 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620270099061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620270099061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620270099061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620270099073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 06 10:01:39 2021 " "Processing ended: Thu May 06 10:01:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620270099073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620270099073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620270099073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620270099073 ""}
