# Shift Register RTL Simulation with Host-Device Communication

A complete example demonstrating hardware-accelerated RTL simulation with bidirectional communication between host CPU and TT-Metal device. This showcases how to run HDL simulations on AI accelerator hardware while maintaining full test control and result verification from the host.

## ğŸ¯ Overview

This example combines two key capabilities:
1. **RTL Simulation on Device**: Runs shift register logic directly on TT-Metal hardware
2. **Host-Device Communication**: Sends test vectors to device, receives simulation results back

The system demonstrates a complete verification pipeline where:
- Host generates comprehensive test vectors
- Device executes RTL simulation for each test
- Results are validated against expected outputs
- Performance metrics are collected and reported

## âœ¨ Key Features

### Hardware Simulation
- **Full shift register implementation** on TT-Metal compute cores
- **4 operation modes**: Hold, Shift Right, Shift Left, Parallel Load
- **Cycle-accurate simulation** with performance tracking
- **Minimal memory footprint** suitable for kernel constraints

### Communication Pipeline
- **Structured data transfer** using 16-byte aligned structures
- **Batch processing** of 64 test vectors in single kernel execution
- **Automatic verification** with pass/fail status per test
- **Zero-copy operations** within device memory

### Test Coverage
- **64 comprehensive test vectors** including:
  - Basic operations (reset, load, shift, hold)
  - Walking ones/zeros patterns
  - Edge cases (all 0s, all 1s)
  - Random mixed operations
  - Disabled state verification
  - Alternating shift directions

## ğŸ“Š Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     HOST CPU                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  Test Vector Generator                          â”‚    â”‚
â”‚  â”‚  - Creates 64 test patterns                     â”‚    â”‚
â”‚  â”‚  - Calculates expected outputs                  â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                    â”‚                                    â”‚
â”‚         ShiftRegisterTestVector[64]                     â”‚
â”‚                    â†“                                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  DRAM Input Buffer (1024 bytes)                 â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
                     â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  TT-METAL DEVICE                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  Shift Register Simulator Kernel (Core 0,0)     â”‚    â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚    â”‚
â”‚  â”‚  â”‚  1. Read test vectors from DRAM â†’ L1      â”‚  â”‚    â”‚
â”‚  â”‚  â”‚  2. For each test vector:                 â”‚  â”‚    â”‚
â”‚  â”‚  â”‚     - Execute shift register operation    â”‚  â”‚    â”‚
â”‚  â”‚  â”‚     - Compare with expected output        â”‚  â”‚    â”‚
â”‚  â”‚  â”‚     - Record pass/fail & cycle count      â”‚  â”‚    â”‚
â”‚  â”‚  â”‚  3. Write results to DRAM                 â”‚  â”‚    â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                    â”‚                                    â”‚
â”‚         SimulationResult[64]                            â”‚
â”‚                    â†“                                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  DRAM Output Buffer (1024 bytes)                â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                     â”‚
                     â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     HOST CPU                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚  Result Validator                               â”‚    â”‚
â”‚  â”‚  - Analyzes simulation results                  â”‚    â”‚
â”‚  â”‚  - Reports pass/fail statistics                 â”‚    â”‚
â”‚  â”‚  - Calculates performance metrics               â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸš€ Quick Start

### Prerequisites
- TT-Metal development environment
- Tenstorrent Wormhole hardware (N300 or similar)
- Build tools configured for TT-Metal

### Build & Run

```bash
# Navigate to TT-Metal directory
cd ~/setup/tt-metal

# Build with programming examples
./build_metal.sh --build-programming-examples

# Run the simulation
./build_Release/programming_examples/hdl_simulation_accelerated/shift_register_sim_comm

# For detailed kernel debug output
export TT_METAL_DPRINT_CORES=0,0
./build_Release/programming_examples/hdl_simulation_accelerated/shift_register_sim_comm
```

## ğŸ“ Project Structure

```
shift_register_sim_comm/
â”œâ”€â”€ README.md                                 # This file
â”œâ”€â”€ shift_register_sim_comm.cpp              # Host application
â””â”€â”€ kernels/
    â””â”€â”€ shift_register_simulator.cpp         # Device kernel
```

## ğŸ’¾ Data Structures

### Test Vector (Host â†’ Device)
```cpp
struct ShiftRegisterTestVector {
    uint8_t enable;           // Enable signal (0 or 1)
    uint8_t mode;            // Operation: 0=hold, 1=shift_right, 2=shift_left, 3=load
    uint8_t serial_in_right; // Serial input for right shift
    uint8_t serial_in_left;  // Serial input for left shift
    uint8_t parallel_in;     // 8-bit parallel load value
    uint8_t expected_output; // Expected result for verification
    uint8_t padding[10];     // Padding to 16 bytes for alignment
};
```

### Simulation Result (Device â†’ Host)
```cpp
struct SimulationResult {
    uint8_t test_id;         // Test identifier
    uint8_t output_value;    // Actual shift register output
    uint8_t expected_value;  // Expected value for comparison
    uint8_t pass;           // Pass/fail flag (1=pass, 0=fail)
    uint32_t cycle_count;    // Simulation cycles for this test
    uint8_t padding[8];      // Padding to 16 bytes
};
```

## ğŸ“ˆ Performance Results

From actual execution on TT-Metal hardware:

| Metric | Value |
|--------|-------|
| **Total Tests** | 64 |
| **Pass Rate** | 100% (64/64) |
| **Total Simulation Cycles** | 79 |
| **Average Cycles/Test** | 1.2 |
| **Data to Device** | 1024 bytes |
| **Data from Device** | 1024 bytes |
| **Total Data Movement** | 2048 bytes |
| **Execution Time** | < 1 second |

## ğŸ” Test Coverage Details

### Test Categories

1. **Basic Operations (Tests 0-7)**
   - Reset behavior
   - Parallel load (0xA5)
   - Shift right with serial input
   - Shift left operations
   - Hold mode verification

2. **Walking Patterns (Tests 8-23)**
   - Walking ones: 0x01 â†’ 0x02 â†’ 0x04 â†’ ... â†’ 0x80
   - Walking zeros: 0xFE â†’ 0xFD â†’ 0xFB â†’ ... â†’ 0x7F

3. **Alternating Shifts (Tests 24-31)**
   - Start with 0x55 (01010101)
   - Alternate between left and right shifts
   - Verify pattern preservation

4. **Random Operations (Tests 32-47)**
   - Pseudorandom mix of all operations
   - Tests mode transitions
   - Verifies state consistency

5. **Edge Cases (Tests 48-63)**
   - All zeros (0x00)
   - All ones (0xFF)
   - Disabled state (enable=0)
   - Boundary conditions

## ğŸ› ï¸ Implementation Details

### Shift Register Operations

| Mode | Operation | Description | Example |
|------|-----------|-------------|---------|
| 0 | Hold | Maintain current value | `Q = Q` |
| 1 | Shift Right | Right shift with serial input | `Q = {serial_in_right, Q[7:1]}` |
| 2 | Shift Left | Left shift with serial input | `Q = {Q[6:0], serial_in_left}` |
| 3 | Parallel Load | Load new value | `Q = parallel_in` |

### Memory Management

- **L1 Input Buffer**: 0x10000 (64KB offset)
- **L1 Output Buffer**: 0x20000 (128KB offset)
- **DRAM Input**: Address 0x20
- **DRAM Output**: Address 0x420
- **Page Size**: 1024 bytes per tile

## ğŸ› Debugging

### Enable Kernel Debug Output
```bash
export TT_METAL_DPRINT_CORES=0,0
```

### Common Issues & Solutions

| Issue | Solution |
|-------|----------|
| Compilation errors | Ensure TT-Metal environment is properly configured |
| Runtime failures | Check DPRINT output for kernel execution details |
| Incorrect results | Verify test vector generation matches expected outputs |
| Memory issues | Ensure 16-byte alignment for all structures |

## ğŸ¯ Key Achievements

1. **âœ… Hardware-Accelerated RTL Simulation**
   - Successfully runs shift register logic on AI accelerator
   - Demonstrates path to large-scale HDL verification

2. **âœ… Bidirectional Communication**
   - Efficient data transfer between host and device
   - Structured data with automatic verification

3. **âœ… Comprehensive Testing**
   - 100% test coverage with 64 diverse test vectors
   - Automatic pass/fail determination

4. **âœ… Performance Tracking**
   - Cycle-accurate simulation metrics
   - Foundation for optimization analysis

## ğŸš€ Future Enhancements

### Immediate Next Steps
- [ ] Multi-core parallel simulation
- [ ] Larger test vector sets (1000+ tests)
- [ ] More complex RTL designs (counters, FSMs)
- [ ] Waveform generation support

### Advanced Features
- [ ] Integration with Verilator
- [ ] Support for SystemVerilog assertions
- [ ] Coverage metrics collection
- [ ] Formal verification integration
- [ ] Multi-device simulation

### Performance Optimizations
- [ ] Batch processing optimization
- [ ] Pipeline overlapping of communication/computation
- [ ] Dynamic load balancing across cores
- [ ] Compression for test vectors

## ğŸ“š Related Examples

- **Original Shift Register**: CPU-based Verilator simulation
- **Arbitrary Data Structure**: Foundation for host-device communication
- **Rewritten Minimal**: Standalone device kernel implementation

## ğŸ“„ License

This example is part of the TT-Metal project and follows the same licensing terms.

## ğŸ¤ Contributing

Contributions welcome! Areas of interest:
- Additional test patterns
- Performance optimizations
- Support for more complex RTL designs
- Integration with existing verification frameworks

---

**Status**: âœ… **WORKING** - All 64 tests passing with 100% accuracy on TT-Metal hardware
