In this repo I have posted the solution for the HDL bits Question for Verilog.
