#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 12 11:13:32 2020
# Process ID: 16200
# Current directory: C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.runs/synth_1
# Command line: vivado.exe -log Morse_decoder_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Morse_decoder_TOP.tcl
# Log file: C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.runs/synth_1/Morse_decoder_TOP.vds
# Journal file: C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Morse_decoder_TOP.tcl -notrace
Command: synth_design -top Morse_decoder_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 834.570 ; gain = 233.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Morse_decoder_TOP' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/Morse_decoder_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'heartbeat' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/Activity1/heartbeat.v:5]
	Parameter TOPCOUNT bound to: 30000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat' (1#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/Activity1/heartbeat.v:5]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'spot' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/Activity 3/spot.v:1]
INFO: [Synth 8-6155] done synthesizing module 'spot' (3#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/Activity 3/spot.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevenSegDisp' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:23]
	Parameter WORD bound to: 4'b0000 
	Parameter LETTER1 bound to: 4'b0001 
	Parameter LETTER2 bound to: 4'b0010 
	Parameter LETTER3 bound to: 4'b0011 
	Parameter LETTER4 bound to: 4'b0100 
	Parameter MORSE1 bound to: 4'b0101 
	Parameter MORSE2 bound to: 4'b0110 
	Parameter MORSE3 bound to: 4'b0111 
	Parameter MORSE4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'heartbeat__parameterized0' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/Activity1/heartbeat.v:5]
	Parameter TOPCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat__parameterized0' (3#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/Activity1/heartbeat.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:79]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:159]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:187]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:219]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:247]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:279]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:307]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:339]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:367]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:399]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:427]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:459]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:487]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:519]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:547]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:579]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:607]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:639]
INFO: [Synth 8-226] default block is never used [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:667]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:155]
INFO: [Synth 8-6157] synthesizing module 'sevenSegmentDecoder' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/new/sevenSegmentDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenSegmentDecoder' (4#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/new/sevenSegmentDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenSegDisp' (5#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:23]
INFO: [Synth 8-6157] synthesizing module 'keyProcessor' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/keyProcessor.v:23]
	Parameter DIT bound to: 2'b01 
	Parameter DAH bound to: 2'b10 
	Parameter IDLE bound to: 2'b00 
	Parameter MEASURE bound to: 2'b01 
	Parameter LETTER bound to: 2'b10 
	Parameter READY bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'heartbeat__parameterized1' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/Activity1/heartbeat.v:5]
	Parameter TOPCOUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat__parameterized1' (5#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/Activity1/heartbeat.v:5]
INFO: [Synth 8-6157] synthesizing module 'waitCounter' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/waitCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'waitCounter' (6#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/waitCounter.v:23]
INFO: [Synth 8-4471] merging register 'fsm_counter_en_reg' into 'restart3_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/keyProcessor.v:170]
INFO: [Synth 8-4471] merging register 'ready_reg' into 'enableCodeWord_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/keyProcessor.v:174]
WARNING: [Synth 8-6014] Unused sequential element fsm_counter_en_reg was removed.  [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/keyProcessor.v:170]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/keyProcessor.v:174]
INFO: [Synth 8-6155] done synthesizing module 'keyProcessor' (7#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/keyProcessor.v:23]
INFO: [Synth 8-6157] synthesizing module 'code_comparator' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:23]
	Parameter WAIT bound to: 2'b00 
	Parameter CHECK bound to: 2'b10 
	Parameter DONE bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/imports/new/counter.v:23]
WARNING: [Synth 8-7023] instance 'waitTime' of module 'waitCounter' has 11 connections declared, but only 9 given [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:122]
INFO: [Synth 8-6155] done synthesizing module 'code_comparator' (9#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Morse_decoder_rom' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/Morse_decoder_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Morse_decoder_rom' (10#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/Morse_decoder_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_letter' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/FSM_letter.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter CODE_CHECK bound to: 2'b01 
	Parameter DISP bound to: 2'b10 
	Parameter CLOSE bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/FSM_letter.v:43]
INFO: [Synth 8-6155] done synthesizing module 'FSM_letter' (11#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/FSM_letter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Morse_decoder_TOP' (12#1) [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/Morse_decoder_TOP.v:23]
WARNING: [Synth 8-3331] design FSM_letter has unconnected port clk
WARNING: [Synth 8-3331] design FSM_letter has unconnected port done
WARNING: [Synth 8-3331] design sevenSegDisp has unconnected port addr[4]
WARNING: [Synth 8-3331] design sevenSegDisp has unconnected port addr[3]
WARNING: [Synth 8-3331] design sevenSegDisp has unconnected port addr[2]
WARNING: [Synth 8-3331] design sevenSegDisp has unconnected port addr[1]
WARNING: [Synth 8-3331] design sevenSegDisp has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 907.512 ; gain = 306.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 907.512 ; gain = 306.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 907.512 ; gain = 306.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 907.512 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Morse_decoder_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Morse_decoder_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1008.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1008.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1008.199 ; gain = 407.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1008.199 ; gain = 407.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1008.199 ; gain = 407.516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sevenSegDisp'
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keyProcessor'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'code_comparator'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:81]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WORD |                             0000 |                             0000
                  MORSE1 |                             0001 |                             0101
                  MORSE4 |                             0010 |                             1000
                  MORSE3 |                             0011 |                             0111
                  MORSE2 |                             0100 |                             0110
                 LETTER2 |                             0101 |                             0010
                 LETTER1 |                             0110 |                             0001
                 LETTER4 |                             0111 |                             0100
                 LETTER3 |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sevenSegDisp'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/sevenSegDisp.v:81]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 MEASURE |                             0010 |                               01
                  LETTER |                             0100 |                               10
                   READY |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'keyProcessor'
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:128]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:104]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              001 |                               00
                   CHECK |                              010 |                               10
                    DONE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'code_comparator'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'enableWord_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'found_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'enable3_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'restart3_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'next_reg' [C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.srcs/sources_1/new/code_comparator.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.199 ; gain = 407.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 5     
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  44 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module spot 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sevenSegDisp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 5     
	   9 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  44 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
Module waitCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module keyProcessor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module code_comparator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1008.199 ; gain = 407.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+-------------------------------------------+---------------+----------------+
|Module Name         | RTL Object                                | Depth x Width | Implemented As | 
+--------------------+-------------------------------------------+---------------+----------------+
|sevenSegmentDecoder | ssd                                       | 32x8          | LUT            | 
|Morse_decoder_rom   | data                                      | 32x8          | LUT            | 
|Morse_decoder_TOP   | sevensegmentdisp/inst_sevenSegmentDec/ssd | 32x8          | LUT            | 
|Morse_decoder_TOP   | memory/data                               | 32x8          | LUT            | 
+--------------------+-------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1008.199 ; gain = 407.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    38|
|3     |LUT1   |    11|
|4     |LUT2   |    35|
|5     |LUT3   |    27|
|6     |LUT4   |    49|
|7     |LUT5   |    60|
|8     |LUT6   |    64|
|9     |FDRE   |   288|
|10    |FDSE   |     9|
|11    |LD     |    17|
|12    |IBUF   |     9|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------------------------+------+
|      |Instance           |Module                      |Cells |
+------+-------------------+----------------------------+------+
|1     |top                |                            |   628|
|2     |  codecompare      |code_comparator             |   124|
|3     |    inst_count     |counter                     |    10|
|4     |    waitTime       |waitCounter_6               |    53|
|5     |      hb           |heartbeat__parameterized1_7 |    44|
|6     |  east_db          |debouncer                   |    32|
|7     |    debouncebeat   |heartbeat_5                 |    25|
|8     |  east_spot        |spot                        |     1|
|9     |  enter_db         |debouncer_0                 |    32|
|10    |    debouncebeat   |heartbeat_4                 |    25|
|11    |  keyproc          |keyProcessor                |   255|
|12    |    hb1            |heartbeat__parameterized1   |    46|
|13    |    spaceTime      |waitCounter                 |    73|
|14    |      hb           |heartbeat__parameterized1_3 |    47|
|15    |  sevensegmentdisp |sevenSegDisp                |   119|
|16    |    inst_beat      |heartbeat__parameterized0   |    28|
|17    |  west_db          |debouncer_1                 |    34|
|18    |    debouncebeat   |heartbeat                   |    25|
|19    |  west_spot        |spot_2                      |     1|
+------+-------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1031.180 ; gain = 430.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1031.180 ; gain = 329.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1031.180 ; gain = 430.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1039.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1039.266 ; gain = 731.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.266 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gia Duy/Documents/Basys3_project/Assignment_level_2/Assignment_level_2/Assignment_level_2.runs/synth_1/Morse_decoder_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Morse_decoder_TOP_utilization_synth.rpt -pb Morse_decoder_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 12 11:14:08 2020...
