#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 25 17:33:05 2024
# Process ID: 17928
# Current directory: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2692 C:\Users\cbowlieu\APP4\Code_S_trous\SuperMegaFinal_update\S4e_Depart\S4e_Depart.xpr
# Log file: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/vivado.log
# Journal file: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/cbowlieu/Desktop/mux2.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper_routed.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper_routed.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper_routed.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper_routed.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/cbowlieu/APP4/Alexi/OneDrive/S4/APP4/S4e_Depart_etud/main_design_wrapper.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ipdefs/myip_S4e_4reg_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.750 ; gain = 0.000
update_compile_order -fileset sources_1
update_files -from_files C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/new/mux2.vhd -to_files C:/Users/cbowlieu/Desktop/mux2.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/cbowlieu/Desktop/mux2.vhd' with file 'C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/new/mux2.vhd'.
update_module_reference {main_design_mux2_0_0 main_design_mux2_0_1 main_design_mux2_0_2}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ipdefs/myip_S4e_4reg_1.0'.
Reading block design file <C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1cycle_A
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - Somme
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - substract
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_3cycle
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2cycle
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_4CYCLES_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- S4e:user:myip_S4e_4reg:1.0 - myip_S4e_4reg_0
Adding component instance block -- S4e:user:myip_S4e_4reg:1.0 - myip_S4e_4reg_1
Adding component instance block -- S4e:user:myip_S4e_4reg:1.0 - myip_S4e_4reg_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1cycle_A
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - Somme
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - substract
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_3cycle
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2cycle
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_4CYCLES_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1cycle_A
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - Somme
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - substract
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_3cycle
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2cycle
Adding component instance block -- xilinx.com:ip:c_addsub:12.0 - c_addsub_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_4CYCLES_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M_1
Successfully read diagram <main_design> from block design file <C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd>
Upgrading 'C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd'
INFO: [IP_Flow 19-1972] Upgraded main_design_mux2_0_0 from mux2_v1_0 1.0 to mux2_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded main_design_mux2_0_1 from mux2_v1_0 1.0 to mux2_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded main_design_mux2_0_2 from mux2_v1_0 1.0 to mux2_v1_0 1.0
Wrote  : <C:\Users\cbowlieu\APP4\Code_S_trous\SuperMegaFinal_update\S4e_Depart\S4e_Depart.srcs\sources_1\bd\main_design\main_design.bd> 
Wrote  : <C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.602 ; gain = 178.406
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.602 ; gain = 178.406
update_compile_order -fileset sources_1
open_bd_design {C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd}
startgroup
set_property location {6 3318 1715} [get_bd_cells axi_gpio_0]
set_property location {6 3318 1413} [get_bd_cells axi_quad_spi_0]
set_property location {6 3318 1569} [get_bd_cells axi_uartlite_0]
endgroup
startgroup
set_property location {6 3171 -758} [get_bd_cells processing_system7_0]
set_property location {6 3171 -566} [get_bd_cells Calcul_Moyenne]
endgroup
startgroup
set_property location {6 3275 261} [get_bd_cells processing_system7_0]
set_property location {6 3275 451} [get_bd_cells Calcul_Moyenne]
endgroup
startgroup
set_property location {6 3230 1291} [get_bd_cells axi_gpio_0]
set_property location {6 3230 1171} [get_bd_cells axi_uartlite_0]
set_property location {6 3230 1041} [get_bd_cells axi_quad_spi_0]
endgroup
generate_target all [get_files  C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd]
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/Somme A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/Somme A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/Somme B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/Somme B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/Somme A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/Somme A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/Somme B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/Somme B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/substract A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/substract A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_2/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_2/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP_2/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/substract B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/substract B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/substract A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/substract A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_2/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_2/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP_2/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/substract B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/substract B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-308] /Calcul_Moyenne/DSP_2/substract B-DATA: Validating field: data(32:0): int32 against /Calcul_Moyenne/DSP_2/c_shift_ram_0 Q-DATA: data(32:0): bit32.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_2/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_2/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP_2/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/Delai_3cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/Delai_3cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/Delai_2cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/Delai_2cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/Delai_1cycle_A Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/Delai_1cycle_A Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/Delai_4CYCLES_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/Delai_4CYCLES_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/Delai_2cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/Delai_2cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/substract A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/substract A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/substract B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/substract B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/substract A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/substract A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/substract B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/substract B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-308] /Calcul_Moyenne/DSP/substract B-DATA: Validating field: data(32:0): int32 against /Calcul_Moyenne/DSP/c_shift_ram_0 Q-DATA: data(32:0): bit32.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/Delai_3cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/Delai_3cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-308] /Calcul_Moyenne/DSP/c_addsub_0 A-DATA: Validating field: data(32:0): int32 against /Calcul_Moyenne/DSP/xlslice_0 Dout-DATA: data(32:0): bit32.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/Delai_2cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/Delai_2cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/Delai_4CYCLES_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/Delai_4CYCLES_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_1/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_1/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP_1/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_1/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_1/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP_1/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-308] /Calcul_Moyenne/DSP_1/c_addsub_0 A-DATA: Validating field: data(32:0): int32 against /Calcul_Moyenne/DSP_1/xlslice_0 Dout-DATA: data(32:0): bit32.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_1/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_1/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP_1/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/Delai_1cycle_A Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP/Delai_1cycle_A Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/Somme A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/Somme A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/Somme B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/Somme B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/Somme A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/Somme A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/Somme B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP/Somme B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/Delai_4CYCLES_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_2/Delai_4CYCLES_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_2/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_2/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP_2/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_2/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_2/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP_2/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/c_addsub_0 A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/c_addsub_0 A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/c_addsub_0 B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_2/c_addsub_0 B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-308] /Calcul_Moyenne/DSP_2/c_addsub_0 A-DATA: Validating field: data(32:0): int32 against /Calcul_Moyenne/DSP_2/xlslice_0 Dout-DATA: data(32:0): bit32.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_2/c_addsub_0 A-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_2/xlslice_0 Dout-DATA: data = null. /Calcul_Moyenne/DSP_2/xlslice_0 Dout-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
			##################################################################################################
			INFO: AXI Quad SPI core's AXI4 Memory Mapped Clock and EXT SPI CLK are asynchronous to each other.
			##################################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/Somme A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/Somme A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/Somme B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/Somme B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/Somme A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/Somme A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/Somme B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/Somme B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/Delai_1cycle_A Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/Delai_1cycle_A Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/substract A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/substract A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_1/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_1/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP_1/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/substract B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/substract B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/substract A_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/substract A_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_1/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_1/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP_1/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/substract B_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-913] /Calcul_Moyenne/DSP_1/substract B_Type has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_addsub:12.0-308] /Calcul_Moyenne/DSP_1/substract B-DATA: Validating field: data(32:0): int32 against /Calcul_Moyenne/DSP_1/c_shift_ram_0 Q-DATA: data(32:0): bit32.
WARNING: [xilinx.com:ip:c_addsub:12.0-313] /Calcul_Moyenne/DSP_1/substract B-DATA: Field type resolution: data = integer. /Calcul_Moyenne/DSP_1/c_shift_ram_0 Q-DATA: data = null. /Calcul_Moyenne/DSP_1/c_shift_ram_0 Q-DATA data field will be interpreted as integer
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/Delai_3cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /Calcul_Moyenne/DSP_1/Delai_3cycle Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\cbowlieu\APP4\Code_S_trous\SuperMegaFinal_update\S4e_Depart\S4e_Depart.srcs\sources_1\bd\main_design\main_design.bd> 
Wrote  : <C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
Wrote  : <C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/ui/bd_bfc1e4c.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Calcul_Moyenne/DSP_1/c_addsub_0/A'(32) to pin '/Calcul_Moyenne/DSP_1/xlslice_0/Dout'(29) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Calcul_Moyenne/DSP_2/c_addsub_0/A'(32) to pin '/Calcul_Moyenne/DSP_2/xlslice_0/Dout'(29) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Calcul_Moyenne/DSP/c_addsub_0/A'(32) to pin '/Calcul_Moyenne/DSP/xlslice_0/Dout'(29) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/synth/main_design.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Calcul_Moyenne/DSP_1/c_addsub_0/A'(32) to pin '/Calcul_Moyenne/DSP_1/xlslice_0/Dout'(29) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Calcul_Moyenne/DSP_2/c_addsub_0/A'(32) to pin '/Calcul_Moyenne/DSP_2/xlslice_0/Dout'(29) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Calcul_Moyenne/DSP/c_addsub_0/A'(32) to pin '/Calcul_Moyenne/DSP/xlslice_0/Dout'(29) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/sim/main_design.vhd
VHDL Output written to : c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd
Wrote  : <C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/ui/bd_9e3c1764.ui> 
Wrote  : <C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/ui/bd_bfc1e4c.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/DSP_1/mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/DSP_2/mux2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Calcul_Moyenne/DSP/mux2_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_auto_pc_0/main_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
Exporting to file c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/hw_handoff/main_design.hwh
Generated Block Design Tcl file c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/hw_handoff/main_design_bd.tcl
Generated Hardware Definition File c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.gen/sources_1/bd/main_design/synth/main_design.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1567.582 ; gain = 206.016
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP main_design_auto_pc_0, cache-ID = ab4fdbee05750262; cache size = 27.562 MB.
export_ip_user_files -of_objects [get_files C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_mux2_0_0_synth_1 main_design_mux2_0_1_synth_1 main_design_mux2_0_2_synth_1 -jobs 16
[Sun Feb 25 17:51:16 2024] Launched main_design_mux2_0_0_synth_1, main_design_mux2_0_1_synth_1, main_design_mux2_0_2_synth_1...
Run output will be captured here:
main_design_mux2_0_0_synth_1: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/main_design_mux2_0_0_synth_1/runme.log
main_design_mux2_0_1_synth_1: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/main_design_mux2_0_1_synth_1/runme.log
main_design_mux2_0_2_synth_1: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/main_design_mux2_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd] -directory C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ip_user_files -ipstatic_source_dir C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.cache/compile_simlib/modelsim} {questa=C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.cache/compile_simlib/questa} {riviera=C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.cache/compile_simlib/riviera} {activehdl=C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-973] Auto Incremental Compile:: New reference dcp wns and whs are greater than threshold, current reference dcp will be replaced
INFO: [Project 1-1161] Replacing file C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp with file C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/main_design_wrapper_routed.dcp
INFO: [Project 1-1161] Replacing file C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper.dcp with file C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/synth_1/main_design_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 25 17:52:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/synth_1/runme.log
[Sun Feb 25 17:52:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.runs/impl_1/runme.log
open_hw_manager
write_hw_platform -fixed -include_bit -force -file C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/main_design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/main_design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/main_design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.789 ; gain = 165.066
open_bd_design {C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.srcs/sources_1/bd/main_design/main_design.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name myip_S4e_4reg_v1_0_project -directory C:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.tmp/myip_S4e_4reg_v1_0_project c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ipdefs/myip_S4e_4reg_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/cbowlieu/app4/code_s_trous/supermegafinal_update/s4e_depart/s4e_depart.tmp/myip_s4e_4reg_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cbowlieu/APP4/Code_S_trous/SuperMegaFinal_update/S4e_Depart/S4e_Depart.ipdefs/myip_S4e_4reg_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 22:37:49 2024...
