; Generated by holtek-gcc v3.18, Fri Nov 09 18:00:18 2018
; 
; Configuration:
;       with long instruction
;       Multi-ROM, Multi-RAM
;       bits_per_rom_unit:16
;       with mp1
;       with tbhp, address(0x9)
;          Use tabrd-const
;       
; SFR address of long-instruction arch:
;    mp0 = -1,1,0
;    mp1 = 4,3,2
;    mp2 = 14,13,12
;    tbp = 9,7,8
;    acc = 5
;    pcl = 6
;    status = 10
;    bp = 11
;    intc = 48
;       
;       
; use 'tabrdc' instead of 'tabrd'
;       

#pragma translator "holtek-gcc 4.6.4" "3.18" "build 20130711"
; Rebuild 521

ir equ [2]
mp equ [3]
sbp equ [4]
acc equ [5]
bp equ [11]
tblp equ [7]
tbhp equ [9]
status equ [10]
c equ [10].0
ac equ [10].1
z equ [10].2
ov equ [10].3
cz equ [10].6
sc equ [10].7
intc equ [48]

extern ra:byte
extern rb:byte
extern rc:byte
extern rd:byte
extern re:byte
extern rf:byte
extern rg:byte
extern rh:byte
extern _Crom2Prom:near
extern _Crom2PromNext:near

RAMBANK 0 @BITDATASEC, @BITDATASEC1
@HCCINIT	.section 'data'
@HCCINIT0	.section 'data'
@BITDATASEC	 .section 'data'
@BITDATASEC1	 .section 'data'

#pragma debug scope 1 1
	extern __DELAY3:near
	extern __DELAYX3:near
	extern __DELAYX6:near
	extern __DELAYY5:near
	extern __DELAYY3:near
	extern _builtin_holtek_delay_2:byte
public _Tran
#pragma debug scope 2 1
#line 13 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
_Tran .section 'code'
_Tran proc
public _Tran_2
    local _Tran_2 db 6 dup(?)	; 6,0
#pragma debug variable 12 2 _Tran_2+0 "a"
#pragma debug variable 12 2 _Tran_2+2 "b"
#pragma debug variable 12 2 _Tran_2+4 "c"
#line 14 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
	mov a,_Tran_2[2]
	add a,_Tran_2[4]
	mov ra,a
	mov a,_Tran_2[0]
	addm a,ra
	mov a,ra
	mov _sum[0],a
#line 15 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
	cpla ra
	mov ra,a
#line 16 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
	inca ra
	mov _crc[0],a
#line 17 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
	mov a,ra
	ret
_Tran endp
#line 17 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
#pragma debug scope 1 1
public _main
#pragma debug scope 3 1
#line 10 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
IFDEF WITH_DEFAULT_STARTUP
extern _main_initial0:near
extern _main_startup:near
ENDIF

ROMBANK 0 @start
@start .section com_l 'code'
_main_startup1:
@start .section com_e 'code'
	mov a,bank _main
	mov bp,a
	jmp _main

_main .section 'code'
_main proc
#line 11 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
	mov a,_c[0]
	mov _Tran_2[4],a
	clr _Tran_2[5]
	mov a,_b[0]
	mov _Tran_2[2],a
	clr _Tran_2[3]
	mov a,_a[0]
	mov _Tran_2[0],a
	clr _Tran_2[1]
	fcall _Tran
	jmp $
_main endp

@dummy proc
	call _main
@dummy endp

#line 11 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
#pragma debug scope 1 1
#line 7 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
public _sum
@HCCINIT0_sum .section 'data'
_sum	db 0
#pragma debug variable 8 1 _sum "sum"

@HCCINIT .section 'data'
public _c
@HCCINIT	.section 'data'
#line 6 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
@HCCINIT_c .section 'data'
_c label byte
#pragma debug variable 8 1 _c "c"
	db 100
@ROMDATA_BASE .section inpage 'code'
	db 100
@HCCINIT_c .section 'data'
public _b
#line 5 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
@HCCINIT_b .section 'data'
_b label byte
#pragma debug variable 8 1 _b "b"
	db 20
@ROMDATA_BASE .section inpage 'code'
	db 20
@HCCINIT_b .section 'data'
public _a
#line 4 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
@HCCINIT_a .section 'data'
_a label byte
#pragma debug variable 8 1 _a "a"
	db 85
@ROMDATA_BASE .section inpage 'code'
	db 85
@HCCINIT_a .section 'data'
#line 3 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
public _crc
@HCCINIT0_crc .section 'data'
_crc	db 0
#pragma debug variable 8 1 _crc "crc"

@HCCINIT .section 'data'
#line 10 "C:\Users\IIIT\Documents\HTK_Project\CRCtest\CRCtest.c"
@code .section at 0 'code'
	clr bp
	jmp _main_startup1


; 
; Generated by holtek-gcc v3.18, Fri Nov 09 18:00:18 2018
; Rebuild 521
; end of file
