
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.038061                       # Number of seconds simulated
sim_ticks                                1038060807500                       # Number of ticks simulated
final_tick                               1038060807500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 912634                       # Simulator instruction rate (inst/s)
host_op_rate                                  1333268                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1894739254                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828292                       # Number of bytes of host memory used
host_seconds                                   547.86                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     730450481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           71680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        55335680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55407360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     34534400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34534400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           432310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              432870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        269800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              69052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           53306781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53375833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         69052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            69052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        33268186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33268186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        33268186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             69052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          53306781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             86644019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      432870                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269800                       # Number of write requests accepted
system.mem_ctrls.readBursts                    865740                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   539600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               55345920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34533312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                55407360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34534400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    960                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       154255                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             55910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             54466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             53536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             53492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             52775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            54141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            55045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            55128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34890                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1038028136500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                865740                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               539600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  430269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  430344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       432949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.597736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.701897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   209.608989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20599      4.76%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       310880     71.81%     76.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52879     12.21%     88.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15359      3.55%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5912      1.37%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3012      0.70%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2606      0.60%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2614      0.60%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19088      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       432949                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.367607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    220.279388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30374     99.68%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           85      0.28%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30470                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.708664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.666302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.234372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7800     25.60%     25.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              473      1.55%     27.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18745     61.52%     88.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              453      1.49%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2638      8.66%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               74      0.24%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              245      0.80%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30470                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  16301539750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             32516164750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4323900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18850.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37600.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        53.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   613129                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  358285                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.40                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1477262.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1606998960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                876834750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3344265600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1707791040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          67800710640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         170659989585                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         473131440750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           719128031325                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            692.764658                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 786084466250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   34662940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  217307917500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1666095480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                909079875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3401018400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1788706800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          67800710640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         172172155410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         471804979500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           719542746105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            693.164169                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 783863007250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   34662940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  219529376500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                37843290                       # Number of BP lookups
system.cpu.branchPred.condPredicted          37843290                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2243222                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             33071034                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                33057643                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959508                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  726482                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2631                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2076121615                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     730450481                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688887                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    761                       # Number of float alu accesses
system.cpu.num_func_calls                     1453959                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770494                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688887                       # number of integer instructions
system.cpu.num_fp_insts                           761                       # number of float instructions
system.cpu.num_int_register_reads          1698743312                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892930                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1183                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 497                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840590                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245123                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985437                       # number of memory refs
system.cpu.num_load_insts                   225946734                       # Number of load instructions
system.cpu.num_store_insts                   70038703                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2076121615                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843290                       # Number of branches fetched
system.cpu.predictedBranches                 33784125                       # Number of branches predicted as taken
system.cpu.BranchMispred                      2243222                       # Number of branch mispredictions
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349056     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     468      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946734     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038703      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450481                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1751137                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.155078                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294228266                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1752161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.923077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3705681500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.155078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2369635673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2369635673                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224710427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224710427                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69514660                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69514660                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         3179                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3179                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     294225087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        294225087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    294228266                       # number of overall hits
system.cpu.dcache.overall_hits::total       294228266                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1219925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1219925                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       524043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       524043                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        13205                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        13205                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1743968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1743968                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1757173                       # number of overall misses
system.cpu.dcache.overall_misses::total       1757173                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  31751084000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31751084000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  24602390000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24602390000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  56353474000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56353474000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  56353474000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56353474000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985439                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005400                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007482                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.805969                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.805969                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005937                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26027.078714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26027.078714                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46947.273411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46947.273411                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32313.364695                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32313.364695                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32070.532611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32070.532611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41365                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               506                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.749012                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       810660                       # number of writebacks
system.cpu.dcache.writebacks::total            810660                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1219925                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1219925                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       524043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       524043                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         8193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1743968                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1743968                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1752161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1752161                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  30531159000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30531159000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  24078347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24078347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    801243000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    801243000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  54609506000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54609506000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  55410749000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55410749000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005400                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007482                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007482                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.500061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005892                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005892                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005920                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25027.078714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25027.078714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45947.273411                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45947.273411                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 97796.045405                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97796.045405                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31313.364695                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31313.364695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31624.233732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31624.233732                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           401.690155                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687397299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               561                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1225307.128342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   401.690155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.392276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.392276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          561                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          545                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.547852                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5499183441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5499183441                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687397299                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687397299                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687397299                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687397299                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687397299                       # number of overall hits
system.cpu.icache.overall_hits::total       687397299                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           561                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          561                       # number of overall misses
system.cpu.icache.overall_misses::total           561                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     48328500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48328500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     48328500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48328500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     48328500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48328500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86147.058824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86147.058824                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86147.058824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86147.058824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86147.058824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86147.058824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          561                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47767500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47767500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47767500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47767500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85147.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85147.058824                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85147.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85147.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85147.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85147.058824                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    424571                       # number of replacements
system.l2.tags.tagsinuse                  8180.703188                       # Cycle average of tags in use
system.l2.tags.total_refs                     2546711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    432732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.885192                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 933362000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3168.104199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         23.776877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4988.822113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.386731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.608987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998621                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8136                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996216                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               28704561511                       # Number of tag accesses
system.l2.tags.data_accesses              28704561511                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       810660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           810660                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::cpu.data             303406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                303406                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1016445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1016445                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1319851                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1319852                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1319851                       # number of overall hits
system.l2.overall_hits::total                 1319852                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           220637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              220637                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              560                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       211673                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          211673                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 560                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              432310                       # number of demand (read+write) misses
system.l2.demand_misses::total                 432870                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                560                       # number of overall misses
system.l2.overall_misses::cpu.data             432310                       # number of overall misses
system.l2.overall_misses::total                432870                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20106516500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20106516500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     46912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46912500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  18817488000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18817488000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   38924004500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      38970917000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46912500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  38924004500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     38970917000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       810660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       810660                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         524043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            524043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            561                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1228118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1228118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               561                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1752161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1752722                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              561                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1752161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1752722                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.421028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.421028                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998217                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.172356                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.172356                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998217                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.246730                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246970                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998217                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.246730                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246970                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91129.395795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91129.395795                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83772.321429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83772.321429                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88898.858144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88898.858144                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83772.321429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90037.252203                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90029.147319                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83772.321429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90037.252203                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90029.147319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               269800                       # number of writebacks
system.l2.writebacks::total                    269800                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           38                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            38                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       220637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         220637                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          560                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       211673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       211673                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         432310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            432870                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        432310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           432870                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  17900146500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17900146500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     41312500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41312500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  16700758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16700758000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     41312500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  34600904500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34642217000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     41312500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  34600904500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34642217000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.421028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.421028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.172356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.172356                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.246730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246970                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.246730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246970                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81129.395795                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81129.395795                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73772.321429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73772.321429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78898.858144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78898.858144                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73772.321429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80037.252203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80029.147319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73772.321429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80037.252203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80029.147319                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             212233                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       269800                       # Transaction distribution
system.membus.trans_dist::CleanEvict           154255                       # Transaction distribution
system.membus.trans_dist::ReadExReq            220637                       # Transaction distribution
system.membus.trans_dist::ReadExResp           220637                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        212233                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1289795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1289795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1289795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     89941760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     89941760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89941760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            856925                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  856925    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              856925                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3018902000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4083441750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3503859                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1751137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            554                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1228679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1080460                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1095247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           524043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          524043                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           561                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1228118                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5255458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5256580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    328041088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              328112896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          424571                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2177293                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2176738     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    554      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2177293                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3373249500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1402500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4380402500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
