# Tiny Tapeout project information
project:
  title:        "Risco 5 Multicicle RISC-V Core"      # Project title
  author:       "Julio Nunes Avelar"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     25000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "4x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_JN513_Risco_5"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:  
    - "gpio.v"
    - "gpios.v"      
    - "memory.v"
    - "core/alu_control.v"
    - "core/alu.v"
    - "core/control_unit.v"
    - "core/csr_unit.v"
    - "core/mux.v"
    - "core/pc.v"
    - "core/registers.v"
    - "core/immediate_generator.v"
    - "core/core.v"
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "miso"
  ui[1]: "rx"
  ui[2]: "btn1"
  ui[3]: "btn2"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "sclk"
  uo[1]: "mosi"
  uo[2]: "cs"
  uo[3]: "tx"
  uo[4]: "cs1"
  uo[5]: "led1"
  uo[6]: "led2"
  uo[7]: "led3"

  # Bidirectional pins
  uio[0]: "gpio[0]"
  uio[1]: "gpio[1]"
  uio[2]: "gpio[2]"
  uio[3]: "gpio[3]"
  uio[4]: "gpio[4]"
  uio[5]: "gpio[5]"
  uio[6]: "gpio[6]"
  uio[7]: "gpio[7]"

# Do not change!
yaml_version: 6
