/*----------------------------------------------------------------------------*
 * Copyright Statement:                                                       *
 *                                                                            *
 *   This software/firmware and related documentation ("MediaTek Software")   *
 * are protected under international and related jurisdictions'copyright laws *
 * as unpublished works. The information contained herein is confidential and *
 * proprietary to MediaTek Inc. Without the prior written permission of       *
 * MediaTek Inc., any reproduction, modification, use or disclosure of        *
 * MediaTek Software, and information contained herein, in whole or in part,  *
 * shall be strictly prohibited.                                              *
 * MediaTek Inc. Copyright (C) 2010. All rights reserved.                     *
 *                                                                            *
 *   BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND     *
 * AGREES TO THE FOLLOWING:                                                   *
 *                                                                            *
 *   1)Any and all intellectual property rights (including without            *
 * limitation, patent, copyright, and trade secrets) in and to this           *
 * Software/firmware and related documentation ("MediaTek Software") shall    *
 * remain the exclusive property of MediaTek Inc. Any and all intellectual    *
 * property rights (including without limitation, patent, copyright, and      *
 * trade secrets) in and to any modifications and derivatives to MediaTek     *
 * Software, whoever made, shall also remain the exclusive property of        *
 * MediaTek Inc.  Nothing herein shall be construed as any transfer of any    *
 * title to any intellectual property right in MediaTek Software to Receiver. *
 *                                                                            *
 *   2)This MediaTek Software Receiver received from MediaTek Inc. and/or its *
 * representatives is provided to Receiver on an "AS IS" basis only.          *
 * MediaTek Inc. expressly disclaims all warranties, expressed or implied,    *
 * including but not limited to any implied warranties of merchantability,    *
 * non-infringement and fitness for a particular purpose and any warranties   *
 * arising out of course of performance, course of dealing or usage of trade. *
 * MediaTek Inc. does not provide any warranty whatsoever with respect to the *
 * software of any third party which may be used by, incorporated in, or      *
 * supplied with the MediaTek Software, and Receiver agrees to look only to   *
 * such third parties for any warranty claim relating thereto.  Receiver      *
 * expressly acknowledges that it is Receiver's sole responsibility to obtain *
 * from any third party all proper licenses contained in or delivered with    *
 * MediaTek Software.  MediaTek is not responsible for any MediaTek Software  *
 * releases made to Receiver's specifications or to conform to a particular   *
 * standard or open forum.                                                    *
 *                                                                            *
 *   3)Receiver further acknowledge that Receiver may, either presently       *
 * and/or in the future, instruct MediaTek Inc. to assist it in the           *
 * development and the implementation, in accordance with Receiver's designs, *
 * of certain softwares relating to Receiver's product(s) (the "Services").   *
 * Except as may be otherwise agreed to in writing, no warranties of any      *
 * kind, whether express or implied, are given by MediaTek Inc. with respect  *
 * to the Services provided, and the Services are provided on an "AS IS"      *
 * basis. Receiver further acknowledges that the Services may contain errors  *
 * that testing is important and it is solely responsible for fully testing   *
 * the Services and/or derivatives thereof before they are used, sublicensed  *
 * or distributed. Should there be any third party action brought against     *
 * MediaTek Inc. arising out of or relating to the Services, Receiver agree   *
 * to fully indemnify and hold MediaTek Inc. harmless.  If the parties        *
 * mutually agree to enter into or continue a business relationship or other  *
 * arrangement, the terms and conditions set forth herein shall remain        *
 * effective and, unless explicitly stated otherwise, shall prevail in the    *
 * event of a conflict in the terms in any agreements entered into between    *
 * the parties.                                                               *
 *                                                                            *
 *   4)Receiver's sole and exclusive remedy and MediaTek Inc.'s entire and    *
 * cumulative liability with respect to MediaTek Software released hereunder  *
 * will be, at MediaTek Inc.'s sole discretion, to replace or revise the      *
 * MediaTek Software at issue.                                                *
 *                                                                            *
 *   5)The transaction contemplated hereunder shall be construed in           *
 * accordance with the laws of Singapore, excluding its conflict of laws      *
 * principles.  Any disputes, controversies or claims arising thereof and     *
 * related thereto shall be settled via arbitration in Singapore, under the   *
 * then current rules of the International Chamber of Commerce (ICC).  The    *
 * arbitration shall be conducted in English. The awards of the arbitration   *
 * shall be final and binding upon both parties and shall be entered and      *
 * enforceable in any court of competent jurisdiction.                        *
 *---------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------
 *
 * $Author: dtvbm11 $
 * $Date: 2015/01/09 $
 * $RCSfile: pi_demod_dvbt.c,v $
 * $Revision: #1 $
 *
 *---------------------------------------------------------------------------*/

/** @file pi_demod.c
 *  DvbT demod related API implementation
 */

//-----------------------------------------------------------------------------
// Include files
//-----------------------------------------------------------------------------
#include "pi_dvbt_if.h"
#include "pi_demod.h"
#include "com_defs.h" 
//#include "pi_tuner.h"  // marked by liuqu,20090624
#include "pd_common.h"
/* image file */
#if defined(CC_MT5135) || defined(CC_MT5135DVBT)
#include "code_img_MT5135T.h"
#include "code_img_MT5135T_LEG.h"
#elif defined(CC_MT5396) || defined(CC_MT5368) //EC_code_dB3330: For MT5396DVBTC demod
#include "code_img_MT5396T.h"
#include "code_img_MT5396T_LEG.h"
#elif defined(CC_MT5398)||defined(CC_MT5880)
#include "code_img_MT5398T.h"
#include "code_img_MT5398T_LEG.h"
#elif defined(CC_MT5881) 
#include "code_img_MT5881T.h"
#include "code_img_MT5881T_LEG.h"
#elif defined(CC_MT5399)
#include "code_img_MT5399T.h"
#include "code_img_MT5399T_LEG.h"
#elif defined(CC_MT5890)
#include "code_img_MT5890T.h"
#include "code_img_MT5890T_LEG.h"
#elif defined(CC_MT5882)
#include "code_img_MT5882T.h"
#include "code_img_MT5882T_LEG.h"


#else
#include "code_img_MT5360.h"
#endif
#include "PD_Def_dbg.h"  /*need include RISC IF macro, if re-ware RISC IF , remove this*/
#include"x_hal_5381.h"
#include "ctrl_bus.h"  //add by liuqu,20090429
#include "spi_if.h"
#include "tuner_interface_if.h"
#include "drvcust_if.h"
#ifdef CC_SUPPORT_STR
#include "tuner_if.h"
#endif
//#include "PI_Def_dbg.h"
//-----------------------------------------------------------------------------
// Compile option define
//-----------------------------------------------------------------------------

//-----------------------------------------------------------------------------
// Constant definitions
//-----------------------------------------------------------------------------
#define MT5391_DVBT_SW_VER      "1.000"

//#define fcADD_REG_RESET         1
//#define fcCHK_TUNER_PLL         0
#define fcUP_50M_CLK            1
//#define fcPLL_POLLING_TIME      10          //  in ms
#define fcMEASURE_DRIVER_TIME   0
#define fcLOAD_CODE_TIME        (1 && fcINTERNAL_TEST)

#define cMAX_TRY_CNT            2
//lei121119
#define cMAX_WAIT_LOOP          50
#define cWAIT_TIME_INTERVAL     2         // ms


#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT)
#if defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882) 
//#define cRISC_DVBT_BASE          (IO_VIRT + 0x2B000) //EC_code_dB3330: For MT5396DVBTC demod
#define cRISC_DVBT_BASE          (IO_VIRT + 0x2A000) //Lei_code_dB0409: For MT5396DVBTC demod
#if defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
#define cRISC_ACD_BASE           (IO_VIRT + 0x61000) //Lei_code_dB0409: For MT5396DVBTC demod
#elif defined(CC_MT5880)||defined(CC_MT5881)
#define cRISC_ACD_BASE			 (IO_VIRT + 0x60000) //Lei_code_dB120307 
#endif
#ifndef CKGEN_BASE
#define CKGEN_BASE               (IO_VIRT + 0x0d000) 
#endif
#else
#define cRISC_DVBT_BASE          (IO_VIRT + 0x2B000)
#endif
#define cRISC_AGC_BASE           (IO_VIRT + 0x0d000) //weile add for turn on/off IFAGC/RFAGC 2012.7.4
#endif

#if defined(CC_MT5881)
#ifndef REMY_PINMUX__BASE
#define REMY_PINMUX__BASE        (IO_VIRT + 0x28000) 
#endif
#endif

#define mcSET_SHOW_REG(pu4RegBase, u4RegOfst, u4RegValue)   \
{                                                           \
/*    mcRISC_Reg(pu4RegBase, u4RegOfst) = u4RegValue;   */  \
    IO_WRITE32(pu4RegBase, u4RegOfst, u4RegValue);          \
    mcSHOW_DBG_MSG(("w 0x%08"cFMT_XL" 0x%08"cFMT_XL"\n", ((UINT32) (pu4RegBase)) + u4RegOfst, (UINT32) (u4RegValue)));  \
}

//lei_code_dB110530 for 5396/68 RSSI
#if defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
#define fcRFAGC_RSSI_AD_NUM    6
#elif defined(CC_MT5880)||defined(CC_MT5881)
#define fcRFAGC_RSSI_AD_NUM    5
#else
#define fcRFAGC_RSSI_AD_NUM    3
#endif


EXTERN UINT32 PDWNC_ReadServoADCChannelValue(UINT32 u4Channel);

static U8 u1AfterAcq = 0;
static void  vSetIntfPara(DEMOD_CTX_T *psDemodCtx, UCHAR *para, UCHAR len);
static void  vSetChSearchMode(DEMOD_CTX_T *psDemodCtx);


//-----------------------------------------------------------------------------
// Configurations
//-----------------------------------------------------------------------------
#define fcMEAS_HOST_CMD_TIME    (0 && fcINTERNAL_TEST)
#define fcSKIP_LOAD_CODE        (0 && fcINTERNAL_TEST)
#define fcADD_HOSTCMD_CHKSUM    0


/***********************************************************************/
/*                  Private (static) Function Prototypes               */
/***********************************************************************/
UINT32 DVBT_LOG10(UINT32 u4InputVale)
{
    UINT32 u4TempValue = u4InputVale;
    UINT32 u4ReturnValue = 0;
    UINT8  u1Index = 0;

    while(u4TempValue>=10)
    {
        u4TempValue = u4TempValue/10;
        u1Index++;
    }
    switch(u4TempValue)
    {
        case 0:
        case 1:
            u4ReturnValue = u1Index*100;
            break;
        case 2: 
            u4ReturnValue = u1Index*100+30;
            break;
        case 3: 
            u4ReturnValue = u1Index*100+48;
            break;
        case 4: 
            u4ReturnValue = u1Index*100+60;
            break;
        case 5: 
            u4ReturnValue = u1Index*100+70;
            break;
        case 6: 
            u4ReturnValue = u1Index*100+78;
            break;
        case 7: 
            u4ReturnValue = u1Index*100+85;
            break;
        case 8: 
            u4ReturnValue = u1Index*100+90;
            break;
        case 9: 
            u4ReturnValue = u1Index*100+95;
            break;
    }
    
    return u4ReturnValue;/* The Return Value Enlarge 100*/
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_ChipAnaInit
 *  This function initialize analog part registers in the chip for DVB-T.
 *  @retval   1 : I2C error.
 *  @retval   0 : OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_ChipAnaInit(VOID)
{ 
    return 0;
}
//----------------------------------------------------------------------------- 
/*
 *  DVBT_ChipInit
 *  This function initialize DVB-T related registers in the chip.
 *  @retval   1 : I2C error.
 *  @retval   0 : OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_ChipInit(DEMOD_CTX_T *psDemodCtx)
{
////
//#if defined (CC_MT5135) || defined (CC_MT5135DVBT) ||defined(CC_MT5396) //EC_code_dB3330: For MT5396DVBTC demod
#if defined (CC_MT5135) || defined (CC_MT5135DVBT) //Lei_code_dB: For MT5396DVBTC demod

UINT8 ucData;
    if (!psDemodCtx)
    {
       return 1;
    }

#if 1
    /* Temp mark. Hui @ 20100308 */
    // PowerOn setting
    ucData = 0x20;
    DVBT_SetReg(psDemodCtx, 0xE90, &ucData, 1);
    ucData = 0x01;
    DVBT_SetReg(psDemodCtx, 0xE91, &ucData, 1);
    // not power down for CI in DVBS case, Ken, 20100609
    //ucData = 0x09;
    //DVBT_SetReg(psDemodCtx, 0xE9B, &ucData, 1);
    //ucData = 0x27;
    //DVBT_SetReg(psDemodCtx, 0xE9E, &ucData, 1);
        
    ucData = 0x45;
    DVBT_SetReg(psDemodCtx, 0xEAA, &ucData, 1);
    ucData = 0x45;
    DVBT_SetReg(psDemodCtx, 0xEAC, &ucData, 1);
//    ucData = 0x00;
//    DVBT_SetReg(psDemodCtx, 0xE51, &ucData, 1);
//    ucData = 0x01;
//    DVBT_SetReg(psDemodCtx, 0xE52, &ucData, 1);
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE50, &ucData, 1);
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE5D, &ucData, 1);
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE5E, &ucData, 1);
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE53, &ucData, 1);
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE55, &ucData, 1);
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE57, &ucData, 1);
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE5B, &ucData, 1);
#endif

#if 0
    DVBT_GetReg(psDemodCtx, 0x880, &ucData, 1);
    if(ucData == 0x03)
    {
        ucData = 0x02;
        DVBT_SetReg(psDemodCtx, 0x880, &ucData, 1);
    }
    else if(ucData == 0x02)
    {
        mcSHOW_DBG_MSG(("No need to change settings in DVBT_ChipInit()"));
    }
    else
#endif
    {
#if 0
        // Move CLKOUT to MTK_Loader.
        // set 5365 clock to 5135
        //w 0xf00280dc 0x0d000084: bit25=0, bit24=1, bit2=1
        if (BSP_GetIcVersion() != IC_VER_5365_AB)   // for ECO IC, not set this register for audio test
            mcSET_SHOW_REG(0xf0028000, 0x0dc, 0x0d000084);
#endif
        // Analog AD setting
        ucData = 0x82;
        DVBT_SetReg(psDemodCtx, 0xE93, &ucData, 1);
        ucData = 0xA8;
        DVBT_SetReg(psDemodCtx, 0xE94, &ucData, 1);
        ucData = 0x5A;
        DVBT_SetReg(psDemodCtx, 0xE95, &ucData, 1);
        ucData = 0x00;
        DVBT_SetReg(psDemodCtx, 0xE96, &ucData, 1);
        // Analog PGA power on
        ucData = 0x00;
        DVBT_SetReg(psDemodCtx, 0xE97, &ucData, 1);
        ucData = 0x00;
        DVBT_SetReg(psDemodCtx, 0xE98, &ucData, 1);

        // Important!!, note to reset DVBC before DVBC clock power down for DVBC & SLD (after bank 8) address decoder works normally, Ken, from Weiche, 2010/08/30
        ucData = 0x01;   // b[7]: DVBC clk PD, b[6]: DVBT clk PD, b[5]: DVBTC clk PD
        DVBT_SetReg(psDemodCtx, 0xE51, &ucData, 1);  
        DVBT_GetReg(psDemodCtx, 0xE08, &ucData, 1);    // read chip ID for rda work normally
    
        // Ckgen
        // set demod_54m_up_ck to 54m
        ucData = 0x81;   // b[7]: DVBC clk PD, b[6]: DVBT clk PD, b[5]: DVBTC clk PD
        DVBT_SetReg(psDemodCtx, 0xE51, &ucData, 1);
        ucData = 0x01;
        DVBT_SetReg(psDemodCtx, 0xE52, &ucData, 1);
        // set demod_216m_mux_ck to 216m
        ucData = 0x00;
        DVBT_SetReg(psDemodCtx, 0xE53, &ucData, 1);
        ucData = 0x01;
        DVBT_SetReg(psDemodCtx, 0xE54, &ucData, 1);
        // set demod_86p4m_mux_ck to 54m
        ucData = 0x00;
        DVBT_SetReg(psDemodCtx, 0xE55, &ucData, 1);
        ucData = 0x01;
        DVBT_SetReg(psDemodCtx, 0xE56, &ucData, 1);
        // set demod_36m_ck to 54m
        ucData = 0x01;
        DVBT_SetReg(psDemodCtx, 0xE57, &ucData, 1);
        ucData = 0x01;
        DVBT_SetReg(psDemodCtx, 0xE58, &ucData, 1);

    {
        UINT32 u4Clock = 0;
        DRVCUST_OptQuery(eCISysClock, &u4Clock);
        switch (u4Clock)
        {
            case 144:
                ucData = 0x7; // 144 MHz
                break;
            case 108:
                ucData = 0x6;
                break;
            case 86: // 86.4
                ucData = 0x5;
                break;
            case 62: // 61.7
                ucData = 0x4;
                break;
            case 54:
                ucData = 0x3;
                break;
            case 48:
                ucData = 0x2;
                break;
            case 72:
                ucData = 0x1;
                break;
            case 36:
                ucData = 0xf;
                break;
            case 27:
                ucData = 0x13;
                break;
            default:
                ucData = 0x7;
                break;
        }
        DVBT_SetReg(psDemodCtx, 0xE59, &ucData, 1);   // CI SYS CLK
        ucData = 0x1;
        DVBT_SetReg(psDemodCtx, 0xE5A, &ucData, 1);

        u4Clock = 0;
        DRVCUST_OptQuery(eCITsClock, &u4Clock);
        switch (u4Clock)
        {
            case 48:
                ucData = 0x7; // 144 MHz
                break;
            case 62: //61.7
                ucData = 0x6;
                break;
            case 72: 
                ucData = 0x5;
                break;
            case 86:  //86.4
                ucData = 0x4;
                break;
            case 108:
                ucData = 0x3;
                break;
            case 144:
                ucData = 0x2;
                break;
            case 54:
                ucData = 0x1;
                break;
            case 36:
                ucData = 0xf;
                break;
            case 27:
                ucData = 0x13;
                break;
            default:
                ucData = 0x5;
                break;
        }
        DVBT_SetReg(psDemodCtx, 0xE5B, &ucData, 1);   // CI TS CLK
        ucData = 0x1;
        DVBT_SetReg(psDemodCtx, 0xE5C, &ucData, 1);
    }

        // Padmux
        ucData = 0x01;
        DVBT_SetReg(psDemodCtx, 0xF8C, &ucData, 1);
        ucData = 0x02;
        DVBT_SetReg(psDemodCtx, 0x880, &ucData, 1);
    }

    // RFAGC internal control by tuner, Ken

    // set RFAGC pin to be HiZ
    DVBT_GetReg(psDemodCtx, 0xf75, &ucData, 1);
    mcCLR_BIT(ucData, 3);   // gpio control by demod
    mcSET_BIT(ucData, 2);  // gpio enable
    mcCLR_BIT(ucData, 0);  // gpio as input mode
    DVBT_SetReg(psDemodCtx, 0xf75, &ucData, 1);

#elif defined(CC_MT5396)|| defined(CC_MT5368) //Lei_code_dB: For MT5396DVBTC demod

	UINT32 u4Temp;
    UINT32 u4GpioforRFAGCSwitch;

// R/W register mode :in-direct  to direct
	u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0x4b4);
	u4Temp|=0x000f0000;
	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b4, u4Temp);
//ACD  settting
//w 0xf0061500 0x00000100
//w 0xf0061504 0x0008A694
//0x0008A894--->0x0008A694,change for CC Hou,just for the THD of the low power(3V) more margin
//w 0xf0061400 0x00AAA882
	u4Temp = 0x00000100;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x500, u4Temp);//bit[2:1]==2'b00,PGA power on
	u4Temp = 0x0008A694;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x504, u4Temp);
	u4Temp = 0x00AAA882;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);//bit[0]=1'b0,ADC power on

	//For ADC issue(change TV repeatly,SNR become lower and ber larger,or no signal),lei20120202;
	mcDELAY_MS(1);
	u4Temp = 0x00AAA082;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);
	u4Temp = 0x00AAA882;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);

//Demod clock  settting
//w 0xf000d204 0x00000100
//w 0xf000d304 0x00000001
//w 0xf000d218 0x00000001
//w 0xf000d21c 0x00000002
//w 0xf000d300 0x00000002
//w 0xf000d308 0x00000003
//w 0xf000d30c 0x00000104
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x204);
	u4Temp &= 0x8FFFF8FF;
	u4Temp |= 0x00000100;
	mcSET_SHOW_REG(CKGEN_BASE, 0x204, u4Temp);
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x304);
	u4Temp &= 0xFFFFFF0C;
	u4Temp |= 0x00000001;
	mcSET_SHOW_REG(CKGEN_BASE, 0x304, u4Temp);
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x218);
	u4Temp &= 0xFFFFFF08;
	u4Temp |= 0x00000001;
	mcSET_SHOW_REG(CKGEN_BASE, 0x218, u4Temp);
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x21c);
	u4Temp &= 0xFFFFFF0c;
	u4Temp |= 0x00000002;
	mcSET_SHOW_REG(CKGEN_BASE, 0x21c, u4Temp);
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x300);
	u4Temp &= 0xFFFFFF0c;
	u4Temp |= 0x00000002;
	mcSET_SHOW_REG(CKGEN_BASE, 0x300, u4Temp);
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x308);
	u4Temp &= 0xFFFFFF08;
	u4Temp |= 0x00000003;
	mcSET_SHOW_REG(CKGEN_BASE, 0x308, u4Temp);
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x30c);
	u4Temp &= 0xFFFFFE00;
	u4Temp |= 0x00000104;
	mcSET_SHOW_REG(CKGEN_BASE, 0x30c, u4Temp);
//MT5396
// IFAGC pin mux2 [27] =  1, pinmux2=0x408
// RFAGC, pin mux1[19] = 1, pinmux1=0x404
//MT568
// IFAGC, pin mux2 [20:19] = 01, pinmux2=0x408
// RFAGC, pin mux2[22:21] = 01, pinmux2=0x408
	
	#if defined(CC_MT5396)
		u4Temp = mcRISC_Reg(CKGEN_BASE, 0x408);
		u4Temp |= 0x08000000;
		mcSET_SHOW_REG(CKGEN_BASE, 0x408, u4Temp);
		u4Temp = mcRISC_Reg(CKGEN_BASE, 0x404);
		u4Temp |= 0x00080000;
		mcSET_SHOW_REG(CKGEN_BASE, 0x404, u4Temp);		
	#elif defined(CC_MT5368)
		u4Temp = mcRISC_Reg(CKGEN_BASE, 0x408);
		u4Temp &= 0xFFEFFFFF;
		u4Temp |= 0x00080000;
		mcSET_SHOW_REG(CKGEN_BASE, 0x408, u4Temp);
		u4Temp = mcRISC_Reg(CKGEN_BASE, 0x408);
		u4Temp &= 0xFFBFFFFF;
		u4Temp |= 0x00200000;
		mcSET_SHOW_REG(CKGEN_BASE, 0x408, u4Temp);
	#endif
//Select DVBT
//w 0xf002ae00 0x00001000  //EU mode DVBT
    u4Temp = 0x00001002;
	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0xe00, u4Temp);
	mcSHOW_USER_MSG(("select DVBT Mode\n"));
//RF AGC switch
	if(DRVCUST_OptQuery(eTunerRFAGCSwitchGpio,&u4GpioforRFAGCSwitch)==0)
	{
	  GPIO_SetOut(u4GpioforRFAGCSwitch,1);//d20110503_Lei,:Gpio set high for DTV
	  mcSHOW_DBG_MSG(("GPIO %d set high to switch RF AGC control\n",u4GpioforRFAGCSwitch));
	}

// RFAGC internal control by tuner, set RFAGC pin to be HiZ
#if 0	
	UINT8 ucData;
	DVBT_GetReg(psDemodCtx, 0xf62, &ucData, 1);
	mcSHOW_DBG_MSG(("0xf62=%02x\n",ucData));
    mcCLR_BIT(ucData, 3);
	mcSET_BIT(ucData, 2);
    DVBT_SetReg(psDemodCtx, 0xf62, &ucData, 1);
	DVBT_GetReg(psDemodCtx, 0xf62, &ucData, 1);
	mcSHOW_DBG_MSG(("0xf62=%02x\n",ucData));
#endif
	//do CDC reset after ADC and Demod clock setting,lei120326
	//0xE01[4]=1'b0,reset;=1'b1,enable; CDC ,lei110901;
	//first set 0,reset
	u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0xE00);
	u4Temp &= 0xFFFFEFFF;
	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0xE00, u4Temp);
	//sencond set 1,enable
	u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0xE00);
	u4Temp |= 0x00001000;
	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0xE00, u4Temp);
	mcSHOW_DBG_MSG(("Have reset and enable CDC.\n"));
#elif defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
	UINT32 u4Temp;
    UINT32 u4GpioforRFAGCSwitch;


// R/W register mode :in-direct  to direct
	u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0x4b4);
	u4Temp|=0x000f0000;
	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b4, u4Temp);

//ACD Setup
//ACD settings to enable ADC/PGA/PLL
//Cobra:
//w 0xf0061500 0x00000100
//w 0xf0061504 0x0008A694
//0x0008A894--->0x0008A694,change for CC Hou,just for the THD of the low power(3V) more margin
//w 0xf0061400 0x00AAA882
//Viper:
//w 0xf0060600 0x00000100
//w 0xf0060604 0x0008A694
//w 0xf0060500 0x00AAA882

	#if defined(CC_MT5398)||defined(CC_MT5399)||defined(CC_MT5882)
	u4Temp = 0x00000100;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x500, u4Temp);
	#if defined(CC_MT5398)
	u4Temp = 0x0008A694;
	#elif defined(CC_MT5399)||defined(CC_MT5882)
	u4Temp = 0x0008A894;
	#endif
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x504, u4Temp);
	u4Temp = 0x00AAA882;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);

	//For ADC issue(change TV repeatly,SNR become lower and ber larger,or no signal),lei20120202;
	mcDELAY_MS(1);
	u4Temp = 0x00AAA082;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);
	u4Temp = 0x00AAA882;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);
	#elif defined(CC_MT5880)||defined(CC_MT5881)
	u4Temp = 0x00000100;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x600, u4Temp);
	#if defined(CC_MT5880)
	u4Temp = 0x0008A694;
	#elif defined(CC_MT5881)
	u4Temp = 0x0008A894;//for ACD refine,lei121123
	#endif
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x604, u4Temp);
	u4Temp = 0x00AAA882;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x500, u4Temp);

	//For ADC issue(change TV repeatly,SNR become lower and ber larger,or no signal),lei20120202;
	mcDELAY_MS(1);
	u4Temp = 0x00AAA082;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x500, u4Temp);
	u4Temp = 0x00AAA882;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x500, u4Temp);
	#endif

	//140517_XJ for Oryx New ADC setting
	#if defined(CC_MT5890)
	u4Temp = 0x00041533;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);//set RG_DMRX_EN =0
	u4Temp = 0x33040912;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x404, u4Temp);//set demod input common mode
	u4Temp = 0x49AAA434;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x408, u4Temp);//set LDO voltage
	u4Temp = 0x881100B0;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x418, u4Temp);//set RG_CIC_FLT_EN =0
	u4Temp = 0x40041533;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);//set RG_DMRX_en =1
	u4Temp = 0x883100B0;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x418, u4Temp);//set RG_CIC_FLT_EN =1
	#endif



//DEMOD clock setting
//w 0xf000d3e0 0x00000001   ->c27M / 27M
//w 0xf000d308 0x00000001   ->atdad / 216M
//w 0xf000d30c 0x00000002   ->clk54M / 54M
//w 0xf000d388 0x00000002   ->clk216M / 216M
//w 0xf000d38c 0x00000003   ->dvbtci / 54M
//w 0xf000d3dc 0x00000200   ->dvbtfec / xtal
	u4Temp = 0x00000001;
	mcSET_SHOW_REG(CKGEN_BASE, 0x3e0, u4Temp);
	u4Temp = 0x00000001;
	mcSET_SHOW_REG(CKGEN_BASE, 0x308, u4Temp);
	u4Temp = 0x00000002;
	mcSET_SHOW_REG(CKGEN_BASE, 0x30c, u4Temp);
	u4Temp = 0x00000002;
	mcSET_SHOW_REG(CKGEN_BASE, 0x388, u4Temp);
	u4Temp = 0x00000003;
	mcSET_SHOW_REG(CKGEN_BASE, 0x38c, u4Temp);
	u4Temp = 0x00000200;
	mcSET_SHOW_REG(CKGEN_BASE, 0x3dc, u4Temp);
	//Remy
	//w 0xf000d428 0x00000002  ->demod_vdac_ck/54M
	//Mustang
	//w 0xf000d42c 0x00000002  ->demod_vdac_ck/54M
	#if defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
	u4Temp = 0x00000002;
	#if defined(CC_MT5881)
	mcSET_SHOW_REG(CKGEN_BASE, 0x428, u4Temp);
	#elif defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
	mcSET_SHOW_REG(CKGEN_BASE, 0x42c, u4Temp);
	#endif
	#endif

	#if defined(CC_MT5882)
		u4Temp = 0x00000004;
		mcSET_SHOW_REG(CKGEN_BASE, 0x460, u4Temp);//140729 dstx_ck 108Mhz
	#endif

//IF/RF AGC Pinmux Enable
//Cobra/Mustang/Oryx
//w 0xf000d604[7]=1
//w 0xf000d604[11]=1
//Viper
//w 0xf000d608[26]=1
//w 0xf000d608[27]=1
//Remy
//w 0xf00280c0[24:21]=1
//w 0xf00280c0[28:25]=2

	#if defined(CC_MT5398)||defined(CC_MT5399)||defined(CC_MT5890)
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x604);
	if(psDemodCtx->psTunerCtx->fgRFTuner)
    {
        u4Temp |= 0x00000880;
		mcSHOW_DBG_MSG(("[XJ]Sawless tuner,Enable RF_AGC\n"));
    }
    else
    {
        u4Temp |= 0x00000080;
		mcSHOW_DBG_MSG(("[XJ]Leagacy tuner,No need to enable RF_AGC\n"));
    }
	mcSET_SHOW_REG(CKGEN_BASE, 0x604, u4Temp);
	#elif defined(CC_MT5880)
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x608);
	if(psDemodCtx->psTunerCtx->fgRFTuner)
    {
        u4Temp |= 0x0C000000;
		mcSHOW_DBG_MSG(("[XJ]Sawless tuner,Enable RF_AGC\n"));
    }
    else
    {
        u4Temp |= 0x04000000;
		mcSHOW_DBG_MSG(("[XJ]Leagacy tuner,No need to enable RF_AGC\n"));
    }
	mcSET_SHOW_REG(CKGEN_BASE, 0x608, u4Temp);
	#elif defined(CC_MT5881)
	u4Temp = mcRISC_Reg(REMY_PINMUX__BASE, 0x0c0);
	u4Temp &= 0xE01FFFFF;
	if(psDemodCtx->psTunerCtx->fgRFTuner)
    {
        u4Temp |= 0x04200000;
		mcSHOW_DBG_MSG(("[XJ]Sawless tuner,Enable RF_AGC\n"));
    }
    else
    {
        u4Temp |= 0x00200000;
		mcSHOW_DBG_MSG(("[XJ]Leagacy tuner,No need to enable RF_AGC\n"));
    }
	mcSET_SHOW_REG(REMY_PINMUX__BASE, 0x0c0, u4Temp);
	#elif defined(CC_MT5882)
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x604);
	if(psDemodCtx->psTunerCtx->fgRFTuner)
    {
        u4Temp &= 0xE9FFFFFF;
		mcSHOW_DBG_MSG(("[XJ]Sawless tuner,Enable RF_AGC\n"));
    }
    else
    {
        u4Temp &= 0xE8FFFFFF;
		mcSHOW_DBG_MSG(("[XJ]Leagacy tuner,No need to enable RF_AGC\n"));
    }
	mcSET_SHOW_REG(CKGEN_BASE, 0x604, u4Temp);
	#endif

//Select DVBT
//w 0xf002ae00 0x00001000  //EU mode DVBT
    u4Temp = 0x00001002;
	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0xe00, u4Temp);
	mcSHOW_USER_MSG(("select DVBT Mode\n"));
//RF AGC switch
	if(DRVCUST_OptQuery(eTunerRFAGCSwitchGpio,&u4GpioforRFAGCSwitch)==0)
	{
	  GPIO_SetOut(u4GpioforRFAGCSwitch,1);//d20110503_Lei,:Gpio set high for DTV
	  mcSHOW_DBG_MSG(("GPIO %d set high to switch RF AGC control\n",u4GpioforRFAGCSwitch));
	}

	//do CDC reset after ADC and Demod clock setting,lei120326
	//0xE01[4]=1'b0,reset;=1'b1,enable; CDC ,lei110901;
	//first set 0,reset
	u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0xE00);
	u4Temp &= 0xFFFFEFFF;
	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0xE00, u4Temp);
	//sencond set 1,enable
	u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0xE00);
	u4Temp |= 0x00001000;
	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0xE00, u4Temp);
	mcSHOW_DBG_MSG(("Have reset and enable CDC.\n"));
#else
UINT32 u4Temp;
// Select Clock Source
// CKGEN_BASE: 0x2000dxxx
// BIM_BASE:   0x20008000
// DVBT_BASE:   0x2002bxxx
// ATD_BASE:  0x2002bxxx

// TVD PLL setting (540MHz, with xtal 27M)  xtal * 20 [13:8]
//w 0x2000d130 0x00099401
    //mcSET_SHOW_REG(CKGEN_BASE, 0x130, 0x00099401);
    
//clock divider setting
//w 0x2000d134[4]=1'b1 //(sel TVD clock)
//w 0x2000d134[6:5]=2'b00 // (sel mux /1)
//w 0x2000d134[11:8]=4'b0100 //(sel TVD/5 as AD input clock)
//w 0x2000d134[12]=1'b1 //(enable clock divider), 0: reset
//w 0x2000d12c[26]=1'b1 //(enable clock into ADC) 
////w 0x2000d134 0x00085410
////w 0x2000d12c 0x0400080a
#if 1
    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x134);
    u4Temp &= 0xFFFFE08F;
    u4Temp |= 0x00001410;
    mcSET_SHOW_REG(CKGEN_BASE, 0x134, u4Temp);
    
    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x12c);
    u4Temp |= 0x04000000;
    mcSET_SHOW_REG(CKGEN_BASE, 0x12c, u4Temp);
#else
    mcSET_SHOW_REG(CKGEN_BASE, 0x134, 0x00085410);
    mcSET_SHOW_REG(CKGEN_BASE, 0x12c, 0x0400080a);
#endif

//adc setting (clock from PLL)
////w 0x2000d1d0 0x00aa4100  b[7]=0, AD power up b4 clk sel
////w 0x2000d1d4 0x00000054
    mcSET_SHOW_REG(CKGEN_BASE, 0x1d0, 0x00aa4100);   
    mcSET_SHOW_REG(CKGEN_BASE, 0x1d4, 0x00000054);

//54M & 36M clock mux setting
//w 0x2000d21c[1:0]=2'b11   //(54M) 11: from AD, 00: from XTAL
//w 0x2000d21c[17:16]=2'b10 //(48M, for CI)
////w 0x2000d21c 0x00020003
#if 1
    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x21c);
    u4Temp &= 0xFFFcFFFc;
    u4Temp |= 0x00020003;
    mcSET_SHOW_REG(CKGEN_BASE, 0x21c, u4Temp);

    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x218);
    u4Temp &= 0xFFFFFFFc;
    u4Temp |= 0x00000003;
    mcSET_SHOW_REG(CKGEN_BASE, 0x218, u4Temp);
#else
    mcSET_SHOW_REG(CKGEN_BASE, 0x21c, 0x00020003);
#endif

// RFAGC, IFAGC pin mux: [29:28] = 00
    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x408);
    u4Temp &= 0xcFFFFFFF;
    mcSET_SHOW_REG(CKGEN_BASE, 0x408, u4Temp);
    
//---------change to dvbt mode----0x93e=0x02
//w 0x2002b4b0 0x00020000
//w 0x2002b4b4 0x4004024f
// write 0x93E (0x24f*4) to 0x00 -> DVBT mode, (0x01 ATD mode)
// indirect write
    mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b0, 0x00020000);
    mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b4, 0x4004024f);

    // set byte mask
    u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0x4b4);
    u4Temp |= 0x000f0000;
    mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b4, u4Temp);
    
//---------set risc wait time
    mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4a0, 0x1ec87800);
#endif

    return 0;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetReg
 *  This function set demod register.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u2RegAddr  Demod register address (16-bit).
 *  @param  pu1Buffer  Pointer of data buffer.
 *  @param  u2ByteCount  Total bytes to be written.
 *  @retval   1 : I2C error.
 *  @retval   0 : I2C OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_SetReg(DEMOD_CTX_T *psDemodCtx, UINT16 u2RegAddr, UINT8 *pu1Buffer, UINT16 u2ByteCount)
//temp5391, static UINT8 DVBT_SetReg(DEMOD_CTX_T *psDemodCtx, UINT16 u2RegAddr, UINT8 *pu1Buffer, UINT16 u2ByteCount)
{
 //   if (u1I2cDemWriteDVBT(psDemodCtx, psDemodCtx->I2cAddress, u2RegAddr, pu1Buffer, u2ByteCount)) 
    if(ICtrlBus_DemodWrite(psDemodCtx->I2cAddress, u2RegAddr, pu1Buffer, u2ByteCount))
    {
        mcSHOW_DBG_MSG(("Demod Write Error: %02X!\n", u2RegAddr));
        return 1;
    }

    return 0;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetReg
 *  This function get demod register.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u2RegAddr  Demod register address (16-bit).
 *  @param  pu1Buffer  Pointer of data buffer.
 *  @param  u2ByteCount  Total bytes to be written.
 *  @retval   1 : I2C error.
 *  @retval   0 : I2C OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetReg(DEMOD_CTX_T *psDemodCtx, UINT16 u2RegAddr, UINT8 *pu1Buffer, UINT16 u2ByteCount)
// temp5391, static UINT8 DVBT_GetReg(DEMOD_CTX_T *psDemodCtx, UINT16 u2RegAddr, UINT8 *pu1Buffer, UINT16 u2ByteCount)
{
// if (u1I2cDemReadDVBT(psDemodCtx, psDemodCtx->I2cAddress, u2RegAddr, pu1Buffer, u2ByteCount))
    if(ICtrlBus_DemodRead(psDemodCtx->I2cAddress, u2RegAddr, pu1Buffer, u2ByteCount))
    {
        mcSHOW_DBG_MSG((" Demod Read Error: %02X!\n", u2RegAddr));
        return 1;
    }

    return 0;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_DemodCtxCreate
 *  This function creates demod context and returns the context pointer.
 *  @param  void.
 *  @retval   DEMOD_CTX_T * : pointer of demod context.   
 */
//-----------------------------------------------------------------------------
DEMOD_CTX_T *DVBT_DemodCtxCreate(void)
{
    DEMOD_CTX_T *p = NULL;

    CREATE_OBJECT(p, DEMOD_CTX_T);

    // error handling
    if (!p)
       return NULL;
    
    // zero memory
    memset(p, 0, sizeof(DEMOD_CTX_T));

    return p;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_DemodCtxDestroy
 *  This function destroys context you have created and releases the memory.
 *  @param  p  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void DVBT_DemodCtxDestroy(DEMOD_CTX_T *p)
{
    DESTROY_OBJECT(p);
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetDemodReg
 *  This function will read demod registers through host command.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u2RegAddr  Demod register address (16-bit).
 *  @param  pucBuf  Pointer of data buffer.
 *  @param  ucLen  Total bytes to be written. (<=4)
 *  @retval   1 : I2C error.
 *  @retval   0 : I2C OK.   
 */
//-----------------------------------------------------------------------------
UCHAR DVBT_GetDemodReg(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr, UCHAR *pucBuf, UCHAR ucLen)
{
UCHAR   aucData[cMAX_READ_NUM + 1];
UCHAR   ii = 0;

    if (!psDemodCtx)
        return 1;
    if ( (ucLen == 0) || (ucLen > 4) )
        return 1;
    if (!pucBuf)
        return 1;

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_REG;
    mccSET_QUEUE2(aucData, ccOFST_REG_NUM) = ucLen;
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_L) = mcLOW_BYTE( u2Addr);
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_H) = mcHIGH_BYTE(u2Addr);
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_REG1_SIZE + ucLen - 1, ccOFST_REG1_SIZE+1))
    {
        for (ii = 0; ii < ucLen; ii++)
             *(pucBuf+ii) = mccGET_QUEUE(aucData, ccOFST_REG1_DATA+ii);
         return 0;
    }

    return 1;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetDemodReg
 *  This function will write demod registers through host command.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u2RegAddr  Demod register address (16-bit).
 *  @param  pucBuf  Pointer of data buffer.
 *  @param  ucLen  Total bytes to be written. (<=4)
 *  @retval   1 : I2C error.
 *  @retval   0 : I2C OK.   
 */
//-----------------------------------------------------------------------------
UCHAR DVBT_SetDemodReg(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr, UCHAR *pucBuf, UCHAR ucLen)
{
UCHAR   aucData[cMAX_READ_NUM + 1];
UCHAR   ii = 0;

    if (!psDemodCtx)
        return 1;
    if ( (ucLen == 0) || (ucLen > 4) )
        return 1;
    if (!pucBuf)
        return 1;

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_SET_REG;
    mccSET_QUEUE2(aucData, ccOFST_REG_NUM) = ucLen;
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_L) = mcLOW_BYTE( u2Addr);
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_H) = mcHIGH_BYTE(u2Addr);
    for (ii = 0; ii < ucLen; ii++)
        mccSET_QUEUE2(aucData, ccOFST_REG1_DATA+ii) = *(pucBuf+ii);

    if (mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_REG1_SIZE+ucLen-1+1))
         return 0;

    return 1;
}



//justin
//----------------------------------------------------------------------------- 
/** download image

 *  @param  
 *  @param  
 *  @retval   others : Error.
 *  @retval   0 : OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_Loadcode(DEMOD_CTX_T *psDemodCtx, UINT8 *pu1Buffer, UINT16 u2CurRomLen)
{
    if(ICtrlBus_DemodLoadCode(psDemodCtx->I2cAddress, MT5391_REG_uP_IRData, pu1Buffer, u2CurRomLen))
    {
        /*fail case*/
        mcSHOW_POP_MSG(("Download Code fail!\n"));
        return 1;
    }

    return 0;
}
/************************************************************************/

//----------------------------------------------------------------------------- 
/*
 *  fgHostCmdDVBT
 *  Host command interface API between host and demod.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  aucCmdData  Data buffer.
 *  @param  ucReadParacnt  Read parameter byte counts.
 *  @param  ucWriteCmdcnt  Write command byte counts.
 *  @retval   TRUE : Host command success.
 *  @retval   FALSE : Host command fail.   
 */
//-----------------------------------------------------------------------------
//BOOL fgHostCmd(DEMOD_CTX_T *psDemodCtx, UCHAR *aucCmdData, UCHAR ucReadParacnt, UCHAR ucWriteCmdcnt)
//rename to fix build error "API multiply defined" when build with DTD on iDTV
BOOL fgHostCmdDVBT(DEMOD_CTX_T *psDemodCtx, UCHAR *aucCmdData, UCHAR ucReadParacnt, UCHAR ucWriteCmdcnt)
{
UCHAR   ucWriteParacnt;
UINT16  ii;
UINT8   ucValue;
UCHAR   ucParaStart, ucRegSetOfst;
BOOL    fgRetStatus = TRUE;
#if fcMEAS_HOST_CMD_TIME
UINT32  u4TickStart;
UINT32  u4TickCnt;
#endif
UCHAR   ucReadChkCnt;
/*#if fcCHIP_TYPE
UCHAR   ucChipID;
#endif*/
#if fcADD_HOSTCMD_CHKSUM
UCHAR   ucChkSum;
#endif
UCHAR   jj;

#if fcMEAS_HOST_CMD_TIME
    u4TickStart = mcGET_SYS_TICK();
#endif

    if (DVBT_GetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucValue, 1))
    {
    //    psDemodCtx->u1I2cNakCnt ++;
        mcSHOW_HW_MSG((" _I2_ "));

        return FALSE;                       // I2C fail
    }
    if (!mcTEST_BIT(ucValue, ccpUP_ENABLE))
    {
        psDemodCtx->u1UpChkCnt ++;
    //    mcSHOW_HW_MSG(("uP not enabled!\n"));
        mcSHOW_HW_MSG((" _UE_ "));
        
        return FALSE;
    }
    if (DVBT_GetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucValue, 1))
    {
        return FALSE;                       // I2C fail
    }
    if (ucValue != ccFW_RUN_TAG)
    {
        psDemodCtx->u1UpChkCnt ++;
        if (ucValue == ccFW_WDT_TAG)
        {
        //    mcSHOW_HW_MSG(("Watchdog reset!\n"));
            mcSHOW_HW_MSG((" _WR_ "));
        }
        else
        {
        //    mcSHOW_HW_MSG(("Fw not running!\n"));
            mcSHOW_HW_MSG((" _FR_ "));
        }
        return FALSE;
    }

    /*
    #if fcCHIP_TYPE
        // Get Chip Type
        DVBT_GetReg(psDemodCtx, MT5391_REG_Chip_ID, &ucChipID, 1);
        ucChipID &= mcMASKS(4, 4);
    #endif
    */
        if (ucWriteCmdcnt)
        {
            ucWriteParacnt = ucWriteCmdcnt - 1;
            for (ii = 0; ii < cMAX_WAIT_LOOP; ii ++)
            {
            #if 1
                DVBT_GetReg(psDemodCtx, MT5391_REG_uP_CMDR_CFG, &ucValue, 1);
            #else
                if (DVBT_GetReg(psDemodCtx, MT5391_REG_uP_CMDR_CFG, &ucValue, 1))
                {                               // I2C fail
                    if (ii < (cMAX_WAIT_LOOP - 1))
                    {
                        mcDELAY_MS(cWAIT_TIME_INTERVAL);
                        continue;
                    }
                
                    return FALSE;
                }
            #endif
            // This while loop will cause dead-lock for Combo-Tuner (when I2C_Block = TRUE)
            #if 1
                jj = 0;
                while (mcTEST_BIT(ucValue, ccpUP_RSP_TX))
                {
                /*#if fcCHIP_TYPE
                    if (ucChipID == CHIP_TYPE_1)
                        DVBT_GetReg(psDemodCtx, MT5391_REG_RFA4CF, &ucValue, 1);
                    else
                #endif*/
                        DVBT_GetReg(psDemodCtx, MT5391_REG_RSICIF_RSP7, &ucValue, 1);
                    DVBT_GetReg(psDemodCtx, MT5391_REG_uP_CMDR_CFG, &ucValue, 1);
                    jj ++;
                    if (jj >= cMAX_WAIT_LOOP)
                        break;
                }
            #endif
                if (!mcTEST_BIT(ucValue, ccpUP_CMD_RX))
                    break;
                mcDELAY_MS(cWAIT_TIME_INTERVAL);
            }
        #if fcMEAS_HOST_CMD_TIME
            u4TickCnt = mcGET_SYS_TICK() - u4TickStart;
            mcSHOW_TIME_MSG((" ** Cmd%02X %d (%3u)", mccSET_CMD2(aucCmdData),
                            ii, u4TickCnt * mcGET_TICK_PERIOD()));
        #endif
            if (ucWriteParacnt > ccCMD_REG_NUM - 1)
            {
                mcSHOW_HW_MSG(("Cmd %02X Para Cnt %d > %d!",
                                mccSET_CMD2(aucCmdData), ucWriteParacnt, ccCMD_REG_NUM - 1));
                ucWriteParacnt = ccCMD_REG_NUM - 1;
            }
            #if fcADD_HOSTCMD_CHKSUM
            if (ucWriteParacnt == (ccCMD_REG_NUM - 1))
            {
                mcSHOW_HW_MSG(("Cmd %02X Para Cnt %d == %d!",
                                mccSET_CMD2(aucCmdData), ucWriteParacnt, ccCMD_REG_NUM - 1));
            }
            else
            {
                ucChkSum = 0;
                for (ii = 0; ii < ccCMD_REG_NUM - 1; ii ++)
                {
                    ucChkSum ^= aucCmdData[ccCMD_REG_NUM - 1 - ii + 1];
                }
                aucCmdData[1] = ucChkSum;
                ucWriteParacnt = ccCMD_REG_NUM - 1;
            }
            #endif
            if (ii == cMAX_WAIT_LOOP)
                psDemodCtx->u1UpNakCnt ++;
    
            ucParaStart = ccCMD_REG_NUM - ucWriteParacnt - 1;
            ucRegSetOfst = 1;

        /*#if fcCHIP_TYPE
            if (ucChipID == CHIP_TYPE_1)
                DVBT_SetReg(psDemodCtx, MT5391_REG_RFA4C0 + ucParaStart,
                              aucCmdData + ucParaStart + ucRegSetOfst,
                              ucWriteParacnt + 1);
            else
        #endif*/
                DVBT_SetReg(psDemodCtx, (UINT16) (MT5391_REG_RSICIF_CMD0 + ucParaStart),
                              aucCmdData + ucParaStart + ucRegSetOfst,
                              ucWriteParacnt + 1);
        #if fcMEAS_HOST_CMD_TIME
            u4TickCnt = mcGET_SYS_TICK() - u4TickStart;
            mcSHOW_TIME_MSG((" Para %d (%3u)", ucWriteParacnt, u4TickCnt * mcGET_TICK_PERIOD()));
        #endif
        #if 0//fcSHOW_HOST_CMD
            if (fgShowHostCmd)
            {
            //    mcSHOW_USER_MSG(("HostCmd: (%d) -->", ucParaStart));
                mcSHOW_USER_MSG(("HostCmd -->"));
                for (ii = 0; ii < ucWriteParacnt + 1; ii ++)
                    mcSHOW_USER_MSG((" %02X", aucCmdData[ucParaStart + ucRegSetOfst + ii]));
                mcSHOW_USER_MSG(("\n           "));
                DVBT_GetReg(psDemodCtx, MT5391_REG_uP_CMDR00 + ucParaStart,
                          aucCmdData + ucParaStart + ucRegSetOfst,
                          ucWriteParacnt + 1);
                for (ii = 0; ii < ucWriteParacnt + 1; ii ++)
                    mcSHOW_USER_MSG((" %02X", aucCmdData[ucParaStart + ucRegSetOfst + ii]));
                mcSHOW_USER_MSG(("\n"));
            }
        #endif
        }

        if (ucReadParacnt)
        {
        UCHAR   ucCmdId;

            ucCmdId = mccSET_CMD2(aucCmdData);
            fgRetStatus = FALSE;
            for (jj = 0; jj < cMAX_TRY_CNT; jj ++)
    //        for (jj = 0; jj < 1; jj ++)
            {
                for (ii = 0; ii < cMAX_WAIT_LOOP; ii ++)
                {
                #if 1
                    DVBT_GetReg(psDemodCtx, MT5391_REG_uP_CMDR_CFG, &ucValue, 1);
                #else
                    if (DVBT_GetReg(psDemodCtx, MT5391_REG_uP_CMDR_CFG, &ucValue, 1))
                    {                           // I2C fail
                        if (ii < (cMAX_WAIT_LOOP - 1))
                        {
                            mcDELAY_MS(cSHORT_SLEEP_TIME);
                            continue;
                        }
                        return FALSE;
                    }
                #endif
                    if (mcTEST_BIT(ucValue, ccpUP_RSP_TX))
                        break;
                    mcDELAY_MS(cSHORT_SLEEP_TIME);//lei130811 change the time of DVBT_UpdateInfo from 110ms to 40ms;
                    //mcDELAY_MS(10);
                    //HAL_Delay_us(10000);// temp5391
                }
            //    Get(MT5391_REG_uP_RSPR00 + cPARA_NUM_POS, &ucReadParacnt, 1);
                if (ucReadParacnt > ccCMD_REG_NUM - 1)
                {
                    mcSHOW_HW_MSG(("Rsp %02X Para Cnt %d > %d!",
                                    mccSET_CMD2(aucCmdData), ucReadParacnt, ccCMD_REG_NUM - 1));
                    ucReadParacnt = ccCMD_REG_NUM - 1;
                }
                ucReadChkCnt = ucReadParacnt;
            #if fcADD_HOSTCMD_CHKSUM
                if (ucReadChkCnt < ccCMD_REG_NUM - 1)
                    ucReadChkCnt ++;
            #endif
                if (ii < cMAX_WAIT_LOOP)
                {
                UINT16  u2AddrOfst = 0;

                #if fcMEAS_HOST_CMD_TIME
                    u4TickCnt = mcGET_SYS_TICK() - u4TickStart;
                    mcSHOW_TIME_MSG((" Rsp %d_%d (%3u)", jj, ii, u4TickCnt * mcGET_TICK_PERIOD()));
                #endif
                    ucParaStart = ccCMD_REG_NUM - ucReadChkCnt - 1;

                /*#if fcCHIP_TYPE
                    if (ucChipID == CHIP_TYPE_1)
                        u2AddrOfst = MT5391_REG_RFA4C8 - MT5391_REG_uP_RSPR00;
                #endif*/
                    if (DVBT_GetReg(psDemodCtx,
                                      (UINT16) (MT5391_REG_RSICIF_RSP0 + u2AddrOfst + ucParaStart),
                                      aucCmdData + ucParaStart, ucReadChkCnt + 1))
                    {
                        return FALSE;
                    }
                #if fcMEAS_HOST_CMD_TIME
                    u4TickCnt = mcGET_SYS_TICK() - u4TickStart;
                    mcSHOW_TIME_MSG((" Para %d (%3u)", ucReadChkCnt, u4TickCnt * mcGET_TICK_PERIOD()));
                #endif
                    if (mccGET_CMD(aucCmdData) == ucCmdId)
                    {
                        fgRetStatus = TRUE;
                #if 0//fcSHOW_HOST_CMD
                        if (fgShowHostCmd)
                        {
                            mcSHOW_USER_MSG(("HostRsp -->"));
                            for (ii = 0; ii < ucReadChkCnt + 1; ii ++)
                                mcSHOW_USER_MSG((" %02X", aucCmdData[ucParaStart + ii]));
                            mcSHOW_USER_MSG(("\n"));
                        }
                #endif
                #if fcADD_HOSTCMD_CHKSUM
                        if (ucReadParacnt < ccCMD_REG_NUM - 1)
                        {
                            ucChkSum = 0;
                            for (ii = 0; ii < ucReadChkCnt + 1; ii ++)
                            {
                                ucChkSum ^= aucCmdData[ccCMD_REG_NUM - 1 - ii];
                            }
                            if (ucChkSum)
                            {
                                fgRetStatus = FALSE;
                                mcSHOW_USER_MSG((" _@CS_ "));
                                DVBT_GetReg(psDemodCtx, MT5391_REG_uP_RSPR00 + ucParaStart,
                                              aucCmdData + ucParaStart, ucReadChkCnt + 1);
                                mcSHOW_USER_MSG(("-->"));
                                for (ii = 0; ii < ucReadChkCnt + 1; ii ++)
                                {
                                    mcSHOW_USER_MSG((" %02X", aucCmdData[ucParaStart + ii]));
                                }
                                mcSHOW_USER_MSG(("\n"));
                                psDemodCtx->u1UpMisCnt ++;
                            }
                        }
                #endif
                        break;
                    }
                    else
                        psDemodCtx->u1UpMisCnt ++;
                }
                else
                {
                    psDemodCtx->u1UpNakCnt ++;
                    break;
                }
            }
        //    mcSHOW_HW_MSG(("Error uP Rsp!"));
        }

    #if fcMEAS_HOST_CMD_TIME
        u4TickCnt = mcGET_SYS_TICK() - u4TickStart;
    //    mcSHOW_DBG_MSG((" %3uH ", u4TickCnt * mcGET_TICK_PERIOD()));
        mcSHOW_TIME_MSG((" %3uH ", u4TickCnt * mcGET_TICK_PERIOD()));
        mcSHOW_TIME_MSG(("\n"));
    #endif

        return fgRetStatus;
}

/*void vGetAsicVer(DEMOD_CTX_T *psDemodCtx)
{
UCHAR   aucData[cMAX_READ_NUM + 1];         // For Host Cmd

    MT5112_GetReg(psDemodCtx, MT5112_REG_Chip_ID, aucData, 1);
    mcSHOW_USER_MSG(("MT5112 ASIC Ver %d.%d",
                    mcGET_FIELD_CMB(aucData[0], CHIP_ID_GEN) + 1,   // Chip Generation, 0 = MT5111
                    mcGET_FIELD_CMB(aucData[0], CHIP_ID_MASK) + 1));// Mask Rev., 1 = BO62350A

    mccSET_CMD2(aucData) = cCMD_ID_GET_LABEL;
    if (mcHOST_CMD(psDemodCtx, aucData, cOFST_LABEL_SIZE, 1))
    {
        mcSHOW_USER_MSG((" %c%02X%02X-%02X%02X",
                        mcGET_QUEUE(aucData, cOFST_LABEL_BRANCH_TYPE), 
                        mcGET_QUEUE(aucData, cOFST_LABEL_BRANCH_ID_1), mcGET_QUEUE(aucData, cOFST_LABEL_BRANCH_ID_2),
                        mcGET_QUEUE(aucData, cOFST_LABEL_ID_1), mcGET_QUEUE(aucData, cOFST_LABEL_ID_2)));
    }

    mccSET_CMD2(aucData) = cCMD_ID_GET_VER;
    if (mcHOST_CMD(psDemodCtx, aucData, cOFST_VER_SIZE, 1))
    {
        mcSHOW_USER_MSG((" %02X%02X-%02X%02X\n",
                         mcGET_QUEUE(aucData, cOFST_VER_YEAR_MONTH), mcGET_QUEUE(aucData, cOFST_VER_DATE),
                         mcGET_QUEUE(aucData, cOFST_VER_HOUR), mcGET_QUEUE(aucData, cOFST_VER_MINUTE)));
    }

}*/

/**********************************************************************/
/*BOOL fgGetRegs(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr, UCHAR *pucData, UCHAR ucCnt)
{

UCHAR   ii;
UCHAR   aucData[cMAX_READ_NUM + 1];         // For Host Cmd

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_REG;
    mccSET_QUEUE2(aucData, ccOFST_REG_NUM) = ucCnt;
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_L) = mcLOW_BYTE(u2Addr);
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_H) = mcHIGH_BYTE(u2Addr);
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_REG1_SIZE + ucCnt - 1, ccOFST_REG1_SIZE + 1))
    {
        for (ii = 0; ii < ucCnt; ii ++)
            pucData[ii] = mccGET_QUEUE(aucData, ccOFST_REG1_DATA + ii);
    }
    else
        return FALSE;

    return TRUE;
}

UINT8 ucGetReg(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr)
{

UCHAR   ucValue = 0;

    fgGetRegs(psDemodCtx, u2Addr, &ucValue, 1);
    return ucValue;
}*/

//----------------------------------------------------------------------------- 
/*
 *  fgGetFwVars
 *  Get firmware variables.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u2Addr  firmware variable address.
 *  @param  pucData  Pointer of data buffer.
 *  @param  ucCnt  Length of data (ucCnt<=4).
 *  @retval   TRUE : Success.
 *  @retval   FALSE : Fail.   
 */
//-----------------------------------------------------------------------------
BOOL fgGetFwVars(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr, UCHAR *pucData, UCHAR ucCnt)
{
UCHAR   ii;
UCHAR   aucData[cMAX_READ_NUM + 1];         // For Host Cmd

    if (ucCnt > 4) { // for klocwork warning
        return FALSE;
    }

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_VAR;
    mccSET_QUEUE2(aucData, ccOFST_REG_NUM) = ucCnt;
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_L) = mcLOW_BYTE(u2Addr);
    //mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_H) = mcHIGH_BYTE(u2Addr);
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_H) = 0;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_REG1_SIZE + ucCnt - 1, ccOFST_REG1_SIZE + 1))
    {
        for (ii = 0; ii < ucCnt; ii ++)
            pucData[ii] = mccGET_QUEUE(aucData, ccOFST_REG1_DATA + ii);
    }
    else
        return FALSE;
    return TRUE;
}

//----------------------------------------------------------------------------- 
/*
 *  ucGetFwVarDVBT
 *  Get firmware one-byte variable.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u2Addr  firmware variable address.
 *  @retval   1-byte data.   
 */
//-----------------------------------------------------------------------------
//rename to fix build error "API multiply defined" when build with DTD on iDTV
UINT8 ucGetFwVarDVBT(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr)
{
UCHAR   ucValue = 0;

    fgGetFwVars(psDemodCtx, u2Addr, &ucValue, 1);
    return ucValue;
}

//----------------------------------------------------------------------------- 
/*
 *  fgSetFwVars
 *  Set firmware variables.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u2Addr  firmware variable address.
 *  @param  pucData  Pointer of data buffer.
 *  @param  ucCnt  Length of data (ucCnt<=4).
 *  @retval   TRUE : Success.
 *  @retval   FALSE : Fail.   
 */
//-----------------------------------------------------------------------------
BOOL fgSetFwVars(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr, UCHAR *pucData, UCHAR ucCnt)
{
UCHAR   ii;
UCHAR   aucData[cMAX_READ_NUM + 1];         // For Host Cmd

    if (ucCnt > 4) { // for klocwork warning
        return FALSE;
    }

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_SET_VAR;
    mccSET_QUEUE2(aucData, ccOFST_REG_NUM) = ucCnt;
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_L) = mcLOW_BYTE(u2Addr);
    //mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_H) = mcHIGH_BYTE(u2Addr);
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_H) = 0;
    for (ii = 0; ii < ucCnt; ii ++)
        mccSET_QUEUE2(aucData, ccOFST_REG1_DATA + ii) = pucData[ii];
    //if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_REG1_SIZE + ucCnt - 1, ccOFST_REG1_SIZE + 1))
    if (mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_REG1_SIZE + ucCnt -1 + 1))
    {
        return TRUE;
    }
    return FALSE;
}

//----------------------------------------------------------------------------- 
/*
 *  vSetFwVar
 *  Set firmware one-byte variable.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u2Addr  firmware variable address.
 *  @param  ucValue  data to be set
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
//void vSetFwVar(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr, UINT8 ucValue)
//rename to fix build error "API multiply defined" when build with DTD on iDTV
void vSetFwVarDVBT(DEMOD_CTX_T *psDemodCtx, UINT16 u2Addr, UINT8 ucValue)
{
    fgSetFwVars(psDemodCtx, u2Addr, &ucValue, 1);
}
//----------------------------------------------------------------------------- 
/*
 *  s4LoadCode_patch
 *  Download firmware code for MT5396 up sram share sen.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u1CodeImage  Pointer of firmware code image.
 *  @param  u2CurRomLen  Firmware code size in byte.
 *  @param  u2MaxI2cLen  Maximum I2C length per transfer.
 *  @param  fgClk50  Flag to switch if 48MHz or 24MHz clock is used.
 *  @retval   cUP_LOAD_OK : Load code OK.
 *  @retval   cUP_LOAD_ERR_I2C : I2C error.
 *  @retval   cUP_LOAD_ERR_HW_RDY : HW not ready.
 *  @retval   cUP_LOAD_ERR_CHKSUM_RDY : Checksum not ready.
 *  @retval   cUP_LOAD_ERR_CHKSUM_OK : Checksum not OK.   
 */
//----------------------------------------------------------------------------- 

#if defined(CC_MT5396)|| defined(CC_MT5368)
#if (ATD_NOT_USE==FALSE)
static INT32 s4LoadCode_patch(DEMOD_CTX_T *psDemodCtx, UINT8 *u1CodeImage, UINT16 u2CurRomLen, UINT16 u2MaxI2cLen, BOOL fgClk50)
{
UCHAR   ucValue, ucUpCtrl, ii;
UINT16 u2SramSize;
#if !defined(CC_MT5135) //&& !defined(CC_MT5396)
UCHAR   ucI2cAuto;
#endif
//UINT16  u2CurI2cLen;
UINT16  u2CurRamAdr;
//UCHAR   ucI2cAddr;
#if fcLOAD_CODE_TIME
TIME_TICK_T u4TickStart, u4TickCur;
TIME_DIFF_T u4TickCnt;
#endif

#if defined(CC_MT5135) || defined (CC_MT5135DVBT) ||defined(CC_MT5396)|| defined(CC_MT5368)
    /* Confirm Load FW Source Code */

    // for 5396 ES SRAM sharing patch
	#if defined(CC_MT5135) || defined (CC_MT5135DVBT)
    DVBT_GetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucUpCtrl, 1);
    if(ucUpCtrl == ccFW_RUN_TAG)
    {
        mcSHOW_POP_MSG(("Have not download code,direct return!\n"));
		return cUP_LOAD_OK;
    }
	#elif defined(CC_MT5396)|| defined(CC_MT5368)
	ucUpCtrl = 0;
	DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
	
	ucUpCtrl = 0x00;
	DVBT_SetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucUpCtrl, 1);
	#endif

    ucUpCtrl = 0;
	DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
	ucUpCtrl = mcBIT(ccpUP_RESTART_CHKSUM) | mcBIT(ccpUP_ROMCODE_CHKSUM);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    for (ii = 0; ii < 8; ii++)
    {
        mcDELAY_MS(10);                        // Unit: ms
        DVBT_GetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
        if (mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_DONE))
            break;
    }
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_DONE))
    {
        mcSHOW_USER_MSG(("Load FW ROM checksum not ready\n"));
        return cUP_LOAD_ERR_ROM_CHKSUM_RDY;
    }
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_OK))
    {
        mcSHOW_USER_MSG(("Load FW ROM checksum not OK\n"));
        return cUP_LOAD_ERR_ROM_CHKSUM_OK;
    }
#endif

//#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT) && !defined(CC_MT5396)&& !defined(CC_MT5368)
    // SRAM clear
    ucUpCtrl = mcBIT(ccpUP_MEM_INIT_DONE);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    mcDELAY_MS(10);

#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT) && !defined(CC_MT5396)&& !defined(CC_MT5368)
    // set ad clock phase for more margin case
    DVBT_GetReg(psDemodCtx, MT5391_REG_PGA_CTRL_1, &ucUpCtrl, 1);
    mcCLR_BIT(ucUpCtrl, 5);
    DVBT_SetReg(psDemodCtx, MT5391_REG_PGA_CTRL_1, &ucUpCtrl, 1);

    if (DVBT_GetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1))
        return cUP_LOAD_ERR_I2C;
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_MEM_INIT_DONE))
    {
        return cUP_LOAD_ERR_HW_RDY;
    }
#endif

    ucUpCtrl = mcBIT(ccpUP_DN_FREQ) | mcBIT(ccpUP_RESET_CHKSUM);  // Disable uP
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    ucValue = 0;
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucValue, 1);

    for (ii = 0; ii < 4; ii ++)
    {
        DVBT_GetReg(psDemodCtx, (UINT16) (MT5391_REG_uP_PNGP_H + ii), &ucValue, 1);
        DVBT_SetReg(psDemodCtx, (UINT16) (MT5391_REG_uP_PNGP_H + ii), &ucValue, 1);
    }

// set max code size.
#if defined(CC_MT5135) || defined (CC_MT5135DVBT) || defined(CC_MT5396)|| defined(CC_MT5368)
    ucValue = 0x9F;
#else
    ucValue = 0x6F;
#endif
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_LPA_H, &ucValue, 1);
    ucValue = 0xFF;
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_LPA_L, &ucValue, 1);

#if !defined(CC_MT5135) //&& !defined(CC_MT5396)
// Turn off I2C auto-increment, no need for spi
    DVBT_GetReg(psDemodCtx, MT5391_REG_I2C_Cfg, &ucI2cAuto, 1);
    mcCLR_BIT(ucI2cAuto, ccpI2C_AUTO_INC);
    DVBT_SetReg(psDemodCtx, MT5391_REG_I2C_Cfg, &ucI2cAuto, 1);
#endif

// Set Load code RAM Starting Addr
#if fcLOAD_CODE_TIME
    mcSHOW_DBG_MSG(("Code Size = %d ", u2CurRomLen));
    mcGET_SYS_TIME(u4TickStart);
    ii = 0;
#endif

    //UINT16 u2SramSize;
#if defined(CC_MT5135) || defined(CC_MT5135DVBT) || defined(CC_MT5396)|| defined(CC_MT5368)
    u2SramSize = 110*1024/10;
#else
    u2SramSize = 0;
#endif
    u2CurRamAdr = u2SramSize;
    ucValue = mcHIGH_BYTE(u2CurRamAdr);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_IRA_H, &ucValue, 1);
    ucValue = mcLOW_BYTE(u2CurRamAdr);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_IRA_L, &ucValue, 1);

    //ucI2cAddr = psDemodCtx->I2cAddress;

    if (DVBT_Loadcode(psDemodCtx, u1CodeImage, u2CurRomLen))
    {
        mcSHOW_POP_MSG(("Download I2C fail! (%d)\n"));
        return 1;
    }
	mcSHOW_POP_MSG(("Download FW code finished!\n"));

#if !defined(CC_MT5135)// && !defined(CC_MT5396)
// Turn on I2C auto-increment, no need for spi
    mcSET_BIT(ucI2cAuto, ccpI2C_AUTO_INC);
    DVBT_SetReg(psDemodCtx, MT5391_REG_I2C_Cfg, &ucI2cAuto, 1);
#endif

    ucUpCtrl = 0;
    mcSET_BIT(ucUpCtrl, ccpUP_RESTART_CHKSUM);
    mcCLR_BIT(ucUpCtrl, ccpUP_MEM_INIT_DONE);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    for (ii = 0; ii < 8; ii++)
    {
        mcDELAY_MS(10);                        // Unit: ms
        DVBT_GetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
        if (mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_DONE))
            break;
    }
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_DONE))
    {
        return cUP_LOAD_ERR_CHKSUM_RDY;
    }
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_OK))
    {
        return cUP_LOAD_ERR_CHKSUM_OK;
    }

    ucUpCtrl = mcBIT(ccpUP_ENABLE);
    if (!fgClk50)
        ucUpCtrl = mcBIT(ccpUP_ENABLE) | mcBIT(ccpUP_DN_FREQ);    // 25 MHz Clock
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);

    // delay for waiting FW initialization done, may have I2C timeout at first
    for (ii = 0; ii < 5; ii++)
    {
        mcDELAY_MS(3);
        DVBT_GetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucValue, 1);
        if (ucValue == ccFW_RUN_TAG)
            break;
    }

#if defined(CC_MT5135) || defined(CC_MT5135DVBT) //||defined(CC_MT5396)
    // enbale HOST_EN for host to be able to access cmd/rsp register
    ucValue = 0x01;
    DVBT_SetReg(psDemodCtx, 0x4A0, &ucValue, 1);
#endif

#if fcLOAD_CODE_TIME
    mcGET_SYS_TIME(u4TickCur);
    u4TickCnt = mcGET_DIFF_TIME(u4TickStart, u4TickCur);
    u4TickCnt = mcCONV_SYS_TIME(u4TickCnt);
    mcSHOW_DBG_MSG((" (%3u ms) ", u4TickCnt));
    if (u4TickCnt > 0)
        return -((INT32) u4TickCnt);
    else
#endif

    return cUP_LOAD_OK;
}
#endif
#endif

BOOL DVBT_FwSwitch(DEMOD_CTX_T *psDemodCtx)
{
//EC_code_dB3330: For MT5396DVBTC demod
#if defined (CC_MT5135) || defined (CC_MT5135DVBT) ||defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882) 
#if defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
	UCHAR aucsldData[cMAX_READ_NUM + 1];
#endif
    UCHAR ucValue;
    UCHAR ucData = 0x00;

	if(!psDemodCtx->psTunerCtx->fgRFTuner)//Legacy tuner
    {
		DVBT_GetReg(psDemodCtx, 0xf62, &ucData, 1);
	    mcCLR_BIT(ucData, 3);
		mcSET_BIT(ucData, 2);
	    DVBT_SetReg(psDemodCtx, 0xf62, &ucData, 1);
    }
	else
	{//Sawless RF by Tuner,IF PGA close loop
		DVBT_GetReg(psDemodCtx, 0xf62, &ucData, 1);
	    mcCLR_BIT(ucData, 3);
		mcCLR_BIT(ucData, 2);
	    DVBT_SetReg(psDemodCtx, 0xf62, &ucData, 1);
		mcSHOW_DBG_MSG(("-----[DVBT]SET RFIF AGC in FW swith!------\n"));
	}
/*
    UCHAR ucUpCtrl = 1;// Enable uP //EC_debug_dB506
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    mcSHOW_DBG_MSG(("enable DVBT UP!\n"));    
    mcDELAY_MS(10);
*/

    #if defined(CC_MT5396)|| defined(CC_MT5368) // for 5396 ES SRAM sharing patch

    #if (ATD_NOT_USE==FALSE)
    UINT8 * pCodeImage=NULL;
    UINT16 u2CodeImageLen;
    //UCHAR ucData = 0x00;

        //Reset SLD REG //Mingsheng110616
      	ucData = 0x00;
	DVBT_SetReg(psDemodCtx, 0xf61, &ucData, 1);
	ucData = 0xff;
	DVBT_SetReg(psDemodCtx, 0xf61, &ucData, 1);

	ucData = 0x00;
	DVBT_SetReg(psDemodCtx, 0xf60, &ucData, 1);
	ucData = 0xff;
	DVBT_SetReg(psDemodCtx, 0xf60, &ucData, 1);
	
	if(psDemodCtx->psTunerCtx->fgRFTuner)//Sawless tuner
    {
        pCodeImage=ucDvbtCodeImage;
        u2CodeImageLen=sizeof(ucDvbtCodeImage);
    }
    else//legacy tuner
    {
        pCodeImage=ucDvbtCodeImageLeg;
        u2CodeImageLen=sizeof(ucDvbtCodeImageLeg);
    }

		mcSHOW_USER_MSG(("Re-download FW start!!\n"));

    if (s4LoadCode_patch(psDemodCtx, pCodeImage,u2CodeImageLen, cMAX_I2C_LEN, TRUE))
    {
        mcSHOW_USER_MSG(("Re-download FW fail!!\n"));
    }

	#endif

	#elif defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
			mccSET_CMD2(aucsldData) = ccCMD_ID_DVBTC_SLD_RESET;
			mccSET_QUEUE2(aucsldData, ccOFST_DVBTC_SLD_RESET_MODE) = 0x02;//0x01:DVBC, 0x02: DVBT
		    mcHOST_CMD(psDemodCtx, aucsldData, 0, ccOFST_DVBTC_SLD_RESET_TSIZE+1);//lei121119
			mcSHOW_USER_MSG(("[DVBT]SLD Reset in FwSwitch()!\n"));	
	#endif	


    DVBT_GetReg(psDemodCtx, MT5391_REG_uP_GP_REG07, &ucValue, 1);
    if(0x02 != ucValue)
    {
        UCHAR aucData[cMAX_READ_NUM + 1], ii;

        mccSET_CMD2(aucData) = ccCMD_ID_DVBTC_SWITCH;
        mccSET_QUEUE2(aucData, ccOFST_DVBTC_SWITCH) = 0x02;//0x01:DVBC, 0x02: DVBT
        mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_DVBTC_SWITCH_SIZE+1);//lei121119

        // delay for waiting FW initialization done, may have I2C timeout at first
        for (ii = 0; ii < 5; ii++)
        {
            mcDELAY_MS(3);
            DVBT_GetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucValue, 1);
            if (ucValue == ccFW_RUN_TAG)
                break;
        }
        mcSHOW_DBG_MSG2(("FW switch to DVBT!"));
    }

	#if 0
	#if defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)
    // RFAGC internal control by tuner, set RFAGC pin to be HiZ
    if(!psDemodCtx->psTunerCtx->fgRFTuner)//Legacy tuner
    {
		DVBT_GetReg(psDemodCtx, 0xf62, &ucData, 1);
	    mcSET_BIT(ucData, 3);
		mcSET_BIT(ucData, 2);
	    DVBT_SetReg(psDemodCtx, 0xf62, &ucData, 1);
    }
	else
	{//Sawless RF by Tuner,IF PGA close loop
		DVBT_GetReg(psDemodCtx, 0xf62, &ucData, 1);
	    mcCLR_BIT(ucData, 3);
		mcCLR_BIT(ucData, 2);
	    DVBT_SetReg(psDemodCtx, 0xf62, &ucData, 1);
	}
	#endif
	#endif
    // set agc parameters
    //DVBT_SetIF(psDemodCtx);     // set IF when FW switch
#endif

    return TRUE;
}

/***********************************************************************/
/*                  Public Functions (not static)                      */
/***********************************************************************/

/**********************************************************************/
/*                  Initialization APIs                               */
/**********************************************************************/
#if 0
char *cMsgUpErr[] =
{
    "",
    cMSG_UP_ERR_I2C,
    cMSG_UP_ERR_HW_RDY,
    cMSG_UP_ERR_CHKSUM_RDY,
    cMSG_UP_ERR_CHKSUM_OK
};
#endif

//----------------------------------------------------------------------------- 
/*
 *  s4LoadCode
 *  Download firmware code.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u1CodeImage  Pointer of firmware code image.
 *  @param  u2CurRomLen  Firmware code size in byte.
 *  @param  u2MaxI2cLen  Maximum I2C length per transfer.
 *  @param  fgClk50  Flag to switch if 48MHz or 24MHz clock is used.
 *  @retval   cUP_LOAD_OK : Load code OK.
 *  @retval   cUP_LOAD_ERR_I2C : I2C error.
 *  @retval   cUP_LOAD_ERR_HW_RDY : HW not ready.
 *  @retval   cUP_LOAD_ERR_CHKSUM_RDY : Checksum not ready.
 *  @retval   cUP_LOAD_ERR_CHKSUM_OK : Checksum not OK.   
 */
//-----------------------------------------------------------------------------
static INT32 s4LoadCode(DEMOD_CTX_T *psDemodCtx, UINT8 *u1CodeImage, UINT16 u2CurRomLen, UINT16 u2MaxI2cLen, BOOL fgClk50)
{
UCHAR   ucValue, ucUpCtrl, ii;
UINT16 u2SramSize;
#if !defined(CC_MT5135) //&& !defined(CC_MT5396)
UCHAR   ucI2cAuto;
#endif
//UINT16  u2CurI2cLen;
UINT16  u2CurRamAdr;
//UCHAR   ucI2cAddr;
#if fcLOAD_CODE_TIME
TIME_TICK_T u4TickStart, u4TickCur;
TIME_DIFF_T u4TickCnt;
#endif

#if defined(CC_MT5135) || defined (CC_MT5135DVBT) ||defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
    /* Confirm Load FW Source Code */

    DVBT_GetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucUpCtrl, 1);
    if(ucUpCtrl == ccFW_RUN_TAG)
    {
        mcSHOW_POP_MSG(("Have not download code,direct return!\n"));
        return cUP_LOAD_OK;
    }

    ucUpCtrl = 0;
	DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);

    ucUpCtrl = mcBIT(ccpUP_RESTART_CHKSUM) | mcBIT(ccpUP_ROMCODE_CHKSUM);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    for (ii = 0; ii < 8; ii++)
    {
        mcDELAY_MS(10);                        // Unit: ms
        DVBT_GetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
        if (mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_DONE))
            break;
    }
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_DONE))
    {
        mcSHOW_USER_MSG(("Load FW ROM checksum not ready\n"));
        return cUP_LOAD_ERR_ROM_CHKSUM_RDY;
    }
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_OK))
    {
        mcSHOW_USER_MSG(("Load FW ROM checksum not OK\n"));
        return cUP_LOAD_ERR_ROM_CHKSUM_OK;
    }
#endif

//#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT) && !defined(CC_MT5396)&& !defined(CC_MT5368)
    // SRAM clear
    ucUpCtrl = mcBIT(ccpUP_MEM_INIT_DONE);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    mcDELAY_MS(10);
 
#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT) && !defined(CC_MT5396) && !defined(CC_MT5368) && !defined(CC_MT5398)&& !defined(CC_MT5880)&& !defined(CC_MT5881)&& !defined(CC_MT5399)&& !defined(CC_MT5890)&& !defined(CC_MT5882)
    // set ad clock phase for more margin case
    DVBT_GetReg(psDemodCtx, MT5391_REG_PGA_CTRL_1, &ucUpCtrl, 1);
    mcCLR_BIT(ucUpCtrl, 5);
    DVBT_SetReg(psDemodCtx, MT5391_REG_PGA_CTRL_1, &ucUpCtrl, 1);

    if (DVBT_GetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1))
        return cUP_LOAD_ERR_I2C;
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_MEM_INIT_DONE))
    {
        return cUP_LOAD_ERR_HW_RDY;
    }
#endif

    ucUpCtrl = mcBIT(ccpUP_DN_FREQ) | mcBIT(ccpUP_RESET_CHKSUM);  // Disable uP
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    ucValue = 0;
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucValue, 1);

    for (ii = 0; ii < 4; ii ++)
    {
        DVBT_GetReg(psDemodCtx, (UINT16) (MT5391_REG_uP_PNGP_H + ii), &ucValue, 1);
        DVBT_SetReg(psDemodCtx, (UINT16) (MT5391_REG_uP_PNGP_H + ii), &ucValue, 1);
    }

// set max code size.
#if defined(CC_MT5135) || defined (CC_MT5135DVBT) || defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)
    ucValue = 0x9F;
#elif defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
    ucValue = 0xAF;
#else
    ucValue = 0x6F;
#endif
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_LPA_H, &ucValue, 1);
    ucValue = 0xFF;
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_LPA_L, &ucValue, 1);

#if !defined(CC_MT5135) //&& !defined(CC_MT5396)
// Turn off I2C auto-increment, no need for spi
    DVBT_GetReg(psDemodCtx, MT5391_REG_I2C_Cfg, &ucI2cAuto, 1);
    mcCLR_BIT(ucI2cAuto, ccpI2C_AUTO_INC);
    DVBT_SetReg(psDemodCtx, MT5391_REG_I2C_Cfg, &ucI2cAuto, 1);
#endif

// Set Load code RAM Starting Addr
#if fcLOAD_CODE_TIME
    mcSHOW_DBG_MSG(("Code Size = %d ", u2CurRomLen));
    mcGET_SYS_TIME(u4TickStart);
    ii = 0;
#endif

    //UINT16 u2SramSize;
#if defined(CC_MT5135) || defined(CC_MT5135DVBT)|| defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
    u2SramSize = 110*1024/10;
#else
    u2SramSize = 0;
#endif
    u2CurRamAdr = u2SramSize;
    ucValue = mcHIGH_BYTE(u2CurRamAdr);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_IRA_H, &ucValue, 1);
    ucValue = mcLOW_BYTE(u2CurRamAdr);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_IRA_L, &ucValue, 1);

    //ucI2cAddr = psDemodCtx->I2cAddress;

    if (DVBT_Loadcode(psDemodCtx, u1CodeImage, u2CurRomLen))
    {
        mcSHOW_POP_MSG(("Download I2C fail! (%d)\n"));
        return 1;
    }
	mcSHOW_POP_MSG(("Download FW code finished!\n"));

#if !defined(CC_MT5135)// && !defined(CC_MT5396)
// Turn on I2C auto-increment, no need for spi
    mcSET_BIT(ucI2cAuto, ccpI2C_AUTO_INC);
    DVBT_SetReg(psDemodCtx, MT5391_REG_I2C_Cfg, &ucI2cAuto, 1);
#endif

    ucUpCtrl = 0;
    mcSET_BIT(ucUpCtrl, ccpUP_RESTART_CHKSUM);
    mcCLR_BIT(ucUpCtrl, ccpUP_MEM_INIT_DONE);
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    for (ii = 0; ii < 8; ii++)
    {
        mcDELAY_MS(10);                        // Unit: ms
        DVBT_GetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
        if (mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_DONE))
            break;
    }
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_DONE))
    {
        return cUP_LOAD_ERR_CHKSUM_RDY;
    }
    if (!mcTEST_BIT(ucUpCtrl, ccpUP_CHKSUM_OK))
    {
        return cUP_LOAD_ERR_CHKSUM_OK;
    }

    ucUpCtrl = mcBIT(ccpUP_ENABLE);
    if (!fgClk50)
        ucUpCtrl = mcBIT(ccpUP_ENABLE) | mcBIT(ccpUP_DN_FREQ);    // 25 MHz Clock
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);

    // delay for waiting FW initialization done, may have I2C timeout at first
    for (ii = 0; ii < 5; ii++)
    {
        mcDELAY_MS(3);
        DVBT_GetReg(psDemodCtx, MT5391_REG_uP_GP_REG06, &ucValue, 1);
        if (ucValue == ccFW_RUN_TAG)
            break;
    }

#if defined(CC_MT5135) || defined(CC_MT5135DVBT) //||defined(CC_MT5396)
    // enbale HOST_EN for host to be able to access cmd/rsp register
    ucValue = 0x01;
    DVBT_SetReg(psDemodCtx, 0x4A0, &ucValue, 1);
#endif

#if fcLOAD_CODE_TIME
    mcGET_SYS_TIME(u4TickCur);
    u4TickCnt = mcGET_DIFF_TIME(u4TickStart, u4TickCur);
    u4TickCnt = mcCONV_SYS_TIME(u4TickCnt);
    mcSHOW_DBG_MSG((" (%3u ms) ", u4TickCnt));
    if (u4TickCnt > 0)
        return -((INT32) u4TickCnt);
    else
#endif

    return cUP_LOAD_OK;
}

//----------------------------------------------------------------------------- 
/*
 *  vDVBTGetStatus
 *  Get demod status and update demod related context.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void vDVBTGetStatus(DEMOD_CTX_T *psDemodCtx)
{
//UCHAR   ucValue = 0;
UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_STATUS1;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_STATUS1_SIZE, 1))
    {   
        // Signal 
        psDemodCtx->s1IfAgc = (S8)mccGET_QUEUE(aucData, ccOFST_DEMOD_STATUS1_IF_AGC);
        // state
        psDemodCtx->u1ControlStatus = mccGET_QUEUE(aucData, ccOFST_DEMOD_STATUS1_SC_STATE);
        psDemodCtx->fgAgcLock = mccGET_QUEUE(aucData, ccOFST_DEMOD_STATUS1_AGC_LOCK);
        // removed for Toolx only, 080826, JC
        //if (psDemodCtx->fgAgcLock == FALSE)
        //  psDemodCtx->u1ControlStatus = 0;
        // MD state
        psDemodCtx->ucMdFftMode = mccGET_QUEUE(aucData, ccOFST_DEMOD_STATUS1_MD_FFTMODE);
        // TPS state    
        psDemodCtx->fgTpsLock = mccGET_QUEUE(aucData, ccOFST_DEMOD_STATUS1_TPS_LOCK);
        // TS state
        psDemodCtx->fgTsLock = mccGET_QUEUE(aucData, ccOFST_DEMOD_STATUS1_TS_LOCK);
        // RSSI
        psDemodCtx->u1Rssi = mccGET_QUEUE(aucData, ccOFST_DEMOD_STATUS1_RSSI);
    }
}

//----------------------------------------------------------------------------- 
/*
 *  vDVBTGetInfo
 *  Get demod information and update demod related context.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void vDVBTGetInfo(DEMOD_CTX_T *psDemodCtx)
{
UINT8   aucData[cMAX_READ_NUM + 1];
UINT8   uc_data[4];
#if defined(CC_MT5135) || defined(CC_MT5135DVBT) 
UINT8 ucTemp, ucTemp1;
#elif defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
UINT32 ucTmep2=0x00;
#endif


    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_INFO3;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_INFO3_SIZE, 1))
    {
        //*********************  AGC  ***********************
        //psDemodCtx->s1RfAgc = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO3_AGC_RF_OP2);
        //psDemodCtx->s1IfAgc = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO3_AGC_IF_OP2);

        //**************** Pre-Viterbi BER *********************
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO3_PREV_BER0);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO3_PREV_BER1);
        uc_data[2] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO3_PREV_BER2);

        psDemodCtx->u2VdTotBit = mcUNSIGN_2BYTE(uc_data[2], uc_data[1], 8, 8);//*16;
        psDemodCtx->u2VdErrBit = (UINT16)uc_data[0];//*4;
    }

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_INFO4;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_INFO4_SIZE, 1))
    {
        //corrected error bits
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO4_RS_COR_BIT0);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO4_RS_COR_BIT1);
        uc_data[2] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO4_RS_COR_BIT2);
        psDemodCtx->u4CorrBit = uc_data[0];
        psDemodCtx->u4CorrBit += (U32)mcUNSIGN_2BYTE(uc_data[2], uc_data[1], 8, 8) * 256;
        //total error packets
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO4_RS_ERR_PKT0);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO4_RS_ERR_PKT1);
        psDemodCtx->u2ErrorPkt = (UINT16)mcUNSIGN_2BYTE(uc_data[1], uc_data[0], 8, 8);  
        //total packets
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO4_RS_TOT_PKT0);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO4_RS_TOT_PKT1);
        psDemodCtx->u2TotalPkt = (U16)mcUNSIGN_2BYTE(uc_data[1], uc_data[0], 8, 8);
    }

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_INFO6;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_INFO6_SIZE, 1))
    {
        //***************** CFO Initial *********************
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO6_IFS_ADJ_LO);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO6_IFS_ADJ_HI);
        psDemodCtx->s2Ifo = (S16)mcSIGN_2BYTE(uc_data[1], uc_data[0], 3, 8);  // 11 bits for 5391

        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO6_MD_STATUS0);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO6_MD_STATUS1);
        psDemodCtx->s2Ffo = (S16)mcSIGN_2BYTE(uc_data[0], uc_data[1], 4, 8);
        //***************** CFO Tracking *********************
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO6_FTT_LF_FREQ0);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO6_FTT_LF_FREQ1);
        uc_data[2] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO6_FTT_LF_FREQ2);
        psDemodCtx->s4Cfo = uc_data[0];
        psDemodCtx->s4Cfo += (S32)mcSIGN_2BYTE(uc_data[2], uc_data[1], 7, 8)*256;
    }

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_INFO10;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_INFO10_SIZE, 1))
    {
        // SNR, snr*512
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO10_SNR_CSI_L);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO10_SNR_CSI_H);
        psDemodCtx->s2Snr = (S16) mcSIGN_2BYTE(uc_data[1], uc_data[0], 8, 8);
        // Cell ID
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO10_CID_L);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO10_CID_H);
        psDemodCtx->u2CellId = (U16) mcUNSIGN_2BYTE(uc_data[1], uc_data[0], 8, 8);
        // wideband power, inband power (for silicon tuner)
        psDemodCtx->m_s1AciPow = (S8)mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO10_RFARC_WBPD);
        psDemodCtx->m_s1InbPow = (S8)mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO10_RFARC_INB);
    }
//EC_code_dB3330: For MT5396DVBTC demod
#if defined(CC_MT5135) || defined(CC_MT5135DVBT)||defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882) 
    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_INFO12;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_INFO12_SIZE, 1))
    {
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO12_SLD_PRA_RFAGC_CTRL_WORD_H);
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO12_SLD_PRA_RFAGC_CTRL_WORD_L);
        psDemodCtx->s2SldPraRfAgc = (S16) mcSIGN_2BYTE(uc_data[1], uc_data[0], 8, 5);

        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO12_SLD_PRA_IFAGC_CTRL_WORD_H);
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO12_SLD_PRA_IFAGC_CTRL_WORD_L);
        psDemodCtx->s2SldPraIfAgc = (S16) mcSIGN_2BYTE(uc_data[1], uc_data[0], 8, 5);

        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO12_SLD_PRA_GAIN_INDEX);
        psDemodCtx->ucSldPraGainIdx = mcGET_FIELD(uc_data[0], 0x1f, 0);
    }

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_INFO13;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_INFO13_SIZE, 1))
    {
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO13_SLD_PRA_MAG_REF_OUT_H);
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO13_SLD_PRA_MAG_REF_OUT_L);
        psDemodCtx->s2SldPraOut = (S16) mcSIGN_2BYTE(uc_data[1], uc_data[0], 3, 8);
    }
//MT5135:1.62V<--->752(10bit)<-->188(8bit)
//MT5396/68:2.8V<---->0x3FF;
//RF_AGC_T*7.5/(15+7.5)=RSSI;
//127/100=1.27=(2.8/1023)*(752/1.62)
//510/100=5.10=(2.8/255)*(752/1.62)
#if defined(CC_MT5135) || defined(CC_MT5135DVBT) 
    //UINT8 ucTemp, ucTemp1;
    DVBT_GetReg(psDemodCtx, 0xEE0, &ucTemp, 1);
    mcSET_BIT(ucTemp, 7);
    mcSET_BIT(ucTemp, 6);
    DVBT_SetReg(psDemodCtx, 0xEE0, &ucTemp, 1);
    DVBT_GetReg(psDemodCtx, 0xEE5, &ucTemp, 1);
    DVBT_GetReg(psDemodCtx, 0xEE6, &ucTemp1, 1);
    DVBT_GetReg(psDemodCtx, 0xEE5, &ucTemp, 1);
    psDemodCtx->u2RfAgcRssi = ((UINT16)ucTemp)<<2 | (ucTemp1&0x03);
#elif defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
	//UINT32 ucTmep2=0x00;
    ucTmep2=PDWNC_ReadServoADCChannelValue(fcRFAGC_RSSI_AD_NUM);
	#if defined(CC_MT5396)|| defined(CC_MT5368)
    psDemodCtx->u2RfAgcRssi = (S16)(ucTmep2*127/100);
	#elif defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
	psDemodCtx->u2RfAgcRssi = (S16)(ucTmep2*510/100);
	#endif
    mcSHOW_DBG_MSG3((" ucTmep2=%d, u2RfAgcRssi=%d\n ", ucTmep2,psDemodCtx->u2RfAgcRssi));
#endif
   
#else
    psDemodCtx->s2SldPraRfAgc = (S16) PDWNC_ReadServoADCChannelValue(fcRFAGC_RSSI_AD_NUM);

    psDemodCtx->s2SldPraIfAgc = (S16) psDemodCtx->s1IfAgc;

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_REG;
    mccSET_QUEUE2(aucData, ccOFST_REG_NUM) = 1;
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_L) = mcLOW_BYTE( MT5391_REG_DAGC_LF_GAIN0);
    mccSET_QUEUE2(aucData, ccOFST_REG1_ADDR_H) = mcHIGH_BYTE(MT5391_REG_DAGC_LF_GAIN0);
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_REG1_SIZE, ccOFST_REG1_SIZE+1))
    {
         psDemodCtx->s2SldPraOut = (S16) mccGET_QUEUE(aucData, ccOFST_REG1_DATA);
    }
#endif
}

//----------------------------------------------------------------------------- 
/*
 *  vDVBTGetPara
 *  Get demod system parameters and update demod related context.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void vDVBTGetPara(DEMOD_CTX_T *psDemodCtx)
{
UINT8   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_INFO1;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_INFO1_SIZE, 1))
    {
        psDemodCtx->u1Ver1    = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_VER1);
        psDemodCtx->u1Ver0    = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_VER0);
        psDemodCtx->u1Fft     = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_MD_STATUS0), 
                                            MT5391_MASK_MD_FFT_MODE, 6);
        psDemodCtx->u1GI      = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_MD_STATUS0), 
                                            MT5391_MASK_MD_GI_MODE, 4);
        psDemodCtx->u1CR      = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_TPS_REG5), 
                                            MT5391_MASK_SYS_CR, 5);
        psDemodCtx->u1Mod     = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_TPS_REG0), 
                                            MT5391_MASK_TPS_CON, 0);
        psDemodCtx->u1Hier    = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_TPS_REG0), 
                                            MT5391_MASK_TPS_HIER, 2);
        psDemodCtx->u1HpLp    = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_TPS_REG1), 
                                            MT5391_MASK_TPS_HP_sel, 6);
        psDemodCtx->u1LpCR    = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_TPS_REG1), 
                                            MT5391_MASK_TPS_LP_CR, 3);
        psDemodCtx->u1HpCR    = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_TPS_REG1),
                                            MT5391_MASK_TPS_HP_CR, 0);
        psDemodCtx->u1Indepth = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_TPS_REG0),
                                            MT5391_MASK_TPS_INDEPTH, 4);
        psDemodCtx->u1Bw      = mcGET_FIELD(mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO1_CHANL_SEL),
                                            MT5391_MASK_CHANL_SEL, 0);  
    }
}
//----------------------------------------------------------------------------- 
/*
 *  vDVBTSetTunerSSICond
 *  Set Tuner SSI Condition.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------

void vDVBTSetTunerSSICond(DEMOD_CTX_T *psDemodCtx)
{
    //INT16 InOutVal[5];
    INT16 InOutVal[6];

    //if(DVBT_GetSQI(psDemodCtx) > 2)/* have signal */
    if (psDemodCtx->fgTpsLock)
    {
        InOutVal[0]= (INT16)psDemodCtx->u1Mod;
        InOutVal[1]= (INT16)psDemodCtx->u1CR;

        InOutVal[2]= (INT16)psDemodCtx->u2RfAgcRssi;
        InOutVal[3]= (INT16)psDemodCtx->ucSldPraGainIdx;
        InOutVal[4]= psDemodCtx->s2SldPraOut;
        InOutVal[5]= (INT16)psDemodCtx->u1Bw;
    }
    else/* no signal */
    {
        InOutVal[0]= DVBT_Qam_Mode_Unknow;
        InOutVal[1]= (INT16)psDemodCtx->u1CR;

        InOutVal[2]= (INT16)psDemodCtx->u2RfAgcRssi;
        InOutVal[3]= (INT16)psDemodCtx->ucSldPraGainIdx;
        InOutVal[4]= psDemodCtx->s2SldPraOut;
        InOutVal[5]= (INT16)psDemodCtx->u1Bw;
        mcSHOW_DBG_MSG(("vDVBTSetTunerSSICond: TPS unlock, no signal\n"));
    }
    //mcSHOW_DBG_MSG(("DVBT: Mod=%d, Code Rate=%d, SLD_RFAGC=%d, SLD_IFAGC=%d, Legacy_Index=%d\n",InOutVal[0],InOutVal[1],InOutVal[2],InOutVal[3],InOutVal[4]));
    ITuner_OP( ITunerGetCtx(), itSetSSICond,0, &InOutVal);
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_UpdateInfo
 *  Get demod status, information and system parameters 
 *  and update demod related context.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void DVBT_UpdateInfo(DEMOD_CTX_T *psDemodCtx)
{
    vDVBTGetStatus(psDemodCtx);
    vDVBTGetInfo(psDemodCtx);
    vDVBTGetPara(psDemodCtx);

    vDVBTSetTunerSSICond(psDemodCtx);

}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_TunerI2c
 *  Switch tuner bypass mode 
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  fgSwitchOn  Flag to switch bypass mode on/off (TRUE: ON, FALSE: OFF)
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void DVBT_TunerI2c(DEMOD_CTX_T *psDemodCtx, BOOL fgSwitchOn)
{
UCHAR   aucData[cMAX_READ_NUM + 1];         // For Host Cmd

    if (fgSwitchOn)                         // Access Tuner
    {
        mccSET_CMD2(aucData) = ccCMD_ID_TUNER_I2C_ONOFF;
        mccSET_QUEUE2(aucData, ccOFST_TUNER_I2C_ONOFF) = 1;
        if (psDemodCtx->ucEnFpga)
            mccSET_QUEUE2(aucData, ccOFST_TUNER_I2C_DEGLITCH) = 0x04; // FPGA:0x04
        else
            mccSET_QUEUE2(aucData, ccOFST_TUNER_I2C_DEGLITCH) = 0x07; // ASIC:0x07
        mccSET_QUEUE2(aucData, ccOFST_TUNER_I2C_PULLUP_DEL) = 0x50; // tune for MT5391 ASIC
    }
    else                                    // Bypass Tuner
    {
        mccSET_CMD2(aucData) = ccCMD_ID_TUNER_I2C_ONOFF;
        mccSET_QUEUE2(aucData, ccOFST_TUNER_I2C_ONOFF) = 0;
        mccSET_QUEUE2(aucData, ccOFST_TUNER_I2C_DEGLITCH) = 0x07;
        mccSET_QUEUE2(aucData, ccOFST_TUNER_I2C_PULLUP_DEL) = 0x50;
    }

    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_TUNER_I2C_ONOFF_RSIZE, ccOFST_TUNER_I2C_ONOFF_SIZE+1))
    {
        mcDELAY_MS(20);
    }
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_DriverStart
 *  Start demod driver in firmware.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  u1Mon1Sel  Monitor1 driver select. (0: None, 1: Auto-Reacquisition).
 *  @param  u1Mon2Sel  Monitor2 driver select. (0: None, 1: TPS sync, 2: SPS sync auto, 3: SPS sync manual
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void DVBT_DriverStart(DEMOD_CTX_T *psDemodCtx, UINT8 u1Mon1Sel, UINT8 u1Mon2Sel)
{
UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_START_DRIVER;
    // 0:none 
    // 1:Adv ReAcq
    mccSET_QUEUE2(aucData, ccOFST_SET_DRIVER_MON1) = u1Mon1Sel;   
    // 0:none
    // 1:TPS sync
    // 2:SPS sync auto
    // 3:SPS sync manual
    mccSET_QUEUE2(aucData, ccOFST_SET_DRIVER_MON2) = u1Mon2Sel;   
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_DRIVER_SIZE + 1);//lei121119
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_DriverStop
 *  Stop demod driver in firmware.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void DVBT_DriverStop(DEMOD_CTX_T *psDemodCtx)
{
UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_STOP_DRIVER;
    mcHOST_CMD(psDemodCtx, aucData, 0, 1);//lei121119
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetIF
 *  set demod IF input.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.  
 */
//-----------------------------------------------------------------------------
void DVBT_SetIF(DEMOD_CTX_T *psDemodCtx)
{
    UCHAR   ucPara[ccCMD_REG_NUM];
    SPECIFIC_MEMBER_EU_CTX* pEuTunerCtx = &(psDemodCtx->psTunerCtx->specific_member.eu_ctx);

    // set agc parameters
    ucPara[0] = ccCMD_ID_SET_TUNER_PARA1;
    ucPara[1] = pEuTunerCtx->m_aucPara[7];   // IF taget level, 080826, JC
    ucPara[2] = 0x7F;//(psDemodCtx->sTunerCtx.m_aucPara[6] & 0x3F) | 0x40;            // kp, ki; LF_CTRL
    ucPara[3] = mcLOW_BYTE(psDemodCtx->psTunerCtx->u2IF_Freq);   // IF_FREQ_LOW
    ucPara[4] = mcHIGH_BYTE(psDemodCtx->psTunerCtx->u2IF_Freq);  // IF_FREQ_HIGH
    vSetIntfPara(psDemodCtx, ucPara, ccOFST_SET_TUNER_PARA1_SIZE+1);
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_FwPatch
 *  FW ROM code patch for WAD (ignore un-reasonable ifft dist for EM).
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void
 */
//-----------------------------------------------------------------------------
#if defined(CC_MT5396)|| defined(CC_MT5368) || defined(CC_MT5135) || defined (CC_MT5135DVBT)||defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)

#if 0
static void DVBT_FwROMPatch(DEMOD_CTX_T *psDemodCtx)
{
UCHAR ucData;

    ucData = 0x8F;   // low byte of org addr
    DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
    ucData = 0x06;   // high byte of org addr
    DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
    ucData = 0x18;   // low byte of new addr
    DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
    ucData = 0x7F;   // high byte of new addr
    DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
    ucData = 0x01;   // enable index 0
    DVBT_SetReg(psDemodCtx, 0x3E, &ucData, 1);
    ucData = 0x04;   // patch length
    DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);
    ucData = 0x80;   // init done
    DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
}
#else
static void DVBT_FwROMPatch(DEMOD_CTX_T *psDemodCtx)
{
UCHAR ucData;

#if defined(CC_MT5396)|| defined(CC_MT5368) || defined(CC_MT5135) || defined (CC_MT5135DVBT) 


	 ucData = 0x00; // set to patch 0
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0x8F; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x06; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x18; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x04; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x01; // set to patch 1
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0xF9; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x1E; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x1D; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x03; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	ucData = 0x02; // set to patch 2
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0x14; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x1F; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x31; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x03; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x03; // set to patch 3
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0xD5; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x06; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x43; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x03; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x80; // init done
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0x0f; // enable index 0
	 DVBT_SetReg(psDemodCtx, 0x3E, &ucData, 1);
#elif defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)

	 ucData = 0x00; // set to patch 0
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0xF9; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x1E; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x1D; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x03; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	ucData = 0x01; // set to patch 1
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0x14; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x1F; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x31; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x03; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x02; // set to patch 2
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0xD5; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x06; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x43; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x03; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x80; // init done
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0x07; // enable index 0
	 DVBT_SetReg(psDemodCtx, 0x3E, &ucData, 1);

	 #if defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)//GIC patch
	 ucData = 0x0A; // set to patch 10
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0x28; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x09; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x5B; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x05; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x0B; // set to patch 11
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0x39; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x0B; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x6C; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x04; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x0C; // set to patch 12
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0xF6; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x0D; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x7D; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x06; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x0D; // set to patch 13
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0xFE; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x0D; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0x8F; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x05; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

	 ucData = 0x0E; // set to patch 14
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0xCD; // low byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3A, &ucData, 1);
	 ucData = 0x12; // high byte of org addr
	 DVBT_SetReg(psDemodCtx, 0x3B, &ucData, 1);
	 ucData = 0xA0; // low byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3C, &ucData, 1);
	 ucData = 0x7F; // high byte of new addr
	 DVBT_SetReg(psDemodCtx, 0x3D, &ucData, 1);
	 ucData = 0x46; // patch length
	 DVBT_SetReg(psDemodCtx, 0x40, &ucData, 1);

     ucData = 0x80; // init done
	 DVBT_SetReg(psDemodCtx, 0x39, &ucData, 1);
	 ucData = 0x7C; // enable index 10~14
	 DVBT_SetReg(psDemodCtx, 0x3F, &ucData, 1);
	 mcSHOW_DBG_MSG(("Have enable the GIC Patch\n"));
	 
	 #endif

#endif

}
#endif

#endif

//----------------------------------------------------------------------------- 
/*
 *  DVBT_Initialize
 *  Initialize demod context.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucI2cAddress  Demod I2C address.
 *  @param  fgLoadCode  Flag to check if need to downlaod firmware code. Unused.
 *  @retval   DRVAPI_TUNER_OK : OK.
 *  @retval   DRVAPI_TUNER_ERROR : Fail.   
 */
//-----------------------------------------------------------------------------
INT32 DVBT_Initialize(DEMOD_CTX_T *psDemodCtx, UINT8 ucI2cAddress, BOOL fgLoadCode)
{
//UCHAR   ucPara[ccCMD_REG_NUM];
//UCHAR   ii;
//UCHAR   aucData[cMAX_READ_NUM + 1];
UINT8 * pCodeImage=NULL;
UINT16 u2CodeImageLen;
//#if (ATD_NOT_USE==TRUE)
UCHAR ucData = 0x00;
//#endif

//BOOL fgRetStatus = FALSE;


//SPECIFIC_MEMBER_EU_CTX* pEuTunerCtx = &(psDemodCtx->psTunerCtx->specific_member.eu_ctx);

    psDemodCtx->u2ErrorPkt = 0;
    psDemodCtx->u2TotalPkt = 0;
    psDemodCtx->u4CorrBit = 0;
    psDemodCtx->u1Bw = MT5391_BW_8MHz;
    psDemodCtx->fgEn24MClk = FALSE;
    psDemodCtx->ucEnFpga = FALSE;
    psDemodCtx->I2cAddress = ucI2cAddress;
    psDemodCtx->ucConnType = PORT_CFG_MTK;
    psDemodCtx->fgDemodReset = FALSE;
//    psDemodCtx->ucTsIfFormat = 0x8A;   //changed from 0x0A to 0x8A due to MT5360B, and no impact to MT539x and MT5360A
    psDemodCtx->ucTsIfFormat = 0x8E;   // change to Parallel TS output.
    psDemodCtx->ucTsIfCtrl = 0x00;
    psDemodCtx->ucTsIfRate = 0x07;
    psDemodCtx->u1ChSearchMode = CH_SEARCH_SCAN;
    psDemodCtx->fgSelectANIR = TRUE;
    psDemodCtx->u1MdMode = 0xF0;
    psDemodCtx->s1FreqBias40khz = 0;
    psDemodCtx->u1TunerAcqType = ACQ_ACTION_DEFAULT;
    psDemodCtx->i4BerTh = 430;   // JC, 090202

	//psDemodCtx->s2snr_cc= 5;   // lei1110114;
    psDemodCtx->s2snr_cc= 0;   // rongmin121210;

/*  psDemodCtx->sTunerCtx.m_aucPara[ 4] = (U8)( 0);
    psDemodCtx->sTunerCtx.m_aucPara[ 5] = (U8)(-128);
    psDemodCtx->sTunerCtx.m_aucPara[ 8] = (U8)(-31);//(U8)C_U8_DNOS404_MAX_IF_GAIN_SET;
    psDemodCtx->sTunerCtx.m_aucPara[ 9] = (U8)(-97);//(U8)C_U8_DNOS404_MIN_IF_GAIN_SET;
    psDemodCtx->sTunerCtx.m_aucPara[10] = 0;//(U8)C_U8_DNOS404_MAX_RF_GAIN_SET;
    psDemodCtx->sTunerCtx.m_aucPara[11] = 10;//(U8)C_U8_DNOS404_MIN_RF_GAIN_SET;
    psDemodCtx->sTunerCtx.m_aucPara[12] = 50;//(U8)C_U8_DNOS404_IF_GAIN_RANGE;
    psDemodCtx->sTunerCtx.m_aucPara[13] = 30;//(U8)C_U8_DNOS404_RF_GAIN_RANGE;
    psDemodCtx->sTunerCtx.m_aucPara[14] = 26;//C_DNOS404_POWER_CALIBRATE;
*/
    psDemodCtx->m_TunerMode = 0;

//#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT) && !defined(CC_MT5396)  //EC_code_dB3330: For MT5396DVBTC demod
#if (!defined(CC_MT5135) && !defined(CC_MT5135DVBT)) 
    DVBT_ChipInit(psDemodCtx);
	mcSHOW_USER_MSG(("DVBT_chipInit finished\n"));
#endif

//rest SLD before load FW.lei110805
#if defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
#if (ATD_NOT_USE==TRUE)

    //UCHAR ucData = 0x00;
    //Reset SLD REG 
    ucData = 0x00;
	DVBT_SetReg(psDemodCtx, 0xf61, &ucData, 1);
	ucData = 0xff;
	DVBT_SetReg(psDemodCtx, 0xf61, &ucData, 1);

	ucData = 0x00;
	DVBT_SetReg(psDemodCtx, 0xf60, &ucData, 1);
	ucData = 0xff;
	DVBT_SetReg(psDemodCtx, 0xf60, &ucData, 1);
	
#endif
#endif

    if (fgLoadCode)
    {
        if(psDemodCtx->psTunerCtx->fgRFTuner)//Sawless tuner
        {
            pCodeImage=ucDvbtCodeImage;
            u2CodeImageLen=sizeof(ucDvbtCodeImage);
        }
        else//legacy tuner
        {
            pCodeImage=ucDvbtCodeImageLeg;
            u2CodeImageLen=sizeof(ucDvbtCodeImageLeg);
        }

        if (s4LoadCode(psDemodCtx, pCodeImage,u2CodeImageLen, cMAX_I2C_LEN, TRUE))
        {
            return (DRVAPI_TUNER_ERROR);
        }

		//lei111011,for WAD issue;
		ucData = 0x20;
		//fgRetStatus = fgSetFwVars(psDemodCtx,MT5391_SOFTREG_WT_SAME_PEAK_RANGE,&ucData,1);
		fgSetFwVars(psDemodCtx,MT5391_SOFTREG_WT_SAME_PEAK_RANGE,&ucData,1);


		

    #if defined(CC_MT5396)|| defined(CC_MT5368) || defined(CC_MT5135) || defined (CC_MT5135DVBT)||defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
        DVBT_FwROMPatch(psDemodCtx);
    #endif

        // Set TS IF
        DVBT_SetTsIf(psDemodCtx, psDemodCtx->ucTsIfFormat, psDemodCtx->ucTsIfCtrl, psDemodCtx->ucTsIfRate);

        // AGC crrve setting
        //ucPara[0] = ccCMD_ID_SET_TUNER_PARA0;
        //for (ii = 0; ii < 4; ii++)
        //    ucPara[ii+1] = pEuTunerCtx->m_aucPara[ii+2];  // write m_aucPara[2-5]
        //vSetIntfPara(psDemodCtx, ucPara, ccOFST_SET_TUNER_PARA0_SIZE+1);

        // set agc parameters
        //DVBT_SetIF(psDemodCtx);
        /*
        ucPara[0] = ccCMD_ID_SET_TUNER_PARA1;
        ucPara[1] = pEuTunerCtx->m_aucPara[7];   // IF taget level, 080826, JC
        ucPara[2] = 0x7F;//(psDemodCtx->sTunerCtx.m_aucPara[6] & 0x3F) | 0x40;            // kp, ki; LF_CTRL
        ucPara[3] = mcLOW_BYTE(psDemodCtx->psTunerCtx->u2IF_Freq);   // IF_FREQ_LOW
        ucPara[4] = mcHIGH_BYTE(psDemodCtx->psTunerCtx->u2IF_Freq);  // IF_FREQ_HIGH
        vSetIntfPara(psDemodCtx, ucPara, ccOFST_SET_TUNER_PARA1_SIZE+1);
       */
        // set to blind search mode
        vSetChSearchMode(psDemodCtx);

        // Ken, GetVersion for previous host command complete, 090114
        #if 0
        mccSET_CMD2(aucData) = ccCMD_ID_GET_VER;
        if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_VER_SIZE, 1))
        {
            mcSHOW_USER_MSG(("DVBT_Initialize OK!\n"));
        }
        #endif
        mcSHOW_USER_MSG(("DVBT_Initialize OK!\n"));
    }

//#if defined (CC_MT5135) || defined (CC_MT5135DVBT) || defined(CC_MT5396)  //EC_code_dB3330: For MT5396DVBTC demod
#if defined (CC_MT5135) || defined (CC_MT5135DVBT) 
    DVBT_ChipInit(psDemodCtx);
#endif

    return (DRVAPI_TUNER_OK);
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_DemodReset
 *  Demod Reset.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   DRVAPI_TUNER_OK : OK.
 *  @retval   DRVAPI_TUNER_ERROR : Fail.   
 */
//-----------------------------------------------------------------------------
INT32 DVBT_DemodReset(DEMOD_CTX_T *psDemodCtx)
{
UCHAR   aucData[cMAX_READ_NUM + 1];

    if (!psDemodCtx)
        return DRVAPI_TUNER_ERROR;

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_RESET;
    if (!mcHOST_CMD(psDemodCtx, aucData, 0, 1))//lei121119
    {
        return DRVAPI_TUNER_ERROR;
    }

    psDemodCtx->fgDemodReset = TRUE;

    return (DRVAPI_TUNER_OK);
}

/**********************************************************************/
/*                  Query APIs                                        */
/**********************************************************************/

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetIfAgcVol
 *  Get IF AGC voltage.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   (UINT16) IF AGC voltage in mV.   
 */
//-----------------------------------------------------------------------------
UINT16 DVBT_GetIfAgcVol(DEMOD_CTX_T *psDemodCtx)
{
    UINT16 u2IfAgcVol = 0;
    INT32  s4Temp;

    s4Temp = (INT32)(psDemodCtx->s1IfAgc) * 3300;
    s4Temp /= 256;
    u2IfAgcVol = (UINT16)(s4Temp + 1650);

    return u2IfAgcVol;
}


//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetSignalLevel
 *  Get signal level from 0 (lowest) to 100 (highest).
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   (UINT8) 0~100.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetSignalLevel(DEMOD_CTX_T *psDemodCtx)
{
    INT8 s1AgcMax;
    INT8 s1AgcMin;
    INT16 s2SignalStrength;
    SPECIFIC_MEMBER_EU_CTX* pEuTunerCtx = &(psDemodCtx->psTunerCtx->specific_member.eu_ctx);

      
    //s1AgcMax = (INT8)psDemodCtx->sTunerCtx.m_aucPara[4];
    //s1AgcMin = (INT8)psDemodCtx->sTunerCtx.m_aucPara[5];
    s1AgcMax = (INT8)pEuTunerCtx->m_ifAgc_lvl_max;
    s1AgcMin = (INT8)pEuTunerCtx->m_ifAgc_lvl_min;
	mcSHOW_DBG_MSG(("s1AgcMax=%d\n", s1AgcMax));
	mcSHOW_DBG_MSG(("s1AgcMin=%d\n", s1AgcMin));

    if (s1AgcMax != s1AgcMin)
//EC_code_dB3330: For MT5396DVBTC demod
#if defined(CC_MT5135) || defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882) 
        s2SignalStrength = ((INT16)(psDemodCtx->ucSldPraGainIdx-s1AgcMin))*100 / (INT16)(s1AgcMax-s1AgcMin); // IF AGC gain
#else
        s2SignalStrength = ((INT16)(psDemodCtx->s1IfAgc-s1AgcMin))*100 / (INT16)(s1AgcMax-s1AgcMin); // IF AGC gain
#endif
    else
        s2SignalStrength = 0;

    if ( ((INT8)pEuTunerCtx->m_aucPara[2]) > 0)
        s2SignalStrength = 100 - s2SignalStrength;

    //if (psDemodCtx->fgTsLock == TRUE)
    {
        if      (s2SignalStrength < 0)
            return 0;
        else if (s2SignalStrength > 100)
            return 100;
        else
            return (UINT8)s2SignalStrength;
    }
    //return 0;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetSignalSNR
 *  Get signal SNR.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   (UINT16) SNR in 0.1dB.   
 */
//-----------------------------------------------------------------------------
UINT16 DVBT_GetSignalSNR(DEMOD_CTX_T *psDemodCtx)
{
    INT16 s2_data;

    if (psDemodCtx->fgTsLock == TRUE)
    {
//      s2_data = (psDemodCtx->s2Snr) / 512;
        s2_data = (psDemodCtx->s2Snr) / 51; // return value in 0.1 dB
        if (s2_data < 0)
            return 0;
        else
            return (UINT16) s2_data;
    }
    return 0;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetTotPkt
 *  Get total TS packets.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval  (UINT32)total TS packet count.   
 */
//-----------------------------------------------------------------------------
UINT32 DVBT_GetTotPkt(DEMOD_CTX_T *psDemodCtx)  
{
    return (UINT32)psDemodCtx->u2TotalPkt;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetErrPkt
 *  Get error TS packets.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval  (UINT32)error TS packet count.   
 */
//-----------------------------------------------------------------------------
UINT32 DVBT_GetErrPkt(DEMOD_CTX_T *psDemodCtx)  
{
    return (UINT32)psDemodCtx->u2ErrorPkt;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetPER
 *  Get TS packet error rate.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   (INT32) PER*10^5.   
 */
//-----------------------------------------------------------------------------
INT32 DVBT_GetPER(DEMOD_CTX_T *psDemodCtx)  // return value = PER*10^5
{
    INT32 RSTotPkt, RSErrPkt;

    RSTotPkt = (INT32)psDemodCtx->u2TotalPkt;
    RSErrPkt = (INT32)psDemodCtx->u2ErrorPkt;

    if (RSTotPkt <= 0)
        return -1;
    else if (RSErrPkt > 21000) // to prevent *100000 overflow, 21276 pkts/sec when 32Mbps 
        return (INT32) (((RSErrPkt * 10000) / RSTotPkt) *10);
    else
        return (INT32) ((RSErrPkt * 100000) / RSTotPkt);
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetTpsLock
 *  Get TPS lock.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   TRUE : Lock.
 *  @retval   FALSE : Unlock.   
 */
//-----------------------------------------------------------------------------
BOOL DVBT_GetTpsLock(DEMOD_CTX_T *psDemodCtx)
{
    return psDemodCtx->fgTpsLock;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetTsLock
 *  Get TS lock.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   TRUE : Lock.
 *  @retval   FALSE : Unlock.   
 */
//-----------------------------------------------------------------------------
BOOL DVBT_GetTsLock(DEMOD_CTX_T *psDemodCtx)
{
    return psDemodCtx->fgTsLock;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetRfAgcWidebandPow
 *  Get wide-band power.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   (INT8) value.   
 */
//-----------------------------------------------------------------------------
INT8 DVBT_GetRfAgcWidebandPow(DEMOD_CTX_T *psDemodCtx)
{
    return psDemodCtx->m_s1AciPow;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetCellId
 *  Get Cell ID.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   (UINT16) Cell ID.   
 */
//-----------------------------------------------------------------------------
UINT16 DVBT_GetCellId(DEMOD_CTX_T *psDemodCtx)
{
    return psDemodCtx->u2CellId;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetFreqOffset_kHz
 *  Get frequency offset in kHz.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   (INT32) freq_offset * 256.   
 */
//-----------------------------------------------------------------------------
INT32 DVBT_GetFreqOffset_kHz(DEMOD_CTX_T *psDemodCtx)
{
    S32 s4_data;
    U8  Nfft, Mt5391_BW;

    if (!psDemodCtx)
        return 0;
    
    // CFO Tracking
    s4_data = psDemodCtx->s4Cfo << 4;
    // IFO Initial
    s4_data += ((S32)psDemodCtx->s2Ifo << 18);
    // FFO Initial
    s4_data += ((S32)psDemodCtx->s2Ffo << 6);

    switch (psDemodCtx->u1Bw)
    { 
        case 0:  Mt5391_BW = 6;  break;
        case 1:  Mt5391_BW = 7;  break;
        case 2:  Mt5391_BW = 8;  break;
        case 3:  Mt5391_BW = 5;  break;
        default: Mt5391_BW = 8;  break;
    }

    switch (psDemodCtx->u1Fft)
    {
        case 0: Nfft = 2;   break;
        case 1: Nfft = 8;   break;
        case 2: Nfft = 4;   break;
        default:Nfft = 1;   break;
    }
    s4_data = s4_data * Mt5391_BW / Nfft *2/1835;

    return (-s4_data);
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetBW
 *  Get channel bandwidth.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   0 : 6M.
 *  @retval   1 : 7M.
 *  @retval   2 : 8M.
 *  @retval   3 : 5M.
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetBW(DEMOD_CTX_T *psDemodCtx)
{
    return (UINT8) psDemodCtx->u1Bw;
}

//----------------------------------------------------------------------------- 
/*
 *  vSetIntfPara
 *  Set host command interface API.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  para  Pointer of parameters buffer. (para[0] : CmdId, para[1~(len-1)] : parameters).
 *  @param  len  Length of parameters
 *  @retval   void.
 */
//-----------------------------------------------------------------------------
static void vSetIntfPara(DEMOD_CTX_T *psDemodCtx, UCHAR *para, UCHAR len)
{
UCHAR   aucData[cMAX_READ_NUM + 1];
UCHAR   ii;

    if (len > 8) { // for klocwork warning
        return;
    }

    mccSET_CMD2(aucData) = para[0];
    if (len > 1)
    {
        for (ii = 0; ii < (len-1); ii++)
            mccSET_QUEUE2(aucData, ii) = para[ii+1];
    }

    mcHOST_CMD(psDemodCtx, aucData, 0, len);
}

//----------------------------------------------------------------------------- 
/*
 *  vSetChSearchMode
 *  Set channel search mode according to demod context.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   void.
 */
//-----------------------------------------------------------------------------
static void vSetChSearchMode(DEMOD_CTX_T *psDemodCtx)
{
    UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_SET_CH_SEARCH;
    mccSET_QUEUE2(aucData, ccOFST_SET_CH_SEARCH_MODE)     = psDemodCtx->u1ChSearchMode;
    mccSET_QUEUE2(aucData, ccOFST_SET_CH_SEARCH_MD_MODE)  = psDemodCtx->u1MdMode;
    mccSET_QUEUE2(aucData, ccOFST_SET_CH_SEARCH_TPS_CR)   = psDemodCtx->u1TpsCr;
    mccSET_QUEUE2(aucData, ccOFST_SET_CH_SEARCH_TPS_CONS) = psDemodCtx->u1TpsCons;
    mccSET_QUEUE2(aucData, ccOFST_SET_CH_SEARCH_TPS_HIER) = psDemodCtx->u1TpsHier;
    mccSET_QUEUE2(aucData, ccOFST_SET_CH_SEARCH_FREQ_BIAS_40KHZ) = psDemodCtx->s1FreqBias40khz;
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_CH_SEARCH_SIZE + 1);
}

//----------------------------------------------------------------------------- 
/*
 *  vEnable24MHzClk
 *  Enable 24MHz related settings of demod.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucBW  Channel bandwidth.
 *  @retval   void.
 */
//-----------------------------------------------------------------------------
#if 0
static void vEnable24MHzClk(DEMOD_CTX_T *psDemodCtx, UINT8 ucBW)
{
UCHAR   aucData[cMAX_READ_NUM + 1];
UCHAR   ii;

//                     0x1E, 0x1F, 0x20, 0x21, 0x22, 0x23, 0x32, 0x33, 0x3F, 0x18, 0x19, 0x28
UCHAR uc_data_8M1[] = {0x00, 0x00, 0x40, 0x05, 0x33, 0x02, 0x62, 0x18, 0x48, 0x0C, 0x01, 0x60},
      uc_data_7M1[] = {0x00, 0x00, 0x00, 0x06, 0x33, 0x01, 0x56, 0x55, 0x50, 0x0C, 0x01, 0x50},
      uc_data_6M1[] = {0x00, 0x00, 0x00, 0x07, 0x33, 0x00, 0x4A, 0x92, 0x40, 0x14, 0x01, 0x40},
      uc_data_5M1[] = {0x66, 0x66, 0x66, 0x08, 0x33, 0x03, 0x3D, 0xCF, 0x3C, 0x15, 0x08, 0x30};

    switch (ucBW)
    {
        case MT5391_BW_8MHz:
            mccSET_CMD2(aucData) = ccCMD_ID_SET_BW1;
            for (ii = 0; ii < 7; ii++)
                mccSET_QUEUE2(aucData, ccOFST_SET_BW1_PARA1+ii) = uc_data_8M1[ii];
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_BW1_SIZE + 1);
            
            mccSET_CMD2(aucData) = ccCMD_ID_SET_BW2;
            for (ii = 7; ii < sizeof(uc_data_8M1); ii++)
                mccSET_QUEUE2(aucData, ccOFST_SET_BW2_PARA8+ii-7) = uc_data_8M1[ii];
            mccSET_QUEUE2(aucData, ccOFST_SET_BW2_BW) = ucBW;
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_BW2_SIZE + 1);
            break;
        case MT5391_BW_7MHz:
            mccSET_CMD2(aucData) = ccCMD_ID_SET_BW1;
            for (ii = 0; ii < 7; ii++)
                mccSET_QUEUE2(aucData, ccOFST_SET_BW1_PARA1+ii) = uc_data_7M1[ii];
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_BW1_SIZE + 1);
            
            mccSET_CMD2(aucData) = ccCMD_ID_SET_BW2;
            for (ii = 7; ii < sizeof(uc_data_7M1); ii++)
                mccSET_QUEUE2(aucData, ccOFST_SET_BW2_PARA8+ii-7) = uc_data_7M1[ii];
            mccSET_QUEUE2(aucData, ccOFST_SET_BW2_BW) = ucBW;
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_BW2_SIZE + 1);
            break;
        case MT5391_BW_6MHz:
            mccSET_CMD2(aucData) = ccCMD_ID_SET_BW1;
            for (ii = 0; ii < 7; ii++)
                mccSET_QUEUE2(aucData, ccOFST_SET_BW1_PARA1+ii) = uc_data_6M1[ii];
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_BW1_SIZE + 1);
            
            mccSET_CMD2(aucData) = ccCMD_ID_SET_BW2;
            for (ii = 7; ii < sizeof(uc_data_6M1); ii++)
                mccSET_QUEUE2(aucData, ccOFST_SET_BW2_PARA8+ii-7) = uc_data_6M1[ii];
            mccSET_QUEUE2(aucData, ccOFST_SET_BW2_BW) = ucBW;
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_BW2_SIZE + 1);
            break;
        case MT5391_BW_5MHz:
            mccSET_CMD2(aucData) = ccCMD_ID_SET_BW1;
            for (ii = 0; ii < 7; ii++)
                mccSET_QUEUE2(aucData, ccOFST_SET_BW1_PARA1+ii) = uc_data_5M1[ii];
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_BW1_SIZE + 1);
            
            mccSET_CMD2(aucData) = ccCMD_ID_SET_BW2;
            for (ii = 7; ii < sizeof(uc_data_5M1); ii++)
                mccSET_QUEUE2(aucData, ccOFST_SET_BW2_PARA8+ii-7) = uc_data_5M1[ii];
            mccSET_QUEUE2(aucData, ccOFST_SET_BW2_BW) = ucBW;
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_BW2_SIZE + 1);
            break;
        default:
            break;
    }
}
#endif
//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetBW
 *  Set channel bandwidth.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucBW  Channel bandwidth.
 *  @retval   void.
 */
//-----------------------------------------------------------------------------
void DVBT_SetBW(DEMOD_CTX_T *psDemodCtx, UINT8 ucBW)
{
UCHAR   aucData[cMAX_READ_NUM + 1];
UCHAR   ii;
UCHAR   jj;

UCHAR  uc_iir_coef_8M[] = { 0x36, 0x0C, 0x2A, 0x1B, 0x6F, 0x1F, 
                            0xF1, 0x0C, 0xB6, 0x19, 0x32, 0x14, 
                            0x7E, 0x0D, 0xA4, 0x18, 0xB8, 0x12, 
                            0xE5, 0x0D, 0x20, 0x19, 0x07, 0x11 };
UCHAR  uc_iir_coef_7M[] = { 0xB8, 0x0C, 0xCF, 0x1A, 0xBE, 0x1D, 
                            0x6B, 0x0D, 0x8D, 0x19, 0x6E, 0x13, 
                            0xF5, 0x0D, 0x99, 0x18, 0x2C, 0x12, 
                            0x82, 0x0E, 0xD7, 0x18, 0xB0, 0x10 };
UCHAR  uc_iir_coef_6M[] = { 0x39, 0x0D, 0x6F, 0x1A, 0xEB, 0x1B, 
                            0xDD, 0x0D, 0x62, 0x19, 0xB9, 0x12, 
                            0x61, 0x0E, 0x8D, 0x18, 0xAE, 0x11, 
                            0xD8, 0x0E, 0xCB, 0x18, 0x6B, 0x10 };

UCHAR* uc_iir_coef = uc_iir_coef_8M;


    psDemodCtx->u1Bw = ucBW;

    mccSET_CMD2(aucData) = ccCMD_ID_FAST_SET_BW;
    mccSET_QUEUE2(aucData, ccOFST_FAST_SET_BW_BW) = ucBW;
    mccSET_QUEUE2(aucData, ccOFST_FAST_SET_BW_IIR) = psDemodCtx->fgSelectANIR;
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_FAST_SET_BW_SIZE + 1);//lei121119

    // CCI notch filter coeff.
    if(!psDemodCtx->fgSelectANIR)
    {
        switch (ucBW)
        {
            case MT5391_BW_8MHz:
                uc_iir_coef = uc_iir_coef_8M;
                break;
            case MT5391_BW_7MHz:
                uc_iir_coef = uc_iir_coef_7M;
                break;
            case MT5391_BW_6MHz:
                uc_iir_coef = uc_iir_coef_6M;
                break;
            default:
                uc_iir_coef = uc_iir_coef_8M;
                break;
        }
        for (jj = 0; jj < 4; jj++)
        {
            mccSET_CMD2(aucData) = ccCMD_ID_CCI_NOTCH;
            mccSET_QUEUE2(aucData, ccOFST_CCI_NOTCH_IDX) = jj;
            for (ii = 0; ii < 6; ii++)
                mccSET_QUEUE2(aucData, ccOFST_CCI_NOTCH_IDX+ii+1) = uc_iir_coef[jj*6+ii];
            mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_CCI_NOTCH_RSIZE + 1);
        }       
    }
    // add modified register settings here
    // ...
    
    DVBT_DemodReset(psDemodCtx);

#ifdef CC_SDAL
    // temporarily set target level = 7 for SS platform
    aucData[0] = 0x07;
    DVBT_SetReg(psDemodCtx, 0x1A1, &aucData, 1);
#endif

}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetTsIf
 *  Set TS interface parameters.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  tsif_format  TS interface format.
 *  TsIfFormat:
 *  b7  Reserve
 *  b6  VALID   Active polarity selection of tsif_val
 *      0 -> tsif_val is high active
 *      1 -> tsif_val is low active
 *  b5  ERR Active polarity selection of tsif_err
 *      0 -> tsif_err is high active
 *      1 -> tsif_err is low active
 *  b4  SYNC    Active polarity selection of tsif_sync
 *      0 -> tsif_sync is high active
 *      1 -> tsif_sync is low active
 *  b3  TEI Transport stream error indicator
 *      0 -> TEI bit will not be changed by tsif
 *      1 -> TEI bit will automatic set by tsif 
 *  b2  SP  Parrallel / Serial mode selection
 *      0 -> Serial mode
 *      1 -> Parralle mode
 *  b1  CLK_GATED   Output clock gated selection of tsif_clk
 *      0 -> tsif_clk is gated
 *      1 -> tsif_clk is non-gated
 *  b0  CLK_INV Output clock edge selection of tsif_clk
 *      0 -> tsif_data is valid at positive edge clock
 *      1 -> tsif_data is valid at negative edge clock
 *  @param  tsif_ctrl  TS interface control.
 *  TsIfControl:
 *  b7  Reserve
 *  b6  FRACTIONAL_PKT  Allow MPEG fractional packet generated
 *      0 -> Output packet is always 188 bytes
 *      1 -> Output packet may not be 188 bytes when channel changed
 *  b5  SERIAL_SYNC  Control the width of TSIF_SYNC signal. Only valid in serial mode
 *      0 -> SYNC duration = first 8 bit
 *      1 -> SYNC duration = first 1 bit
 *  b4  DISABLE_HDR  Disable output header 'h47
 *      0 -> Normal
 *      1 -> Disable header 'h47 in TS
 *  b3  DATA_FLIP  Control data flip of TSIF_DATA[7:0]
 *      0 -> Normal
 *      1 -> Data flip of TSIF_DATA[7:0]
 *  b2  ERR_DROP_PKT  Drop packet if error packet occur
 *      0 -> Normal
 *      1 -> Drop packet if TSIF_ERR = 1'b1
 *  b1  ERR_SHORT  Define TSIF_ERR duration
 *      0 -> Normal, TSIF_ERR duration is 188 bytes
 *      1 -> TSIF_ERR duration is 1 byte
 *  b0  ERR_GATED  Define TSIF_ERR gated
 *      0 -> TSIF_ERR is gated by data enable
 *      1 -> TSIF_ERR is not gated between packet
 *  @param  tsif_rate  TS interface clock rate. Output data rate = (48MHz/(TSIF_RATE+1)). The value should be odd number.
 *  @retval   void.
 */
//-----------------------------------------------------------------------------
void DVBT_SetTsIf(DEMOD_CTX_T *psDemodCtx, UCHAR tsif_format, UCHAR tsif_ctrl, UCHAR tsif_rate)
{
UCHAR ucPara[4];

    ucPara[0] = ccCMD_ID_SET_TSIF;
    ucPara[1] = tsif_format;
    ucPara[2] = tsif_ctrl;
    ucPara[3] = tsif_rate;

    psDemodCtx->ucTsIfFormat = ucPara[1];
    psDemodCtx->ucTsIfCtrl = ucPara[2];
    psDemodCtx->ucTsIfRate = ucPara[3];
    vSetIntfPara(psDemodCtx, ucPara, ccOFST_SET_TSIF_SIZE+1);
}

//----------------------------------------------------------------------------- 
/** DVBT_SetTsOutputMode
 *  Set TS output mode
 *  @param  fgParallel  set interface to parallel or serial mode. TRUE: Parallel, FALSE: serial
 *  @retval   void.
 */
//-----------------------------------------------------------------------------
void DVBT_SetTsOutputMode(DEMOD_CTX_T *psDemodCtx, BOOL fgParallel)
{
UCHAR ucData;

    DVBT_GetDemodReg(psDemodCtx, MT5391_REG_TSIF_CTRL, &ucData, 1);
    mcSHOW_DBG_MSG(("DVBT_SetTsOutputMode: fgParallel = %d\n", fgParallel));
    mcSHOW_DBG_MSG(("DVBT_SetTsOutputMode: read 0x192 = 0x%02X\n", ucData));

    if (fgParallel)
        ucData |= 0x04;
    else
        ucData &= 0xfB;

    mcSHOW_DBG_MSG(("DVBT_SetTsOutputMode: write 0x192 = 0x%02X\n", ucData));
    DVBT_SetDemodReg(psDemodCtx, MT5391_REG_TSIF_CTRL, &ucData, 1);
}

//----------------------------------------------------------------------------- 
/** DVBT_SetTsPathMode
 *  Set TS path mode
 *  @param  fgEnable  set TS path to tri-state or pass-through. TRUE: pass-through, FALSE: tri-state
 *  @retval   void.
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_SetTsPathMode(DEMOD_CTX_T *psDemodCtx, BOOL fgEnable)
{
#if defined(CC_MT5135) || defined(CC_MT5135DVBT) 
UINT32 u4Temp;

    SPI_SDARead(&u4Temp, 0x0001);
    if (fgEnable)
        u4Temp |= 0x000C0000;
    else
        u4Temp &= 0xFFF3FFFF;
    SPI_SDAWrite(&u4Temp, 0x0001);
//lei_code_110513;	
#elif defined(CC_MT5396) || defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
//add the code here future
#else
UINT32 u4Temp;

    if ((DVBT_GetSyncAfterAcq(psDemodCtx) == DVBT_DEMOD_STATE_UNLOCK) && (fgEnable == TRUE)) {
        mcSHOW_DBG_MSG(("DVBT_SetTsOutputMode : Can't enable TS due to demod unlock\n"));
        return DVBT_DEMOD_STATE_UNLOCK;
    }

    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x408);
    mcSHOW_DBG_MSG(("DVBT_SetTsPathMode: fgEnable = %d\n", fgEnable));
    mcSHOW_DBG_MSG(("DVBT_SetTsPathMode: read 0x408 = 0x%08X\n", u4Temp));

    if (fgEnable)
        u4Temp |= 0x00004000;
    else
        u4Temp &= 0xffffbfff;

    mcSHOW_DBG_MSG(("DVBT_SetTsPathMode: write 0x408 = 0x%08X\n", u4Temp));
    mcSET_SHOW_REG(CKGEN_BASE, 0x408, u4Temp);
#endif
    return DVBT_DEMOD_STATE_LOCK;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetSeachParam
 *  Set system parameters of channel scan or channel up/down mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  search_mode  search mode select. (CH_SEARCH_BLIND : search mode, CH_SEARCH_UPDOWN : channel up/down mode).
 *  @param  mdMode  MD mode select.
 *  b7: Enable 2k mode
 *  b6: Enable 4k mode
 *  b5: Enable 8k mode
 *  [b4:b2] GI
 *   000: 1/32
 *   001: 1/16
 *   010: 1/8
 *   011: 1/4
 *  [b1:b0] Spectrum inversion mode
 *   01: inverted
 *   10: non-inverted
 *  @param  tpsCr  TPS Code Rate.
 *  b7: 0
 *  b6: 0
 *  [b5:b3] TPS LP code rate info
 *   000: 1/2
 *   001: 2/3
 *   010: 3/4
 *   011: 5/6
 *   100: 7/8
 *   101~111: Reserved
 *  [b2:b0] TPS HP code rate info
 *   000: 1/2
 *   001: 2/3
 *   010: 3/4
 *   011: 5/6
 *   100: 7/8
 *   101~111: Reserved
 *  @param  tpsCons  TPS constellation.
 *  0: QPSK
 *  1: 16QAM
 *  2: 64QAM
 *  Other values: Reserved
 *  @param  tpsHier  TPS hierarchy.
 *  0: native, non-hierarchy
 *  1: native, alpha = 1
 *  2: native, alpha = 2
 *  3: native, alpha = 4
 *  4: indepth, non-hierarchy
 *  5: indepth, alpha = 1
 *  6: indepth, alpha = 2
 *  7: indepth, alpha = 4
 *  Other values: Reserved
 *  @param  freqBias_40kHz  Frequency bias in 40kHz. (-18~+18).
 *  @retval   void.
 */
//-----------------------------------------------------------------------------
void DVBT_SetSearchParam(DEMOD_CTX_T *psDemodCtx, UCHAR search_mode, UCHAR mdMode, 
                          UCHAR tpsCr, UCHAR tpsCons, UCHAR tpsHier, INT8 freqBias_40kHz)
{
    psDemodCtx->u1ChSearchMode = search_mode;
    psDemodCtx->u1MdMode  = mdMode;
    psDemodCtx->u1TpsCr   = tpsCr;
    psDemodCtx->u1TpsCons = tpsCons;
    psDemodCtx->u1TpsHier = tpsHier;
    psDemodCtx->s1FreqBias40khz = freqBias_40kHz;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetHpLp
 *  Set HP/LP.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucHpLpSel  HP/LP selection. (EN_HP_DECODE/EN_LP_DECODE).
 *  @retval   void. 
 */
//-----------------------------------------------------------------------------
void DVBT_SetHpLp(DEMOD_CTX_T *psDemodCtx, UCHAR ucHpLpSel)
{
    UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_SET_HPLP;
    mccSET_QUEUE2(aucData, ccOFST_FAST_SET_HPLP) = ucHpLpSel;   
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_FAST_SET_HPLP_TSIZE + 1);//lei121119
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetIndepth
 *  Get inner interleaver mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   0 : native mode.
 *  @retval   1 : indepth mode.
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetIndepth(DEMOD_CTX_T *psDemodCtx)
{
    if (!psDemodCtx)
        return 0;

    return psDemodCtx->u1Indepth;
}


//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetHier
 *  Get hierarchical mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   0 : non-hierarchical.
 *  @retval   1 : hierarchical, alpha = 1.
 *  @retval   2 : hierarchical, alpha = 2.
 *  @retval   3 : hierarchical, alpha = 4.
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetHierMode(DEMOD_CTX_T *psDemodCtx)
{
    if (!psDemodCtx)
        return 0;

    return psDemodCtx->u1Hier;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetHpLp
 *  Get the mode of current decoding stream.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   0 : HP(high priority) stream or non-hierarchical mode.
 *  @retval   1 : LP(low  priority) stream.
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetHpLp(DEMOD_CTX_T *psDemodCtx)
{
    if (!psDemodCtx)
        return 0;

    return psDemodCtx->u1HpLp;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetHier
 *  Get hierarchical mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   DVBT_HIR_PRIORITY_UNKNOWN : unknown type.
 *  @retval   DVBT_HIR_PRIORITY_NONE : non-hierarchical.
 *  @retval   DVBT_HIR_PRIORITY_HIGH : hierarchical, HP stream.
 *  @retval   DVBT_HIR_PRIORITY_LOW  : hierarchical, LP stream.
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetHier(DEMOD_CTX_T *psDemodCtx)
{
    UINT8 u1Hierarchy = DVBT_HIR_PRIORITY_UNKNOWN;

    if (!psDemodCtx)
        return 0;

    if (DVBT_GetHierMode(psDemodCtx) == 0){
        u1Hierarchy = DVBT_HIR_PRIORITY_NONE;
    }
    else{
        if (DVBT_GetHpLp(psDemodCtx) == 0) {
            u1Hierarchy = DVBT_HIR_PRIORITY_HIGH;
        }
        else{
            u1Hierarchy = DVBT_HIR_PRIORITY_LOW;
        }    
    }

    return u1Hierarchy;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetDvbtNotExist
 *  Check if really no DVB-T signal exists.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   TRUE  : It's confirmed that no DVB-T signal exists.   
 *  @retval   FALSE : DVB-T signal exists or it's not confirmed yet.
 */
//-----------------------------------------------------------------------------
BOOL DVBT_GetDvbtNotExist(DEMOD_CTX_T *psDemodCtx)
{
    if (!psDemodCtx)
        return FALSE;   
    
    if ((psDemodCtx->u1ControlStatus > 4) && (psDemodCtx->ucMdFftMode == 3))
        return TRUE;
    else
        return FALSE;
}



//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetPreVBer
 *  Get pre Viterbi BER.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   Pre Viterbi BER * 10^5.   
 */
//-----------------------------------------------------------------------------
INT32 DVBT_GetPreVBer(DEMOD_CTX_T *psDemodCtx) // return value = PreVBer * 10^5
{
    INT32 s4PreVBer;

    if (!psDemodCtx)
        return -1;

    // PreVBer = (VdErrBit*4 / VdTotBit*16)
    // 25000 = 10^5 *4 /16
    #if 0
    if (psDemodCtx->u2VdTotBit <= 0) {
        s4PreVBer = -1;
    }
    else {
        s4PreVBer  = (S32)(psDemodCtx->u2VdErrBit) * 25000;
        s4PreVBer /= (S32)(psDemodCtx->u2VdTotBit);
    }
    #endif
    //after mt5135 and MT5396 ,PreVBer can not supported by IC hw.
    s4PreVBer = DVBT_GetPostVBer(psDemodCtx);
    if( s4PreVBer != -1)
    {
        s4PreVBer = s4PreVBer * 15 / 10;
    }
    return (s4PreVBer);
}



//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetPostVBer
 *  Get post Viterbi BER.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   Post Viterbi BER * 10^7.   
 */
//-----------------------------------------------------------------------------
INT32 DVBT_GetPostVBer(DEMOD_CTX_T *psDemodCtx) // return value = PostVBer * 10^7
{
    INT32 RSTotPkt, RSErrPkt, RSCorrBit;

    if (!psDemodCtx)
        return -1;

    // PostVBer = (RSCorBit + RSErrPkt * ERR_BITS_PER_ERR_PKT) / (RSTotPkt *188*8)
    // 66 = 10^5 / (188*8)
    //6649 = 10^ 7 / (188*8)=50*133

    RSTotPkt = (INT32)psDemodCtx->u2TotalPkt;
    RSErrPkt = (INT32)psDemodCtx->u2ErrorPkt;
    RSCorrBit = (INT32)psDemodCtx->u4CorrBit;

	mcSHOW_DBG_MSG(("RSTotPkt = %d    RSErrPkt = %d    RSCorrBit = %d\n",RSTotPkt,RSErrPkt,RSCorrBit));

    if (RSTotPkt <= 0)
        return (-1);
    else
        //return ( (RSCorrBit + RSErrPkt*ERR_BITS_PER_ERR_PKT) * 66 / RSTotPkt );
        //return ( ((RSCorrBit + RSErrPkt*ERR_BITS_PER_ERR_PKT) * 50.0 / RSTotPkt)*133 );
        return ( (INT32)(((UINT32)((RSCorrBit + RSErrPkt*ERR_BITS_PER_ERR_PKT) * 6649) )/ RSTotPkt ));
        
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetSearchParam
 *  Get and update system parameters of channel scan or channel up/down mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  mdMode  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  tpsCr  Pointer of code rate value.
 *  @param  tpsCons  Pointer of TPS value.
 *  @param  tpsHier  Pointer of hierarchical mode value.
 *  @param  freqBias_40kHz  Pointer of frequency offset in 40kHz .
 *  @retval   void.   
 */
//-----------------------------------------------------------------------------
void DVBT_GetSearchParam(DEMOD_CTX_T *psDemodCtx, UCHAR *mdMode, UCHAR *tpsCr, 
                           UCHAR *tpsCons, UCHAR *tpsHier, INT8 *freqBias_40kHz)
{
    vDVBTGetPara(psDemodCtx);
    vDVBTGetInfo(psDemodCtx);

    *mdMode = 0;
    // FFT
    switch (psDemodCtx->u1Fft)
    {
    case 0:   // 2k
        mcSET_BIT(*mdMode, 7);
        break;
    case 1:   // 8k
        mcSET_BIT(*mdMode, 5);
        break;
    case 2:   // 4k
        mcSET_BIT(*mdMode, 6);
        break;
    default:
        mcSET_BIT(*mdMode, 7);
        break;
    }
    // GI
    mcSET_FIELD(*mdMode, psDemodCtx->u1GI, 0x1C, 2);
    // SI
    mcSET_FIELD(*mdMode, psDemodCtx->u1Si, 0x03, 0);

    *tpsCr = psDemodCtx->u1HpCR;
    mcSET_FIELD(*tpsCr, psDemodCtx->u1LpCR, MT5391_MASK_TPS_LP_CR, 3);

    *tpsCons = psDemodCtx->u1Mod;
    *tpsHier = psDemodCtx->u1Hier;
    *freqBias_40kHz = DVBT_GetFreqOffset_kHz(psDemodCtx)/256/40;
}

/**********************************************************************/
// This function will get SNR immediately from MT5133, you don't need
// to call DVBT_GetInfo in advance
// return value ranges from 0~255 (mapping from 0~31.5dB)
//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetSnrInfo
 *  Get SNR value, need not to call DVBT_GetInfo in advance.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   SNR * 8(dB).   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetSnrInfo(DEMOD_CTX_T *psDemodCtx)
{
UINT8   aucData[cMAX_READ_NUM + 1];
UINT8   uc_data[2];
INT16   s2_data;

    if (!psDemodCtx)
        return 0;

    mccSET_CMD2(aucData) = ccCMD_ID_DEMOD_GET_INFO10;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_DEMOD_INFO10_SIZE, 1))
    {
        // SNR, snr*512
        uc_data[0] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO10_SNR_CSI_L);
        uc_data[1] = mccGET_QUEUE(aucData, ccOFST_DEMOD_INFO10_SNR_CSI_H);
        psDemodCtx->s2Snr = (S16) mcSIGN_2BYTE(uc_data[1], uc_data[0], 8, 8);
    }

    s2_data = (psDemodCtx->s2Snr) / 64;   // 0~255 (0~31.5dB)
    if (s2_data < 0)
        return 0;
    else
        return (UINT8) s2_data;
}

//----------------------------------------------------------------------------- 
/*
 *  can be removed!!!
 */
//-----------------------------------------------------------------------------

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetConnType
 *  Set connection type.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  type  Connection type. (Default is 0).
 *  @retval   void. 
 */
//-----------------------------------------------------------------------------
void DVBT_SetConnType(DEMOD_CTX_T *psDemodCtx, UINT8 type)
{
    psDemodCtx->ucConnType = type;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetPowerMode
 *  Set power mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucMode  Unused.
 *  @retval   0. 
 */
//-----------------------------------------------------------------------------
UCHAR DVBT_SetPowerMode(DEMOD_CTX_T *psDemodCtx, UCHAR ucMode)
{
    return 0;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetTunerMode
 *  Set tuner mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucMode  Unused for can tuner.
 *  @retval   void. 
 */
//-----------------------------------------------------------------------------
void DVBT_SetTunerMode(DEMOD_CTX_T *psDemodCtx, UCHAR ucMode)
{
    psDemodCtx->m_TunerMode = ucMode;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetI2cMasterClock
 *  Set I2C master clock.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  clk_div  clk=48MHz/clk_div, clk_div total 12bits.
 *  @retval   void. 
 */
//-----------------------------------------------------------------------------
// clk = 48MHz/clk_div, clk_div total 12bits
void DVBT_SetI2cMasterClock(DEMOD_CTX_T *psDemodCtx, UINT16 clk_div)
{
UINT16 u2_data = 0;
UCHAR   aucData[cMAX_READ_NUM + 1];

    u2_data = clk_div & 0x0fff;
    mccSET_CMD2(aucData) = ccCMD_ID_I2C_CLK_DIV;
    mccSET_QUEUE2(aucData, ccOFST_I2C_CLK_DIV_H) = mcHIGH_BYTE(u2_data);
    mccSET_QUEUE2(aucData, ccOFST_I2C_CLK_DIV_L) = mcLOW_BYTE( u2_data);
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_I2C_CLK_DIV_SIZE+1);
}

#if 0
//----------------------------------------------------------------------------- 
/*
 *  DVBT_NormalMode
 *  Set Demod back to normal mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   0 : Success.   
 *  @retval   1 : Fail.
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_NormalMode(UINT8 i2cDeviceAddr)
{
UCHAR   ucData = 0;

    // switch to bank 1
    ucData = 1;
    if (ucI2cWrite(i2cDeviceAddr, 0xFF, &ucData, 1))
        return 1;

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0xB4, &ucData, 1))
        return 1;
    mcCLR_BIT(ucData, 3);
    if (ucI2cWrite(i2cDeviceAddr, 0xB4, &ucData, 1))
        return 1;

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0xB5, &ucData, 1))
        return 1;
    mcCLR_BIT(ucData, 7);
    if (ucI2cWrite(i2cDeviceAddr, 0xB5, &ucData, 1))
        return 1;

    mcDELAY_MS(1);

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0xBE, &ucData, 1))
        return 1;
    mcCLR_BIT(ucData, 7);
    if (ucI2cWrite(i2cDeviceAddr, 0xBE, &ucData, 1))
        return 1;

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0x48, &ucData, 1))
        return 1;
    mcSET_BIT(ucData, 6);
    if (ucI2cWrite(i2cDeviceAddr, 0x48, &ucData, 1))
        return 1;
    
    // set TS continuos clock
    // write data
    if (ucI2cRead(i2cDeviceAddr, 0x92, &ucData, 1))
        return 1;
    mcSET_BIT(ucData, 1);
    if (ucI2cWrite(i2cDeviceAddr, 0x92, &ucData, 1))
        return 1;

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0x43, &ucData, 1))
        return 1;
    mcSET_BIT(ucData, 7);
    mcSET_MASK(ucData, 0x07);
    if (ucI2cWrite(i2cDeviceAddr, 0x43, &ucData, 1))
        return 1;

    // switch to bank 0
    ucData = 0;
    if (ucI2cWrite(i2cDeviceAddr, 0xFF, &ucData, 1))
        return 1;
    // write data
    if (ucI2cRead(i2cDeviceAddr, 0x00, &ucData, 1))
        return 1;
    mcSET_BIT(ucData, 0);
    if (ucI2cWrite(i2cDeviceAddr, 0x00, &ucData, 1))
        return 1;

    mcDELAY_MS(20);

    return 0;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_StandbyMode
 *  Set Demod to standby mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   0 : Success.   
 *  @retval   1 : Fail.
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_StandbyMode(UINT8 i2cDeviceAddr)
{
UCHAR   ucPara[4];
UCHAR   ucData = 0;

    // set IF AGC curve
    // switch to bank 1
    ucData = 1;
    if (ucI2cWrite(i2cDeviceAddr, 0xFF, &ucData, 1))
        return 1;
    // write data
    ucPara[0] = 0x20;   // SLP
    ucPara[1] = 0x00;   // INT
    ucPara[2] = 0x80;   // MAX
    ucPara[3] = 0x80;   // MIN
    if (ucI2cWrite(i2cDeviceAddr, 0xAC, ucPara, 4))
        return 1;

    // set TS gated clock
    // write data
    if (ucI2cRead(i2cDeviceAddr, 0x92, &ucData, 1))
        return 1;
    mcCLR_BIT(ucData, 1);
    if (ucI2cWrite(i2cDeviceAddr, 0x92, &ucData, 1))
        return 1;

    // switch to bank 0
    ucData = 0;
    if (ucI2cWrite(i2cDeviceAddr, 0xFF, &ucData, 1))
        return 1;
    // write data
    if (ucI2cRead(i2cDeviceAddr, 0x00, &ucData, 1))
        return 1;
    mcCLR_BIT(ucData, 0);
    if (ucI2cWrite(i2cDeviceAddr, 0x00, &ucData, 1))
        return 1;

    // switch to bank 1
    ucData = 1;
    if (ucI2cWrite(i2cDeviceAddr, 0xFF, &ucData, 1))
        return 1;   
    // write data
    if (ucI2cRead(i2cDeviceAddr, 0x43, &ucData, 1))
        return 1;
    mcCLR_BIT(ucData, 7);
    mcCLR_MASK(ucData, 0x07);
    if (ucI2cWrite(i2cDeviceAddr, 0x43, &ucData, 1))
        return 1;

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0x48, &ucData, 1))
        return 1;
    mcCLR_BIT(ucData, 6);
    if (ucI2cWrite(i2cDeviceAddr, 0x48, &ucData, 1))
        return 1;

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0xBE, &ucData, 1))
        return 1;
    mcSET_BIT(ucData, 7);
    if (ucI2cWrite(i2cDeviceAddr, 0xBE, &ucData, 1))
        return 1;

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0xB5, &ucData, 1))
        return 1;
    mcSET_BIT(ucData, 7);
    if (ucI2cWrite(i2cDeviceAddr, 0xB5, &ucData, 1))
        return 1;

    // write data
    if (ucI2cRead(i2cDeviceAddr, 0xB4, &ucData, 1))
        return 1;
    mcSET_BIT(ucData, 3);
    if (ucI2cWrite(i2cDeviceAddr, 0xB4, &ucData, 1))
        return 1;

    return 0;
}


#endif


//----------------------------------------------------------------------------- 
/*
 *  DVBT_DumpRegisters
 *  Dump Demod registers.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  pucBuf  Pointer of data buffer.
 *  @param  bank_no  Register bank number.
 *  @param  max_i2c_len  Max I2C read byte at one time
 *  @retval   1 : I2C error.
 *  @retval   0 : I2C OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_DumpRegisters(DEMOD_CTX_T *psDemodCtx, UINT8 *buffer, UINT8 bank_no, UINT16 max_i2c_len)
{
UINT16  u2CurI2cLen, u2CurAddr, u2StartAddr = 0;
UINT16  u2CurLen = 256;

    if (!psDemodCtx)
        return 1;
    if (!buffer)
        return 1;
    if (bank_no > 2)
        return 1;

    u2CurAddr = 0;
    u2StartAddr = (UINT16) bank_no << 8;
    while (u2CurLen)
    {
        u2CurI2cLen = u2CurLen;
        if (u2CurI2cLen > max_i2c_len)
            u2CurI2cLen = max_i2c_len;

        if (DVBT_GetReg(psDemodCtx, u2StartAddr + u2CurAddr,
                          buffer + u2CurAddr, u2CurI2cLen))
        {
            return 1;
        }
        u2CurAddr += u2CurI2cLen;
        u2CurLen  -= u2CurI2cLen;
    }

    return 0;
}


//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetNormalMode
 *  Set demod to normal mode.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   1 : I2C error.
 *  @retval   0 : I2C OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_SetNormalMode(DEMOD_CTX_T *psDemodCtx)
{
    UINT8 fgRet = 0;
    UINT8 ucData = 0x00;
    //U32   u4Temp;
#if 1
    mcSHOW_DBG_MSG(("PI DVBT Set Normal Mode!!!\n"));
    u1AfterAcq = 1;
    mcSHOW_DBG_MSG(("DVBT_SetNormalMode : u1AfterAcq = %d\n", u1AfterAcq));

    // power up AD clock
    /*u4Temp = mcRISC_Reg(CKGEN_BASE, 0x1d0);
    u4Temp &= 0xffffff1f;
    mcSET_SHOW_REG(CKGEN_BASE, 0x1d0, u4Temp);  */
    // will set @ DVBT_ChipInit()

    //Move to the beginning of TunerAcq(), Menghau, 090724
    //DVBT_ChipInit();

    // power up dvbt modules (paired with DVBT_Disconnect), 0x302, b'0 = 0
    DVBT_GetReg(psDemodCtx, MT5391_REG_DVBT_PDN, &ucData, 1);
    ucData &= 0xfe;
    DVBT_SetReg(psDemodCtx, MT5391_REG_DVBT_PDN, &ucData, 1);

    //No need in MT5363,  move to ChipInit
    // Enable DVBT and Disable ATD, LC, write 0x1b4 to 0x02
    //mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b0, 0x00000002);
    //mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b4, 0x4001006d);
    //DVBT_GetReg(psDemodCtx, MT5391_REG_ANA_PD_MODE, &ucData, 1);
    //ucData &= 0xEF;   // b'4 = 0
    //DVBT_SetReg(psDemodCtx, MT5391_REG_ANA_PD_MODE, &ucData, 1);

    //set in ATD_Disconnect
    // disbale ATD, reset ATD (0x134 and 0x135)
    //UINT32 u4Temp;
    //u4Temp = mcRISC_Reg(cRISC_ATD_BASE, 0x134);
    //u4Temp &= 0xFFFF0000;
    //mcSET_SHOW_REG(cRISC_ATD_BASE, 0x134, u4Temp);

    /*
    // switch to IFAGC by DVBT demod
    DVBT_GetReg(psDemodCtx, 0x1B6, &ucData, 1);
    ucData |= 0x40;
    DVBT_SetReg(psDemodCtx, 0x1B6, &ucData, 1);
    */

    // switch to RFAGC by tuner (internal ATD use in MT5360A from LC)
    // Removed by Ken for customer use from LC. GPIO may need to be cusomized and use 
    // RVCUST_OptQuery(). Take vResetDemod() in pd_glue.c for one example, 081030
    //GPIO_SetOut(SERVO_GPIO5, 1);

    // switch to DVBT mode
    ucData = 0x02;
    DVBT_SetReg(psDemodCtx, 0x93E, &ucData, 1);

    // enable DVBT modules
    ucData = 0x77;
    DVBT_SetReg(psDemodCtx, MT5391_REG_CORE_CONTROL, &ucData, 1);

// mark for RFAGC internal control by tuner, Ken
/*
#if defined(CC_MT5135) || defined(CC_MT5135DVBT)
    // set RFAGC pin to be output (not GPIO)
    DVBT_GetReg(psDemodCtx, 0xf75, &ucData, 1);
    mcCLR_BIT(ucData, 3);   // gpio control by demod
    mcCLR_BIT(ucData, 2);   // gpio disable
    DVBT_SetReg(psDemodCtx, 0xf75, &ucData, 1);
#endif
*/
    if(psDemodCtx->psTunerCtx->fgRFTuner)//Sawless tuner
    {    // Set IFAGC pad for GPIO control RFAGC switch due to 5365/66 HiZ not perfect
        DVBT_GetReg(psDemodCtx, 0xf74, &ucData, 1);
        mcCLR_BIT(ucData, 3);   // gpio control by demod
        mcSET_BIT(ucData, 2);  // gpio enable
        mcSET_BIT(ucData, 0);  // gpio as output mode
        mcSET_BIT(ucData, 1);  // gpio as output high
        DVBT_SetReg(psDemodCtx, 0xf74, &ucData, 1);
    }
    else
    {    // set IFAGC pin to be normal function for legacy
        DVBT_GetReg(psDemodCtx, 0xf74, &ucData, 1);
        mcCLR_BIT(ucData, 3);   // gpio control by demod
        mcCLR_BIT(ucData, 2);   // gpio disable
        DVBT_SetReg(psDemodCtx, 0xf74, &ucData, 1);

		//lei_code_db110713
		ucData=psDemodCtx->psTunerCtx->uSLD_DefaultPGAIndex;
		DVBT_SetPGAGainIndex(psDemodCtx,ucData);
		mcSHOW_DBG_MSG(("psDemodCtx->sTunerCtx->uSLD_DefaultPGAIndex = 0x%X\n",psDemodCtx->psTunerCtx->uSLD_DefaultPGAIndex));
    }
#endif
    return fgRet;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_Connect
 *  Start demod module to acquire to a channel.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucBW  Channel bandwidth.
 *  @retval   1 : I2C error.
 *  @retval   0 : I2C OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_Connect(DEMOD_CTX_T *psDemodCtx, UINT8 ucBW)
{
    UINT8 fgRet = 0;
#if 1
    mcSHOW_DBG_MSG(("PI DVBT Connect!!\n"));

    // Chip init
    DVBT_ChipInit(psDemodCtx);

    DVBT_FwSwitch(psDemodCtx);

    // stop driver
    DVBT_DriverStop(psDemodCtx);
    //mcDELAY_MS(10);

    fgRet = DVBT_SetNormalMode(psDemodCtx);

    DVBT_SetArCoef(psDemodCtx, 0x3C);

	//Lei130304 for Si2158 normal/ideal test.
	DVBT_SetIfAgcCurve(psDemodCtx);
	DVBT_SetIF(psDemodCtx);

    // stop driver
    //DVBT_DriverStop(psDemodCtx);   
    // set BW
    DVBT_SetBW(psDemodCtx, ucBW);

    DVBT_SetHpLp(psDemodCtx, EN_HP_DECODE);

    // driver start
    DVBT_DriverStart(psDemodCtx, REACQ_AUTO, FAST_SYNC_AUTO);

    //mcDELAY(5);
#endif
    return fgRet;
}


//----------------------------------------------------------------------------- 
/*
 *  DVBT_DisConnect
 *  power down demod module.  
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 */
//-----------------------------------------------------------------------------
VOID DVBT_DisConnect(DEMOD_CTX_T *psDemodCtx)
{
	#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT)    
	#if defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
    U32   u4Temp;
	#endif
    #endif
	UCHAR ucData = 0x00;
	// RFAGC internal control by tuner, set RFAGC pin to be HiZ
	DVBT_GetReg(psDemodCtx, 0xf62, &ucData, 1);
    mcCLR_BIT(ucData, 3);
	mcCLR_BIT(ucData, 2);
    DVBT_SetReg(psDemodCtx, 0xf62, &ucData, 1);
	mcSHOW_USER_MSG(("Set RFGAC and IFAGC to Hiz in DVBT disconnect!!\n"));


    mcSHOW_DBG_MSG(("PI DVBT Disconnect!!\n"));
    u1AfterAcq = 0;
    mcSHOW_DBG_MSG(("DVBT_DisConnect : u1AfterAcq = %d\n", u1AfterAcq));

    // stop driver
    DVBT_DriverStop(psDemodCtx);

    DVBT_SetTsOutput(psDemodCtx, FALSE);

    // disable AGC => AGC = 0V
    DVBT_SetReg(psDemodCtx, MT5391_REG_CORE_CONTROL, &ucData, 1);

    // delay for SB reset, at least one complete TS packet
    #ifdef CC_SUPPORT_STR
    if (Get_STR_Mode() == FALSE)
        mcDELAY_MS(10);
		#else
		    mcDELAY_MS(10);
		#endif
		
#if defined(CC_MT5135) || defined(CC_MT5135DVBT)
// mark for RFAGC internal control by tuner, Ken
/*
    // set RFAGC pin to be HiZ
    DVBT_GetReg(psDemodCtx, 0xf75, &ucData, 1);
    mcCLR_BIT(ucData, 3);   // gpio control by demod
    mcSET_BIT(ucData, 2);  // gpio enable
    mcCLR_BIT(ucData, 0);  // gpio as input mode
    DVBT_SetReg(psDemodCtx, 0xf75, &ucData, 1);
*/
    if(psDemodCtx->psTunerCtx->fgRFTuner)//Sawless tuner
    {    // Set IFAGC pad for GPIO control RFAGC switch due to 5365/66 HiZ not perfect
        DVBT_GetReg(psDemodCtx, 0xf74, &ucData, 1);
        mcCLR_BIT(ucData, 3);   // gpio control by demod
        mcSET_BIT(ucData, 2);  // gpio enable
        mcSET_BIT(ucData, 0);  // gpio as output mode
        mcCLR_BIT(ucData, 1);  // gpio as output low
        DVBT_SetReg(psDemodCtx, 0xf74, &ucData, 1);
    }
    else
    {    // set IFAGC pin to be HiZ for legacy
        DVBT_GetReg(psDemodCtx, 0xf74, &ucData, 1);
        mcCLR_BIT(ucData, 3);   // gpio control by demod
        mcSET_BIT(ucData, 2);  // gpio enable
        mcCLR_BIT(ucData, 0);  // gpio as input mode
        DVBT_SetReg(psDemodCtx, 0xf74, &ucData, 1);
    }
#if 1
    // b[7]: DVBC clk PD, b[6]: DVBT clk PD, b[5]: DVBTC clk PD, b[1:0]: 54M clk select (XTAL/2)
    ucData = 0xC2;
    DVBT_SetReg(psDemodCtx, 0xE51, &ucData, 1);
    // apply 54M clk selection change
    ucData = 0x01;
    DVBT_SetReg(psDemodCtx, 0xE52, &ucData, 1);
    // b[7]: ci_sys_clk power down, b[6:5]: ci_sys test clock selection, b[4:0]: ci_sys clock selection
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE59, &ucData, 1);
    // apply ci_sys clock select
    ucData = 0x01;
    DVBT_SetReg(psDemodCtx, 0xE5A, &ucData, 1);
    // demod216m_ck power down
    ucData = 0x40;
    DVBT_SetReg(psDemodCtx, 0xE53, &ucData, 1);
    // demod86p4m_ck power down
    DVBT_SetReg(psDemodCtx, 0xE55, &ucData, 1);
    // demod36m_ck power down
    DVBT_SetReg(psDemodCtx, 0xE57, &ucData, 1);
    // ?? test_ck0 ??
    DVBT_SetReg(psDemodCtx, 0xE5B, &ucData, 1);

    // Power down of selected pll clock
    // not power down for CI in DVBS case, Ken, 20100609
    //ucData = 0x01;
    //DVBT_SetReg(psDemodCtx, 0xE50, &ucData, 1);
    // Power down of selected dmsspll clock
    DVBT_SetReg(psDemodCtx, 0xE5D, &ucData, 1);
    // Power down of selected dddspll clock
    DVBT_SetReg(psDemodCtx, 0xE5E, &ucData, 1);

    // b[7]: RSSI input buffer power down
    ucData = 0xA0;
    DVBT_SetReg(psDemodCtx, 0xE90, &ucData, 1);
    // b[0]: RSSI ADC power down
    ucData = 0x00;
    DVBT_SetReg(psDemodCtx, 0xE91, &ucData, 1);
    // b[3]: IFTESTBUF power down, b[2]: IFBG power down
    // not power down for CI in DVBS case, Ken, 20100609
    //ucData = 0x0D;
    //DVBT_SetReg(psDemodCtx, 0xE9B, &ucData, 1);
    // b[7]: IF VCO power down, b[6]: IF PLL power down
    // not power down for CI in DVBS case, Ken, 20100609
    //ucData = 0xE7;
    //DVBT_SetReg(psDemodCtx, 0xE9E, &ucData, 1);
    // b[4]: DCPLL1 VCO power down, b[1]: DCPLL1 CP power down

    // AD power down
    // b[0]: ADC PWD DEMOD
    ucData = 0x83;
    DVBT_SetReg(psDemodCtx, 0xE93, &ucData, 1);
    // b[1]: Disable ADC ckgen
    ucData = 0x02;
    DVBT_SetReg(psDemodCtx, 0xE96, &ucData, 1);

    ucData = 0x57;
    DVBT_SetReg(psDemodCtx, 0xEAA, &ucData, 1);
    // b[4]: DCPLL2 VCO power down, b[1]: DCPLL2 CP power down
    DVBT_SetReg(psDemodCtx, 0xEAC, &ucData, 1);
#endif
#elif defined(CC_MT5396)|| defined(CC_MT5368)
    //U32   u4Temp;
    //ADC and PGA power down,Lei110816;
	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x500);
	u4Temp |= 0x00000006;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x500, u4Temp);//bit[2:1]==2'b11,PGA power down

	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x400);
	u4Temp |= 0x00000001;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);//bit[0]=1'b1,ADC power down

#if 0
    UCHAR ucUpCtrl = 0;// Disable uP //EC_debug_dB506
    DVBT_SetReg(psDemodCtx, MT5391_REG_uP_Ctrl, &ucUpCtrl, 1);
    mcSHOW_DBG_MSG(("disable DVBT UP!\n"));    
#endif

#elif defined(CC_MT5398)||defined(CC_MT5399)||defined(CC_MT5882)
    //ADC and PGA power down,Lei110816;
	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x500);
	u4Temp |= 0x00000006;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x500, u4Temp);//bit[2:1]==2'b11,PGA power down

	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x400);
    u4Temp |= 0x00000003;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);//bit[0]=1'b1,ADC power down
    
	
//140417_XJ_Add New ADC power down setting
#elif defined(CC_MT5890)
	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x400);
	u4Temp &= 0xBFFFFFFF;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x400, u4Temp);//	Set 0xf0061400[30]=1'b0;//set RG_DMRX_EN=0
	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x418);
	u4Temp &= 0xFFDFFFFF;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x418, u4Temp);//Set 0xf0061418[21]=1'b0;//set RG_CIC_FLT_EN=0


    /*
    //weile add here for ADC power down 2012.7.4
    u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x504);
    u4Temp |= 0x00080000;                         //bit[19]==1'b1,ADC power down
    mcSET_SHOW_REG(cRISC_ACD_BASE, 0x504, u4Temp);
    */
    
#if 0    
    //weile add here for set IFAGC high-z,2012.7.4
    u4Temp = mcRISC_Reg(cRISC_AGC_BASE, 0x604);
    u4Temp &= 0xFFFFF77F; //0xf000d604, bit[11:7] = 2'b00, set IFAGC high-z
    mcSET_SHOW_REG(cRISC_AGC_BASE, 0x604, u4Temp);

    //weile add here for set RFAGC high-z,2012.7.4
    u4Temp = mcRISC_Reg(cRISC_AGC_BASE, 0x72c);
    u4Temp &= 0xFFFFF3FF; //0xf000d72c, bit[11:10] = 2'b00, set RFAGC high-z
    mcSET_SHOW_REG(cRISC_AGC_BASE, 0x72c, u4Temp);
#endif

#elif defined(CC_MT5880)||defined(CC_MT5881)
	#if 1
	//ADC and PGA power down,Lei110816;
	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x600);
	u4Temp |= 0x00000006;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x600, u4Temp);//bit[2:1]==2'b11,PGA power down
		
	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x500);
	u4Temp |= 0x00000003;
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x500, u4Temp);//bit[0]=1'b1,ADC power down
    
    /*
    //weile add here for ADC power down 2012.7.4
    u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x604);
    u4Temp |= 0x00080000;                         //bit[19]==1'b1,ADC power down
    mcSET_SHOW_REG(cRISC_ACD_BASE, 0x604, u4Temp);
    */
    
#if 0    
    //weile add here for set IFAGC high-z,2012.7.4
    u4Temp = mcRISC_Reg(cRISC_AGC_BASE, 0x608);
    u4Temp &= 0xF3FFFFFF;    //0xf000d608, bit[27:26] = 2'b00, set IFAGC high-z
    mcSET_SHOW_REG(cRISC_AGC_BASE, 0x608, u4Temp);

    //weile add here for set RFAGC high-z,2012.7.4
    u4Temp = mcRISC_Reg(cRISC_AGC_BASE, 0x728);
    u4Temp &= 0xFFFFFF9F;    //0xf000d728, bit[6:5] = 2'b00, set RFAGC high-z
    mcSET_SHOW_REG(cRISC_AGC_BASE, 0x728, u4Temp);
#endif
	#endif
#else
    U32   u4Temp;
    // AD cannot be power down for uP (if no external DTD, such as DVBC)
    // power down AD clock
    //u4Temp = mcRISC_Reg(CKGEN_BASE, 0x1d0);
    //u4Temp |= 0x000000e0;
    //mcSET_SHOW_REG(CKGEN_BASE, 0x1d0, u4Temp);  

    // set demod54m_ck to TVDPLL/10 and demod60m_ck to TVDPLL/9
    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x21c);
    u4Temp &= 0xFFFFFFFc;
    u4Temp |= 0x00000001;
    mcSET_SHOW_REG(CKGEN_BASE, 0x21c, u4Temp);

    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x218);
    u4Temp &= 0xFFFFFFFc;
    u4Temp |= 0x00000001;
    mcSET_SHOW_REG(CKGEN_BASE, 0x218, u4Temp);

    // power down DVBT most modules except CTRL path clock (uP_CLK)
    DVBT_GetReg(psDemodCtx, MT5391_REG_DVBT_PDN, &ucData, 1);
    ucData |= 0x01;
    DVBT_SetReg(psDemodCtx, MT5391_REG_DVBT_PDN, &ucData, 1);

    // power down AD clock (if with external DTD, such as DVBC)
    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x1d0);
    u4Temp |= 0x000000e0;
    mcSET_SHOW_REG(CKGEN_BASE, 0x1d0, u4Temp); 
#endif
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetSync
 *  Get demod lock status.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   DVBT_DEMOD_STATE_UNLOCK : Demod unlock.
 *  @retval   DVBT_DEMOD_STATE_LOCK   : Demod locked.   
 *  @retval   DVBT_DEMOD_STATE_UNKNON : Demod status unknown.
 */
//-----------------------------------------------------------------------------

UINT8 DVBT_GetSync(DEMOD_CTX_T *psDemodCtx)
{
    UINT8 u1DvbtDemodState = DVBT_DEMOD_STATE_UNKNOWN;

    vDVBTGetStatus(psDemodCtx); // update SC state, FFT & TPS lock
    if (DVBT_GetDvbtNotExist(psDemodCtx))
    {
        u1DvbtDemodState = DVBT_DEMOD_STATE_UNLOCK;
    }
    else if (DVBT_GetTpsLock(psDemodCtx) && DVBT_GetTsLock(psDemodCtx))   // to make sure demod is ready for backend
    {
        u1DvbtDemodState = DVBT_DEMOD_STATE_LOCK;
    }

    return u1DvbtDemodState;
}


//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetSyncAfterAcq
 *  Get demod lock status after TunerAcq.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   DVBT_DEMOD_STATE_UNLOCK : Demod unlock.
 *  @retval   DVBT_DEMOD_STATE_LOCK   : Demod locked.   
 *  @retval   DVBT_DEMOD_STATE_UNKNON : Demod status unknown.
 */
//-----------------------------------------------------------------------------

UINT8 DVBT_GetSyncAfterAcq(DEMOD_CTX_T *psDemodCtx)
{
    UINT8 u1DvbtDemodState = DVBT_DEMOD_STATE_UNLOCK;

    if (u1AfterAcq == 1) {
        if (DVBT_GetSync(psDemodCtx)== DVBT_DEMOD_STATE_LOCK) {
            u1DvbtDemodState = DVBT_DEMOD_STATE_LOCK;
        }
    }

    return u1DvbtDemodState;
}


//----------------------------------------------------------------------------- 
/** DVBT_GetSwVer
 *  Get SW version.
 *  @retval   string of SW version.
 */
//-----------------------------------------------------------------------------
CHAR*  DVBT_GetSwVer(void)
{
    return ((CHAR*)MT5391_DVBT_SW_VER);
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetArCoef
 *  Set demod AR coefficient.  
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucData Value of AR coefficient
 *  @retval   1 : I2C error.
 *  @retval   0 : I2C OK.   
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_SetArCoef(DEMOD_CTX_T *psDemodCtx, UINT8 ucData)
{
BOOL fgRetStatus = TRUE;

    fgRetStatus = fgSetFwVars(psDemodCtx, MT5391_REG_VARYING_AUTO_AR_ON, &ucData, 1);

    if (fgRetStatus)
        return 0;
    else
        return 1;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetArCoef
 *  Get demod AR coefficient.  
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   AR value
 */
//-----------------------------------------------------------------------------
UINT8 DVBT_GetArCoef(DEMOD_CTX_T *psDemodCtx, UINT8 *pucData)
{
BOOL fgRetStatus = TRUE;

    fgRetStatus = fgGetFwVars(psDemodCtx, MT5391_REG_VARYING_AUTO_AR_ON, pucData, 1);

    if (fgRetStatus)
        return 0;
    else
        return 1;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetTsFmt
 *  Get demod TS output format.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   
 */
//-----------------------------------------------------------------------------
TS_FMT_T DVBT_GetTsFmt(DEMOD_CTX_T *psDemodCtx)
{
UCHAR    ucData, ucClk;
TS_FMT_T fgTsFmt;

    DVBT_GetReg(psDemodCtx, MT5391_REG_TSIF_CTRL, &ucData, 1);

    if (ucData & 0x04)
        fgTsFmt.SerOrPar = SP_PARALLEL;
    else
        fgTsFmt.SerOrPar = SP_SERIAL;

    if (ucData & 0x01)
        fgTsFmt.ClockPolarity = POL_LOW_ACTIVE;
    else
        fgTsFmt.ClockPolarity = POL_HIGH_ACTIVE;

    if (ucData & 0x02)
        fgTsFmt.fgGatedClock = BOOL_FALSE;
    else
        fgTsFmt.fgGatedClock = BOOL_TRUE;

#if defined(CC_MT5135) || defined(CC_MT5135DVBT)
    UINT32   u4Temp;
    SPI_SDARead(&u4Temp, 0x0004);
    if (u4Temp & 0x00080000)
        fgTsFmt.fgTristate = BOOL_FALSE;
    else
        fgTsFmt.fgTristate = BOOL_TRUE;
//lei_code_110513;
#elif defined(CC_MT5396)|| defined(CC_MT5368)|| defined(CC_MT5398)||defined(CC_MT5880)||defined(CC_MT5881)||defined(CC_MT5399)||defined(CC_MT5890)||defined(CC_MT5882)
	//add the code here future
	fgTsFmt.fgTristate = BOOL_FALSE;
#else
    UINT32   u4Temp;
    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x408);

    if (u4Temp & 0x00004000)
        fgTsFmt.fgTristate = BOOL_FALSE;
    else
        fgTsFmt.fgTristate = BOOL_TRUE;
#endif

    DVBT_GetReg(psDemodCtx, 0x201, &ucClk, 1);
    if (ucData & 0x04)
    {
        /* Parallel */
        fgTsFmt.u4TsClockInKHz = 54000/(ucClk+1);
    }
    else
    {
        /* Serial */
        fgTsFmt.u4TsClockInKHz = 54000*8/(ucClk+1);
    }

    /* In-house DTD demod,  fgExternalDemod is BOOL_FALSE! */
    fgTsFmt.fgExternalDemod = BOOL_FALSE;

    return fgTsFmt;
}

//----------------------------------------------------------------------------- 
/*
 *  DVBT_GetSQI
 *  calculate Signal Quality Indicator.
 *  @param  psDemodCtx  Pointer of context created by DVBT_DemodCtxCreate.
 *  @retval   
 */
//-----------------------------------------------------------------------------
UINT32 DVBT_GetSQI(DEMOD_CTX_T *psDemodCtx)
{
        UINT16 CN_NorDigP1[] =
        {
            51,
            69,
            79,
            89,
            97,
            108,
            131,
            146,
            156,
            160,
            165,
            187,
            202,
            216,
            225,
        };
        UINT16 u2CN_NorDigP1 = 0; 
        UINT16 u2CN_Rec = 0; 
        INT16  i2CN_Rel = 0;
        INT32  i2Post_Viterbi_BER = 0;
        UINT32 u4BER_SQI = 0; 
        UINT32 u4SQI_Indicator = 0;   

        mcSHOW_DBG_MSG(("DVBT_GetSQI: Mode=%d, CR=%d\n", psDemodCtx->u1Mod, psDemodCtx->u1CR));
        
        /* Get NorDigP1 Value */        
        if(psDemodCtx->u1Mod == 0)/*QPSK*/
        {           
            if(psDemodCtx->u1CR == 0)/* Code Rate == 1/2*/  
            {
                u2CN_NorDigP1 = CN_NorDigP1[0];
            }           
            else if(psDemodCtx->u1CR == 1)/* Code Rate == 2/3*/ 
            {
                u2CN_NorDigP1 = CN_NorDigP1[1];
            }
            else if(psDemodCtx->u1CR == 2)/* Code Rate == 3/4*/ 
            {
                u2CN_NorDigP1 = CN_NorDigP1[2];
            }           
            else if(psDemodCtx->u1CR == 3)/* Code Rate == 5/6*/
            {
                u2CN_NorDigP1 = CN_NorDigP1[3];
            }           
            else if(psDemodCtx->u1CR == 4)/* Code Rate == 7/8*/
            {
                u2CN_NorDigP1 = CN_NorDigP1[4];
            }
            else
            {
                mcSHOW_DBG_MSG(("DVBT_GetSQI: Unknown CR"));
                return u4SQI_Indicator;
            }
        }       
        else if(psDemodCtx->u1Mod == 1)/*16QAM*/
        {           
            if(psDemodCtx->u1CR == 0)/* Code Rate == 1/2*/
            {
                u2CN_NorDigP1 = CN_NorDigP1[5];
            }           
            else if(psDemodCtx->u1CR == 1)/* Code Rate == 2/3*/ 
            {
                u2CN_NorDigP1 = CN_NorDigP1[6];
            }           
            else if(psDemodCtx->u1CR == 2)/* Code Rate == 3/4*/ 
            {
                u2CN_NorDigP1 = CN_NorDigP1[7];
            }           
            else if(psDemodCtx->u1CR == 3)/* Code Rate == 5/6*/ 
            {
                u2CN_NorDigP1 = CN_NorDigP1[8];
            }           
            else if(psDemodCtx->u1CR == 4)/* Code Rate == 7/8*/ 
            {
                u2CN_NorDigP1 = CN_NorDigP1[9];
            }
            else
            {
                mcSHOW_DBG_MSG(("DVBT_GetSQI: Unknown CR"));
                return u4SQI_Indicator;
            }
        }       
        else if(psDemodCtx->u1Mod == 2)/* 64QAM */
        {           
            if(psDemodCtx->u1CR == 0)/* Code Rate == 1/2*/
            {
                u2CN_NorDigP1 = CN_NorDigP1[10];
            }           
            else if(psDemodCtx->u1CR == 1)/* Code Rate == 2/3*/
            {
                u2CN_NorDigP1 = CN_NorDigP1[11];
            }           
            else if(psDemodCtx->u1CR == 2)/* Code Rate == 3/4*/
            {
                u2CN_NorDigP1 = CN_NorDigP1[12];
            }           
            else if(psDemodCtx->u1CR == 3)/* Code Rate == 5/6*/
            {
                u2CN_NorDigP1 = CN_NorDigP1[13];
            }           
            else if(psDemodCtx->u1CR == 4)/* Code Rate == 7/8*/
            {
                u2CN_NorDigP1 = CN_NorDigP1[14];
            }
            else
            {
                mcSHOW_DBG_MSG(("DVBT_GetSQI: Unknown CR"));
                return u4SQI_Indicator;
            }
        }
        else
        {     
            mcSHOW_DBG_MSG(("DVBT_GetSQI: Unknown Mode"));
            return u4SQI_Indicator;
        }
        
        /* Get CN_rec Value */      
        u2CN_Rec = DVBT_GetSignalSNR(psDemodCtx);
		if(u2CN_Rec > 0)
		{
			u2CN_Rec = u2CN_Rec - psDemodCtx->s2snr_cc;
		}				
        /* Get Post_BER Value */            
        i2Post_Viterbi_BER = DVBT_GetPostVBer(psDemodCtx);
        /* Get CN_Rel Value */
        i2CN_Rel = u2CN_Rec - u2CN_NorDigP1;
        #if 0
        /* Get BER_SQI Value */
        if(i2Post_Viterbi_BER > 100)
        {
            u4BER_SQI = 0;
        }
        else if((i2Post_Viterbi_BER > 0) && (i2Post_Viterbi_BER <= 100))
        {
            u4BER_SQI = (UINT32)((20*DVBT_LOG10((UINT32)(100000/i2Post_Viterbi_BER))-4000));                        
        }
        else
        {
            u4BER_SQI = 100*100;
        }
        #endif
        /* Get BER_SQI Value */
        if(i2Post_Viterbi_BER > 10000)
        {
            u4BER_SQI = 0;
        }
        else if((i2Post_Viterbi_BER > 0) && (i2Post_Viterbi_BER <= 10000))
        {
            u4BER_SQI = (UINT32)((20*DVBT_LOG10((UINT32)(10000000/i2Post_Viterbi_BER))-4000));                        
        }
        else
        {
            u4BER_SQI = 100*100;
        }
        /* Cal SQI Indicator*/
        if((i2CN_Rel) < -70)
        {
            u4SQI_Indicator = 0;
        }
        else if(((i2CN_Rel) >= -70) && ((i2CN_Rel) < 30))
        {
            u4SQI_Indicator = (UINT32)(((i2CN_Rel + 70) * u4BER_SQI)/10000);
        }
        else if((i2CN_Rel) >= 30)
        {
            u4SQI_Indicator = (UINT32)(u4BER_SQI/100);
        }

        mcSHOW_DBG_MSG(("DVBT_GetSQI: CN_NorDigP1=%d, CN_Rec=%d, BER=%d, SQI=%d\n", u2CN_NorDigP1, u2CN_Rec, i2Post_Viterbi_BER, u4SQI_Indicator));
        
        return u4SQI_Indicator;
}

/***********************************************************************/
CHAR *DVBT_GetVer(DEMOD_CTX_T *psDemodCtx)
{
   CHAR * cString1;
#if fcSHORT_LINUX_INIT
    psDemodCtx->fgUserGetInfo = TRUE;
#endif
    vDVBT_GetAsicVer(psDemodCtx);
#if fcSHORT_LINUX_INIT
    psDemodCtx->fgUserGetInfo = FALSE;
#endif
    ITuner_OP(psDemodCtx->psTunerCtx,itGetVer,0,&cString1);
    mcSHOW_USER_MSG(("%s\n", cString1));

    return NULL;
}
/***********************************************************************/
/*              Public Functions                                       */
/***********************************************************************/
VOID vDVBT_GetAsicVer(DEMOD_CTX_T *psDemodCtx)
{
UCHAR   aucData[cMAX_READ_NUM + 1];         // For Host Cmd
#if defined (CC_MT5135) || defined (CC_MT5135DVBT)
    DVBT_GetDemodReg(psDemodCtx, MT5135_REG_Chip_ID, aucData, 1);
    mcSHOW_USER_MSG(("MT5135 Chip ID: %02x\n", aucData[0]));
#endif

    DVBT_GetDemodReg(psDemodCtx, DVBT_REG_Chip_ID, aucData, 1);
    mcSHOW_USER_MSG(("DVBT Chip ID: %02x\n", aucData[0]));


    mccSET_CMD2(aucData) = ccCMD_ID_GET_VER;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_VER_SIZE, 1))
    {
        mcSHOW_USER_MSG(("FW build date: %02X%02X-%02X%02X\n",
                         mccGET_QUEUE(aucData, ccOFST_VER_YEAR_MONTH), mccGET_QUEUE(aucData, ccOFST_VER_DATE),
                         mccGET_QUEUE(aucData, ccOFST_VER_HOUR), mccGET_QUEUE(aucData, ccOFST_VER_MINUTE)));
    }

	//Mingsheng 110802; add it for FW version control;
	mccSET_CMD2(aucData) = ccCMD_ID_GET_LABEL;
    if (mcHOST_CMD(psDemodCtx, aucData, ccOFST_LABEL_SIZE, 1))
    {
        mcSHOW_USER_MSG(("FW update ver: %c%02X%02X\n",
                         mccGET_QUEUE(aucData, ccOFST_LABEL_BRANCH_TYPE), mccGET_QUEUE(aucData, ccOFST_LABEL_ID1),
                         mccGET_QUEUE(aucData, ccOFST_LABEL_ID2)));
    }
}

//lei120116, use the hostcmd instead of accessing the registers directly.
VOID DVBT_SetTsOutput(DEMOD_CTX_T *psDemodCtx, BOOL fgOutputEnable)
{
    UCHAR   aucData[cMAX_READ_NUM + 1];

// Mingsheng 0929; Set TS Pad output mode for TS high clk issue.
#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT)
#if defined(CC_MT5396)|| defined(CC_MT5368)	
	UINT32 u4Temp;

    if(fgOutputEnable)
    {

        u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0x4b4);  //mingsheng add
	    u4Temp|=0x000f0000;
	    mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b4, u4Temp);

	    u4Temp = mcRISC_Reg(CKGEN_BASE, 0x40c);//mingsheng add
        u4Temp&=0xffffff3f;
	    u4Temp|=0x000f0040;
	    mcSET_SHOW_REG(CKGEN_BASE, 0x40c, u4Temp);
    }
#endif
#endif

	mccSET_CMD2(aucData) = ccCMD_ID_SET_TS_OUTPUT;
    mccSET_QUEUE2(aucData, ccOFST_SET_TS_OUTPUT_ENABLE) = (UINT8) fgOutputEnable;
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_TS_OUTPUT_TSIZE+1);//lei121119

// Mingsheng 0929; Set TS Pad input mode for TS high clk issue.
#if !defined(CC_MT5135) && !defined(CC_MT5135DVBT)
#if defined(CC_MT5396)|| defined(CC_MT5368)
	if(!fgOutputEnable)
	{

        u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0x4b4);  //mingsheng add
	  	u4Temp|=0x000f0000;
	  	mcSET_SHOW_REG(cRISC_DVBT_BASE, 0x4b4, u4Temp);

        u4Temp = mcRISC_Reg(CKGEN_BASE, 0x40c);//mingsheng add
	  	u4Temp&=0xffffff3f;
	  	mcSET_SHOW_REG(CKGEN_BASE, 0x40c, u4Temp);

    }
#endif		
#endif
}

void DVBT_SetPGAGainIndex(DEMOD_CTX_T *psDemodCtx, UCHAR ucPGAGainIndex)
{
    UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_SET_PGAGAININDEX;
    mccSET_QUEUE2(aucData, ccOFST_FAST_SET_PGAGAININDEX) = ucPGAGainIndex;   
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_FAST_SET_PGAGAININDEX_TSIZE + 1);//lei121119
}

// AGC crrve setting

void DVBT_SetIfAgcCurve(DEMOD_CTX_T *psDemodCtx)
{
	UCHAR   ucPara[ccCMD_REG_NUM];
	UCHAR   ii;
	SPECIFIC_MEMBER_EU_CTX* pEuTunerCtx = &(psDemodCtx->psTunerCtx->specific_member.eu_ctx);

	ucPara[0] = ccCMD_ID_SET_TUNER_PARA0;
	for (ii = 0; ii < 4; ii++)
		ucPara[ii+1] = pEuTunerCtx->m_aucPara[ii+2];  // write m_aucPara[2-5]
	vSetIntfPara(psDemodCtx, ucPara, ccOFST_SET_TUNER_PARA0_SIZE+1);

}

// move to FW, Ken, 20110812
/*
void DVBT_SetDAGCSpeed(DEMOD_CTX_T *psDemodCtx,UCHAR ucDAGCSpeed)
{

    UCHAR ucData=0x00;
	DVBT_GetReg(psDemodCtx, 0x10B, &ucData, 1);
	if(ucData!=ucDAGCSpeed)
	{
	  	ucData = ucDAGCSpeed;
	  	DVBT_SetReg(psDemodCtx, 0x10B, &ucData, 1);
	}	
}
*/

//----------------------------------------------------------------------------- 
/*
 *  DVBT_SetDagcMon
 *  Set DAGC monitor parameters.
 *  @param  psDemodCtx         Pointer of context created by DVBT_DemodCtxCreate.
 *  @param  ucMonOn             1: Enable, 0: Disable.
 *  @param  ucMonTime_2ms    Monitor duration in 2ms base.
 *  @param  ucMonConfTh       Confidence count to adjust kp.
 *  @retval   
 */
//-----------------------------------------------------------------------------
void DVBT_SetDagcMon(DEMOD_CTX_T *psDemodCtx, UCHAR ucMonOn, UCHAR ucMonTime_2ms, UCHAR ucMonConfTh)
{
UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_SET_DAGC_MON;
    mccSET_QUEUE2(aucData, ccOFST_SET_DAGC_MON_ON) = ucMonOn;
    mccSET_QUEUE2(aucData, ccOFST_SET_DAGC_MON_PERIOD_2MS) = ucMonTime_2ms;  
    mccSET_QUEUE2(aucData, ccOFST_SET_DAGC_MON_CONF_TH) = ucMonConfTh;  
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_SET_DAGC_MON_TSIZE + 1);//lei121119
}

UCHAR DVBT_GetTsFormat(DEMOD_CTX_T *psDemodCtx)
{
	UCHAR ucData = 0;
	DVBT_GetDemodReg(psDemodCtx, MT5391_REG_TSIF_CTRL, &ucData, 1);
	mcSHOW_DBG_MSG(("DVBT_GetTsFormat: read 0x192 = 0x%02X\n", ucData));
    return ucData;
}

VOID DVBT_SetTsFormat(DEMOD_CTX_T *psDemodCtx, UCHAR u1TsFmt)
{

	UCHAR ucData = 0;
	ucData=u1TsFmt;
	DVBT_SetDemodReg(psDemodCtx, MT5391_REG_TSIF_CTRL, &ucData, 1);
	mcSHOW_DBG_MSG(("DVBT_SetTsFormat: write 0x192 = 0x%02X\n", ucData));
}

//lei_code_dB120828
void DVBT_SetTsClkFreq(DEMOD_CTX_T *psDemodCtx, UCHAR ucManual)
{
#if defined(CC_MT5890)||defined(CC_MT5882)
UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_DVBT_TS_CLKFREQ;
    mccSET_QUEUE2(aucData, ccOFST_DVBT_TS_CLKFREQ_MANUAL) = ucManual;
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_DVBT_TS_CLKFREQ_TSIZE + 1);//lei121119
#endif
}

//XJ140523_Add ADC Set R-setting by Tuner
void DVBT_Set_R_Setting(DEMOD_CTX_T *psDemodCtx)
{
	#if defined(CC_MT5890)
	UINT32 u4Temp;
	UINT32 u4TempRSetting;
	if(ITUNER_OK == ITuner_OP(ITunerGetCtx(), itSetRSetting, MOD_DVBT, &u4TempRSetting))
	mcSHOW_DBG_MSG(("[XJ]DVBT set RSetting by tuner is %d\n", u4TempRSetting));
	u4TempRSetting = (u4TempRSetting << 16);
	u4Temp = mcRISC_Reg(cRISC_ACD_BASE, 0x418);
	u4Temp &= 0xFFF8FFFF;
	u4Temp |= u4TempRSetting;	
	mcSET_SHOW_REG(cRISC_ACD_BASE, 0x418, u4Temp);//RSetting:bit[18:16]
	#endif
}


void DVBT_SetTsOutputDelay(DEMOD_CTX_T *psDemodCtx, UINT16 ucDelay)
{
UCHAR   aucData[cMAX_READ_NUM + 1];

    mccSET_CMD2(aucData) = ccCMD_ID_DVBTC_TS_OUTPUT_DELAY;
    mccSET_QUEUE2(aucData, ccOFST_DVBTC_TS_OUTPUT_DELAY_Loop0) = mcLOW_BYTE(ucDelay);
	mccSET_QUEUE2(aucData, ccOFST_DVBTC_TS_OUTPUT_DELAY_Loop1) = mcHIGH_BYTE(ucDelay);
    mcHOST_CMD(psDemodCtx, aucData, 0, ccOFST_DVBTC_TS_OUTPUT_DELAY_TSIZE + 1);

}

#ifdef CC_SUPPORT_STR
VOID DVBT_CloseClk(DEMOD_CTX_T *psDemodCtx)
{
	UINT32 u4Temp;
	mcSHOW_DBG_MSG(("DVBT_CloseClkSet\n"));

	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x11c);
	u4Temp &= 0xFFFFFBFF;
	mcSET_SHOW_REG(CKGEN_BASE, 0x11C, u4Temp);//close ATD clk
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x11c);
	u4Temp &= 0xFFFFF7FF;
	mcSET_SHOW_REG(CKGEN_BASE, 0x11C, u4Temp);//close DTD clk
	u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0x302);
	u4Temp |= 0x00000080;
	mcSET_SHOW_REG(CKGEN_BASE, 0x302, u4Temp);//close DVBC clk
}

VOID DVBT_OpenClk(DEMOD_CTX_T *psDemodCtx)
{
	UINT32 u4Temp;
	mcSHOW_DBG_MSG(("DVBT_Re-OpenClkSet\n"));

	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x11c);
	u4Temp |= 0x00000400;
	mcSET_SHOW_REG(CKGEN_BASE, 0x11c, u4Temp);//Open ATD clk
	u4Temp = mcRISC_Reg(CKGEN_BASE, 0x11c);
	u4Temp |= 0x00000800;
	mcSET_SHOW_REG(CKGEN_BASE, 0x11C, u4Temp);//Open DTD clk
	u4Temp = mcRISC_Reg(cRISC_DVBT_BASE, 0xe01);
	u4Temp &= 0xFFFFFF7F;
	mcSET_SHOW_REG(CKGEN_BASE, 0xe01, u4Temp);//Open DVBC clk
}


#endif
