# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:18:01 on Jan 11,2026
# vlog -reportprogress 300 ramp_tb.v "+acc" 
# -- Compiling module ramp
# -- Compiling module ramp_tb
# 
# Top level modules:
# 	ramp_tb
# End time: 14:18:01 on Jan 11,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ramp_tb 
# Start time: 14:18:01 on Jan 11,2026
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.ramp_tb(fast)
# Loading work.ramp(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gowrish Balegar  Hostname: LAPTOP-6DNVVMVE  ProcessID: 21744
#           Attempting to use alternate WLF file "./wlft5f7aet".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5f7aet
# clk=0 rst=0 wr_rd=x d_in=x empty=1 full=0 d_out=0 Time=0
# clk=1 rst=0 wr_rd=x d_in=x empty=1 full=0 d_out=0 Time=5
# clk=0 rst=0 wr_rd=x d_in=x empty=1 full=0 d_out=0 Time=10
# clk=1 rst=0 wr_rd=x d_in=x empty=1 full=0 d_out=0 Time=15
# clk=0 rst=1 wr_rd=x d_in=x empty=1 full=0 d_out=0 Time=20
# clk=1 rst=1 wr_rd=1 d_in=36 empty=0 full=0 d_out=0 Time=25
# clk=0 rst=1 wr_rd=1 d_in=36 empty=0 full=0 d_out=0 Time=30
# clk=1 rst=1 wr_rd=1 d_in=36 empty=0 full=0 d_out=0 Time=35
# clk=1 rst=1 wr_rd=1 d_in=129 empty=0 full=0 d_out=0 Time=37
# clk=0 rst=1 wr_rd=1 d_in=129 empty=0 full=0 d_out=0 Time=40
# clk=1 rst=1 wr_rd=1 d_in=129 empty=0 full=0 d_out=0 Time=45
# clk=1 rst=1 wr_rd=1 d_in=9 empty=0 full=0 d_out=0 Time=49
# clk=0 rst=1 wr_rd=1 d_in=9 empty=0 full=0 d_out=0 Time=50
# clk=1 rst=1 wr_rd=1 d_in=9 empty=0 full=0 d_out=0 Time=55
# clk=0 rst=1 wr_rd=1 d_in=9 empty=0 full=0 d_out=0 Time=60
# clk=0 rst=1 wr_rd=1 d_in=99 empty=0 full=0 d_out=0 Time=61
# clk=1 rst=1 wr_rd=1 d_in=99 empty=0 full=0 d_out=0 Time=65
# clk=0 rst=1 wr_rd=1 d_in=99 empty=0 full=0 d_out=0 Time=70
# clk=0 rst=1 wr_rd=1 d_in=13 empty=0 full=0 d_out=0 Time=73
# clk=1 rst=1 wr_rd=1 d_in=13 empty=0 full=0 d_out=0 Time=75
# clk=0 rst=1 wr_rd=1 d_in=13 empty=0 full=0 d_out=0 Time=80
# clk=1 rst=1 wr_rd=1 d_in=141 empty=0 full=0 d_out=0 Time=85
# clk=0 rst=1 wr_rd=1 d_in=141 empty=0 full=0 d_out=0 Time=90
# clk=1 rst=1 wr_rd=1 d_in=141 empty=0 full=0 d_out=0 Time=95
# clk=1 rst=1 wr_rd=1 d_in=101 empty=0 full=0 d_out=0 Time=97
# clk=0 rst=1 wr_rd=1 d_in=101 empty=0 full=0 d_out=0 Time=100
# clk=1 rst=1 wr_rd=1 d_in=101 empty=0 full=0 d_out=0 Time=105
# clk=1 rst=1 wr_rd=1 d_in=18 empty=0 full=0 d_out=0 Time=109
# clk=0 rst=1 wr_rd=1 d_in=18 empty=0 full=0 d_out=0 Time=110
# clk=1 rst=1 wr_rd=1 d_in=18 empty=0 full=0 d_out=0 Time=115
# clk=0 rst=1 wr_rd=1 d_in=18 empty=0 full=0 d_out=0 Time=120
# clk=0 rst=1 wr_rd=1 d_in=1 empty=0 full=0 d_out=0 Time=121
# clk=1 rst=1 wr_rd=1 d_in=1 empty=0 full=0 d_out=0 Time=125
# clk=0 rst=1 wr_rd=1 d_in=1 empty=0 full=0 d_out=0 Time=130
# clk=0 rst=1 wr_rd=1 d_in=13 empty=0 full=0 d_out=0 Time=133
# clk=1 rst=1 wr_rd=1 d_in=13 empty=0 full=0 d_out=0 Time=135
# clk=0 rst=1 wr_rd=1 d_in=13 empty=0 full=0 d_out=0 Time=140
# clk=1 rst=1 wr_rd=1 d_in=118 empty=0 full=0 d_out=0 Time=145
# clk=0 rst=1 wr_rd=1 d_in=118 empty=0 full=0 d_out=0 Time=150
# clk=1 rst=1 wr_rd=1 d_in=118 empty=0 full=0 d_out=0 Time=155
# clk=1 rst=1 wr_rd=1 d_in=61 empty=0 full=0 d_out=0 Time=157
# clk=0 rst=1 wr_rd=1 d_in=61 empty=0 full=0 d_out=0 Time=160
# clk=1 rst=1 wr_rd=1 d_in=61 empty=0 full=0 d_out=0 Time=165
# clk=1 rst=1 wr_rd=1 d_in=237 empty=0 full=0 d_out=0 Time=169
# clk=0 rst=1 wr_rd=1 d_in=237 empty=0 full=0 d_out=0 Time=170
# clk=1 rst=1 wr_rd=1 d_in=237 empty=0 full=0 d_out=0 Time=175
# clk=0 rst=1 wr_rd=1 d_in=237 empty=0 full=0 d_out=0 Time=180
# clk=0 rst=1 wr_rd=1 d_in=140 empty=0 full=0 d_out=0 Time=181
# clk=1 rst=1 wr_rd=1 d_in=140 empty=0 full=0 d_out=0 Time=185
# clk=0 rst=1 wr_rd=1 d_in=140 empty=0 full=0 d_out=0 Time=190
# clk=0 rst=1 wr_rd=1 d_in=249 empty=0 full=0 d_out=0 Time=193
# clk=1 rst=1 wr_rd=1 d_in=249 empty=0 full=0 d_out=0 Time=195
# clk=0 rst=1 wr_rd=1 d_in=249 empty=0 full=0 d_out=0 Time=200
# clk=1 rst=1 wr_rd=1 d_in=198 empty=0 full=0 d_out=0 Time=205
# clk=0 rst=1 wr_rd=1 d_in=198 empty=0 full=0 d_out=0 Time=210
# clk=1 rst=1 wr_rd=1 d_in=198 empty=0 full=0 d_out=0 Time=215
# clk=1 rst=1 wr_rd=1 d_in=197 empty=0 full=0 d_out=0 Time=217
# clk=0 rst=1 wr_rd=1 d_in=197 empty=0 full=0 d_out=0 Time=220
# clk=1 rst=1 wr_rd=1 d_in=197 empty=0 full=0 d_out=0 Time=225
# clk=1 rst=1 wr_rd=1 d_in=170 empty=0 full=0 d_out=0 Time=229
# clk=0 rst=1 wr_rd=1 d_in=170 empty=0 full=0 d_out=0 Time=230
# clk=1 rst=1 wr_rd=1 d_in=170 empty=0 full=0 d_out=0 Time=235
# clk=0 rst=1 wr_rd=1 d_in=170 empty=0 full=0 d_out=0 Time=240
# clk=0 rst=1 wr_rd=1 d_in=229 empty=0 full=0 d_out=0 Time=241
# clk=1 rst=1 wr_rd=1 d_in=229 empty=0 full=0 d_out=0 Time=245
# clk=0 rst=1 wr_rd=1 d_in=229 empty=0 full=0 d_out=0 Time=250
# clk=0 rst=1 wr_rd=1 d_in=119 empty=0 full=0 d_out=0 Time=253
# clk=1 rst=1 wr_rd=1 d_in=119 empty=0 full=0 d_out=0 Time=255
# clk=0 rst=1 wr_rd=1 d_in=119 empty=0 full=0 d_out=0 Time=260
# clk=1 rst=1 wr_rd=1 d_in=18 empty=0 full=0 d_out=0 Time=265
# clk=0 rst=1 wr_rd=1 d_in=18 empty=0 full=0 d_out=0 Time=270
# clk=1 rst=1 wr_rd=1 d_in=18 empty=0 full=0 d_out=0 Time=275
# clk=1 rst=1 wr_rd=1 d_in=143 empty=0 full=0 d_out=0 Time=277
# clk=0 rst=1 wr_rd=1 d_in=143 empty=0 full=0 d_out=0 Time=280
# clk=1 rst=1 wr_rd=1 d_in=143 empty=0 full=0 d_out=0 Time=285
# clk=1 rst=1 wr_rd=1 d_in=242 empty=0 full=0 d_out=0 Time=289
# clk=0 rst=1 wr_rd=1 d_in=242 empty=0 full=0 d_out=0 Time=290
# clk=1 rst=1 wr_rd=1 d_in=242 empty=0 full=0 d_out=0 Time=295
# clk=0 rst=1 wr_rd=1 d_in=242 empty=0 full=0 d_out=0 Time=300
# clk=0 rst=1 wr_rd=1 d_in=206 empty=0 full=0 d_out=0 Time=301
# clk=1 rst=1 wr_rd=1 d_in=206 empty=0 full=0 d_out=0 Time=305
# clk=0 rst=1 wr_rd=1 d_in=206 empty=0 full=0 d_out=0 Time=310
# clk=0 rst=1 wr_rd=1 d_in=232 empty=0 full=0 d_out=0 Time=313
# clk=1 rst=1 wr_rd=1 d_in=232 empty=0 full=0 d_out=0 Time=315
# clk=0 rst=1 wr_rd=1 d_in=232 empty=0 full=0 d_out=0 Time=320
# clk=1 rst=1 wr_rd=1 d_in=197 empty=0 full=0 d_out=0 Time=325
# clk=0 rst=1 wr_rd=1 d_in=197 empty=0 full=0 d_out=0 Time=330
# clk=1 rst=1 wr_rd=1 d_in=197 empty=0 full=1 d_out=0 Time=335
# clk=1 rst=1 wr_rd=1 d_in=92 empty=0 full=1 d_out=0 Time=337
# clk=0 rst=1 wr_rd=1 d_in=92 empty=0 full=1 d_out=0 Time=340
# clk=1 rst=1 wr_rd=1 d_in=92 empty=0 full=1 d_out=0 Time=345
# clk=1 rst=1 wr_rd=1 d_in=189 empty=0 full=1 d_out=0 Time=349
# clk=0 rst=1 wr_rd=1 d_in=189 empty=0 full=1 d_out=0 Time=350
# clk=1 rst=1 wr_rd=1 d_in=189 empty=0 full=1 d_out=0 Time=355
# clk=0 rst=1 wr_rd=1 d_in=189 empty=0 full=1 d_out=0 Time=360
# clk=0 rst=1 wr_rd=1 d_in=45 empty=0 full=1 d_out=0 Time=361
# clk=1 rst=1 wr_rd=1 d_in=45 empty=0 full=1 d_out=0 Time=365
# clk=0 rst=1 wr_rd=1 d_in=45 empty=0 full=1 d_out=0 Time=370
# clk=0 rst=1 wr_rd=1 d_in=101 empty=0 full=1 d_out=0 Time=373
# clk=1 rst=1 wr_rd=1 d_in=101 empty=0 full=1 d_out=0 Time=375
# clk=0 rst=1 wr_rd=1 d_in=101 empty=0 full=1 d_out=0 Time=380
# clk=1 rst=1 wr_rd=1 d_in=99 empty=0 full=1 d_out=0 Time=385
# clk=0 rst=1 wr_rd=1 d_in=99 empty=0 full=1 d_out=0 Time=390
# clk=1 rst=1 wr_rd=1 d_in=99 empty=0 full=1 d_out=0 Time=395
# clk=1 rst=1 wr_rd=1 d_in=10 empty=0 full=1 d_out=0 Time=397
# clk=0 rst=1 wr_rd=1 d_in=10 empty=0 full=1 d_out=0 Time=400
# clk=1 rst=1 wr_rd=1 d_in=10 empty=0 full=1 d_out=0 Time=405
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=1 d_out=0 Time=409
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=1 d_out=0 Time=410
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=36 Time=415
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=36 Time=420
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=129 Time=425
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=129 Time=430
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=9 Time=435
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=9 Time=440
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=99 Time=445
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=99 Time=450
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=99 Time=455
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=99 Time=460
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=13 Time=465
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=13 Time=470
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=141 Time=475
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=141 Time=480
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=101 Time=485
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=101 Time=490
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=18 Time=495
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=18 Time=500
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=1 Time=505
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=1 Time=510
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=1 Time=515
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=1 Time=520
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=13 Time=525
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=13 Time=530
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=118 Time=535
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=118 Time=540
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=61 Time=545
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=61 Time=550
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=237 Time=555
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=237 Time=560
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=140 Time=565
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=140 Time=570
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=140 Time=575
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=140 Time=580
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=249 Time=585
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=249 Time=590
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=198 Time=595
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=198 Time=600
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=197 Time=605
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=197 Time=610
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=170 Time=615
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=170 Time=620
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=229 Time=625
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=229 Time=630
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=229 Time=635
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=229 Time=640
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=119 Time=645
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=119 Time=650
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=18 Time=655
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=18 Time=660
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=143 Time=665
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=143 Time=670
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=242 Time=675
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=242 Time=680
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=206 Time=685
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=206 Time=690
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=206 Time=695
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=206 Time=700
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=232 Time=705
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=232 Time=710
# clk=1 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=197 Time=715
# clk=0 rst=1 wr_rd=0 d_in=10 empty=0 full=0 d_out=197 Time=720
# clk=1 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=92 Time=725
# clk=0 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=92 Time=730
# clk=1 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=189 Time=735
# clk=0 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=189 Time=740
# clk=1 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=45 Time=745
# clk=0 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=45 Time=750
# clk=1 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=45 Time=755
# clk=0 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=45 Time=760
# clk=1 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=101 Time=765
# clk=0 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=101 Time=770
# clk=1 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=99 Time=775
# clk=0 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=99 Time=780
# clk=1 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=10 Time=785
# clk=0 rst=1 wr_rd=0 d_in=10 empty=1 full=0 d_out=10 Time=790
# ** Note: $stop    : ramp_tb.v(77)
#    Time: 793 ns  Iteration: 1  Instance: /ramp_tb
# Break in Module ramp_tb at ramp_tb.v line 77
vsim -debugdb ramp_tb
# End time: 14:20:22 on Jan 11,2026, Elapsed time: 0:02:21
# Errors: 0, Warnings: 2
# vsim -debugdb ramp_tb 
# Start time: 14:20:22 on Jan 11,2026
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=8, depth=32, type=RAM at location ramp.v:14
# Loading work.ramp_tb(fast)
# Loading work.ramp(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
