/* Copyright (c) 2013-2014, Hisilicon Tech. Co., Ltd. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	See the
* GNU General Public License for more details.
*
*/

#include "dpu_dpe_utils.h"
#if defined (CONFIG_PERI_DVFS)
#include "platform_include/basicplatform/linux/peri_volt_poll.h"
#endif
#include "dpu_fb_hisync.h"

DEFINE_SEMAPHORE(dpu_fb_dss_inner_clk_sem);

static int dss_inner_clk_refcount = 0;
static unsigned  int g_comform_value = 0;
static unsigned  int g_acm_State = 0;
static unsigned  int g_gmp_State = 0;
static unsigned int g_led_rg_csc_value[9];
static unsigned int g_is_led_rg_csc_set;
unsigned int g_led_rg_para1 = 7;
unsigned int g_led_rg_para2 = 30983;
extern spinlock_t g_gmp_effect_lock;

#define OFFSET_FRACTIONAL_BITS	(11)
#define gmp_cnt_cofe (4913) //17*17*17
#define xcc_cnt_cofe (12)
#define PERI_VOLTAGE_LEVEL0_065V		(0) // 0.65v
#define PERI_VOLTAGE_LEVEL1_070V		(1) // 0.70v
#define PERI_VOLTAGE_LEVEL2_080V		(3) // 0.80v

#define CSC_VALUE_MIN_LEN 9

/*lint -e647*/
static int get_lcd_frame_rate(struct dpu_panel_info *pinfo)
{
	return pinfo->pxl_clk_rate / (pinfo->xres + pinfo->pxl_clk_rate_div *
		(pinfo->ldi.h_back_porch + pinfo->ldi.h_front_porch + pinfo->ldi.h_pulse_width))/(pinfo->yres +
		pinfo->ldi.v_back_porch + pinfo->ldi.v_front_porch + pinfo->ldi.v_pulse_width);
}
/*lint +e647*/

static void dpufb_set_default_pri_clk_rate(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	struct dss_vote_cmd *pdss_vote_cmd = NULL;
	int frame_rate = 0;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is null.\n");
		return;
	}

	pinfo = &(dpufd->panel_info);
	pdss_vote_cmd = &(dpufd->dss_vote_cmd);
	frame_rate = get_lcd_frame_rate(pinfo);

	if (g_fpga_flag == 1) {
		pdss_vote_cmd->dss_pri_clk_rate = 40 * 1000000UL;
	} else {
		if ((pinfo->xres * pinfo->yres) >= (RES_4K_PHONE)) {
			pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L3;
		} else if ((pinfo->xres * pinfo->yres) >= (RES_1440P)) {
			if (frame_rate >= 110) {
				pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L3;
			} else {
				pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L1;
			}
		} else if ((pinfo->xres * pinfo->yres) >= (RES_1080P)) {
			pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L1;
		} else {
			pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L1;
		}
	}

	return;
}

struct dss_vote_cmd *get_dss_vote_cmd(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	struct dss_vote_cmd *pdss_vote_cmd = NULL;
	int frame_rate = 0;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is null.\n");
		return pdss_vote_cmd;
	}

	pinfo = &(dpufd->panel_info);
	pdss_vote_cmd = &(dpufd->dss_vote_cmd);
	frame_rate = get_lcd_frame_rate(pinfo);

	/* FIXME: TBD  */
	if (g_fpga_flag == 1) {
		if (pdss_vote_cmd->dss_pclk_dss_rate == 0) {
			pdss_vote_cmd->dss_pri_clk_rate = 40 * 1000000UL;
			pdss_vote_cmd->dss_pclk_dss_rate = 20 * 1000000UL;
			pdss_vote_cmd->dss_pclk_pctrl_rate = 20 * 1000000UL;
		}
	} else {
		if (pdss_vote_cmd->dss_pclk_dss_rate == 0) {
			if ((pinfo->xres * pinfo->yres) >= (RES_4K_PHONE)) {
				pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L3;
				//pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L3;
				pdss_vote_cmd->dss_pclk_dss_rate = DEFAULT_PCLK_DSS_RATE;
				pdss_vote_cmd->dss_pclk_pctrl_rate = DEFAULT_PCLK_PCTRL_RATE;
				dpufd->core_clk_upt_support = 0;
			} else if ((pinfo->xres * pinfo->yres) >= (RES_1440P)) {
				if (frame_rate >= 110) {
					pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L3;
					//pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L3;
					pdss_vote_cmd->dss_pclk_dss_rate = DEFAULT_PCLK_DSS_RATE;
					pdss_vote_cmd->dss_pclk_pctrl_rate = DEFAULT_PCLK_PCTRL_RATE;
					dpufd->core_clk_upt_support = 0;
				} else {
					pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L1;
					//pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L1;
					pdss_vote_cmd->dss_pclk_dss_rate = DEFAULT_PCLK_DSS_RATE;
					pdss_vote_cmd->dss_pclk_pctrl_rate = DEFAULT_PCLK_PCTRL_RATE;
					dpufd->core_clk_upt_support = 1;
				}
			} else if ((pinfo->xres * pinfo->yres) >= (RES_1080P)) {
				pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L1;
				//pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L1;
				pdss_vote_cmd->dss_pclk_dss_rate = DEFAULT_PCLK_DSS_RATE;
				pdss_vote_cmd->dss_pclk_pctrl_rate = DEFAULT_PCLK_PCTRL_RATE;
				dpufd->core_clk_upt_support = 1;
			} else {
				pdss_vote_cmd->dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L1;
				//pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L1;
				pdss_vote_cmd->dss_pclk_dss_rate = DEFAULT_PCLK_DSS_RATE;
				pdss_vote_cmd->dss_pclk_pctrl_rate = DEFAULT_PCLK_PCTRL_RATE;
				dpufd->core_clk_upt_support = 1;
			}
			pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L1;
		}

		if (dpufd->index == EXTERNAL_PANEL_IDX) {
			pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L1;
		}
	}

	return pdss_vote_cmd;
}

static int get_mdc_clk_rate(dss_vote_cmd_t vote_cmd, uint64_t *clk_rate)
{
	switch (vote_cmd.dss_voltage_level) {
	case PERI_VOLTAGE_LEVEL0:
		*clk_rate = DEFAULT_MDC_CORE_CLK_RATE_L1;
		break;
	case PERI_VOLTAGE_LEVEL1:
		*clk_rate = DEFAULT_MDC_CORE_CLK_RATE_L2;
		break;
	case PERI_VOLTAGE_LEVEL2:
		*clk_rate = DEFAULT_MDC_CORE_CLK_RATE_L3;
		break;

	default:
		DPU_FB_ERR("no support set dss_voltage_level(%d)! \n", vote_cmd.dss_voltage_level);
		return -1;
	}

	DPU_FB_DEBUG("get mdc clk rate: %llu \n", *clk_rate);
	return 0;
}

int set_mdc_core_clk(struct dpu_fb_data_type *dpufd, dss_vote_cmd_t vote_cmd)
{
	int ret;
	uint64_t clk_rate = 0;

	dpu_check_and_return(!dpufd, -1, ERR, "dpufd is NULL\n");

	if (vote_cmd.dss_voltage_level == dpufd->dss_vote_cmd.dss_voltage_level) {
		return 0;
	}

	if (get_mdc_clk_rate(vote_cmd, &clk_rate)) {
		DPU_FB_ERR("get mdc clk rate failed! \n");
		return -1;
	}

	ret = clk_set_rate(dpufd->dss_clk_media_common_clk, clk_rate);
	if (ret < 0) {
		DPU_FB_ERR("set dss_clk_media_common_clk(%llu) failed, error=%d!\n", clk_rate, ret);
		return -1;
	}
	dpufd->dss_vote_cmd.dss_voltage_level = vote_cmd.dss_voltage_level;

	DPU_FB_INFO("set dss_clk_media_common_clk = %llu.\n", clk_rate);

	return ret;
}

static int dss_core_clk_enable(struct dpu_fb_data_type *dpufd)
{
	int ret;
	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL point!\n");
		return -EINVAL;
	}

	if (dpufd->dss_pri_clk) {
		ret = clk_prepare(dpufd->dss_pri_clk);
		if (ret) {
			DPU_FB_ERR("fb%d dss_pri_clk clk_prepare failed, error=%d!\n",
				dpufd->index, ret);
			return -EINVAL;
		}

		ret = clk_enable(dpufd->dss_pri_clk);
		if (ret) {
			DPU_FB_ERR("fb%d dss_pri_clk clk_enable failed, error=%d!\n",
				dpufd->index, ret);
			return -EINVAL;
		}
	}

	return 0;
}

static int dss_core_clk_disable(struct dpu_fb_data_type *dpufd)
{
	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL point!\n");
		return -EINVAL;
	}

	if (dpufd->dss_pri_clk) {
		clk_disable(dpufd->dss_pri_clk);
		clk_unprepare(dpufd->dss_pri_clk);
	}

	return 0;
}

static int set_primary_core_clk(struct dpu_fb_data_type *dpufd, dss_vote_cmd_t dss_vote_cmd)
{
	int ret = 0;
	struct dpu_fb_data_type *targetfd = NULL;
	bool set_rate_succ = true;

	targetfd = dpufd_list[AUXILIARY_PANEL_IDX];
	if (targetfd && (dss_vote_cmd.dss_pri_clk_rate >= targetfd->dss_vote_cmd.dss_pri_clk_rate)) {
		if (dpufd->panel_info.vsync_ctrl_type & VSYNC_CTRL_CLK_OFF) {
			ret = dss_core_clk_enable(dpufd);
			if (ret < 0) {
				DPU_FB_ERR("dss_core_clk_enable failed, error=%d!\n", ret);
				return -1;
			}
		}
		ret = clk_set_rate(dpufd->dss_pri_clk, dss_vote_cmd.dss_pri_clk_rate);
		DPU_FB_INFO("fb%d set dss_pri_clk_rate = %llu.\n",
			dpufd->index, (uint64_t)clk_get_rate(dpufd->dss_pri_clk));
		if (ret < 0) {
			set_rate_succ = false;
			DPU_FB_ERR("set dss_pri_clk_rate(%llu) failed, error=%d!\n",
				dss_vote_cmd.dss_pri_clk_rate, ret);
		}

		if (dpufd->panel_info.vsync_ctrl_type & VSYNC_CTRL_CLK_OFF) {
			ret = dss_core_clk_disable(dpufd);
			if (ret < 0) {
				DPU_FB_ERR("dss_core_clk_disable, error=%d!\n", ret);
				return -1;
			}
		}

		if (set_rate_succ == true) {
			dpufd->dss_vote_cmd.dss_pri_clk_rate = dss_vote_cmd.dss_pri_clk_rate;
		} else {
			return -1;
		}
	} else {
		dpufd->dss_vote_cmd.dss_pri_clk_rate = dss_vote_cmd.dss_pri_clk_rate;
	}

	DPU_FB_DEBUG("set dss_pri_clk_rate = %llu.\n", dss_vote_cmd.dss_pri_clk_rate);
	return ret;
}

int set_dss_vote_cmd(struct dpu_fb_data_type *dpufd, dss_vote_cmd_t vote_cmd)
{
	int ret = 0;
	struct dpu_fb_data_type *targetfd = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("NULL Pointer!\n");
		return -1;
	}

	if (dpufd->index == MEDIACOMMON_PANEL_IDX) {
		ret = set_mdc_core_clk(dpufd, vote_cmd);
		return ret;
	}

	if ((vote_cmd.dss_pri_clk_rate != DEFAULT_DSS_CORE_CLK_RATE_L1)
		&& (vote_cmd.dss_pri_clk_rate != DEFAULT_DSS_CORE_CLK_RATE_L2)
		&& (vote_cmd.dss_pri_clk_rate != DEFAULT_DSS_CORE_CLK_RATE_L3)) {
		DPU_FB_ERR("no support set dss_pri_clk_rate(%llu)!\n", vote_cmd.dss_pri_clk_rate);
		return -1;
	}

	if (vote_cmd.dss_pri_clk_rate == dpufd->dss_vote_cmd.dss_pri_clk_rate) {
		return ret;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ret = set_primary_core_clk(dpufd, vote_cmd);
		return ret;
	}

	if (dpufd->index == AUXILIARY_PANEL_IDX) {
		targetfd = dpufd_list[PRIMARY_PANEL_IDX];
		if (targetfd && (vote_cmd.dss_pri_clk_rate >= targetfd->dss_vote_cmd.dss_pri_clk_rate)) {
			dpufd->need_tuning_clk = true;
			DPU_FB_DEBUG("fb%d save dss_pri_clk_rate = %llu.\n",
				dpufd->index, vote_cmd.dss_pri_clk_rate);
		}

		dpufd->dss_vote_cmd.dss_pri_clk_rate = vote_cmd.dss_pri_clk_rate;
	}

	DPU_FB_DEBUG("set dss_pri_clk_rate = %llu.\n", vote_cmd.dss_pri_clk_rate);
	return ret;
}

/*lint -e712 -e838*/
static int dpe_set_pxl_clk_rate(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo;
	int ret = 0;

	pinfo = &(dpufd->panel_info);

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		if (dpufd_list[EXTERNAL_PANEL_IDX]
			&& dpufd_list[EXTERNAL_PANEL_IDX]->panel_power_on
			&& (dpufd->pipe_clk_ctrl.pipe_clk_rate > pinfo->pxl_clk_rate)) {
			ret = clk_set_rate(dpufd->dss_pxl0_clk, dpufd->pipe_clk_ctrl.pipe_clk_rate);
			if (ret) {
				DPU_FB_ERR("set pipe_clk_rate[%llu] fail, reset to [%llu], ret[%d].\n",
					dpufd->pipe_clk_ctrl.pipe_clk_rate, pinfo->pxl_clk_rate, ret);
				ret = clk_set_rate(dpufd->dss_pxl0_clk, pinfo->pxl_clk_rate);
			}
		} else {
			ret = clk_set_rate(dpufd->dss_pxl0_clk, pinfo->pxl_clk_rate);
		}

		if (ret < 0) {
			DPU_FB_ERR("fb%d dss_pxl0_clk clk_set_rate(%llu) failed, error=%d!\n",
				dpufd->index, pinfo->pxl_clk_rate, ret);
			if (g_fpga_flag == 0) {
				return -EINVAL;
			}
		}

		DPU_FB_INFO("dss_pxl0_clk:[%llu]->[%llu].\n",
				pinfo->pxl_clk_rate, (uint64_t)clk_get_rate(dpufd->dss_pxl0_clk));
	} else if ((dpufd->index == EXTERNAL_PANEL_IDX) && (!dpufd->panel_info.fake_external)) {
		if (is_dp_panel(dpufd)) {
			if (dpufd->dp_pxl_ppll7_init) {
				ret = dpufd->dp_pxl_ppll7_init(dpufd, pinfo->pxl_clk_rate);
			} else {
				ret = clk_set_rate(dpufd->dss_pxl1_clk, pinfo->pxl_clk_rate);
			}

			if (ret < 0) {
				DPU_FB_ERR("fb%d dss_pxl1_clk clk_set_rate(%llu) failed, error=%d!\n",
					dpufd->index, pinfo->pxl_clk_rate, ret);

				if (g_fpga_flag == 0) {
					return -EINVAL;
				}
			}
			DPU_FB_INFO("dss_pxl1_clk:[%llu]->[%llu].\n",
				pinfo->pxl_clk_rate, (uint64_t)clk_get_rate(dpufd->dss_pxl1_clk));
		} else {
			if (pinfo->pxl_clk_rate != (dpufd_list[PRIMARY_PANEL_IDX]->panel_info.pxl_clk_rate)) {
				DPU_FB_ERR("ext panel pxl_clk_rate should be equal to primary's !\n");
				return -EINVAL;
			}
		}
	}

	return ret;
}

static void get_mmbuf_clk_rate(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	struct dss_vote_cmd *pdss_vote_cmd = NULL;
	uint64_t pxl_clk_rate_2 = 0;
	uint64_t pxl_clk_rate_1 = 0;

	pinfo = &(dpufd->panel_info);
	pdss_vote_cmd = &(dpufd->dss_vote_cmd);

	if ((dpufd->index == PRIMARY_PANEL_IDX)
		|| (dpufd->index == EXTERNAL_PANEL_IDX)) {
		if (dpufd->index == PRIMARY_PANEL_IDX) {
			pxl_clk_rate_2 = DEFAULT_DSS_PXL0_CLK_RATE_L2;
			pxl_clk_rate_1 = DEFAULT_DSS_PXL0_CLK_RATE_L1;
		} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
			pxl_clk_rate_2 = DEFAULT_DSS_PXL1_CLK_RATE_L2;
			pxl_clk_rate_1 = DEFAULT_DSS_PXL1_CLK_RATE_L1;
		}

		if (pinfo->pxl_clk_rate > pxl_clk_rate_2) {
			pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L3;
		} else if (pinfo->pxl_clk_rate > pxl_clk_rate_1) {
			pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L2;
		} else {
			pdss_vote_cmd->dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L1;
		}
	} else {
		pdss_vote_cmd->dss_mmbuf_rate = dpufd_list[PRIMARY_PANEL_IDX]->dss_vote_cmd.dss_mmbuf_rate;
	}

	return;
}

int dpufb_set_mmbuf_clk_rate(struct dpu_fb_data_type *dpufd)
{
	struct dss_vote_cmd *pdss_vote_cmd = NULL;
	struct dpu_panel_info *pinfo = NULL;
	int ret;
	uint64_t dss_mmbuf_rate;

	dpu_check_and_return(!dpufd, -EINVAL, ERR, "dpufd is NULL\n");
	get_mmbuf_clk_rate(dpufd);

	pinfo = &(dpufd->panel_info);
	pdss_vote_cmd = &(dpufd->dss_vote_cmd);

	dss_mmbuf_rate = pdss_vote_cmd->dss_mmbuf_rate;

	if (dpufd->index == EXTERNAL_PANEL_IDX) {
		if (dpufd_list[PRIMARY_PANEL_IDX]->dss_vote_cmd.dss_mmbuf_rate > dss_mmbuf_rate) {
			dss_mmbuf_rate = dpufd_list[PRIMARY_PANEL_IDX]->dss_vote_cmd.dss_mmbuf_rate;
		}
	} else {
		if (dpufd_list[EXTERNAL_PANEL_IDX]) {
			if (dpufd_list[EXTERNAL_PANEL_IDX]->dss_vote_cmd.dss_mmbuf_rate > dss_mmbuf_rate) {
				dss_mmbuf_rate = dpufd_list[EXTERNAL_PANEL_IDX]->dss_vote_cmd.dss_mmbuf_rate;
			}
		}
	}

	ret = clk_set_rate(dpufd->dss_mmbuf_clk, dss_mmbuf_rate);
	if (ret < 0) {
		DPU_FB_ERR("fb%d dss_mmbuf clk_set_rate(%llu) failed, error=%d!\n",
			dpufd->index, dss_mmbuf_rate, ret);
		return -EINVAL;
	}

	if ((dpufd->index == PRIMARY_PANEL_IDX)
		|| (dpufd->index == EXTERNAL_PANEL_IDX)) {
		DPU_FB_INFO("fb%d mmbuf clk rate[%llu], set[%llu], get[%llu].\n", dpufd->index,
				pdss_vote_cmd->dss_mmbuf_rate, dss_mmbuf_rate, (uint64_t)clk_get_rate(dpufd->dss_mmbuf_clk));
	}

	return 0;
}

int dpe_set_clk_rate(struct platform_device *pdev)
{
	struct dpu_fb_data_type *dpufd = NULL;
	struct dpu_panel_info *pinfo = NULL;
	struct dss_vote_cmd *pdss_vote_cmd = NULL;
	uint64_t dss_pri_clk_rate;
	//uint64_t dss_mmbuf_rate;
	int ret = 0;

	if (pdev == NULL) {
		DPU_FB_ERR("NULL Pointer!\n");
		return -EINVAL;
	}

	dpufd = platform_get_drvdata(pdev);
	if (dpufd == NULL) {
		DPU_FB_ERR("NULL Pointer!\n");
		return -EINVAL;
	}

	pinfo = &(dpufd->panel_info);
	pdss_vote_cmd = get_dss_vote_cmd(dpufd);
	if (pdss_vote_cmd == NULL) {
		DPU_FB_ERR("NULL Pointer!\n");
		return -EINVAL;
	}

	/*dss_pri_clk_rate*/
	dss_pri_clk_rate = pdss_vote_cmd->dss_pri_clk_rate;
	if (dpufd->index != PRIMARY_PANEL_IDX) {
		if (dpufd_list[PRIMARY_PANEL_IDX]) {
			if (dpufd_list[PRIMARY_PANEL_IDX]->dss_vote_cmd.dss_pri_clk_rate > dss_pri_clk_rate) {
				dss_pri_clk_rate = dpufd_list[PRIMARY_PANEL_IDX]->dss_vote_cmd.dss_pri_clk_rate;
			}
		}
	}
	ret = clk_set_rate(dpufd->dss_pri_clk, dss_pri_clk_rate);
	if (ret < 0) {
		DPU_FB_ERR("fb%d dss_pri_clk clk_set_rate(%llu) failed, error=%d!\n",
			dpufd->index, dss_pri_clk_rate, ret);
		return -EINVAL;
	}

	/*pxl_clk_rate*/
	ret = dpe_set_pxl_clk_rate(dpufd);
	if (ret < 0) {
		DPU_FB_ERR("fb%d set pxl clk rate failed, error=%d!\n", dpufd->index, ret);
		return -EINVAL;
	}

	if ((dpufd->index == PRIMARY_PANEL_IDX) || (dpufd->index == EXTERNAL_PANEL_IDX)) {
		DPU_FB_INFO("dss_pri_clk:[%llu]->[%llu].\n",
			dss_pri_clk_rate, (uint64_t)clk_get_rate(dpufd->dss_pri_clk));
	}

	return ret;
}

int dpe_get_voltage_value(struct dpu_fb_data_type *dpufd, uint32_t dss_voltage_level)
{
	void_unused(dpufd);

	switch (dss_voltage_level) {
	case PERI_VOLTAGE_LEVEL0:
		return PERI_VOLTAGE_LEVEL0_065V; // 0.65v
	case PERI_VOLTAGE_LEVEL1:
		return PERI_VOLTAGE_LEVEL1_070V; // 0.70v
	case PERI_VOLTAGE_LEVEL2:
		return PERI_VOLTAGE_LEVEL2_080V; // 0.80v
	default:
		DPU_FB_ERR("not support dss_voltage_level is %d \n", dss_voltage_level);
		return -1;
	}
}

int dpe_get_voltage_level(int votage_value)
{
	switch (votage_value) {
	case PERI_VOLTAGE_LEVEL0_065V: // 0.65v
		return PERI_VOLTAGE_LEVEL0;
	case PERI_VOLTAGE_LEVEL1_070V: // 0.70v
		return PERI_VOLTAGE_LEVEL1;
	case PERI_VOLTAGE_LEVEL2_080V: // 0.80v
		return PERI_VOLTAGE_LEVEL2;
	default:
		DPU_FB_ERR("not support votage_value is %d \n", votage_value);
		return PERI_VOLTAGE_LEVEL0;
	}
}

int dpe_set_pixel_clk_rate_on_pll0(struct dpu_fb_data_type *dpufd)
{
	int ret = 0;
	uint64_t clk_rate;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL Pointer!\n");
		return -EINVAL;
	}

	if (is_dp_panel(dpufd)) {
		clk_rate = DEFAULT_DSS_PXL1_CLK_RATE_POWER_OFF;
		ret = clk_set_rate(dpufd->dss_pxl1_clk, clk_rate);
		if (ret < 0) {
			DPU_FB_ERR("fb%d dss_pxl1_clk clk_set_rate(%llu) failed, error=%d!\n", dpufd->index, clk_rate, ret);
		}
		DPU_FB_INFO("dss_pxl1_clk:[%llu]->[%llu].\n", clk_rate, (uint64_t)clk_get_rate(dpufd->dss_pxl1_clk));
	}

	return ret;

}

int dpe_set_common_clk_rate_on_pll0(struct dpu_fb_data_type *dpufd)
{
	int ret;
	uint64_t clk_rate;
#if defined (CONFIG_PERI_DVFS)
	struct peri_volt_poll *pvp = NULL;
#endif

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL Pointer!\n");
		return -EINVAL;
	}

	if (g_fpga_flag == 1) {
		return 0;
	}

	if (dpufd->index != AUXILIARY_PANEL_IDX) {
		clk_rate = DEFAULT_DSS_PXL0_CLK_RATE_POWER_OFF;
		ret = clk_set_rate(dpufd->dss_pxl0_clk, clk_rate);
		if (ret < 0) {
			DPU_FB_ERR("fb0 dss_pxl0_clk clk_set_rate(%llu) failed, error=%d!\n", clk_rate, ret);
			return -EINVAL;
		}
		DPU_FB_INFO("dss_pxl0_clk:[%llu]->[%llu].\n",
			clk_rate, (uint64_t)clk_get_rate(dpufd->dss_pxl0_clk));
	}

	clk_rate = DEFAULT_DSS_MMBUF_CLK_RATE_POWER_OFF;
	ret = clk_set_rate(dpufd->dss_mmbuf_clk, clk_rate);
	if (ret < 0) {
		DPU_FB_ERR("fb%d dss_mmbuf clk_set_rate(%llu) failed, error=%d!\n", dpufd->index, clk_rate, ret);
		return -EINVAL;
	}
	DPU_FB_INFO("dss_mmbuf_clk:[%llu]->[%llu].\n", clk_rate, (uint64_t)clk_get_rate(dpufd->dss_mmbuf_clk));

	clk_rate = DEFAULT_DSS_CORE_CLK_RATE_POWER_OFF;
	ret = clk_set_rate(dpufd->dss_pri_clk, clk_rate);
	if (ret < 0) {
		DPU_FB_ERR("fb%d dss_pri_clk clk_set_rate(%llu) failed, error=%d!\n", dpufd->index, clk_rate, ret);
		return -EINVAL;
	}
	DPU_FB_INFO("dss_pri_clk:[%llu]->[%llu].\n", clk_rate, (uint64_t)clk_get_rate(dpufd->dss_pri_clk));
	dpufb_set_default_pri_clk_rate(dpufd_list[PRIMARY_PANEL_IDX]);
	dpufd_list[AUXILIARY_PANEL_IDX]->dss_vote_cmd.dss_pri_clk_rate = DEFAULT_DSS_CORE_CLK_RATE_L1;

#if defined (CONFIG_PERI_DVFS)
	pvp = peri_volt_poll_get(DEV_DSS_VOLTAGE_ID, NULL);
	if (pvp == NULL) {
		DPU_FB_ERR("get pvp failed!\n");
		return -EINVAL;
	}

	ret = peri_set_volt(pvp, PERI_VOLTAGE_LEVEL0_065V); // 0.65v
	if (ret) {
		DPU_FB_ERR("set voltage_value=0 failed!\n");
		return -EINVAL;
	}
	dpufd_list[PRIMARY_PANEL_IDX]->dss_vote_cmd.dss_voltage_level = PERI_VOLTAGE_LEVEL0;
	dpufd_list[AUXILIARY_PANEL_IDX]->dss_vote_cmd.dss_voltage_level = PERI_VOLTAGE_LEVEL0;

	DPU_FB_INFO("set dss_voltage_level=0!\n");
#endif

	return ret;
}
/*lint +e712 +e838*/

#ifdef CONFIG_DSS_LP_USED
static void dss_lp_set_reg(char __iomem *dss_base)
{
	if (dss_base == NULL) {
		DPU_FB_ERR("dss_base is null.\n");
		return;
	}

	/*core axi mmbuf*/
	outp32(dss_base + GLB_MODULE_CLK_SEL, 0x00000003);
	outp32(dss_base + DSS_VBIF0_AIF + AIF_MODULE_CLK_SEL, 0x00000003);
	outp32(dss_base + DSS_VBIF1_AIF + AIF_MODULE_CLK_SEL, 0x00000000);

	/*cmdlist*/
	outp32(dss_base + DSS_CMDLIST_OFFSET + CMD_CLK_SEL, 0x00000000);
	/*axi*/
	outp32(dss_base + DSS_VBIF0_AIF + AIF_CLK_SEL0, 0x00000000);
	outp32(dss_base + DSS_VBIF0_AIF + AIF_CLK_SEL1, 0x00000000);
	outp32(dss_base + DSS_SMMU_OFFSET + SMMU_LP_CTRL, 0x00000001);

	/*mmbuf*/
	outp32(dss_base + DSS_VBIF1_AIF + AIF_CLK_SEL0, 0x00000000);
	outp32(dss_base + DSS_VBIF1_AIF + AIF_CLK_SEL1, 0x00000000);

	/*core*/
	outp32(dss_base + DSS_RCH_VG0_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x00000000);
	outp32(dss_base + DSS_RCH_VG1_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x00000000);
	outp32(dss_base + DSS_RCH_G0_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x00000000);
	outp32(dss_base + DSS_RCH_G1_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x00000000);
	outp32(dss_base + DSS_RCH_D0_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x00000000);
	outp32(dss_base + DSS_WCH0_FBCE_CREG_CTRL_GATE,  0x00000000);
	outp32(dss_base + DSS_WCH1_FBCE_CREG_CTRL_GATE,  0x00000000);

	outp32(dss_base + DSS_MIF_OFFSET + MIF_CLK_CTL,  0x00000001);
	outp32(dss_base + DSS_MCTRL_CTL0_OFFSET + MCTL_CTL_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_MCTRL_CTL1_OFFSET + MCTL_CTL_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_MCTRL_CTL2_OFFSET + MCTL_CTL_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_MCTRL_CTL3_OFFSET + MCTL_CTL_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_MCTRL_CTL4_OFFSET + MCTL_CTL_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_MCTRL_CTL5_OFFSET + MCTL_CTL_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_MCTRL_SYS_OFFSET + MCTL_MCTL_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_MCTRL_SYS_OFFSET + MCTL_MOD_CLK_SEL, 0x00000000);

	outp32(dss_base + DSS_RCH_VG0_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_RCH_VG0_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x0000000c);
	outp32(dss_base + DSS_RCH_VG1_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_RCH_VG1_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x0000000c);
	outp32(dss_base + DSS_RCH_VG2_DMA_OFFSET + CH_CLK_SEL, 0x00000000);

	outp32(dss_base + DSS_RCH_G0_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_RCH_G0_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x0000000c);
	outp32(dss_base + DSS_RCH_G1_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_RCH_G1_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x0000000c);

	outp32(dss_base + DSS_RCH_D2_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_RCH_D3_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_RCH_D0_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_RCH_D0_DMA_OFFSET + FBCD_CREG_FBCD_CTRL_GATE,  0x0000000c);
	outp32(dss_base + DSS_RCH_D1_DMA_OFFSET + CH_CLK_SEL, 0x00000000);

	outp32(dss_base + DSS_WCH0_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_WCH0_FBCE_CREG_CTRL_GATE,  0x0000000c);
	outp32(dss_base + DSS_WCH1_DMA_OFFSET + CH_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_WCH1_FBCE_CREG_CTRL_GATE,  0x0000000c);

	outp32(dss_base + DSS_OVL0_OFFSET + OV8_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_OVL2_OFFSET + OV8_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_OVL1_OFFSET + OV8_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_OVL3_OFFSET + OV2_CLK_SEL, 0x00000000);

	outp32(dss_base + GLB_DSS_PM_CTRL, 0x0401a00f);
}
#endif
static void dss_normal_set_reg(char __iomem *dss_base)
{
	//core/axi/mmbuf
	outp32(dss_base + DSS_CMDLIST_OFFSET + CMD_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_VG0_SCL_OFFSET + SCF_COEF_MEM_CTRL, 0x00000088);
	outp32(dss_base + DSS_RCH_VG0_SCL_OFFSET + SCF_LB_MEM_CTRL, 0x00000008);
	if (g_fpga_flag == 1) {
		outp32(dss_base + DSS_RCH_VG0_ARSR_OFFSET + ARSR2P_LB_MEM_CTRL, 0x00000000);
	} else {
		outp32(dss_base + DSS_RCH_VG0_ARSR_OFFSET + ARSR2P_LB_MEM_CTRL, 0x00000008);
	}

	outp32(dss_base + DSS_RCH_VG0_DMA_OFFSET + VPP_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_VG0_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_VG0_DMA_OFFSET + AFBCD_MEM_CTRL, 0x00008888);

	outp32(dss_base + DSS_RCH_VG1_SCL_OFFSET + SCF_COEF_MEM_CTRL, 0x00000088);
	outp32(dss_base + DSS_RCH_VG1_SCL_OFFSET + SCF_LB_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_VG1_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_VG1_DMA_OFFSET + AFBCD_MEM_CTRL, 0x00008888);

	outp32(dss_base + DSS_RCH_VG0_DMA_OFFSET + HFBCD_MEM_CTRL, 0x88888888);
	outp32(dss_base + DSS_RCH_VG0_DMA_OFFSET + HFBCD_MEM_CTRL_1, 0x00000888);
	outp32(dss_base + DSS_RCH_VG1_DMA_OFFSET + HFBCD_MEM_CTRL, 0x88888888);
	outp32(dss_base + DSS_RCH_VG1_DMA_OFFSET + HFBCD_MEM_CTRL_1, 0x00000888);
	outp32(dss_base + DSS_RCH_VG2_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);

	outp32(dss_base + DSS_RCH_G0_SCL_OFFSET + SCF_COEF_MEM_CTRL, 0x00000088);
	outp32(dss_base + DSS_RCH_G0_SCL_OFFSET + SCF_LB_MEM_CTRL, 0x0000008);
	outp32(dss_base + DSS_RCH_G0_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_G0_DMA_OFFSET + AFBCD_MEM_CTRL, 0x00008888);

	outp32(dss_base + DSS_RCH_G1_SCL_OFFSET + SCF_COEF_MEM_CTRL, 0x00000088);
	outp32(dss_base + DSS_RCH_G1_SCL_OFFSET + SCF_LB_MEM_CTRL, 0x0000008);
	outp32(dss_base + DSS_RCH_G1_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_G1_DMA_OFFSET + AFBCD_MEM_CTRL, 0x00008888);

	outp32(dss_base + DSS_RCH_D0_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_D0_DMA_OFFSET + AFBCD_MEM_CTRL, 0x00008888);
	outp32(dss_base + DSS_RCH_D1_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_D2_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_RCH_D3_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);

	outp32(dss_base + DSS_WCH0_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_WCH0_DMA_OFFSET + AFBCE_MEM_CTRL, 0x00000888);
	outp32(dss_base + DSS_WCH0_DMA_OFFSET + ROT_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_WCH1_DMA_OFFSET + DMA_BUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_WCH1_DMA_OFFSET + AFBCE_MEM_CTRL, 0x88888888);
	outp32(dss_base + DSS_WCH1_DMA_OFFSET + AFBCE_MEM_CTRL_1, 0x00000088);
	outp32(dss_base + DSS_WCH1_DMA_OFFSET + ROT_MEM_CTRL, 0x00000008);

	outp32(dss_base + DSS_WCH1_DMA_OFFSET + WCH_SCF_COEF_MEM_CTRL, 0x00000088);
	outp32(dss_base + DSS_WCH1_DMA_OFFSET+ WCH_SCF_LB_MEM_CTRL, 0x00000008);

	outp32(dss_base + GLB_DSS_PM_CTRL, 0x0401A00F);//0xe8612604
}
/*lint -e838*/
void dss_inner_clk_common_enable(struct dpu_fb_data_type *dpufd, bool fastboot_enable)
{
	char __iomem *dss_base = NULL;
	int prev_refcount;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL point\n.");
		return;
	}

	if (dpufd->index == MEDIACOMMON_PANEL_IDX) {
		return;
	}

	dss_base = dpufd->dss_base;

	down(&dpu_fb_dss_inner_clk_sem);

	prev_refcount = dss_inner_clk_refcount++;
	if (!prev_refcount && !fastboot_enable) {
		if (g_fpga_flag == 1) {
			dss_normal_set_reg(dss_base);
		} else {
		#ifdef CONFIG_DSS_LP_USED
			dss_lp_set_reg(dss_base);
		#else
			dss_normal_set_reg(dss_base);
		#endif
		}
	}

	DPU_FB_DEBUG("fb%d, enable dss_inner_clk_refcount=%d\n",
		dpufd->index, dss_inner_clk_refcount);

	up(&dpu_fb_dss_inner_clk_sem);
}

void dss_inner_clk_common_disable(struct dpu_fb_data_type *dpufd)
{
	int new_refcount;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL point\n.");
		return;
	}

	if (dpufd->index == MEDIACOMMON_PANEL_IDX) {
		return;
	}

	down(&dpu_fb_dss_inner_clk_sem);
	new_refcount = --dss_inner_clk_refcount;
	if (new_refcount < 0) {
		DPU_FB_ERR("dss new_refcount err");
	}

	if (!new_refcount) {
		;
	}

	DPU_FB_DEBUG("fb%d, disable dss_inner_clk_refcount=%d\n",
		dpufd->index, dss_inner_clk_refcount);
	up(&dpu_fb_dss_inner_clk_sem);
}

void dss_inner_clk_pdp_enable(struct dpu_fb_data_type *dpufd, bool fastboot_enable)
{
	char __iomem *dss_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	dss_base = dpufd->dss_base;

	if (fastboot_enable) {
		return ;
	}

#ifdef CONFIG_DSS_LP_USED
	/*pix clk*/
	outp32(dss_base + DSS_LDI0_OFFSET + LDI_MODULE_CLK_SEL, 0x00000006);
	outp32(dss_base + DSS_LDI1_OFFSET + LDI_MODULE_CLK_SEL, 0x00000002);
	//outp32(dss_base + DSS_LDI_DP_OFFSET + LDI_MODULE_CLK_SEL, 0x00000000);

	outp32(dss_base + DSS_HI_ACE_OFFSET + DPE_RAMCLK_FUNC, 0x00000000); //dpe
	outp32(dss_base + DSS_DPP_OFFSET + DPP_CLK_SEL, 0x00000400);
	outp32(dss_base + DSS_IFBC_OFFSET + IFBC_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_DSC_OFFSET + DSC_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_LDI0_OFFSET + LDI_CLK_SEL, 0x00000000);

	outp32(dss_base + DSS_LDI1_OFFSET + LDI_CLK_SEL, 0x00000000);

	//outp32(dss_base + DSS_LDI_DP_OFFSET + LDI_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_WB_OFFSET + WB_CLK_SEL, 0x00000000);
	//dbuf0
	outp32(dss_base + DSS_DBUF0_OFFSET + DBUF_CLK_SEL, 0x00000000);//dbuf0 mem
	outp32(dss_base + DSS_DBUF1_OFFSET + DBUF_CLK_SEL, 0x00000000);//dbuf1 mem
	//pipe_sw
	outp32(dss_base + DSS_PIPE_SW_DSI0_OFFSET + PIPE_SW_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_PIPE_SW_DSI1_OFFSET + PIPE_SW_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_PIPE_SW_DP_OFFSET + PIPE_SW_CLK_SEL, 0x00000000);
	outp32(dss_base + DSS_PIPE_SW_WB_OFFSET + PIPE_SW_CLK_SEL, 0x00000000);
#else
	outp32(dss_base + DSS_IFBC_OFFSET + IFBC_MEM_CTRL, 0x00000088);
	outp32(dss_base + DSS_DSC_OFFSET + DSC_MEM_CTRL, 0x00000888);
	outp32(dss_base + DSS_LDI0_OFFSET + LDI_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_DBUF0_OFFSET + DBUF_MEM_CTRL, 0x00000008);
	outp32(dss_base + DSS_DBUF1_OFFSET + DBUF_MEM_CTRL, 0x00000008);//dbuf1 mem
	outp32(dss_base + DSS_DPP_DITHER_OFFSET + DITHER_MEM_CTRL, 0x00000008);
#endif
}

void dss_inner_clk_pdp_disable(struct dpu_fb_data_type *dpufd)
{
}

void dss_inner_clk_sdp_enable(struct dpu_fb_data_type *dpufd)
{
	char __iomem *dss_base = NULL;
	char __iomem *ldi_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (is_dp_panel(dpufd)) {
		ldi_base = dpufd->dss_base + DSS_LDI_DP_OFFSET;
	} else {
		ldi_base = dpufd->dss_base + DSS_LDI1_OFFSET;
	}

	dss_base = dpufd->dss_base;
	if (g_fpga_flag == 1) {
		outp32(ldi_base + LDI_MEM_CTRL, 0x00000008);
		outp32(dss_base + DSS_DBUF1_OFFSET + DBUF_MEM_CTRL, 0x00000008);
	} else {
	#ifdef CONFIG_DSS_LP_USED
		/*pix1 clk*/
		outp32(ldi_base + LDI_MODULE_CLK_SEL, 0x00000000);
		outp32(ldi_base + LDI_CLK_SEL, 0x00000000);
		outp32(dss_base + DSS_DBUF1_OFFSET + DBUF_CLK_SEL, 0x00000000);
	#else
		outp32(ldi_base + LDI_MEM_CTRL, 0x00000008);
		outp32(dss_base + DSS_DBUF1_OFFSET + DBUF_MEM_CTRL, 0x00000008);
	#endif
	}
}

void dss_inner_clk_sdp_disable(struct dpu_fb_data_type *dpufd)
{
	int ret;
	uint64_t dss_mmbuf_rate;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL point!");
		return ;
	}

	dpufd->dss_vote_cmd.dss_mmbuf_rate = DEFAULT_DSS_MMBUF_CLK_RATE_L1;

	if (dpufd_list[PRIMARY_PANEL_IDX]) {
		dss_mmbuf_rate = dpufd_list[PRIMARY_PANEL_IDX]->dss_vote_cmd.dss_mmbuf_rate;
		ret = clk_set_rate(dpufd->dss_mmbuf_clk, dss_mmbuf_rate);
		if (ret < 0) {
			DPU_FB_ERR("fb%d dss_mmbuf clk_set_rate(%llu) failed, error=%d!\n",
				dpufd->index, dss_mmbuf_rate, ret);
			return ;
		}
	}

	return;
}

void init_dpp(struct dpu_fb_data_type *dpufd)
{
	char __iomem *dpp_base = NULL;
	struct dpu_panel_info *pinfo = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL point!");
		return ;
	}
	pinfo = &(dpufd->panel_info);

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		dpp_base = dpufd->dss_base + DSS_DPP_OFFSET;
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}

	outp32(dpp_base + DPP_IMG_SIZE_BEF_SR, (DSS_HEIGHT(pinfo->yres) << 16) | DSS_WIDTH(pinfo->xres));
	outp32(dpp_base + DPP_IMG_SIZE_AFT_SR, (DSS_HEIGHT(pinfo->yres) << 16) | DSS_WIDTH(pinfo->xres));

#ifdef CONFIG_DPU_FB_DPP_COLORBAR_USED
	outp32(dpp_base + DPP_CLRBAR_CTRL, (0x30 << 24) |(0 << 1) | 0x1);
	set_reg(dpp_base + DPP_CLRBAR_1ST_CLR, 0x3FF00000, 30, 0); //Red
	set_reg(dpp_base + DPP_CLRBAR_2ND_CLR, 0x000FFC00, 30, 0); //Green
	set_reg(dpp_base + DPP_CLRBAR_3RD_CLR, 0x000003FF, 30, 0); //Blue
#endif
}

static void init_dsc(struct dpu_fb_data_type *dpufd)
{
	char __iomem *dsc_base = NULL;
	struct dpu_panel_info *pinfo = NULL;
	struct dsc_panel_info *dsc = NULL;

	uint32_t dsc_en = 0;
	uint32_t pic_width = 0;
	uint32_t pic_height = 0;
	uint32_t chunk_size = 0;
	uint32_t groups_per_line = 0;
	uint32_t rbs_min = 0;
	uint32_t hrd_delay = 0;
	uint32_t target_bpp_x16 =0;
	uint32_t num_extra_mux_bits = 0;
	uint32_t slice_bits = 0;
	uint32_t final_offset = 0;
	uint32_t final_scale = 0;
	uint32_t nfl_bpg_offset = 0;
	uint32_t groups_total = 0;
	uint32_t slice_bpg_offset = 0;
	uint32_t scale_increment_interval = 0;
	uint32_t initial_scale_value = 0;
	uint32_t scale_decrement_interval = 0;
	uint32_t adjustment_bits =0;
	uint32_t adj_bits_per_grp = 0;
	uint32_t bits_per_grp = 0;
	uint32_t slices_per_line = 0;
	uint32_t pic_line_grp_num = 0;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}
	pinfo = &(dpufd->panel_info);
	dsc = &(pinfo->vesa_dsc);

	dsc_base = dpufd->dss_base + DSS_DSC_OFFSET;

	if ((pinfo->ifbc_type == IFBC_TYPE_VESA2X_SINGLE) ||
		(pinfo->ifbc_type == IFBC_TYPE_VESA3X_SINGLE)) {
		// dual_dsc_en = 0, dsc_if_bypass = 1, reset_ich_per_line = 0
		dsc_en = 0x5;
		pic_width = DSS_WIDTH(pinfo->xres);
		outp32(dpufd->dss_base + DSS_LDI0_OFFSET + LDI_VESA_CLK_SEL, 0);
	} else {
		// dual_dsc_en = 1, dsc_if_bypass = 0, reset_ich_per_line = 1
		dsc_en = 0xb;
		pic_width = DSS_WIDTH(pinfo->xres / 2);
		outp32(dpufd->dss_base + DSS_LDI0_OFFSET + LDI_VESA_CLK_SEL, 1);
	}

	pic_height = DSS_HEIGHT(pinfo->yres);
	chunk_size = round1((dsc->slice_width + 1) * dsc->bits_per_pixel, 8);

	groups_per_line = (dsc->slice_width + 3) / 3;
	rbs_min = dsc->rc_model_size - dsc->initial_offset + dsc->initial_xmit_delay * dsc->bits_per_pixel +
		groups_per_line * dsc->first_line_bpg_offset;
	hrd_delay = round1(rbs_min, dsc->bits_per_pixel);

	target_bpp_x16 = dsc->bits_per_pixel * 16;
	slice_bits = 8 * chunk_size * (dsc->slice_height + 1);

	num_extra_mux_bits = 3 * (dsc->mux_word_size + (4 * dsc->bits_per_component + 4) - 2);
	while ((num_extra_mux_bits > 0) && ((slice_bits - num_extra_mux_bits) % dsc->mux_word_size))
		num_extra_mux_bits--;

	final_offset =  dsc->rc_model_size - ((dsc->initial_xmit_delay * target_bpp_x16 + 8) >> 4) + num_extra_mux_bits; //4336(0x10f0)

	if (dsc->rc_model_size == final_offset) {
		DPU_FB_ERR("divsion by zero error");
		return;
	}

	final_scale = 8 * dsc->rc_model_size / (dsc->rc_model_size - final_offset);
	nfl_bpg_offset = round1(dsc->first_line_bpg_offset << OFFSET_FRACTIONAL_BITS, dsc->slice_height); //793(0x319)
	groups_total = groups_per_line * (dsc->slice_height + 1);
	slice_bpg_offset = round1((1 << OFFSET_FRACTIONAL_BITS) *
		(dsc->rc_model_size - dsc->initial_offset + num_extra_mux_bits), groups_total); // 611(0x263)
	scale_increment_interval = (1 << OFFSET_FRACTIONAL_BITS) * final_offset /
		((final_scale - 9) * (nfl_bpg_offset + slice_bpg_offset)); // 903(0x387)

	if (dsc->rc_model_size == dsc->initial_offset) {
		DPU_FB_ERR("divsion by zero error");
		return;
	}

	initial_scale_value = 8 * dsc->rc_model_size / (dsc->rc_model_size - dsc->initial_offset);
	if (groups_per_line < initial_scale_value - 8)	{
		initial_scale_value = groups_per_line + 8;
	}

	if (initial_scale_value > 8) {
		scale_decrement_interval = groups_per_line / (initial_scale_value - 8);
	} else {
		scale_decrement_interval = 4095;
	}

	adjustment_bits = (8 - (dsc->bits_per_pixel * (dsc->slice_width + 1)) % 8) % 8;
	adj_bits_per_grp = dsc->bits_per_pixel * 3 - 3;
	bits_per_grp = dsc->bits_per_pixel * 3;
	slices_per_line = (pic_width > dsc->slice_width) ? 1 : 0;
	pic_line_grp_num = ((dsc->slice_width + 3)/3)*(slices_per_line+1)-1;

	set_reg(dsc_base + DSC_REG_DEFAULT, 0x1, 1, 0);

	// dsc_en
	set_reg(dsc_base + DSC_EN, dsc_en, 4, 0);

	// bits_per_component, convert_rgb, bits_per_pixel
	set_reg(dsc_base + DSC_CTRL, dsc->bits_per_component | (dsc->linebuf_depth << 4) | (dsc->block_pred_enable << 10) |
		(0x1 << 11) | (dsc->bits_per_pixel << 16), 26, 0);

	// pic_width, pic_height
	set_reg(dsc_base + DSC_PIC_SIZE, (pic_width << 16) | pic_height, 32, 0);

	// slice_width, slice_height
	set_reg(dsc_base + DSC_SLICE_SIZE, (dsc->slice_width << 16) | dsc->slice_height, 32, 0);

	// chunk_size
	set_reg(dsc_base + DSC_CHUNK_SIZE, chunk_size, 16, 0);

	// initial_xmit_delay, initial_dec_delay = hrd_delay -initial_xmit_delay
	set_reg(dsc_base + DSC_INITIAL_DELAY, dsc->initial_xmit_delay |
		((hrd_delay - dsc->initial_xmit_delay) << 16), 32, 0);

	// initial_scale_value, scale_increment_interval
	set_reg(dsc_base + DSC_RC_PARAM0, initial_scale_value | (scale_increment_interval << 16), 32, 0);

	// scale_decrement_interval, first_line_bpg_offset
	set_reg(dsc_base + DSC_RC_PARAM1, (dsc->first_line_bpg_offset << 16) | scale_decrement_interval, 21, 0);

	// nfl_bpg_offset, slice_bpg_offset
	set_reg(dsc_base + DSC_RC_PARAM2, nfl_bpg_offset | (slice_bpg_offset << 16), 32, 0);

	//DSC_RC_PARAM3
	set_reg(dsc_base + DSC_RC_PARAM3,
		((final_offset << 16) | dsc->initial_offset), 32, 0);

	//DSC_FLATNESS_QP_TH
	set_reg(dsc_base + DSC_FLATNESS_QP_TH,
		((dsc->flatness_max_qp << 16) | (dsc->flatness_min_qp << 0)), 24, 0);

	//DSC_RC_PARAM4
	set_reg(dsc_base + DSC_RC_PARAM4,
		((dsc->rc_edge_factor << 20) | (dsc->rc_model_size << 0)), 24, 0);
	//DSC_RC_PARAM5
	set_reg(dsc_base + DSC_RC_PARAM5,
		((dsc->rc_tgt_offset_lo << 20) |(dsc->rc_tgt_offset_hi << 16) |
		(dsc->rc_quant_incr_limit1 << 8) |(dsc->rc_quant_incr_limit0 << 0)), 24, 0);

	//DSC_RC_BUF_THRESH
	set_reg(dsc_base + DSC_RC_BUF_THRESH0,
		((dsc->rc_buf_thresh0 << 24) | (dsc->rc_buf_thresh1 << 16) |
		(dsc->rc_buf_thresh2 << 8) | (dsc->rc_buf_thresh3 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_BUF_THRESH1,
		((dsc->rc_buf_thresh4 << 24) | (dsc->rc_buf_thresh5 << 16) |
		(dsc->rc_buf_thresh6 << 8) | (dsc->rc_buf_thresh7 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_BUF_THRESH2,
		((dsc->rc_buf_thresh8 << 24) | (dsc->rc_buf_thresh9 << 16) |
		(dsc->rc_buf_thresh10 << 8) | (dsc->rc_buf_thresh11 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_BUF_THRESH3,
		((dsc->rc_buf_thresh12 << 24) | (dsc->rc_buf_thresh13 << 16)), 32, 0);

	//DSC_RC_RANGE_PARAM
	set_reg(dsc_base + DSC_RC_RANGE_PARAM0,
		((dsc->range_min_qp0 << 27) | (dsc->range_max_qp0 << 22) |
		(dsc->range_bpg_offset0 << 16) | (dsc->range_min_qp1 << 11) |
		(dsc->range_max_qp1 << 6) | (dsc->range_bpg_offset1 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_RANGE_PARAM1,
		((dsc->range_min_qp2 << 27) | (dsc->range_max_qp2 << 22) |
		(dsc->range_bpg_offset2 << 16) | (dsc->range_min_qp3 << 11) |
		(dsc->range_max_qp3 << 6) | (dsc->range_bpg_offset3 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_RANGE_PARAM2,
		((dsc->range_min_qp4 << 27) | (dsc->range_max_qp4 << 22) |
		(dsc->range_bpg_offset4 << 16) | (dsc->range_min_qp5 << 11) |
		(dsc->range_max_qp5 << 6) | (dsc->range_bpg_offset5 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_RANGE_PARAM3,
		((dsc->range_min_qp6 << 27) | (dsc->range_max_qp6 << 22) |
		(dsc->range_bpg_offset6 << 16) | (dsc->range_min_qp7 << 11) |
		(dsc->range_max_qp7 << 6) | (dsc->range_bpg_offset7 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_RANGE_PARAM4,
		((dsc->range_min_qp8 << 27) | (dsc->range_max_qp8 << 22) |
		(dsc->range_bpg_offset8 << 16) | (dsc->range_min_qp9 << 11) |
		(dsc->range_max_qp9 << 6) | (dsc->range_bpg_offset9 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_RANGE_PARAM5,
		((dsc->range_min_qp10 << 27) | (dsc->range_max_qp10 << 22) |
		(dsc->range_bpg_offset10 << 16) | (dsc->range_min_qp11 << 11) |
		(dsc->range_max_qp11 << 6) | (dsc->range_bpg_offset11 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_RANGE_PARAM6,
		((dsc->range_min_qp12 << 27) | (dsc->range_max_qp12 << 22) |
		(dsc->range_bpg_offset12 << 16) | (dsc->range_min_qp13 << 11) |
		(dsc->range_max_qp13 << 6) | (dsc->range_bpg_offset13 << 0)), 32, 0);
	set_reg(dsc_base + DSC_RC_RANGE_PARAM7,
		((dsc->range_min_qp14 << 27) | (dsc->range_max_qp14 << 22) |
		(dsc->range_bpg_offset14 << 16)), 32, 0);

	// adjustment_bits
	set_reg(dsc_base + DSC_ADJUSTMENT_BITS, adjustment_bits, 4, 0);

	// bits_per_grp, adj_bits_per_grp
	set_reg(dsc_base + DSC_BITS_PER_GRP, bits_per_grp | (adj_bits_per_grp << 8), 14, 0);

	//slices_per_line, pic_line_grp_num
	set_reg(dsc_base + DSC_MULTI_SLICE_CTL, slices_per_line |
		(pic_line_grp_num << 16), 32, 0);

	//dsc_out_mode
	if ((chunk_size % 3 == 0)) {
		set_reg(dsc_base + DSC_OUT_CTRL, 0x0, 1, 0);
	} else if ((chunk_size % 2 == 0)) {
		set_reg(dsc_base + DSC_OUT_CTRL, 0x1, 1, 0);
	} else {
		DPU_FB_ERR("fb%d, chunk_size should be mode by 3 or 2, but chunk_size = %u\n",
			dpufd->index, chunk_size);
		return;
	}

	set_reg(dsc_base + DSC_CLK_SEL, 0x0, 32, 0);
	set_reg(dsc_base + DSC_CLK_EN, 0x7, 32, 0);
	set_reg(dsc_base + DSC_MEM_CTRL, 0x0, 32, 0);
	set_reg(dsc_base + DSC_ST_DATAIN, 0x0, 28, 0);
	set_reg(dsc_base + DSC_ST_DATAOUT, 0x0, 16, 0);
	set_reg(dsc_base + DSC0_ST_SLC_POS, 0x0, 28, 0);
	set_reg(dsc_base + DSC1_ST_SLC_POS, 0x0, 28, 0);
	set_reg(dsc_base + DSC0_ST_PIC_POS, 0x0, 28, 0);
	set_reg(dsc_base + DSC1_ST_PIC_POS, 0x0, 28, 0);
	set_reg(dsc_base + DSC0_ST_FIFO, 0x0, 14, 0);
	set_reg(dsc_base + DSC1_ST_FIFO, 0x0, 14, 0);
	set_reg(dsc_base + DSC0_ST_LINEBUF, 0x0, 24, 0);
	set_reg(dsc_base + DSC1_ST_LINEBUF, 0x0, 24, 0);
	set_reg(dsc_base + DSC_ST_ITFC, 0x0, 10, 0);
	set_reg(dsc_base + DSC_RD_SHADOW_SEL, 0x1, 1, 0);
	set_reg(dsc_base + DSC_REG_DEFAULT, 0x0, 1, 0);
}

void init_ifbc(struct dpu_fb_data_type *dpufd)
{
	char __iomem *ifbc_base = NULL;
	struct dpu_panel_info *pinfo = NULL;
	uint32_t mipi_idx;
	uint32_t comp_mode;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is null.\n");
		return;
	}
	pinfo = &(dpufd->panel_info);
	if (pinfo->ifbc_type >= IFBC_TYPE_MAX) {
		DPU_FB_ERR("ifbc_type is larger than IFBC_TYPE_MAX.\n");
		return;
	}

	/* VESA_CLK_SEL is set to 0 for initial, 1 is needed only by vesa dual pipe compress */
	set_reg(dpufd->dss_base + DSS_LDI0_OFFSET + LDI_VESA_CLK_SEL, 0, 1, 0);

	if (pinfo->ifbc_type == IFBC_TYPE_NONE)
		return ;

	if (!DPU_SUPPORT_DPP_MODULE_BIT(DPP_MODULE_IFBC))
		return;

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ifbc_base = dpufd->dss_base + DSS_IFBC_OFFSET;
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}

	mipi_idx = is_dual_mipi_panel(dpufd) ? 1 : 0;
	comp_mode = g_mipi_ifbc_division[mipi_idx][pinfo->ifbc_type].comp_mode;

	if (is_ifbc_vesa_panel(dpufd)) {
		init_dsc(dpufd);

		// select comp_mode
		set_reg(ifbc_base + IFBC_CTRL, comp_mode, 3, 0);
		return ;
	}
}
/*lint +e838*/
/*lint -e438 -e550 -e838*/
void init_post_scf(struct dpu_fb_data_type *dpufd)
{
	char __iomem *scf_lut_base;
	char __iomem *scf_base;
	int ihright;
	int ihright1;
	int ivbottom;

	struct dpu_panel_info *pinfo = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	pinfo = &(dpufd->panel_info);

	scf_lut_base = dpufd->dss_base + DSS_POST_SCF_LUT_OFFSET;

	if (!DPU_SUPPORT_DPP_MODULE_BIT(DPP_MODULE_POST_SCF)) {
		return;
	}

	pinfo->post_scf_support = 1;
	dpu_post_scl_load_filter_coef(dpufd, false, scf_lut_base, SCL_COEF_RGB_IDX);

	scf_base = dpufd->dss_base + DSS_POST_SCF_OFFSET;

	outp32(scf_base + ARSR_POST_SKIN_THRES_Y, 332<<10 | 300);//0x5312c
	outp32(scf_base + ARSR_POST_SKIN_THRES_U, 40<<10 | 20);//0xa014
	outp32(scf_base + ARSR_POST_SKIN_THRES_V, 48<<10 | 24);//0xc018
	outp32(scf_base + ARSR_POST_SKIN_EXPECTED, 580<<20 | 452<<10 | 600);//0x24471258
	outp32(scf_base + ARSR_POST_SKIN_CFG, 12<<16 | 10<<8 | 6);//0xc0a06
	outp32(scf_base + ARSR_POST_SHOOT_CFG1, 8<<16 | 20);//0x80014
	outp32(scf_base + ARSR_POST_SHOOT_CFG2,  (-80 & 0x7ff) | (8<<16));
	outp32(scf_base + ARSR_POST_SHOOT_CFG3, 372);
	outp32(scf_base + ARSR_POST_SHARP_CFG1_H, 256<<16 | 192);//0x10000c0  // no used
	outp32(scf_base + ARSR_POST_SHARP_CFG1_L, 24<<16 | 8);//0x180008  // no used
	outp32(scf_base + ARSR_POST_SHARP_CFG2_H, 256<<16 | 192);//0x10000c0
	outp32(scf_base + ARSR_POST_SHARP_CFG2_L, 32<<16 | 16);
	outp32(scf_base + ARSR_POST_SHARP_CFG3, 150<<16 | 150);//0x960096  // no used
	outp32(scf_base + ARSR_POST_SHARP_CFG4, 200<<16 | 0);//0xc80000  // no used
	outp32(scf_base + ARSR_POST_SHARP_CFG5, 200<<16 | 0);//0xc80000  // no used
	outp32(scf_base + ARSR_POST_SHARP_CFG6, 160<<16 | 40);
	outp32(scf_base + ARSR_POST_SHARP_CFG6_CUT, 192<<16 | 128);
	outp32(scf_base + ARSR_POST_SHARP_CFG7, 1<<17 | 8);
	outp32(scf_base + ARSR_POST_SHARP_CFG7_RATIO, 160<<16 | 16);//0xa00010
	outp32(scf_base + ARSR_POST_SHARP_CFG8, 3<<22 | 800);//0xc00320  // no used
	outp32(scf_base + ARSR_POST_SHARP_CFG9, 8<<22 | 12800);//0x2003200  // no used
	outp32(scf_base + ARSR_POST_SHARP_CFG10, 800);//320  // no used
	outp32(scf_base + ARSR_POST_SHARP_CFG11, 15 << 22 | 12800);
	outp32(scf_base + ARSR_POST_DIFF_CTRL, 80<<16 | 64);
	outp32(scf_base + ARSR_POST_SKIN_SLOP_Y, 512);//0x200
	outp32(scf_base + ARSR_POST_SKIN_SLOP_U, 819);//0x333
	outp32(scf_base + ARSR_POST_SKIN_SLOP_V, 682);//0x2aa
	outp32(scf_base + ARSR_POST_FORCE_CLK_ON_CFG, 0);
	outp32(scf_base + ARSR_POST_SHARP_LEVEL, 0x20002);
	outp32(scf_base + ARSR_POST_SHARP_GAIN_LOW, 0x3C0078);
	outp32(scf_base + ARSR_POST_SHARP_GAIN_MID, 0x6400C8);
	outp32(scf_base + ARSR_POST_SHARP_GAIN_HIGH, 0x5000A0);
	outp32(scf_base + ARSR_POST_SHARP_GAINCTRLSLOPH_MF, 0x280);
	outp32(scf_base + ARSR_POST_SHARP_GAINCTRLSLOPL_MF, 0x1400);
	outp32(scf_base + ARSR_POST_SHARP_GAINCTRLSLOPH_HF, 0x140);
	outp32(scf_base + ARSR_POST_SHARP_GAINCTRLSLOPL_HF, 0xA00);
	outp32(scf_base + ARSR_POST_SHARP_MF_LMT, 0x40);
	outp32(scf_base + ARSR_POST_SHARP_GAIN_MF, 0x12C012C);
	outp32(scf_base + ARSR_POST_SHARP_MF_B, 0);
	outp32(scf_base + ARSR_POST_SHARP_HF_LMT, 0x80);
	outp32(scf_base + ARSR_POST_SHARP_GAIN_HF, 0x104012C);
	outp32(scf_base + ARSR_POST_SHARP_HF_B, 0x1400);
	outp32(scf_base + ARSR_POST_SHARP_LF_CTRL, 0x100010);
	outp32(scf_base + ARSR_POST_SHARP_LF_VAR, 0x1800080);
	outp32(scf_base + ARSR_POST_SHARP_LF_CTRL_SLOP, 0);
	outp32(scf_base + ARSR_POST_SHARP_HF_SELECT, 0);

	ihright1 = ((int)pinfo->xres - 1) * ARSR1P_INC_FACTOR;
	ihright = ihright1 + 2 * ARSR1P_INC_FACTOR;
	if (ihright >= ((int)pinfo->xres) * ARSR1P_INC_FACTOR) {
	    ihright = ((int)pinfo->xres) * ARSR1P_INC_FACTOR - 1;
	}

	ivbottom = ((int)pinfo->yres - 1) * ARSR1P_INC_FACTOR;
	if (ivbottom >= ((int)pinfo->yres) * ARSR1P_INC_FACTOR) {
	    ivbottom = ((int)pinfo->yres) * ARSR1P_INC_FACTOR - 1;
	}

	outp32(scf_base + ARSR_POST_IHLEFT, 0x0);
	outp32(scf_base + ARSR_POST_IHRIGHT, ihright);
	outp32(scf_base + ARSR_POST_IHLEFT1, 0x0);
	outp32(scf_base + ARSR_POST_IHRIGHT1, ihright1);
	outp32(scf_base + ARSR_POST_IVTOP, 0x0);
	outp32(scf_base + ARSR_POST_IVBOTTOM, ivbottom);
	outp32(scf_base + ARSR_POST_IHINC, ARSR1P_INC_FACTOR);
	outp32(scf_base + ARSR_POST_IVINC, ARSR1P_INC_FACTOR);

	outp32(scf_base + ARSR_POST_MODE, 0x1);

	return;
}
/*lint -e573 -e647 -e712*/
void init_dbuf(struct dpu_fb_data_type *dpufd)
{
	char __iomem *dbuf_base = NULL;
	struct dpu_panel_info *pinfo = NULL;
	int sram_valid_num = 0;
	int sram_max_mem_depth = 0;
	int sram_min_support_depth = 0;

	uint32_t thd_rqos_in = 0;
	uint32_t thd_rqos_out = 0;
	uint32_t thd_wqos_in = 0;
	uint32_t thd_wqos_out = 0;
	uint32_t thd_cg_in = 0;
	uint32_t thd_cg_out = 0;
	uint32_t thd_wr_wait = 0;
	uint32_t thd_cg_hold = 0;
	uint32_t thd_flux_req_befdfs_in = 0;
	uint32_t thd_flux_req_befdfs_out = 0;
	uint32_t thd_flux_req_aftdfs_in = 0;
	uint32_t thd_flux_req_aftdfs_out = 0;
	uint32_t thd_dfs_ok = 0;
	uint32_t dfs_ok_mask = 0;
	uint32_t thd_flux_req_sw_en = 1;

	int dfs_time = 0;
	int dfs_time_min = 0;
	int depth = 0;
	int dfs_ram = 0;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}
	pinfo = &(dpufd->panel_info);

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		dbuf_base = dpufd->dss_base + DSS_DBUF0_OFFSET;
		if (!DPU_SUPPORT_DPP_MODULE_BIT(DPP_MODULE_DBUF)) {
			return;
		}

		if (pinfo->xres * pinfo->yres >= RES_4K_PHONE) {
			dfs_time_min = DFS_TIME_MIN_4K;
			dfs_ram = 0x0;
		} else {
			dfs_time_min = DFS_TIME_MIN;
			dfs_ram = 0xF00;
		}

		dfs_time = DFS_TIME;
		depth = DBUF0_DEPTH;
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		dbuf_base = dpufd->dss_base + DSS_DBUF1_OFFSET;

		dfs_time = DFS_TIME;
		dfs_time_min = DFS_TIME_MIN;
		depth = DBUF1_DEPTH;
		dfs_ram = 0x1FF;
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}

	/*
	** int K = 0;
	** int Tp = 1000000  / pinfo->pxl_clk_rate;
	** K = (pinfo->ldi.h_pulse_width + pinfo->ldi.h_back_porch + pinfo->xres +
	**	pinfo->ldi.h_front_porch) / pinfo->xres;
	** thd_cg_out = dfs_time / (Tp * K * 6);
	*/
	if (pinfo->pxl_clk_rate_div <= 0)
		pinfo->pxl_clk_rate_div = 1;

	thd_cg_out = (dfs_time * pinfo->pxl_clk_rate * pinfo->xres) /
		(((pinfo->ldi.h_pulse_width + pinfo->ldi.h_back_porch + pinfo->ldi.h_front_porch) * pinfo->pxl_clk_rate_div
		+ pinfo->xres) * 6 * 1000000UL);
	sram_valid_num = thd_cg_out / depth;
	thd_cg_in = (sram_valid_num + 1) * depth - 1;

	sram_max_mem_depth = (sram_valid_num + 1) * depth;

	thd_rqos_in = thd_cg_out * 85 / 100;
	thd_rqos_out = thd_cg_out;
	thd_flux_req_befdfs_in = GET_FLUX_REQ_IN(sram_max_mem_depth);
	thd_flux_req_befdfs_out = GET_FLUX_REQ_OUT(sram_max_mem_depth);

	sram_min_support_depth = dfs_time_min * pinfo->xres * pinfo->pxl_clk_rate_div / (1000000 / 60 / (pinfo->yres +
		pinfo->ldi.v_back_porch + pinfo->ldi.v_front_porch + pinfo->ldi.v_pulse_width) * (DBUF_WIDTH_BIT / 3 / BITS_PER_BYTE));

	//thd_flux_req_aftdfs_in   =[(sram_valid_num+1)*depth - 50*HSIZE/((1000000/60/(VSIZE+VFP+VBP+VSW))*6)]/3
	thd_flux_req_aftdfs_in = (sram_max_mem_depth - sram_min_support_depth) / 3;
	//thd_flux_req_aftdfs_out  =  2*[(sram_valid_num+1)* depth - 50*HSIZE/((1000000/60/(VSIZE+VFP+VBP+VSW))*6)]/3
	thd_flux_req_aftdfs_out = 2 * (sram_max_mem_depth - sram_min_support_depth) / 3;

	thd_dfs_ok = thd_flux_req_befdfs_in;

	DPU_FB_DEBUG("sram_valid_num=%d,\n"
		"thd_rqos_in=0x%x\n"
		"thd_rqos_out=0x%x\n"
		"thd_cg_in=0x%x\n"
		"thd_cg_out=0x%x\n"
		"thd_flux_req_befdfs_in=0x%x\n"
		"thd_flux_req_befdfs_out=0x%x\n"
		"thd_flux_req_aftdfs_in=0x%x\n"
		"thd_flux_req_aftdfs_out=0x%x\n"
		"thd_dfs_ok=0x%x\n",
		sram_valid_num,
		thd_rqos_in,
		thd_rqos_out,
		thd_cg_in,
		thd_cg_out,
		thd_flux_req_befdfs_in,
		thd_flux_req_befdfs_out,
		thd_flux_req_aftdfs_in,
		thd_flux_req_aftdfs_out,
		thd_dfs_ok);

	if (g_fpga_flag == 0) {
		if (dpufd->index == PRIMARY_PANEL_IDX) {
			if (pinfo->xres * pinfo->yres >= RES_4K_PHONE) {
				sram_valid_num = 2;
				thd_rqos_out = 0x32bf;
				thd_rqos_in = 0x2b22;
				thd_cg_out = 0x32bf;
				thd_cg_in = 0x33bf;
				thd_flux_req_befdfs_out = 0x2e93;
				thd_flux_req_befdfs_in = 0x19e0;
				thd_flux_req_aftdfs_out = 0x124c;
				thd_flux_req_aftdfs_in = 0x926;
			} else if (pinfo->xres * pinfo->yres >= RES_1440P) {
				sram_valid_num = 1;
				thd_rqos_out = 0x217f;
				thd_rqos_in = 0x1c78;
				thd_cg_out = 0x217f;
				thd_cg_in = 0x227f;
				thd_flux_req_befdfs_out = 0x1f0c;
				thd_flux_req_befdfs_in = 0x1140;
				thd_flux_req_aftdfs_out = 0xfcc;
				thd_flux_req_aftdfs_in = 0x7e6;
			} else {
				sram_valid_num = 1;
				thd_rqos_out = 0x217f; // 0x0fa0
				thd_rqos_in = 0x1c78; // 0xd48
				thd_cg_out = 0x217f; // 0x0fa0
				thd_cg_in = 0x227f; // 0x2279
				thd_flux_req_befdfs_out = 0x1f0c; // 0x1f0b
				thd_flux_req_befdfs_in = 0x1140; // 0x113f
				thd_flux_req_aftdfs_out = 0xfcc; // 0x12c4
				thd_flux_req_aftdfs_in = 0x7e6; // 0x962
			}
		} else {
				sram_valid_num = 0;
				thd_rqos_out = 0x103f;
				thd_rqos_in = 0xdcf;
				thd_cg_out = 0x103f;
				thd_cg_in = 0x113f;
				thd_flux_req_befdfs_out = 0xf86;
				thd_flux_req_befdfs_in = 0x8a0;
				thd_flux_req_aftdfs_out = 0x773;
				thd_flux_req_aftdfs_in = 0x3b9;
		}
	}
	thd_dfs_ok = thd_flux_req_befdfs_in;

	outp32(dbuf_base + DBUF_FRM_SIZE, pinfo->xres * pinfo->yres);
	outp32(dbuf_base + DBUF_FRM_HSIZE, DSS_WIDTH(pinfo->xres));
	outp32(dbuf_base + DBUF_SRAM_VALID_NUM, sram_valid_num);

	outp32(dbuf_base + DBUF_THD_RQOS, (thd_rqos_out<< 16) | thd_rqos_in);
	outp32(dbuf_base + DBUF_THD_WQOS, (thd_wqos_out << 16) | thd_wqos_in);
	outp32(dbuf_base + DBUF_THD_CG, (thd_cg_out << 16) | thd_cg_in);
	outp32(dbuf_base + DBUF_THD_OTHER, (thd_cg_hold << 16) | thd_wr_wait);
	outp32(dbuf_base + DBUF_THD_FLUX_REQ_BEF, (thd_flux_req_befdfs_out << 16) | thd_flux_req_befdfs_in);
	outp32(dbuf_base + DBUF_THD_FLUX_REQ_AFT, (thd_flux_req_aftdfs_out << 16) | thd_flux_req_aftdfs_in);
	outp32(dbuf_base + DBUF_THD_DFS_OK, thd_dfs_ok);
	outp32(dbuf_base + DBUF_FLUX_REQ_CTRL, (dfs_ok_mask << 1) | thd_flux_req_sw_en);

	outp32(dbuf_base + DBUF_DFS_LP_CTRL, 0x1);

	outp32(dbuf_base + DBUF_DFS_RAM_MANAGE, dfs_ram);
	if (dpufd->index == PRIMARY_PANEL_IDX) {
		outp32(dbuf_base + DBUF_DFS_OK_MASK, 0x0E);
	}
}
/*lint +e573 +e647 +e712*/
/*lint +e438 +e550 +e838*/
void deinit_dbuf(struct dpu_fb_data_type *dpufd)
{
	char __iomem *dbuf_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		dbuf_base = dpufd->dss_base + DSS_DBUF0_OFFSET;
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		dbuf_base = dpufd->dss_base + DSS_DBUF1_OFFSET;
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return;
	}
	if (dpufd->index == PRIMARY_PANEL_IDX) {
		outp32(dbuf_base + DBUF_DFS_OK_MASK, 0x0F);
	}
}
/*lint -e568 -e685 -e838*/
static void init_ldi_pxl_div(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	char __iomem *ldi_base = NULL;
	uint32_t ifbc_type = 0;
	uint32_t mipi_idx = 0;
	uint32_t pxl0_div2_gt_en = 0;
	uint32_t pxl0_div4_gt_en = 0;
	uint32_t pxl0_divxcfg = 0;
	uint32_t pxl0_dsi_gt_en = 0;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}
	pinfo = &(dpufd->panel_info);

	if (dpufd->index == EXTERNAL_PANEL_IDX)
		return;

	ldi_base = dpufd->dss_base + DSS_LDI0_OFFSET;

	ifbc_type = pinfo->ifbc_type;
	if (ifbc_type >= IFBC_TYPE_MAX) {
		DPU_FB_ERR("ifbc_type is invalid");
		return;
	}

	mipi_idx = is_dual_mipi_panel(dpufd) ? 1 : 0;

	pxl0_div2_gt_en = g_mipi_ifbc_division[mipi_idx][ifbc_type].pxl0_div2_gt_en;
	pxl0_div4_gt_en = g_mipi_ifbc_division[mipi_idx][ifbc_type].pxl0_div4_gt_en;
	pxl0_divxcfg = g_mipi_ifbc_division[mipi_idx][ifbc_type].pxl0_divxcfg;
	pxl0_dsi_gt_en = g_mipi_ifbc_division[mipi_idx][ifbc_type].pxl0_dsi_gt_en;

	set_reg(ldi_base + LDI_PXL0_DIV2_GT_EN, pxl0_div2_gt_en, 1, 0);
	set_reg(ldi_base + LDI_PXL0_DIV4_GT_EN, pxl0_div4_gt_en, 1, 0);
	set_reg(ldi_base + LDI_PXL0_GT_EN, 0x1, 1, 0);
	set_reg(ldi_base + LDI_PXL0_DSI_GT_EN, pxl0_dsi_gt_en, 2, 0);
	set_reg(ldi_base + LDI_PXL0_DIVXCFG, pxl0_divxcfg, 3, 0);
}
/*lint +e568 +e685 +e838*/
static void init_wb_pkg_en(struct dpu_fb_data_type *dpufd, bool fastboot_enable)
{
	char __iomem *pipe_sw_base = NULL;
	char __iomem *wb_base = NULL;
	char __iomem *mctl_sys_base = NULL;
	char __iomem *mctl_mutex0_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is null .\n");
		return;
	}

	if (fastboot_enable) {
		DPU_FB_DEBUG("WB_CTRL has been initialized in fastboot .\n");
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		pipe_sw_base = dpufd->dss_base + DSS_PIPE_SW_WB_OFFSET;
		wb_base = dpufd->dss_base + DSS_WB_OFFSET;
		mctl_sys_base = dpufd->dss_base + DSS_MCTRL_SYS_OFFSET;
		mctl_mutex0_base = dpufd->dss_base + DSS_MCTRL_CTL0_OFFSET;

		set_reg(mctl_mutex0_base + MCTL_CTL_EN, 0x1, 32, 0);
		set_reg(mctl_mutex0_base + MCTL_CTL_TOP, 0x1, 32, 0);
		set_reg(mctl_mutex0_base + MCTL_CTL_MUTEX_ITF, 0x1, 2, 0);

		set_reg(wb_base + WB_CTRL, 0x2, 32, 0);
		set_reg(pipe_sw_base + PIPE_SW_SIG_CTRL, 0x1, 32, 0);
		set_reg(mctl_sys_base + MCTL_MOD17_DBG, 0x20f02, 32, 0);
		set_reg(mctl_sys_base + MCTL_OV0_FLUSH_EN, 0x8, 32, 0);
		set_reg(mctl_sys_base + MCTL_MOD17_DBG, 0x20f00, 32, 0);
		set_reg(pipe_sw_base + PIPE_SW_SIG_CTRL, 0x0, 32, 0);

		set_reg(mctl_mutex0_base + MCTL_CTL_MUTEX_ITF, 0x0, 2, 0);
		set_reg(mctl_mutex0_base + MCTL_CTL_TOP, 0x0, 32, 0);
		set_reg(mctl_mutex0_base + MCTL_CTL_EN, 0x0, 32, 0);
	}
}

static void pipe_sw_ctrl(struct dpu_fb_data_type *dpufd)
{
	if (dpufd == NULL) {
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI0_OFFSET + PIPE_SW_SIG_CTRL, 0x1, 8, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI0_OFFSET + SW_POS_CTRL_SIG_EN, 0x1, 1, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI0_OFFSET + PIPE_SW_DAT_CTRL, 0x1, 8, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI0_OFFSET + SW_POS_CTRL_DAT_EN, 0x1, 1, 0);
		//set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI0_OFFSET + PIPE_IFBC_SEL, 0x0, 32, 0);
	} else if ((dpufd->index == EXTERNAL_PANEL_IDX) && is_dp_panel(dpufd)) {
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DP_OFFSET + PIPE_SW_SIG_CTRL, 0x2, 8, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DP_OFFSET + SW_POS_CTRL_SIG_EN, 0x1, 1, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DP_OFFSET + PIPE_SW_DAT_CTRL, 0x2, 8, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DP_OFFSET + SW_POS_CTRL_DAT_EN, 0x1, 1, 0);

	} else if ((dpufd->index == EXTERNAL_PANEL_IDX) && is_mipi_panel(dpufd)) {
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI1_OFFSET + PIPE_SW_SIG_CTRL, 0x2, 8, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI1_OFFSET + SW_POS_CTRL_SIG_EN, 0x1, 1, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI1_OFFSET + PIPE_SW_DAT_CTRL, 0x2, 8, 0);
		set_reg(dpufd->dss_base + DSS_PIPE_SW_DSI1_OFFSET + SW_POS_CTRL_DAT_EN, 0x1, 1, 0);
	}
}
/*lint -e712 -e838*/
void init_ldi(struct dpu_fb_data_type *dpufd, bool fastboot_enable)
{
	char __iomem *ldi_base = NULL;
	struct dpu_panel_info *pinfo = NULL;
	dss_rect_t rect = {0,0,0,0};
	uint32_t te_source = 0;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}
	pinfo = &(dpufd->panel_info);

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ldi_base = dpufd->dss_base + DSS_LDI0_OFFSET;
		if (g_fpga_flag == 1) {
			set_reg(dpufd->dss_base + GLB_TP_SEL, 0x2, 2, 0);
		}
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		if (is_dp_panel(dpufd)) {
			ldi_base = dpufd->dss_base + DSS_LDI_DP_OFFSET;
		} else {
			ldi_base = dpufd->dss_base + DSS_LDI1_OFFSET;
		}
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}
	DPU_FB_INFO("fb%d, fastboot_enable = %d!", dpufd->index, fastboot_enable);
	rect.x = 0;
	rect.y = 0;
	rect.w = pinfo->xres;
	rect.h = pinfo->yres;
	mipi_ifbc_get_rect(dpufd, &rect);

	init_ldi_pxl_div(dpufd);

	if (is_dual_mipi_panel(dpufd)) {
		set_reg(dpufd->dss_base + DSS_LDI0_OFFSET + LDI_DSI1_RST_SEL, 0x0, 1, 0);
		set_reg(dpufd->dss_base + DSS_MCTRL_SYS_OFFSET + MCTL_DSI_MUX_SEL, 0x0, 1, 0);

		if (is_mipi_video_panel(dpufd)) {
			outp32(ldi_base + LDI_DPI1_HRZ_CTRL0, (pinfo->ldi.h_back_porch + DSS_WIDTH(pinfo->ldi.h_pulse_width)) << 16);
			outp32(ldi_base + LDI_DPI1_HRZ_CTRL1, 0);
			outp32(ldi_base + LDI_DPI1_HRZ_CTRL2, DSS_WIDTH(rect.w));
		} else {
			outp32(ldi_base + LDI_DPI1_HRZ_CTRL0, pinfo->ldi.h_back_porch << 16);
			outp32(ldi_base + LDI_DPI1_HRZ_CTRL1, DSS_WIDTH(pinfo->ldi.h_pulse_width));
			outp32(ldi_base + LDI_DPI1_HRZ_CTRL2, DSS_WIDTH(rect.w));
		}

		outp32(ldi_base + LDI_OVERLAP_SIZE,
			pinfo->ldi.dpi0_overlap_size | (pinfo->ldi.dpi1_overlap_size << 16));

		/* dual_mode_en */
		set_reg(ldi_base + LDI_CTRL, 1, 1, 5);

		/* split mode */
		set_reg(ldi_base + LDI_CTRL, 0, 1, 16);

		//dual lcd: 0x1, dual mipi: 0x0
		set_reg(dpufd->dss_base + DSS_LDI0_OFFSET + LDI_DSI1_CLK_SEL, 0x0, 1, 0);
	}

	if (is_mipi_video_panel(dpufd)) {
		outp32(ldi_base + LDI_DPI0_HRZ_CTRL0,
				pinfo->ldi.h_front_porch | ((pinfo->ldi.h_back_porch + DSS_WIDTH(pinfo->ldi.h_pulse_width)) << 16));
		outp32(ldi_base + LDI_DPI0_HRZ_CTRL1, 0);
		outp32(ldi_base + LDI_DPI0_HRZ_CTRL2, DSS_WIDTH(rect.w));
	} else {
		outp32(ldi_base + LDI_DPI0_HRZ_CTRL0,
				pinfo->ldi.h_front_porch | (pinfo->ldi.h_back_porch << 16));
		outp32(ldi_base + LDI_DPI0_HRZ_CTRL1, DSS_WIDTH(pinfo->ldi.h_pulse_width));
		outp32(ldi_base + LDI_DPI0_HRZ_CTRL2, DSS_WIDTH(rect.w));
	}
	outp32(ldi_base + LDI_VRT_CTRL0,
		pinfo->ldi.v_front_porch | (pinfo->ldi.v_back_porch << 16));
	outp32(ldi_base + LDI_VRT_CTRL1, DSS_HEIGHT(pinfo->ldi.v_pulse_width));
	outp32(ldi_base + LDI_VRT_CTRL2, DSS_HEIGHT(rect.h));

	outp32(ldi_base + LDI_PLR_CTRL,
		pinfo->ldi.vsync_plr | (pinfo->ldi.hsync_plr << 1) |
		(pinfo->ldi.pixelclk_plr << 2) | (pinfo->ldi.data_en_plr << 3));

	//sensorhub int msk
	//outp32(ldi_base + LDI_SH_MASK_INT, 0x0);

	// bpp
	set_reg(ldi_base + LDI_CTRL, pinfo->bpp, 2, 3);
	// bgr
	set_reg(ldi_base + LDI_CTRL, pinfo->bgr_fmt, 1, 13);

	// for ddr pmqos
	outp32(ldi_base + LDI_VINACT_MSK_LEN,
		pinfo->ldi.v_front_porch);

	//cmd event sel
	outp32(ldi_base + LDI_CMD_EVENT_SEL, 0x1);

	//outp32(ldi_base + LDI_FRM_VALID_DBG, 0x1);

	// for 1Hz LCD and mipi command LCD
	if (is_mipi_cmd_panel(dpufd)) {
		set_reg(ldi_base + LDI_DSI_CMD_MOD_CTRL, 0x1, 2, 0);

		//DSI_TE_CTRL
		// te_source = 0, select te_pin
		// te_source = 1, select te_triger
		te_source = 0;

		// dsi_te_hard_en
		set_reg(ldi_base + LDI_DSI_TE_CTRL, 0x1, 1, 0);
		// dsi_te0_pin_p , dsi_te1_pin_p
		set_reg(ldi_base + LDI_DSI_TE_CTRL, 0x0, 2, 1);
		// dsi_te_hard_sel
		set_reg(ldi_base + LDI_DSI_TE_CTRL, te_source, 1, 3);
		// select TE0 PIN
		set_reg(ldi_base + LDI_DSI_TE_CTRL, 0x01, 2, 6);
		// dsi_te_mask_en
		set_reg(ldi_base + LDI_DSI_TE_CTRL, 0x0, 1, 8);
		// dsi_te_mask_dis
		set_reg(ldi_base + LDI_DSI_TE_CTRL, 0x0, 4, 9);
		// dsi_te_mask_und
		set_reg(ldi_base + LDI_DSI_TE_CTRL, 0x0, 4, 13);
		// dsi_te_pin_en
		set_reg(ldi_base + LDI_DSI_TE_CTRL, 0x1, 1, 17);

		//TBD:(dsi_te_hs_num+vactive)*htotal/clk_pxl0_div+0.00004<1/60+vs_te_time+(vactive*hotal) /clk_ddic_rd
		set_reg(ldi_base + LDI_DSI_TE_HS_NUM, 0x0, 32, 0);
		set_reg(ldi_base + LDI_DSI_TE_HS_WD, 0x24024, 32, 0);

		// dsi_te0_vs_wd = lcd_te_width / T_pxl_clk, experience lcd_te_width = 2us
		if (pinfo->pxl_clk_rate_div == 0) {
			DPU_FB_ERR("pxl_clk_rate_div is NULL, not support !\n");
			pinfo->pxl_clk_rate_div = 1;
		}
		set_reg(ldi_base + LDI_DSI_TE_VS_WD,
			(0x3FC << 12) | (2 * pinfo->pxl_clk_rate / pinfo->pxl_clk_rate_div / 1000000), 32, 0);
		//set_reg(ldi_base + LDI_DSI_TE_VS_WD, 0x3FC0FF, 32, 0);
		//set_reg(ldi_base + LDI_DSI_TE_VS_WD, 0x3FC01F, 32, 0);
	} else {
		// dsi_te_hard_en
		set_reg(ldi_base + LDI_DSI_TE_CTRL, 0x0, 1, 0);
		set_reg(ldi_base + LDI_DSI_CMD_MOD_CTRL, 0x2, 2, 0);
	}
	//ldi_data_gate(dpufd, true);

#ifdef CONFIG_DPU_FB_LDI_COLORBAR_USED
	// colorbar width
	set_reg(ldi_base + LDI_CTRL, DSS_WIDTH(0x3c), 7, 6);
	// colorbar ort
	set_reg(ldi_base + LDI_WORK_MODE, 0x0, 1, 1);
	// colorbar enable
	set_reg(ldi_base + LDI_WORK_MODE, 0x0, 1, 0);
#else
	// normal
	set_reg(ldi_base + LDI_WORK_MODE, 0x1, 1, 0);
#endif

	if (is_mipi_cmd_panel(dpufd)) {
		set_reg(ldi_base + LDI_FRM_MSK,
			(dpufd->frame_update_flag == 1) ? 0x0 : 0x1, 1, 0);
	}

	if (dpufd->index == EXTERNAL_PANEL_IDX && (is_mipi_panel(dpufd))) {
		set_reg(ldi_base + LDI_DP_DSI_SEL, 0x1, 1, 0);
	}

	init_wb_pkg_en(dpufd, fastboot_enable);
	pipe_sw_ctrl(dpufd);

	dpufb_pipe_clk_updt_handler(dpufd, true);

	if (is_hisync_mode(dpufd)) {
		dpufb_hisync_disp_sync_enable(dpufd);
	}

	// ldi disable
	if (!fastboot_enable) {
		set_reg(ldi_base + LDI_CTRL, 0x0, 1, 0);
	}
	if (pinfo->dpi01_exchange_flag == 1){
		set_reg(ldi_base + LDI_DPI_SET, 0x01, 1, 0);
	}
	DPU_FB_DEBUG("-.!\n");
}
/*lint +e712 +e838*/
void deinit_ldi(struct dpu_fb_data_type *dpufd)
{
	char __iomem *ldi_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ldi_base = dpufd->dss_base + DSS_LDI0_OFFSET;
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		if (is_dp_panel(dpufd)) {
			ldi_base = dpufd->dss_base + DSS_LDI_DP_OFFSET;
		} else {
			ldi_base = dpufd->dss_base + DSS_LDI1_OFFSET;
		}
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}

	set_reg(ldi_base + LDI_CTRL, 0, 1, 0);
}

void enable_ldi(struct dpu_fb_data_type *dpufd)
{
	char __iomem *ldi_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ldi_base = dpufd->dss_base + DSS_LDI0_OFFSET;
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		if (is_dp_panel(dpufd)) {
			ldi_base = dpufd->dss_base + DSS_LDI_DP_OFFSET;
		} else {
			ldi_base = dpufd->dss_base + DSS_LDI1_OFFSET;
		}
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}

	/* ldi enable */
	set_reg(ldi_base + LDI_CTRL, 0x1, 1, 0);
}

void disable_ldi(struct dpu_fb_data_type *dpufd)
{
	char __iomem *ldi_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ldi_base = dpufd->dss_base + DSS_LDI0_OFFSET;
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		if (is_dp_panel(dpufd)) {
			ldi_base = dpufd->dss_base + DSS_LDI_DP_OFFSET;
		} else {
			ldi_base = dpufd->dss_base + DSS_LDI1_OFFSET;
		}
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}

	/* ldi disable */
	set_reg(ldi_base + LDI_CTRL, 0x0, 1, 0);
}

void ldi_frame_update(struct dpu_fb_data_type *dpufd, bool update)
{
	char __iomem *ldi_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ldi_base = dpufd->dss_base + DSS_LDI0_OFFSET;

		if (is_mipi_cmd_panel(dpufd)) {
			set_reg(ldi_base + LDI_FRM_MSK, (update ? 0x0 : 0x1), 1, 0);
			if (update)
				set_reg(ldi_base + LDI_CTRL, 0x1, 1, 0);
		}
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
	}
}

void single_frame_update(struct dpu_fb_data_type *dpufd)
{
	char __iomem *ldi_base = NULL;
	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ldi_base = dpufd->dss_base + DSS_LDI0_OFFSET;
		if (is_mipi_cmd_panel(dpufd)) {
			set_reg(ldi_base + LDI_FRM_MSK_UP, 0x1, 1, 0);
			set_reg(ldi_base + LDI_CTRL, 0x1, 1, 0);
		} else {
			set_reg(ldi_base + LDI_CTRL, 0x1, 1, 0);
		}

	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		if (is_dp_panel(dpufd)) {
			ldi_base = dpufd->dss_base + DSS_LDI_DP_OFFSET;
		} else {
			ldi_base = dpufd->dss_base + DSS_LDI1_OFFSET;
		}

		if (is_mipi_cmd_panel(dpufd)) {
			set_reg(ldi_base + LDI_FRM_MSK_UP, 0x1, 1, 0);
			set_reg(ldi_base + LDI_CTRL, 0x1, 1, 0);
		} else {
			set_reg(ldi_base + LDI_CTRL, 0x1, 1, 0);
		}
	} else {
		;
	}
}
/*lint -e838*/
void dpe_interrupt_clear(struct dpu_fb_data_type *dpufd)
{
	char __iomem *dss_base = 0;
	uint32_t clear = 0;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	dss_base = dpufd->dss_base;

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		clear = ~0;
		outp32(dss_base + GLB_CPU_PDP_INTS, clear);
		outp32(dss_base + DSS_LDI0_OFFSET + LDI_CPU_ITF_INTS, clear);
		outp32(dss_base + DSS_DPP_OFFSET + DPP_INTS, clear);

		outp32(dss_base + DSS_DBG_OFFSET + DBG_MCTL_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_WCH0_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_WCH1_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH0_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH1_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH2_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH3_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH4_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH5_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH6_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH7_INTS, clear);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_DSS_GLB_INTS, clear);
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		clear = ~0;
		outp32(dss_base + GLB_CPU_SDP_INTS, clear);
		if (is_dp_panel(dpufd)) {
			outp32(dss_base + DSS_LDI_DP_OFFSET + LDI_CPU_ITF_INTS, clear);
		} else {
			outp32(dss_base + DSS_LDI1_OFFSET + LDI_CPU_ITF_INTS, clear);
		}
	} else if (dpufd->index == AUXILIARY_PANEL_IDX) {
		clear = ~0;
		outp32(dss_base + GLB_CPU_OFF_INTS, clear);
	} else if (dpufd->index == MEDIACOMMON_PANEL_IDX) {
		clear = ~0;
		outp32(dpufd->media_common_base + GLB_CPU_OFF_INTS, clear);
	} else {
		DPU_FB_ERR("fb%d, not support this device!\n", dpufd->index);
	}

}

void dpe_interrupt_unmask(struct dpu_fb_data_type *dpufd)
{
	char __iomem *dss_base = 0;
	uint32_t unmask = 0;
	struct dpu_panel_info *pinfo = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	pinfo = &(dpufd->panel_info);
	dss_base = dpufd->dss_base;

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		unmask = ~0;
		//unmask &= ~(BIT_DPP_INTS | BIT_ITF0_INTS | BIT_DSS_GLB_INTS | BIT_MMU_IRPT_NS);
		unmask &= ~(BIT_DPP_INTS | BIT_ITF0_INTS | BIT_MMU_IRPT_NS);
		outp32(dss_base + GLB_CPU_PDP_INT_MSK, unmask);

		unmask = ~0;
		if (is_mipi_cmd_panel(dpufd)) {
			unmask &= ~(BIT_LCD_TE0_PIN | BIT_VACTIVE0_START | BIT_VACTIVE0_END | BIT_FRM_END);
		} else {
			unmask &= ~(BIT_VSYNC | BIT_VACTIVE0_START | BIT_VACTIVE0_END | BIT_FRM_END);
		}
		outp32(dss_base + DSS_LDI0_OFFSET + LDI_CPU_ITF_INT_MSK, unmask);

		unmask = ~0;
		//unmask &= ~(BIT_CE_END_IND | BIT_BACKLIGHT_INTP);
		if ((pinfo->acm_ce_support == 1) && !!DPU_SUPPORT_DPP_MODULE_BIT(DPP_MODULE_ACE))
			unmask &= ~(BIT_CE_END_IND);

		if (pinfo->hiace_support == 1)
			unmask &= ~(BIT_HIACE_IND);

		outp32(dss_base + DSS_DPP_OFFSET + DPP_INT_MSK, unmask);

	} else if ((dpufd->index == EXTERNAL_PANEL_IDX) && is_mipi_panel(dpufd)) {
		unmask = ~0;
		//unmask &= ~(BIT_SDP_ITF1_INTS  | BIT_SDP_DSS_GLB_INTS | BIT_SDP_MMU_IRPT_NS);
		unmask &= ~(BIT_SDP_ITF1_INTS | BIT_SDP_MMU_IRPT_NS);
		outp32(dss_base + GLB_CPU_SDP_INT_MSK, unmask);

		unmask = ~0;
		if (is_mipi_cmd_panel(dpufd)) {
			unmask &= ~(BIT_LCD_TE0_PIN | BIT_VACTIVE0_START | BIT_VACTIVE0_END | BIT_FRM_END);
		} else {
			unmask &= ~(BIT_VSYNC | BIT_VACTIVE0_START | BIT_VACTIVE0_END | BIT_FRM_END);
		}
		outp32(dss_base +  DSS_LDI1_OFFSET + LDI_CPU_ITF_INT_MSK, unmask);
	} else if ((dpufd->index == EXTERNAL_PANEL_IDX) && is_dp_panel(dpufd)) {
		unmask = ~0;
		//unmask &= ~(BIT_DP_ITF1_INTS  | BIT_DP_DSS_GLB_INTS | BIT_DP_MMU_IRPT_NS);
		unmask &= ~(BIT_DP_ITF2_INTS | BIT_DP_MMU_IRPT_NS);
		outp32(dss_base + GLB_CPU_DP_INT_MSK, unmask);

		unmask = ~0;
		unmask &= ~(BIT_VSYNC | BIT_VACTIVE0_START | BIT_VACTIVE0_END | BIT_FRM_END);
		outp32(dss_base +  DSS_LDI_DP_OFFSET + LDI_CPU_ITF_INT_MSK, unmask);
	} else if (dpufd->index == AUXILIARY_PANEL_IDX) {
		unmask = ~0;
		unmask &= ~(BIT_OFF_WCH0_INTS | BIT_OFF_WCH1_INTS | BIT_OFF_WCH0_WCH1_FRM_END_INT | BIT_OFF_MMU_IRPT_NS);
		outp32(dss_base + GLB_CPU_OFF_INT_MSK, unmask);
		unmask = ~0;
		unmask &= ~(BIT_OFF_CAM_WCH2_FRMEND_INTS);
		outp32(dss_base + GLB_CPU_OFF_CAM_INT_MSK, unmask);
	} else if (dpufd->index == MEDIACOMMON_PANEL_IDX) {
		unmask = ~0;
		unmask &= ~(BIT_OFF_WCH1_INTS);

		outp32(dpufd->media_common_base + GLB_CPU_OFF_INT_MSK, unmask);
	} else {
		DPU_FB_ERR("fb%d, not support this device!\n", dpufd->index);
	}

}

void dpe_interrupt_mask(struct dpu_fb_data_type *dpufd)
{
	char __iomem *dss_base = 0;
	uint32_t mask = 0;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	dss_base = dpufd->dss_base;

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		mask = ~0;
		outp32(dss_base + GLB_CPU_PDP_INT_MSK, mask);
		outp32(dss_base + DSS_LDI0_OFFSET + LDI_CPU_ITF_INT_MSK, mask);
		outp32(dss_base + DSS_DPP_OFFSET + DPP_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_DSS_GLB_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_MCTL_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_WCH0_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_WCH1_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH0_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH1_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH2_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH3_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH4_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH5_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH6_INT_MSK, mask);
		outp32(dss_base + DSS_DBG_OFFSET + DBG_RCH7_INT_MSK, mask);
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		mask = ~0;
		outp32(dss_base + GLB_CPU_SDP_INT_MSK, mask);
		if (is_dp_panel(dpufd)) {
			outp32(dss_base + DSS_LDI_DP_OFFSET + LDI_CPU_ITF_INT_MSK, mask);
		} else {
			outp32(dss_base + DSS_LDI1_OFFSET + LDI_CPU_ITF_INT_MSK, mask);
		}
	} else if (dpufd->index == AUXILIARY_PANEL_IDX) {
		mask = ~0;
		outp32(dss_base + GLB_CPU_OFF_INT_MSK, mask);
		outp32(dss_base + GLB_CPU_OFF_CAM_INT_MSK, mask);
	} else if (dpufd->index == MEDIACOMMON_PANEL_IDX) {
		mask = ~0;
		outp32(dpufd->media_common_base + GLB_CPU_OFF_INT_MSK, mask);
	} else {
		DPU_FB_ERR("fb%d, not support this device!\n", dpufd->index);
	}

}
/*lint +e838*/
void ldi_data_gate(struct dpu_fb_data_type *dpufd, bool enble)
{
	char __iomem *ldi_base = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (!is_mipi_cmd_panel(dpufd)) {
		dpufd->ldi_data_gate_en = (enble ? 1 : 0);
		return ;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		ldi_base = dpufd->dss_base + DSS_LDI0_OFFSET;
	} else if (dpufd->index == EXTERNAL_PANEL_IDX) {
		if (is_dp_panel(dpufd)) {
			ldi_base = dpufd->dss_base + DSS_LDI_DP_OFFSET;
		} else {
			ldi_base = dpufd->dss_base + DSS_LDI1_OFFSET;
		}
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}

	if (g_ldi_data_gate_en == 1) {
		dpufd->ldi_data_gate_en = (enble ? 1 : 0);
		set_reg(ldi_base + LDI_CTRL, (enble ? 0x1 : 0x0), 1, 2);
	} else {
		dpufd->ldi_data_gate_en = 0;
		set_reg(ldi_base + LDI_CTRL, 0x0, 1, 2);
	}
}

/* dpp csc config */
#define CSC_ROW	(3)
#define CSC_COL	(5)

/*
** Rec.601 for Computer
** [ p00 p01 p02 cscidc2 cscodc2 ]
** [ p10 p11 p12 cscidc1 cscodc1 ]
** [ p20 p21 p22 cscidc0 cscodc0 ]
*/
static int CSC10B_YUV2RGB709_WIDE[CSC_ROW][CSC_COL] = {
	{0x4000, 0x00000, 0x064ca, 0x000, 0x000},
	{0x4000, 0x1f403, 0x1e20a, 0x600, 0x000},
	{0x4000, 0x076c2, 0x00000, 0x600, 0x000},
};

static int CSC10B_RGB2YUV709_WIDE[CSC_ROW][CSC_COL] = {
	{0x00d9b, 0x02dc6, 0x0049f, 0x000, 0x000},
	{0x1f8ab, 0x1e755, 0x02000, 0x000, 0x200},
	{0x02000, 0x1e2ef, 0x1fd11, 0x000, 0x200},
};

static void init_csc10b(struct dpu_fb_data_type *dpufd, char __iomem * dpp_csc10b_base)
{
	int (*csc_coe)[CSC_COL];

	if (dpufd == NULL || dpp_csc10b_base == NULL) {
		DPU_FB_ERR("dpufd or dpp_csc10b_base is NULL!\n");
		return;
	}

	if (dpp_csc10b_base == (dpufd->dss_base + DSS_DPP_CSC_RGB2YUV10B_OFFSET)) {
		csc_coe = CSC10B_RGB2YUV709_WIDE;
		outp32(dpp_csc10b_base + CSC10B_MPREC, 0x2);
	} else if (dpp_csc10b_base == (dpufd->dss_base + DSS_DPP_CSC_YUV2RGB10B_OFFSET)) {
		csc_coe = CSC10B_YUV2RGB709_WIDE;
		outp32(dpp_csc10b_base + CSC10B_MPREC, 0x0);
	} else {
		return;
	}

	outp32(dpp_csc10b_base + CSC10B_IDC0, csc_coe[2][3]);
	outp32(dpp_csc10b_base + CSC10B_IDC1, csc_coe[1][3]);
	outp32(dpp_csc10b_base + CSC10B_IDC2, csc_coe[0][3]);
	outp32(dpp_csc10b_base + CSC10B_ODC0, csc_coe[2][4]);
	outp32(dpp_csc10b_base + CSC10B_ODC1, csc_coe[1][4]);
	outp32(dpp_csc10b_base + CSC10B_ODC2, csc_coe[0][4]);
	outp32(dpp_csc10b_base + CSC10B_P00, csc_coe[0][0]);
	outp32(dpp_csc10b_base + CSC10B_P01, csc_coe[0][1]);
	outp32(dpp_csc10b_base + CSC10B_P02, csc_coe[0][2]);
	outp32(dpp_csc10b_base + CSC10B_P10, csc_coe[1][0]);
	outp32(dpp_csc10b_base + CSC10B_P11, csc_coe[1][1]);
	outp32(dpp_csc10b_base + CSC10B_P12, csc_coe[1][2]);
	outp32(dpp_csc10b_base + CSC10B_P20, csc_coe[2][0]);
	outp32(dpp_csc10b_base + CSC10B_P21, csc_coe[2][1]);
	outp32(dpp_csc10b_base + CSC10B_P22, csc_coe[2][2]);

	outp32(dpp_csc10b_base + CSC10B_MODULE_EN, 0x1);
}
/*lint -e679 -e838*/
void init_dpp_csc(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("init_dpp_csc dpufd is NULL!\n");
		return;
	}

	pinfo = &(dpufd->panel_info);

	if (pinfo->acm_support || pinfo->arsr1p_sharpness_support || pinfo->post_scf_support) {
		// init csc10b rgb2yuv
		init_csc10b(dpufd, dpufd->dss_base + DSS_DPP_CSC_RGB2YUV10B_OFFSET);
		// init csc10b yuv2rgb
		init_csc10b(dpufd, dpufd->dss_base + DSS_DPP_CSC_YUV2RGB10B_OFFSET);
	}
}

void acm_set_lut(char __iomem *address, uint32_t table[], uint32_t size)
{
	return;
}

void acm_set_lut_hue(char __iomem *address, uint32_t table[], uint32_t size)
{
	return;
}//lint !e550 !e715

void init_acm(struct dpu_fb_data_type *dpufd)
{
	return;
}
/*lint +e838*/
//lint -e838 -e550 -e438 -e737
static void degamma_set_lut(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	uint32_t i = 0;
	uint32_t index = 0;
	char __iomem *degamma_lut_base = NULL;//lint !e838

	if (dpufd == NULL)	{
		DPU_FB_ERR("init_degmma_xcc_gmp dpufd is NULL!\n");
		return;
	}

	pinfo = &(dpufd->panel_info);
	degamma_lut_base = dpufd->dss_base + DSS_DPP_DEGAMMA_LUT_OFFSET;

	if (!dpufb_use_dynamic_degamma(dpufd, degamma_lut_base)) {
		if (pinfo->igm_lut_table_len > 0
			&& pinfo->igm_lut_table_R
			&& pinfo->igm_lut_table_G
			&& pinfo->igm_lut_table_B) {
			for (i = 0; i < pinfo->igm_lut_table_len / 2; i++) {
				index = i << 1;
				outp32(degamma_lut_base + (U_DEGAMA_R_COEF +  i * 4), pinfo->igm_lut_table_R[index] | pinfo->igm_lut_table_R[index+1] << 16);
				outp32(degamma_lut_base + (U_DEGAMA_G_COEF +  i * 4), pinfo->igm_lut_table_G[index] | pinfo->igm_lut_table_G[index+1] << 16);
				outp32(degamma_lut_base + (U_DEGAMA_B_COEF +  i * 4), pinfo->igm_lut_table_B[index] | pinfo->igm_lut_table_B[index+1] << 16);
			}
			outp32(degamma_lut_base + U_DEGAMA_R_LAST_COEF, pinfo->igm_lut_table_R[pinfo->igm_lut_table_len - 1]);
			outp32(degamma_lut_base + U_DEGAMA_G_LAST_COEF, pinfo->igm_lut_table_G[pinfo->igm_lut_table_len - 1]);
			outp32(degamma_lut_base + U_DEGAMA_B_LAST_COEF, pinfo->igm_lut_table_B[pinfo->igm_lut_table_len - 1]);
		}
	}//lint !e438 !e550
}
static void gamma_set_lut(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	uint32_t i = 0;
	uint32_t index = 0;
	char __iomem *gamma_lut_base = NULL;

	if (dpufd == NULL)	{
		DPU_FB_ERR("init_degmma_xcc_gmp dpufd is NULL!\n");
		return;
	}

	pinfo = &(dpufd->panel_info);
	gamma_lut_base = dpufd->dss_base + DSS_DPP_GAMA_LUT_OFFSET;

	if (!dpufb_use_dynamic_gamma(dpufd, gamma_lut_base)) {
		if (pinfo->gamma_lut_table_len > 0
			&& pinfo->gamma_lut_table_R
			&& pinfo->gamma_lut_table_G
			&& pinfo->gamma_lut_table_B) {
			for (i = 0; i < pinfo->gamma_lut_table_len / 2; i++) {
				index = i << 1;
				//GAMMA LUT
				outp32(gamma_lut_base + (U_GAMA_R_COEF + i * 4), pinfo->gamma_lut_table_R[index] | pinfo->gamma_lut_table_R[index+1] << 16 );
				outp32(gamma_lut_base + (U_GAMA_G_COEF + i * 4), pinfo->gamma_lut_table_G[index] | pinfo->gamma_lut_table_G[index+1] << 16 );
				outp32(gamma_lut_base + (U_GAMA_B_COEF + i * 4), pinfo->gamma_lut_table_B[index] | pinfo->gamma_lut_table_B[index+1] << 16 );
			}
			outp32(gamma_lut_base + U_GAMA_R_LAST_COEF, pinfo->gamma_lut_table_R[pinfo->gamma_lut_table_len - 1]);
			outp32(gamma_lut_base + U_GAMA_G_LAST_COEF, pinfo->gamma_lut_table_G[pinfo->gamma_lut_table_len - 1]);
			outp32(gamma_lut_base + U_GAMA_B_LAST_COEF, pinfo->gamma_lut_table_B[pinfo->gamma_lut_table_len - 1]);
		}
	}
}

static void gamma_pre_set_lut(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	uint32_t i = 0;
	uint32_t index = 0;
	char __iomem *gamma_pre_lut_base = NULL;
	char __iomem *dpp_top_base = NULL;

	if (dpufd == NULL)	{
		DPU_FB_ERR("init_degmma_xcc_gmp dpufd is NULL!\n");
		return;
	}

	pinfo = &(dpufd->panel_info);
	gamma_pre_lut_base = dpufd->dss_base + DSS_DPP_GAMA_PRE_LUT_OFFSET;
	dpp_top_base = dpufd->dss_base + DSS_DPP_OFFSET;

	if (!dpufb_use_dynamic_gamma(dpufd, gamma_pre_lut_base)) {
		if (pinfo->gamma_pre_lut_table_len > 0
			&& pinfo->gamma_pre_lut_table_R
			&& pinfo->gamma_pre_lut_table_G
			&& pinfo->gamma_pre_lut_table_B) {
			for (i = 0; i < pinfo->gamma_pre_lut_table_len / 2; i++) {
				index = i << 1;
				//GAMMA_pre LUT
				outp32(gamma_pre_lut_base + (U_GAMA_R_COEF + i * 4), pinfo->gamma_pre_lut_table_R[index] | pinfo->gamma_pre_lut_table_R[index+1] << 16 );
				outp32(gamma_pre_lut_base + (U_GAMA_G_COEF + i * 4), pinfo->gamma_pre_lut_table_G[index] | pinfo->gamma_pre_lut_table_G[index+1] << 16 );
				outp32(gamma_pre_lut_base + (U_GAMA_B_COEF + i * 4), pinfo->gamma_pre_lut_table_B[index] | pinfo->gamma_pre_lut_table_B[index+1] << 16 );
			}
			outp32(gamma_pre_lut_base + U_GAMA_R_LAST_COEF, pinfo->gamma_pre_lut_table_R[pinfo->gamma_pre_lut_table_len - 1]);
			outp32(gamma_pre_lut_base + U_GAMA_G_LAST_COEF, pinfo->gamma_pre_lut_table_G[pinfo->gamma_pre_lut_table_len - 1]);
			outp32(gamma_pre_lut_base + U_GAMA_B_LAST_COEF, pinfo->gamma_pre_lut_table_B[pinfo->gamma_pre_lut_table_len - 1]);
		}
	}
}

static uint32_t get_color_temp_rectify(struct dpu_panel_info *pinfo, uint32_t color_temp_rectify)
{
    if (pinfo->color_temp_rectify_support && color_temp_rectify && color_temp_rectify <= 32768) {
        return color_temp_rectify;
    }
    return 32768;
}
/* -e679 */
void init_igm_gmp_xcc_gm(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	char __iomem *xcc_base = NULL;
	char __iomem *xcc_pre_base = NULL;
	char __iomem *gmp_base = NULL;
	char __iomem *degamma_base = NULL;
	char __iomem *gmp_lut_base = NULL;
	char __iomem *gamma_base = NULL;
	char __iomem *dpp_top_base = NULL;
	uint32_t i = 0;
	uint32_t gama_en = 0;
	uint32_t gama_lut_sel = 0;
	uint32_t degama_lut_sel = 0;
	uint32_t color_temp_rectify_R = 32768, color_temp_rectify_G = 32768, color_temp_rectify_B = 32768;
	uint32_t gmp_lut_sel = 0;
	struct lcp_info *lcp_param = NULL;

	if (dpufd == NULL)	{
		DPU_FB_ERR("init_degmma_xcc_gmp dpufd is NULL!\n");
		return;
	}

	dpufd->gmp_online_set_reg_count = 0;
	pinfo = &(dpufd->panel_info);

	if (dpufd->index != PRIMARY_PANEL_IDX) {
		DPU_FB_ERR("fb%d, not support!\n", dpufd->index);
		return;
	}
	// avoid the partial update
	dpufd->display_effect_flag = 40;

	xcc_base = dpufd->dss_base + DSS_DPP_XCC_OFFSET;
	gmp_base = dpufd->dss_base + DSS_DPP_GMP_OFFSET;
	degamma_base = dpufd->dss_base + DSS_DPP_DEGAMMA_OFFSET;
	gmp_lut_base = dpufd->dss_base + DSS_DPP_GMP_LUT_OFFSET;
	gamma_base = dpufd->dss_base + DSS_DPP_GAMA_OFFSET;
	xcc_pre_base = dpufd->dss_base + DSS_DPP_XCC_PRE_OFFSET;
	dpp_top_base = dpufd->dss_base + DSS_DPP_OFFSET;

	//Degamma
	if (pinfo->gamma_support == 1) {
		//disable degamma
		set_reg(degamma_base + DEGAMA_EN, 0x0, 1, 0);

		degamma_set_lut(dpufd);
		degama_lut_sel = (uint32_t)inp32(degamma_base + DEGAMA_LUT_SEL);
		set_reg(degamma_base + DEGAMA_LUT_SEL, (~(degama_lut_sel & 0x1)) & 0x1, 1, 0);

		//enable degama
		set_reg(degamma_base + DEGAMA_EN, 0x1, 1, 0);
	} else {
		//degama memory shutdown
		outp32(degamma_base + DEGAMA_MEM_CTRL, 0x2);    //only support deep sleep
	}

	//XCC
	color_temp_rectify_R = get_color_temp_rectify(pinfo, pinfo->color_temp_rectify_R);
	color_temp_rectify_G = get_color_temp_rectify(pinfo, pinfo->color_temp_rectify_G);
	color_temp_rectify_B = get_color_temp_rectify(pinfo, pinfo->color_temp_rectify_B);
	if (pinfo->xcc_support == 1) {
		// XCC matrix
		if (pinfo->xcc_table_len == xcc_cnt_cofe && pinfo->xcc_table) {
			outp32(xcc_base + XCC_COEF_00, pinfo->xcc_table[0]);
			outp32(xcc_base + XCC_COEF_01, pinfo->xcc_table[1]
				* g_led_rg_csc_value[0] / 32768 * color_temp_rectify_R / 32768);
			outp32(xcc_base + XCC_COEF_02, pinfo->xcc_table[2]);
			outp32(xcc_base + XCC_COEF_03, pinfo->xcc_table[3]);
			outp32(xcc_base + XCC_COEF_10, pinfo->xcc_table[4]);
			outp32(xcc_base + XCC_COEF_11, pinfo->xcc_table[5]);
			outp32(xcc_base + XCC_COEF_12, pinfo->xcc_table[6]
				* g_led_rg_csc_value[4] / 32768 * color_temp_rectify_G / 32768);
			outp32(xcc_base + XCC_COEF_13, pinfo->xcc_table[7]);
			outp32(xcc_base + XCC_COEF_20, pinfo->xcc_table[8]);
			outp32(xcc_base + XCC_COEF_21, pinfo->xcc_table[9]);
			outp32(xcc_base + XCC_COEF_22, pinfo->xcc_table[10]);
			outp32(xcc_base + XCC_COEF_23, pinfo->xcc_table[11]
				* g_led_rg_csc_value[8] / 32768 * discount_coefficient(g_comform_value) / CHANGE_MAX
				* color_temp_rectify_B / 32768);
		}

		//XCC_pre
		if (pinfo->xcc_pre_support == 1) {
			// XCC pre matrix
			if (pinfo->xcc_pre_table_len == xcc_cnt_cofe && pinfo->xcc_pre_table) {
				outp32(xcc_pre_base + XCC_COEF_00, pinfo->xcc_pre_table[0]);
				outp32(xcc_pre_base + XCC_COEF_01, pinfo->xcc_pre_table[1]
            				* g_led_rg_csc_value[0] / 32768 * color_temp_rectify_R / 32768);
				outp32(xcc_pre_base + XCC_COEF_02, pinfo->xcc_pre_table[2]);
				outp32(xcc_pre_base + XCC_COEF_03, pinfo->xcc_pre_table[3]);
				outp32(xcc_pre_base + XCC_COEF_10, pinfo->xcc_pre_table[4]);
				outp32(xcc_pre_base + XCC_COEF_11, pinfo->xcc_pre_table[5]);
				outp32(xcc_pre_base + XCC_COEF_12, pinfo->xcc_pre_table[6]
            				* g_led_rg_csc_value[4] / 32768 * color_temp_rectify_G / 32768);
				outp32(xcc_pre_base + XCC_COEF_13, pinfo->xcc_pre_table[7]);
				outp32(xcc_pre_base + XCC_COEF_20, pinfo->xcc_pre_table[8]);
				outp32(xcc_pre_base + XCC_COEF_21, pinfo->xcc_pre_table[9]);
				outp32(xcc_pre_base + XCC_COEF_22, pinfo->xcc_pre_table[10]);
				outp32(xcc_pre_base + XCC_COEF_23, pinfo->xcc_pre_table[11] *
					g_led_rg_csc_value[8] / 32768 * discount_coefficient(g_comform_value) /
					CHANGE_MAX * color_temp_rectify_B / 32768);

				//enable xcc & xcc_pre
				set_reg(xcc_base + XCC_EN, 0x3, 2, 0);
            		}
        	} else {
            		//enable xcc
            		set_reg(xcc_base + XCC_EN, 0x1, 1, 0);
        	}
	}

	//GMP
	if (pinfo->gmp_support == 1) {
		lcp_param = &(dpufd->effect_info[pinfo->disp_panel_id].lcp);
		if(lcp_param == NULL){
			DPU_FB_ERR("fb%d, lcp_param is NULL!\n", dpufd->index);
			return;
		}

		if (dpufd->effect_gmp_update_flag && dpufd->effect_updated_flag[pinfo->disp_panel_id].gmp_effect_updated) {
			spin_lock(&g_gmp_effect_lock);
			if (lcp_param->gmp_table_low32 && lcp_param->gmp_table_high4) {
				for (i = 0; i < gmp_cnt_cofe; i++) {
					set_reg(gmp_lut_base + i * 2 * 4, lcp_param->gmp_table_low32[i], 32, 0); // lint !e679
					set_reg(gmp_lut_base + i * 2 * 4 + 4, lcp_param->gmp_table_high4[i], 4, 0); // lint !e679
					if ((i % 500) == 0)
						DPU_FB_INFO("[effect] lcp_param gmp_table_low32[%d]=%d,gmp_table_high4[%d]=%d\n",i,lcp_param->gmp_table_low32[i],i,lcp_param->gmp_table_high4[i]);
				}
			}
			spin_unlock(&g_gmp_effect_lock);

			gmp_lut_sel = (uint32_t)inp32(gmp_base + GMP_LUT_SEL);
			set_reg(gmp_base + GMP_LUT_SEL, (~(gmp_lut_sel & 0x1)) & 0x1, 1, 0);

			//enable gmp
			set_reg(gmp_base + GMP_EN, lcp_param->gmp_enable, 1, 0);
		} else {
			if (pinfo->gmp_lut_table_len == gmp_cnt_cofe && pinfo->gmp_lut_table_low32bit && pinfo->gmp_lut_table_high4bit) {
				for (i = 0; i < gmp_cnt_cofe; i++) {
					outp32(gmp_lut_base + i * 2 * 4, pinfo->gmp_lut_table_low32bit[i]);
					outp32(gmp_lut_base + i * 2 * 4 + 4, pinfo->gmp_lut_table_high4bit[i]);
					if((i%500) == 0)
						DPU_FB_INFO("[effect] pinfo gmp_table_low32[%d]=%d,gmp_table_high4[%d]=%d\n",i,pinfo->gmp_lut_table_low32bit[i],i,pinfo->gmp_lut_table_high4bit[i]);
				}

				gmp_lut_sel = (uint32_t)inp32(gmp_base + GMP_LUT_SEL);
				set_reg(gmp_base + GMP_LUT_SEL, (~(gmp_lut_sel & 0x1)) & 0x1, 1, 0);
				//not enable gmp
				set_reg(gmp_base + GMP_EN, 0x0, 1, 0);
			}
		}
		DPU_FB_INFO("[effect] gmp enable=%d, lut_sel=%d, update_flag=%d, updated=%d, copy_status=%d\n", \
			lcp_param->gmp_enable, gmp_lut_sel, dpufd->effect_gmp_update_flag, dpufd->effect_updated_flag[pinfo->disp_panel_id].gmp_effect_updated, dpufd->effect_gmp_copy_status);
		g_gmp_State = 1;
	} else {
		//gmp memory shutdown
		outp32(gmp_base + GMP_MEM_CTRL, 0x2);    //only support deep sleep
	}

	//GAMMA & GAMMA pre
	if (pinfo->gamma_support == 1) {
		//disable gamma
		set_reg(gamma_base + GAMA_EN, 0x0, 2, 0);
		//set gamma lut
		gamma_set_lut(dpufd);
		gama_lut_sel = (uint32_t)inp32(gamma_base + GAMA_LUT_SEL);

		if (pinfo->gamma_pre_support == 1) {
			gamma_pre_set_lut(dpufd);
			gama_lut_sel = (~(gama_lut_sel & 0x3))  & 0x3;
			set_reg(gamma_base + GAMA_LUT_SEL, gama_lut_sel, 2, 0);
			gama_en = 3;
		} else {
			gama_lut_sel = (~(gama_lut_sel & 0x1)) & 0x1;
			set_reg(gamma_base + GAMA_LUT_SEL, gama_lut_sel, 1, 0);
			gama_en = 1;
		}

		//enable gamma
		set_reg(gamma_base + GAMA_EN, gama_en, 2, 0);
	} else {
		//gamma memory shutdown
		set_reg(gamma_base + GAMA_MEM_CTRL, 0x22, 8, 0);    //only support deep sleep
	}

}
/* +e679 */
void init_dither(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	char __iomem *dither_base = NULL;

	if (dpufd == NULL)	{
		DPU_FB_ERR("dpufd is NULL!\n");
		return;
	}

	pinfo = &(dpufd->panel_info);

	if (pinfo->dither_support != 1) {
		return;
	}

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		dither_base = dpufd->dss_base + DSS_DPP_DITHER_OFFSET;
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return ;
	}

	set_reg(dither_base + DITHER_CTL1, 0x00000005, 6, 0);
	set_reg(dither_base + DITHER_CTL0, 0x0000000B, 5, 0);
	set_reg(dither_base + DITHER_TRI_THD12_0, 0x00080080, 24, 0);
	set_reg(dither_base + DITHER_TRI_THD12_1, 0x00000080, 12, 0);
	set_reg(dither_base + DITHER_TRI_THD10, 0x02008020, 30, 0);
	set_reg(dither_base + DITHER_TRI_THD12_UNI_0, 0x00100100, 24, 0);
	set_reg(dither_base + DITHER_TRI_THD12_UNI_1, 0x00000000, 12, 0);
	set_reg(dither_base + DITHER_TRI_THD10_UNI, 0x00010040, 30, 0);
	set_reg(dither_base + DITHER_BAYER_CTL, 0x00000000, 28, 0);
	set_reg(dither_base + DITHER_BAYER_ALPHA_THD, 0x00000000, 30, 0);
	set_reg(dither_base + DITHER_MATRIX_PART1, 0x5D7F91B3, 32, 0);
	set_reg(dither_base + DITHER_MATRIX_PART0, 0x6E4CA280, 32, 0);

	set_reg(dither_base + DITHER_HIFREQ_REG_INI_CFG_EN, 0x00000001, 1, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI0_0, 0x6495FC13, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI0_1, 0x27E5DB75, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI0_2, 0x69036280, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI0_3, 0x7478D47C, 31, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI1_0, 0x36F5325D, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI1_1, 0x90757906, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI1_2, 0xBBA85F01, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI1_3, 0x74B34461, 31, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI2_0, 0x76435C64, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI2_1, 0x4989003F, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI2_2, 0xA2EA34C6, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_REG_INI2_3, 0x4CAD42CB, 31, 0);
	set_reg(dither_base + DITHER_HIFREQ_POWER_CTRL, 0x00000009, 4, 0);
	set_reg(dither_base + DITHER_HIFREQ_FILT_0, 0x00000421, 15, 0);
	set_reg(dither_base + DITHER_HIFREQ_FILT_1, 0x00000701, 15, 0);
	set_reg(dither_base + DITHER_HIFREQ_FILT_2, 0x00000421, 15, 0);
	set_reg(dither_base + DITHER_HIFREQ_THD_R0, 0x6D92B7DB, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_THD_R1, 0x00002448, 16, 0);
	set_reg(dither_base + DITHER_HIFREQ_THD_G0, 0x6D92B7DB, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_THD_G1, 0x00002448, 16, 0);
	set_reg(dither_base + DITHER_HIFREQ_THD_B0, 0x6D92B7DB, 32, 0);
	set_reg(dither_base + DITHER_HIFREQ_THD_B1, 0x00002448, 16, 0);
	set_reg(dither_base + DITHER_ERRDIFF_CTL, 0x00000000, 3, 0);
	set_reg(dither_base + DITHER_ERRDIFF_WEIGHT, 0x01232134, 28, 0);

	set_reg(dither_base + DITHER_FRC_CTL, 0x00000001, 4, 0);
	set_reg(dither_base + DITHER_FRC_01_PART1, 0xFFFF0000, 32, 0);
	set_reg(dither_base + DITHER_FRC_01_PART0, 0x00000000, 32, 0);
	set_reg(dither_base + DITHER_FRC_10_PART1, 0xFFFFFFFF, 32, 0);
	set_reg(dither_base + DITHER_FRC_10_PART0, 0x00000000, 32, 0);
	set_reg(dither_base + DITHER_FRC_11_PART1, 0xFFFFFFFF, 32, 0);
	set_reg(dither_base + DITHER_FRC_11_PART0, 0xFFFF0000, 32, 0);
}
//lint +e838 +e550 +e438 +e737
/*lint -e838*/
void dpe_store_ct_csc_value(struct dpu_fb_data_type *dpufd, unsigned int csc_value[], unsigned int len)
{
	struct dpu_panel_info *pinfo = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return;
	}

	if (len < CSC_VALUE_MIN_LEN) {
		DPU_FB_ERR("csc_value len is too short\n");
		return;
	}

	pinfo = &(dpufd->panel_info);

	if (pinfo->xcc_support == 0 || pinfo->xcc_table == NULL) {
		return;
	}

	pinfo->xcc_table[1] = csc_value[0];
	pinfo->xcc_table[2] = csc_value[1];
	pinfo->xcc_table[3] = csc_value[2];
	pinfo->xcc_table[5] = csc_value[3];
	pinfo->xcc_table[6] = csc_value[4];
	pinfo->xcc_table[7] = csc_value[5];
	pinfo->xcc_table[9] = csc_value[6];
	pinfo->xcc_table[10] = csc_value[7];
	pinfo->xcc_table[11] = csc_value[8];

	return;
}

void dpe_update_g_comform_discount(unsigned int value)
{
	g_comform_value = value;
	DPU_FB_INFO(" g_comform_value = %d" , g_comform_value);
}

int dpe_set_ct_csc_value(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	char __iomem *xcc_base = NULL;
	uint32_t color_temp_rectify_R = 32768, color_temp_rectify_G = 32768, color_temp_rectify_B = 32768;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return -EINVAL;
	}
	pinfo = &(dpufd->panel_info);

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		xcc_base = dpufd->dss_base + DSS_DPP_XCC_OFFSET;
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return -1;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_R && pinfo->color_temp_rectify_R <= 32768) {
		color_temp_rectify_R = pinfo->color_temp_rectify_R;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_G && pinfo->color_temp_rectify_G <= 32768) {
		color_temp_rectify_G = pinfo->color_temp_rectify_G;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_B && pinfo->color_temp_rectify_B <= 32768) {
		color_temp_rectify_B = pinfo->color_temp_rectify_B;
	}

	//XCC
	if (pinfo->xcc_support == 1) {
		// XCC matrix
		if (pinfo->xcc_table_len > 0 && pinfo->xcc_table) {
			outp32(xcc_base + XCC_COEF_00, pinfo->xcc_table[0]);
			outp32(xcc_base + XCC_COEF_01, pinfo->xcc_table[1]
				* g_led_rg_csc_value[0] / 32768 * color_temp_rectify_R / 32768);
			outp32(xcc_base + XCC_COEF_02, pinfo->xcc_table[2]);
			outp32(xcc_base + XCC_COEF_03, pinfo->xcc_table[3]);
			outp32(xcc_base + XCC_COEF_10, pinfo->xcc_table[4]);
			outp32(xcc_base + XCC_COEF_11, pinfo->xcc_table[5]);
			outp32(xcc_base + XCC_COEF_12, pinfo->xcc_table[6]
				* g_led_rg_csc_value[4] / 32768 * color_temp_rectify_G / 32768);
			outp32(xcc_base + XCC_COEF_13, pinfo->xcc_table[7]);
			outp32(xcc_base + XCC_COEF_20, pinfo->xcc_table[8]);
			outp32(xcc_base + XCC_COEF_21, pinfo->xcc_table[9]);
			outp32(xcc_base + XCC_COEF_22, pinfo->xcc_table[10]);
			outp32(xcc_base + XCC_COEF_23, pinfo->xcc_table[11]
				* g_led_rg_csc_value[8] / 32768 * discount_coefficient(g_comform_value) / CHANGE_MAX
				* color_temp_rectify_B / 32768);
			dpufd->color_temperature_flag = 2;
		}
	}

	return 0;
}

ssize_t dpe_show_ct_csc_value(struct dpu_fb_data_type *dpufd, char *buf)
{
	struct dpu_panel_info *pinfo = NULL;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return -EINVAL;
	}
	pinfo = &(dpufd->panel_info);

	if (pinfo->xcc_support == 0 || pinfo->xcc_table == NULL) {
		return 0;
	}

	return snprintf(buf, PAGE_SIZE, "%d,%d,%d,%d,%d,%d,%d,%d,%d\n",
		pinfo->xcc_table[1], pinfo->xcc_table[2], pinfo->xcc_table[3],
		pinfo->xcc_table[5], pinfo->xcc_table[6], pinfo->xcc_table[7],
		pinfo->xcc_table[9], pinfo->xcc_table[10], pinfo->xcc_table[11]);
}

int dpe_set_xcc_csc_value(struct dpu_fb_data_type *dpufd)
{
	return 0;
}

int dpe_set_comform_ct_csc_value(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	char __iomem *xcc_base = NULL;
	uint32_t color_temp_rectify_R = 32768, color_temp_rectify_G = 32768, color_temp_rectify_B = 32768;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return -EINVAL;
	}
	pinfo = &(dpufd->panel_info);

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		xcc_base = dpufd->dss_base + DSS_DPP_XCC_OFFSET;
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return -1;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_R && pinfo->color_temp_rectify_R <= 32768) {
		color_temp_rectify_R = pinfo->color_temp_rectify_R;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_G && pinfo->color_temp_rectify_G <= 32768) {
		color_temp_rectify_G = pinfo->color_temp_rectify_G;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_B && pinfo->color_temp_rectify_B <= 32768) {
		color_temp_rectify_B = pinfo->color_temp_rectify_B;
	}

	//XCC
	if (pinfo->xcc_support == 1) {
		// XCC matrix
		if (pinfo->xcc_table_len > 0 && pinfo->xcc_table) {
			outp32(xcc_base + XCC_COEF_00, pinfo->xcc_table[0]);
			outp32(xcc_base + XCC_COEF_01, pinfo->xcc_table[1]
				* g_led_rg_csc_value[0] / 32768 * color_temp_rectify_R / 32768);
			outp32(xcc_base + XCC_COEF_02, pinfo->xcc_table[2]);
			outp32(xcc_base + XCC_COEF_03, pinfo->xcc_table[3]);
			outp32(xcc_base + XCC_COEF_10, pinfo->xcc_table[4]);
			outp32(xcc_base + XCC_COEF_11, pinfo->xcc_table[5]);
			outp32(xcc_base + XCC_COEF_12, pinfo->xcc_table[6]
				* g_led_rg_csc_value[4] / 32768 * color_temp_rectify_G / 32768);
			outp32(xcc_base + XCC_COEF_13, pinfo->xcc_table[7]);
			outp32(xcc_base + XCC_COEF_20, pinfo->xcc_table[8]);
			outp32(xcc_base + XCC_COEF_21, pinfo->xcc_table[9]);
			outp32(xcc_base + XCC_COEF_22, pinfo->xcc_table[10]);
			outp32(xcc_base + XCC_COEF_23, pinfo->xcc_table[11]
				* g_led_rg_csc_value[8] / 32768 * discount_coefficient(g_comform_value) / CHANGE_MAX
				* color_temp_rectify_B / 32768);
		}
	}

	return 0;
}

ssize_t dpe_show_comform_ct_csc_value(struct dpu_fb_data_type *dpufd, char *buf)
{
	struct dpu_panel_info *pinfo = NULL;
	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return -EINVAL;
	}
	pinfo = &(dpufd->panel_info);

	if (pinfo->xcc_support == 0 || pinfo->xcc_table == NULL) {
		return 0;
	}

	return snprintf(buf, PAGE_SIZE, "%d,%d,%d,%d,%d,%d,%d,%d,%d,g_comform_value = %d\n",
		pinfo->xcc_table[1], pinfo->xcc_table[2], pinfo->xcc_table[3],
		pinfo->xcc_table[5], pinfo->xcc_table[6], pinfo->xcc_table[7],
		pinfo->xcc_table[9], pinfo->xcc_table[10], pinfo->xcc_table[11],
		g_comform_value);
}

void dpe_init_led_rg_ct_csc_value(void)
{
	g_led_rg_csc_value[0] = 32768;
	g_led_rg_csc_value[1] = 0;
	g_led_rg_csc_value[2] = 0;
	g_led_rg_csc_value[3] = 0;
	g_led_rg_csc_value[4] = 32768;
	g_led_rg_csc_value[5] = 0;
	g_led_rg_csc_value[6] = 0;
	g_led_rg_csc_value[7] = 0;
	g_led_rg_csc_value[8] = 32768;
	g_is_led_rg_csc_set = 0;

	return;
}

void dpe_store_led_rg_ct_csc_value(unsigned int csc_value[], unsigned int len)
{
	if (len < CSC_VALUE_MIN_LEN) {
		DPU_FB_ERR("csc_value len is too short\n");
		return;
	}

	g_led_rg_csc_value [0] = csc_value[0];
	g_led_rg_csc_value [1] = csc_value[1];
	g_led_rg_csc_value [2] = csc_value[2];
	g_led_rg_csc_value [3] = csc_value[3];
	g_led_rg_csc_value [4] = csc_value[4];
	g_led_rg_csc_value [5] = csc_value[5];
	g_led_rg_csc_value [6] = csc_value[6];
	g_led_rg_csc_value [7] = csc_value[7];
	g_led_rg_csc_value [8] = csc_value[8];
	g_is_led_rg_csc_set = 1;

	return;
}

int dpe_set_led_rg_ct_csc_value(struct dpu_fb_data_type *dpufd)
{
	struct dpu_panel_info *pinfo = NULL;
	char __iomem *xcc_base = NULL;
	uint32_t color_temp_rectify_R = 32768, color_temp_rectify_G = 32768, color_temp_rectify_B = 32768;

	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd is NULL");
		return -EINVAL;
	}
	pinfo = &(dpufd->panel_info);

	if (dpufd->index == PRIMARY_PANEL_IDX) {
		xcc_base = dpufd->dss_base + DSS_DPP_XCC_OFFSET;
	} else {
		DPU_FB_ERR("fb%d, not support!", dpufd->index);
		return -1;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_R && pinfo->color_temp_rectify_R <= 32768) {
		color_temp_rectify_R = pinfo->color_temp_rectify_R;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_G && pinfo->color_temp_rectify_G <= 32768) {
		color_temp_rectify_G = pinfo->color_temp_rectify_G;
	}

	if (pinfo->color_temp_rectify_support && pinfo->color_temp_rectify_B && pinfo->color_temp_rectify_B <= 32768) {
		color_temp_rectify_B = pinfo->color_temp_rectify_B;
	}

	//XCC
	if (g_is_led_rg_csc_set == 1 && pinfo->xcc_support == 1) {
		DPU_FB_DEBUG("real set color temperature: g_is_led_rg_csc_set = %d, R = 0x%x, G = 0x%x, B = 0x%x .\n",
				g_is_led_rg_csc_set, g_led_rg_csc_value[0], g_led_rg_csc_value[4], g_led_rg_csc_value[8]);
		// XCC matrix
		if (pinfo->xcc_table_len > 0 && pinfo->xcc_table) {
			outp32(xcc_base + XCC_COEF_00, pinfo->xcc_table[0]);
			outp32(xcc_base + XCC_COEF_01, pinfo->xcc_table[1]
				* g_led_rg_csc_value[0] / 32768 * color_temp_rectify_R / 32768);
			outp32(xcc_base + XCC_COEF_02, pinfo->xcc_table[2]);
			outp32(xcc_base + XCC_COEF_03, pinfo->xcc_table[3]);
			outp32(xcc_base + XCC_COEF_10, pinfo->xcc_table[4]);
			outp32(xcc_base + XCC_COEF_11, pinfo->xcc_table[5]);
			outp32(xcc_base + XCC_COEF_12, pinfo->xcc_table[6]
				* g_led_rg_csc_value[4] / 32768 * color_temp_rectify_G / 32768);
			outp32(xcc_base + XCC_COEF_13, pinfo->xcc_table[7]);
			outp32(xcc_base + XCC_COEF_20, pinfo->xcc_table[8]);
			outp32(xcc_base + XCC_COEF_21, pinfo->xcc_table[9]);
			outp32(xcc_base + XCC_COEF_22, pinfo->xcc_table[10]);
			outp32(xcc_base + XCC_COEF_23, pinfo->xcc_table[11]
				* g_led_rg_csc_value[8] / 32768 * discount_coefficient(g_comform_value) / CHANGE_MAX
				* color_temp_rectify_B / 32768);
		}
	}

	return 0;
}
/*lint +e838*/
ssize_t dpe_show_led_rg_ct_csc_value(char *buf)
{
	if (!buf) {
		DPU_FB_ERR("buf, NUll pointer warning\n");
		return 0;
	}

	return snprintf(buf, PAGE_SIZE, "%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d\n",
		g_led_rg_para1, g_led_rg_para2,
		g_led_rg_csc_value [0], g_led_rg_csc_value [1], g_led_rg_csc_value [2],
		g_led_rg_csc_value [3], g_led_rg_csc_value [4], g_led_rg_csc_value [5],
		g_led_rg_csc_value [6], g_led_rg_csc_value [7], g_led_rg_csc_value [8]);
}

ssize_t dpe_show_cinema_value(struct dpu_fb_data_type *dpufd, char *buf)
{
	dpu_check_and_return((!dpufd || !buf), 0, ERR, "dpufd or buf is NULL\n");

	return snprintf(buf, PAGE_SIZE, "gamma type is = %d\n", dpufd->panel_info.gamma_type);
}

int dpe_set_cinema(struct dpu_fb_data_type *dpufd, unsigned int value)
{
	if (dpufd == NULL) {
		DPU_FB_ERR("dpufd, NUll pointer warning.\n");
		return -1;
	}

	if(dpufd->panel_info.gamma_type == value) {
		DPU_FB_DEBUG("fb%d, cinema mode is already in %d!\n", dpufd->index, value);
		return 0;
	}

	dpufd->panel_info.gamma_type = value;
	return 0;
}

void dpe_update_g_acm_state(unsigned int value)
{
	return;
}

void dpe_set_acm_state(struct dpu_fb_data_type *dpufd)
{
	return;
}
//lint -e838
ssize_t dpe_show_acm_state(char *buf)
{
	ssize_t ret = 0;

	if (buf == NULL) {
		DPU_FB_ERR("NULL Pointer!\n");
		return 0;
	}

	ret = snprintf(buf, PAGE_SIZE, "g_acm_State = %d\n", g_acm_State);

	return ret;
}

void dpe_update_g_gmp_state(unsigned int value)
{
	return;
}

void dpe_set_gmp_state(struct dpu_fb_data_type *dpufd)
{
	return;
}

ssize_t dpe_show_gmp_state(char *buf)
{
	ssize_t ret = 0;

	if (buf == NULL) {
		DPU_FB_ERR("NULL Pointer!\n");
		return 0;
	}

	ret = snprintf(buf, PAGE_SIZE, "g_gmp_State = %d\n", g_gmp_State);

	return ret;
}
//lint +e838
