# Simple MIPS processor

Designed a single-cycle MIPS processor that can execute a set of pre-defined instructions stored in a [ROM](<Verilog Source/program.txt>).

Each submodule shown in the datapath bellow can be found in the Verilog Source directory.

![Datapath](Documentation/datapath_diagramm.png "Diagram of the processor's datapath.") \
<sub>The implented datapath.</sub> 
