{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 15:22:58 2019 " "Info: Processing started: Mon Nov 11 15:22:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hw5 -c hw5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hw5 -c hw5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "hw5 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"hw5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a23 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a22 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a21 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a20 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a19 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a18 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a17 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a16 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a15 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a14 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a13 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a12 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a11 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a10 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a9 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a8 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a7 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a6 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a5 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a4 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a3 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a2 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a1 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a0 " "Info: Atom \"LED:inst12\|altsyncram:altsyncram_component\|altsyncram_bmc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FDIV25K:inst3\|fout " "Info: Destination node FDIV25K:inst3\|fout" {  } { { "FDIV25K.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV25K.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV25K:inst3|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FDIV:inst2\|fout " "Info: Destination node FDIV:inst2\|fout" {  } { { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst2|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { clk50M } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50M" } } } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 360 256 424 376 "clk50M" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDIV25K:inst3\|fout  " "Info: Automatically promoted node FDIV25K:inst3\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst4\|state.001 " "Info: Destination node ctrl:inst4\|state.001" {  } { { "ctrl.v" "" { Text "C:/Users/USER/Desktop/hw5/ctrl.v" 5 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst4|state.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CP " "Info: Destination node CP" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { CP } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } } { "hw5.bdf" "" { Schematic "C:/Users/USER/Desktop/hw5/hw5.bdf" { { 448 1232 1408 464 "CP" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FDIV25K.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV25K.v" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV25K:inst3|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl:inst4\|state.001  " "Info: Automatically promoted node ctrl:inst4\|state.001 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[23\]~head_lut " "Info: Destination node serial_out:inst6\|store\[23\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[23]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst4\|Selector1~0 " "Info: Destination node ctrl:inst4\|Selector1~0" {  } { { "ctrl.v" "" { Text "C:/Users/USER/Desktop/hw5/ctrl.v" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst4|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[22\]~head_lut " "Info: Destination node serial_out:inst6\|store\[22\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[22]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[21\]~head_lut " "Info: Destination node serial_out:inst6\|store\[21\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[21]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[20\]~head_lut " "Info: Destination node serial_out:inst6\|store\[20\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[20]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[19\]~head_lut " "Info: Destination node serial_out:inst6\|store\[19\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[19]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[18\]~head_lut " "Info: Destination node serial_out:inst6\|store\[18\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[18]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[17\]~head_lut " "Info: Destination node serial_out:inst6\|store\[17\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[17]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[16\]~head_lut " "Info: Destination node serial_out:inst6\|store\[16\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[16]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_out:inst6\|store\[15\]~head_lut " "Info: Destination node serial_out:inst6\|store\[15\]~head_lut" {  } { { "serial_out.v" "" { Text "C:/Users/USER/Desktop/hw5/serial_out.v" 14 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { serial_out:inst6|store[15]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ctrl.v" "" { Text "C:/Users/USER/Desktop/hw5/ctrl.v" 5 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst4|state.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDIV:inst2\|fout  " "Info: Automatically promoted node FDIV:inst2\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneshot:inst5\|ns.01~0 " "Info: Destination node oneshot:inst5\|ns.01~0" {  } { { "oneshot.v" "" { Text "C:/Users/USER/Desktop/hw5/oneshot.v" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot:inst5|ns.01~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneshot:inst5\|Selector0~0 " "Info: Destination node oneshot:inst5\|Selector0~0" {  } { { "oneshot.v" "" { Text "C:/Users/USER/Desktop/hw5/oneshot.v" 9 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oneshot:inst5|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 435 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst2|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/hw5/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.314 ns register register " "Info: Estimated most critical path is register to register delay of 9.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FDIV:inst2\|count\[0\] 1 REG LAB_X49_Y33 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X49_Y33; Fanout = 3; REG Node = 'FDIV:inst2\|count\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst2|count[0] } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.150 ns) 0.823 ns FDIV:inst2\|LessThan0~20 2 COMB LAB_X48_Y33 1 " "Info: 2: + IC(0.673 ns) + CELL(0.150 ns) = 0.823 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~20'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { FDIV:inst2|count[0] FDIV:inst2|LessThan0~20 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.388 ns FDIV:inst2\|LessThan0~21 3 COMB LAB_X48_Y33 1 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.388 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~20 FDIV:inst2|LessThan0~21 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.953 ns FDIV:inst2\|LessThan0~22 4 COMB LAB_X48_Y33 1 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 1.953 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~21 FDIV:inst2|LessThan0~22 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 2.518 ns FDIV:inst2\|LessThan0~23 5 COMB LAB_X48_Y33 1 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 2.518 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~22 FDIV:inst2|LessThan0~23 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.083 ns FDIV:inst2\|LessThan0~24 6 COMB LAB_X48_Y33 1 " "Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 3.083 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~24'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~23 FDIV:inst2|LessThan0~24 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.648 ns FDIV:inst2\|LessThan0~25 7 COMB LAB_X48_Y33 1 " "Info: 7: + IC(0.290 ns) + CELL(0.275 ns) = 3.648 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~24 FDIV:inst2|LessThan0~25 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.213 ns FDIV:inst2\|LessThan0~26 8 COMB LAB_X48_Y33 1 " "Info: 8: + IC(0.290 ns) + CELL(0.275 ns) = 4.213 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~25 FDIV:inst2|LessThan0~26 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.778 ns FDIV:inst2\|LessThan0~27 9 COMB LAB_X48_Y33 1 " "Info: 9: + IC(0.290 ns) + CELL(0.275 ns) = 4.778 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~26 FDIV:inst2|LessThan0~27 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.343 ns FDIV:inst2\|LessThan0~37 10 COMB LAB_X48_Y33 1 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 5.343 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~37'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~27 FDIV:inst2|LessThan0~37 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.908 ns FDIV:inst2\|LessThan0~38 11 COMB LAB_X48_Y33 1 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 5.908 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~37 FDIV:inst2|LessThan0~38 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 6.473 ns FDIV:inst2\|LessThan0~30 12 COMB LAB_X48_Y33 1 " "Info: 12: + IC(0.290 ns) + CELL(0.275 ns) = 6.473 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~38 FDIV:inst2|LessThan0~30 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.038 ns FDIV:inst2\|LessThan0~35 13 COMB LAB_X48_Y33 1 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 7.038 ns; Loc. = LAB_X48_Y33; Fanout = 1; COMB Node = 'FDIV:inst2\|LessThan0~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FDIV:inst2|LessThan0~30 FDIV:inst2|LessThan0~35 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.420 ns) 8.080 ns FDIV:inst2\|LessThan0~36 14 COMB LAB_X48_Y32 32 " "Info: 14: + IC(0.622 ns) + CELL(0.420 ns) = 8.080 ns; Loc. = LAB_X48_Y32; Fanout = 32; COMB Node = 'FDIV:inst2\|LessThan0~36'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { FDIV:inst2|LessThan0~35 FDIV:inst2|LessThan0~36 } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.510 ns) 9.314 ns FDIV:inst2\|count\[13\] 15 REG LAB_X49_Y33 5 " "Info: 15: + IC(0.724 ns) + CELL(0.510 ns) = 9.314 ns; Loc. = LAB_X49_Y33; Fanout = 5; REG Node = 'FDIV:inst2\|count\[13\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { FDIV:inst2|LessThan0~36 FDIV:inst2|count[13] } "NODE_NAME" } } { "FDIV.v" "" { Text "C:/Users/USER/Desktop/hw5/FDIV.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.145 ns ( 44.50 % ) " "Info: Total cell delay = 4.145 ns ( 44.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.169 ns ( 55.50 % ) " "Info: Total interconnect delay = 5.169 ns ( 55.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.314 ns" { FDIV:inst2|count[0] FDIV:inst2|LessThan0~20 FDIV:inst2|LessThan0~21 FDIV:inst2|LessThan0~22 FDIV:inst2|LessThan0~23 FDIV:inst2|LessThan0~24 FDIV:inst2|LessThan0~25 FDIV:inst2|LessThan0~26 FDIV:inst2|LessThan0~27 FDIV:inst2|LessThan0~37 FDIV:inst2|LessThan0~38 FDIV:inst2|LessThan0~30 FDIV:inst2|LessThan0~35 FDIV:inst2|LessThan0~36 FDIV:inst2|count[13] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CP 0 " "Info: Pin \"CP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "str 0 " "Info: Pin \"str\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Info: Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 15:23:02 2019 " "Info: Processing ended: Mon Nov 11 15:23:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
