============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:32:26 pm
  Module:                 ms_es_ordered_bs_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk_int2)             launch                                    0 R 
TOP
  genblk1[2].genblk2.sng
    ctr
      countval_reg[2]/CLK                                0             0 R 
      countval_reg[2]/Q      DFFSR             1  1.5   10  +115     115 F 
      drc_bufs130/A                                           +0     115   
      drc_bufs130/Y          BUFX2             7 16.9   22   +48     163 F 
    ctr/countval[2] 
    genblk2[0].min_comparator/counter_in[2] 
      g533/A                                                  +0     163   
      g533/Y                 INVX1             7 19.3   65   +61     223 R 
      g522/A                                                  +0     223   
      g522/Y                 AOI22X1           1  1.5   34   +42     266 F 
      drc_bufs538/A                                           +0     266   
      drc_bufs538/Y          BUFX2             1  2.6    7   +38     304 F 
      g511/B                                                  +0     304   
      g511/Y                 NAND3X1           1  1.5   34   +29     333 R 
      drc_bufs544/A                                           +0     333   
      drc_bufs544/Y          BUFX2             1  2.3    9   +35     368 R 
      g508/A                                                  +0     368   
      g508/Y                 AND2X1            1  3.0   33   +33     401 R 
      g507/C                                                  +0     401   
      g507/Y                 NAND3X1           1  1.5   16   +14     415 F 
      drc_bufs/A                                              +0     415   
      drc_bufs/Y             BUFX2             1  3.2    4   +35     450 F 
      g506/C                                                  +0     450   
      g506/Y                 NOR3X1            3  7.4   76   +40     490 R 
    genblk2[0].min_comparator/sn_out 
  genblk1[2].genblk2.sng/sn_out[0] 
  g147/B                                                      +0     490   
  g147/Y                     AND2X1            2  4.6   37   +45     535 R 
  g136/A                                                      +0     535   
  g136/Y                     AND2X1            1 10.3   65   +55     590 R 
  genblk2.stoch2bin/data_in[6] 
    par_ctr/a[6] 
      p0/a[2] 
        fa0/b 
          g2/B                                                +0     590   
          g2/YS              FAX1              1  3.4   12   +91     681 F 
        fa0/s 
        ha0/b 
          g17/B                                               +0     681   
          g17/YC             HAX1              1  3.4   20   +48     729 F 
        ha0/cout 
        ha1/a 
          g17/B                                               +0     729   
          g17/YS             HAX1              1 12.7   65   +82     811 R 
        ha1/s 
      p0/y[1] 
      g167/A                                                  +0     811   
      g167/YS                FAX1              2 10.2   31  +106     917 F 
    par_ctr/y[1] 
    ctr/data_in[1] 
      g829/C                                                  +0     917   
      g829/YC                FAX1              1  7.1   29   +82     998 F 
      g825/C                                                  +0     998   
      g825/YC                FAX1              1  7.1   29   +82    1080 F 
      g821/C                                                  +0    1080   
      g821/YC                FAX1              1  7.1   29   +82    1162 F 
      g817/C                                                  +0    1162   
      g817/YC                FAX1              1  7.1   26   +82    1243 F 
      g813/C                                                  +0    1243   
      g813/YC                FAX1              1  7.1   27   +81    1324 F 
      g809/C                                                  +0    1324   
      g809/YC                FAX1              1  7.1   27   +81    1406 F 
      g805/C                                                  +0    1406   
      g805/YC                FAX1              1  7.1   27   +81    1487 F 
      g801/C                                                  +0    1487   
      g801/YC                FAX1              1  7.1   27   +81    1568 F 
      g797/C                                                  +0    1568   
      g797/YC                FAX1              1  7.1   27   +81    1649 F 
      g793/C                                                  +0    1649   
      g793/YC                FAX1              1 10.9   37   +89    1738 F 
      g2/A                                                    +0    1738   
      g2/YS                  FAX1              1  2.8   21   +84    1822 R 
      g787/A                                                  +0    1822   
      g787/Y                 MUX2X1            1  1.5   21   +23    1845 F 
      g786/A                                                  +0    1845   
      g786/Y                 INVX1             1  2.0    0    +4    1849 R 
      countval_reg[11]/D     DFFSR                            +0    1849   
      countval_reg[11]/CLK   setup                       0   +70    1919 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3031ps 
Start-point  : TOP/genblk1[2].genblk2.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[11]/D
