#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 18 09:17:48 2019
# Process ID: 12136
# Current directory: E:/Desktop/night0717/spartan_cam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15976 E:\Desktop\night0717\spartan_cam\spartan_cam.xpr
# Log file: E:/Desktop/night0717/spartan_cam/vivado.log
# Journal file: E:/Desktop/night0717/spartan_cam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/night0717/spartan_cam/spartan_cam.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/spartan_cam/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/QRscan/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/led'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 873.234 ; gain = 160.230
update_compile_order -fileset sources_1
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- trenz.biz:user:csi2_d_phy_rx:1.0 - csi2_d_phy_rx_0
Adding cell -- trenz.biz:user:csi_to_axis:1.0 - csi_to_axis_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_200M
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:csi2dvp:1.0 - csi2dvp_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:hls:QR_scan:1.0 - QR_scan_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:write:1.0 - write_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rst_clk_wiz_0_200M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /write_0/pclk(undef)
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <system> from BD file <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 927.461 ; gain = 11.543
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led:1.0 led_0
endgroup
set_property location {7 2138 628} [get_bd_cells led_0]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /led_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]
startgroup
create_bd_port -dir O q
connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]
endgroup
startgroup
create_bd_port -dir I d
connect_bd_net [get_bd_pins /led_0/d] [get_bd_ports d]
endgroup
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'bit' of cell '/led_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/in_delay_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2_d_phy_rx_0/rxbyteclkhs have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/s_axis_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_csi2_d_phy_rx_0_1_rxbyteclkhs 
WARNING: [BD 41-927] Following properties on pin /csi2dvp_0/vid_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
WARNING: [BD 41-927] Following properties on pin /QR_scan_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_1_clk_out1 
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd> 
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v
regenerate_bd_layout
save_bd_design
Wrote  : <E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi2_d_phy_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi_to_axis_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block csi2dvp_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block QR_scan_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
Exporting to file E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_led_0_0, cache-ID = 9e4117848fde9579; cache size = 13.837 MB.
[Thu Jul 18 09:50:19 2019] Launched synth_1...
Run output will be captured here: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/synth_1/runme.log
[Thu Jul 18 09:50:19 2019] Launched impl_1...
Run output will be captured here: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1125.754 ; gain = 25.117
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jul 18 09:57:17 2019] Launched synth_1...
Run output will be captured here: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/synth_1/runme.log
[Thu Jul 18 09:57:18 2019] Launched impl_1...
Run output will be captured here: E:/Desktop/night0717/spartan_cam/spartan_cam.runs/impl_1/runme.log
