<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>Remote.rpt</ascFile><devFile>C:/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>Remote.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 7-25-2012" design="Remote" device="XC9572XL" eqnType="1" pkg="VQ44" speed="-10" status="1" statusStr="Successful" swVersion="P.15xf" time="  9:45AM" version="1.0"/><inputs id="Global_Reset" userloc="P36"/><inputs id="Clk" userloc="P23"/><inputs id="Serial_IOPIN_SPECSIG" userloc="P19"/><global_inputs id="Internal_Clk" pinnum="GCK1" use="GCK1" userloc="P43"/><pin id="FB1_MC2_PIN39" pinnum="39" signal="Len" use="O"/><pin id="FB1_MC5_PIN40" pinnum="40" signal="Ldir" use="O"/><pin id="FB1_MC6_PIN41" pinnum="41" signal="Ren" use="O"/><pin id="FB1_MC8_PIN42" pinnum="42" signal="Rdir" use="O"/><pin id="FB1_MC9_PIN43" pinnum="43" signal="Internal_Clk" use="GCK"/><pin id="FB1_MC11_PIN44" pinnum="44" signal="IRTstate_FSM_FFd3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC14_PIN1" pinnum="1" signal="IR_Xmit" use="O"/><pin id="FB1_MC15_PIN2" pinnum="2" signal="IRTstate_FSM_FFd2_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC17_PIN3" pinnum="3" signal="IRTstate_FSM_FFd10_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC2_PIN29" pinnum="29" signal="Clock_8" use="b_SPECSIG"/><pin id="FB2_MC5_PIN30" pinnum="30" signal="parallel_out2_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC6_PIN31" pinnum="31" signal="parallel_out1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC8_PIN32" pinnum="32" signal="parallel_out14_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC9_PIN33" pinnum="33" signal="latch" use="b_SPECSIG"/><pin id="FB2_MC11_PIN34" pinnum="34" signal="IOScount7_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC14_PIN36" pinnum="36" signal="Global_Reset" use="I"/><pin id="FB2_MC15_PIN37" pinnum="37" signal="IOScount3_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC17_PIN38" pinnum="38" signal="select" use="b_SPECSIG"/><pin id="FB3_MC2_PIN5" pinnum="5"/><pin id="FB3_MC5_PIN6" pinnum="6" signal="Clock_4" use="b_SPECSIG"/><pin id="FB3_MC8_PIN7" pinnum="7" signal="shift_out8_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC9_PIN8" pinnum="8" signal="shift_out7_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC11_PIN12" pinnum="12" signal="shift_out5_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC14_PIN13" pinnum="13" signal="shift_out2_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC15_PIN14" pinnum="14" signal="shift_out15_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC16_PIN18" pinnum="18" signal="shift_out14_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC17_PIN16" pinnum="16" signal="parallel_out8_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC2_PIN19" pinnum="19" signal="Serial_IO" use="IO_SPECSIG"/><pin id="FB4_MC5_PIN20" pinnum="20" signal="shift_out11_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC8_PIN21" pinnum="21" signal="parallel_out9_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC11_PIN22" pinnum="22" signal="parallel_out11_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC14_PIN23" pinnum="23" signal="Clk" use="I"/><pin id="FB4_MC15_PIN27" pinnum="27" signal="count_41_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC17_PIN28" pinnum="28" signal="count_21_SPECSIG" use="b_SPECSIG"/><fblock id="FB1" inputUse="28" pinUse="5"><macrocell id="FB1_MC1" sigUse="3" signal="IRTstate_FSM_FFd9_SPECSIG"><pterms pt1="FB1_1_1" pt2="FB1_1_2"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN39" sigUse="14" signal="Len"><pterms pt1="FB1_2_1" pt2="FB1_2_2" pt3="FB1_2_3" pt4="FB1_2_4"/></macrocell><macrocell id="FB1_MC3" sigUse="2" signal="IRTstate_FSM_FFd8_SPECSIG"><pterms pt1="FB1_3_1" pt2="FB1_3_2"/></macrocell><macrocell id="FB1_MC4" sigUse="2" signal="IRTstate_FSM_FFd7_SPECSIG"><pterms pt1="FB1_4_1" pt2="FB1_4_2"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN40" sigUse="14" signal="Ldir"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN41" sigUse="14" signal="Ren"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3" pt4="FB1_6_4"/></macrocell><macrocell id="FB1_MC7" sigUse="2" signal="IRTstate_FSM_FFd6_SPECSIG"><pterms pt1="FB1_7_1" pt2="FB1_7_2"/></macrocell><macrocell id="FB1_MC8" pin="FB1_MC8_PIN42" sigUse="14" signal="Rdir"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN43" sigUse="2" signal="IRTstate_FSM_FFd5_SPECSIG"><pterms pt1="FB1_9_1" pt2="FB1_9_2"/></macrocell><macrocell id="FB1_MC10" sigUse="2" signal="IRTstate_FSM_FFd4_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN44" sigUse="2" signal="IRTstate_FSM_FFd3_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2" pt3="FB1_11_3"/></macrocell><macrocell id="FB1_MC12"><pterms pt1="FB1_12_1" pt2="FB1_12_2" pt3="FB1_12_3" pt4="FB1_12_4" pt5="FB1_12_5"/></macrocell><macrocell id="FB1_MC13"><pterms pt1="FB1_13_1" pt2="FB1_13_2" pt3="FB1_13_3" pt4="FB1_13_4" pt5="FB1_13_5"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN1" sigUse="25" signal="IR_Xmit"><pterms pt1="FB1_14_1" pt2="FB1_14_2" pt3="FB1_14_3" pt4="FB1_14_4" pt5="FB1_14_5"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN2" sigUse="2" signal="IRTstate_FSM_FFd2_SPECSIG"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3" pt4="FB1_15_4" pt5="FB1_15_5"/></macrocell><macrocell id="FB1_MC16" sigUse="2" signal="IRTstate_FSM_FFd1_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN3" sigUse="4" signal="IRTstate_FSM_FFd10_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3"/></macrocell><macrocell id="FB1_MC18" sigUse="3" signal="IOScount1_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3"/></macrocell><fbinput id="FB1_I1" signal="Clock_4"/><fbinput id="FB1_I2" signal="Global_Reset"/><fbinput id="FB1_I3" signal="IOScount0_SPECSIG"/><fbinput id="FB1_I4" signal="IRTstate_FSM_FFd1_SPECSIG"/><fbinput id="FB1_I5" signal="IRTstate_FSM_FFd10_SPECSIG"/><fbinput id="FB1_I6" signal="IRTstate_FSM_FFd2_SPECSIG"/><fbinput id="FB1_I7" signal="IRTstate_FSM_FFd3_SPECSIG"/><fbinput id="FB1_I8" signal="IRTstate_FSM_FFd4_SPECSIG"/><fbinput id="FB1_I9" signal="IRTstate_FSM_FFd5_SPECSIG"/><fbinput id="FB1_I10" signal="IRTstate_FSM_FFd6_SPECSIG"/><fbinput id="FB1_I11" signal="IRTstate_FSM_FFd7_SPECSIG"/><fbinput id="FB1_I12" signal="IRTstate_FSM_FFd8_SPECSIG"/><fbinput id="FB1_I13" signal="IRTstate_FSM_FFd9_SPECSIG"/><fbinput id="FB1_I14" signal="parallel_out0_SPECSIG"/><fbinput id="FB1_I15" signal="parallel_out10_SPECSIG"/><fbinput id="FB1_I16" signal="parallel_out11_SPECSIG"/><fbinput id="FB1_I17" signal="parallel_out12_SPECSIG"/><fbinput id="FB1_I18" signal="parallel_out13_SPECSIG"/><fbinput id="FB1_I19" signal="parallel_out14_SPECSIG"/><fbinput id="FB1_I20" signal="parallel_out15_SPECSIG"/><fbinput id="FB1_I21" signal="parallel_out1_SPECSIG"/><fbinput id="FB1_I22" signal="parallel_out2_SPECSIG"/><fbinput id="FB1_I23" signal="parallel_out3_SPECSIG"/><fbinput id="FB1_I24" signal="parallel_out4_SPECSIG"/><fbinput id="FB1_I25" signal="parallel_out5_SPECSIG"/><fbinput id="FB1_I26" signal="parallel_out8_SPECSIG"/><fbinput id="FB1_I27" signal="parallel_out9_SPECSIG"/><fbinput id="FB1_I28" signal="transmit"/><pterm id="FB1_1_1"><signal id="IRTstate_FSM_FFd10_SPECSIG"/><signal id="transmit"/></pterm><pterm id="FB1_1_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_2_1"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_3"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_4"><signal id="parallel_out8_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_3_1"><signal id="IRTstate_FSM_FFd9_SPECSIG"/></pterm><pterm id="FB1_3_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_4_1"><signal id="IRTstate_FSM_FFd8_SPECSIG"/></pterm><pterm id="FB1_4_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_5_1"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_2"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_5_3"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_1"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_2"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_3"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_6_4"><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7_1"><signal id="IRTstate_FSM_FFd7_SPECSIG"/></pterm><pterm id="FB1_7_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_8_1"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_2"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8_3"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9_1"><signal id="IRTstate_FSM_FFd6_SPECSIG"/></pterm><pterm id="FB1_9_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_10_1"><signal id="IRTstate_FSM_FFd5_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_11_1"><signal id="IRTstate_FSM_FFd4_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_11_3"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG"/><signal id="IRTstate_FSM_FFd4_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12_1"><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd4_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd5_SPECSIG"/></pterm><pterm id="FB1_12_2"><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd4_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd6_SPECSIG"/></pterm><pterm id="FB1_12_3"><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd4_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd8_SPECSIG"/></pterm><pterm id="FB1_12_4"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG"/><signal id="IRTstate_FSM_FFd4_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12_5"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_1"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd4_SPECSIG"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_2"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG"/><signal id="IRTstate_FSM_FFd4_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_3"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd4_SPECSIG"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_4"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd4_SPECSIG"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_5"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd4_SPECSIG"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_1"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG"/><signal id="IRTstate_FSM_FFd4_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_2"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG"/><signal id="IRTstate_FSM_FFd3_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_3"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd4_SPECSIG"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_4"><signal id="parallel_out10_SPECSIG" negated="ON"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG"/><signal id="IRTstate_FSM_FFd3_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14_5"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_15_1"><signal id="IRTstate_FSM_FFd3_SPECSIG"/></pterm><pterm id="FB1_15_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_15_3"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out8_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG"/><signal id="IRTstate_FSM_FFd4_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_4"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd1_SPECSIG"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_5"><signal id="parallel_out10_SPECSIG"/><signal id="parallel_out9_SPECSIG" negated="ON"/><signal id="parallel_out11_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd10_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd2_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd3_SPECSIG"/><signal id="IRTstate_FSM_FFd7_SPECSIG" negated="ON"/><signal id="IRTstate_FSM_FFd9_SPECSIG" negated="ON"/><signal id="parallel_out0_SPECSIG" negated="ON"/><signal id="parallel_out12_SPECSIG" negated="ON"/><signal id="parallel_out13_SPECSIG" negated="ON"/><signal id="parallel_out14_SPECSIG" negated="ON"/><signal id="parallel_out15_SPECSIG" negated="ON"/><signal id="parallel_out1_SPECSIG" negated="ON"/><signal id="parallel_out2_SPECSIG" negated="ON"/><signal id="parallel_out3_SPECSIG" negated="ON"/><signal id="parallel_out4_SPECSIG" negated="ON"/><signal id="parallel_out5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_1"><signal id="IRTstate_FSM_FFd2_SPECSIG"/></pterm><pterm id="FB1_16_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="IRTstate_FSM_FFd1_SPECSIG"/></pterm><pterm id="FB1_17_2"><signal id="IRTstate_FSM_FFd10_SPECSIG"/><signal id="transmit" negated="ON"/></pterm><pterm id="FB1_17_3"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="IOScount0_SPECSIG"/></pterm><pterm id="FB1_18_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB1_18_3"><signal id="Clock_4"/></pterm><equation id="IRTstate_FSM_FFd9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_1_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_1_2"/></reset><prld ptindx="GND"/></equation><equation id="Len" negated="ON" userloc="P39"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/><eq_pterm ptindx="FB1_2_3"/><eq_pterm ptindx="FB1_2_4"/></d2></equation><equation id="IRTstate_FSM_FFd8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_3_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_3_2"/></reset><prld ptindx="GND"/></equation><equation id="IRTstate_FSM_FFd7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_4_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_4_2"/></reset><prld ptindx="GND"/></equation><equation id="Ldir" negated="ON" userloc="P40"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/><eq_pterm ptindx="FB1_5_3"/></d2></equation><equation id="Ren" negated="ON" userloc="P41"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/><eq_pterm ptindx="FB1_6_3"/><eq_pterm ptindx="FB1_6_4"/></d2></equation><equation id="IRTstate_FSM_FFd6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_7_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_7_2"/></reset><prld ptindx="GND"/></equation><equation id="Rdir" negated="ON" userloc="P42"><d2><eq_pterm ptindx="FB1_8_1"/><eq_pterm ptindx="FB1_8_2"/><eq_pterm ptindx="FB1_8_3"/></d2></equation><equation id="IRTstate_FSM_FFd5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_9_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_9_2"/></reset><prld ptindx="GND"/></equation><equation id="IRTstate_FSM_FFd4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_10_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_10_2"/></reset><prld ptindx="GND"/></equation><equation id="IRTstate_FSM_FFd3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_11_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_11_2"/></reset><prld ptindx="GND"/></equation><equation id="IR_Xmit" negated="ON" regUse="D" userloc="P1"><d2><eq_pterm ptindx="FB1_14_1"/><eq_pterm ptindx="FB1_14_2"/><eq_pterm ptindx="FB1_14_3"/><eq_pterm ptindx="FB1_14_4"/><eq_pterm import="1" ptindx="FB1_13_1"/><eq_pterm import="1" ptindx="FB1_13_2"/><eq_pterm import="1" ptindx="FB1_13_3"/><eq_pterm import="1" ptindx="FB1_13_4"/><eq_pterm import="1" ptindx="FB1_13_5"/><eq_pterm import="1" ptindx="FB1_12_1"/><eq_pterm import="1" ptindx="FB1_12_2"/><eq_pterm import="1" ptindx="FB1_12_3"/><eq_pterm import="1" ptindx="FB1_12_4"/><eq_pterm import="1" ptindx="FB1_12_5"/><eq_pterm import="1" ptindx="FB1_11_3"/><eq_pterm import="1" ptindx="FB1_15_3"/><eq_pterm import="1" ptindx="FB1_15_4"/><eq_pterm import="1" ptindx="FB1_15_5"/></d2><clk><fastsig signal="Internal_Clk"/></clk><set><eq_pterm ptindx="FB1_14_5"/></set><prld ptindx="GND"/></equation><equation id="IRTstate_FSM_FFd2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_15_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_15_2"/></reset><prld ptindx="GND"/></equation><equation id="IRTstate_FSM_FFd1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_16_1"/></d2><clk><fastsig signal="Internal_Clk"/></clk><reset><eq_pterm ptindx="FB1_16_2"/></reset><prld ptindx="GND"/></equation><equation id="IRTstate_FSM_FFd10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/></d2><clk><fastsig signal="Internal_Clk"/></clk><set><eq_pterm ptindx="FB1_17_3"/></set><prld ptindx="GND"/></equation><equation id="IOScount1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_18_1"/></d2><clk><eq_pterm ptindx="FB1_18_3"/></clk><reset><eq_pterm ptindx="FB1_18_2"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="17" pinUse="1"><macrocell id="FB2_MC1" sigUse="2" signal="IOScount0_SPECSIG"><pterms pt1="FB2_1_1" pt2="FB2_1_2"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN29" sigUse="2" signal="Clock_8"><pterms pt1="FB2_2_1" pt2="FB2_2_2"/></macrocell><macrocell id="FB2_MC3" sigUse="3" signal="parallel_out4_SPECSIG"><pterms pt1="FB2_3_1" pt2="FB2_3_2" pt3="FB2_3_3"/></macrocell><macrocell id="FB2_MC4" sigUse="3" signal="parallel_out3_SPECSIG"><pterms pt1="FB2_4_1" pt2="FB2_4_2" pt3="FB2_4_3"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN30" sigUse="3" signal="parallel_out2_SPECSIG"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN31" sigUse="3" signal="parallel_out1_SPECSIG"><pterms pt1="FB2_6_1" pt2="FB2_6_2" pt3="FB2_6_3"/></macrocell><macrocell id="FB2_MC7" sigUse="3" signal="parallel_out15_SPECSIG"><pterms pt1="FB2_7_1" pt2="FB2_7_2" pt3="FB2_7_3"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN32" sigUse="3" signal="parallel_out14_SPECSIG"><pterms pt1="FB2_8_1" pt2="FB2_8_2" pt3="FB2_8_3"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN33" sigUse="10" signal="latch"><pterms pt1="FB2_9_1" pt2="FB2_9_2" pt3="FB2_9_3"/></macrocell><macrocell id="FB2_MC10" sigUse="10" signal="count_reset"><pterms pt1="FB2_10_1" pt2="FB2_10_2" pt3="FB2_10_3"/></macrocell><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34" sigUse="9" signal="IOScount7_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3"/></macrocell><macrocell id="FB2_MC12" sigUse="8" signal="IOScount6_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2" pt3="FB2_12_3"/></macrocell><macrocell id="FB2_MC13" sigUse="7" signal="IOScount5_SPECSIG"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN36" sigUse="6" signal="IOScount4_SPECSIG"><pterms pt1="FB2_14_1" pt2="FB2_14_2" pt3="FB2_14_3"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN37" sigUse="5" signal="IOScount3_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2" pt3="FB2_15_3"/></macrocell><macrocell id="FB2_MC16" sigUse="4" signal="IOScount2_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2" pt3="FB2_16_3"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN38" sigUse="9" signal="select"><pterms pt1="FB2_17_1" pt2="FB2_17_2" pt3="FB2_17_3" pt4="FB2_17_4" pt5="FB2_17_5"/></macrocell><macrocell id="FB2_MC18" sigUse="9" signal="transmit"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3" pt4="FB2_18_4" pt5="FB2_18_5"/></macrocell><fbinput id="FB2_I1" signal="Clock_4"/><fbinput id="FB2_I2" signal="Global_Reset"/><fbinput id="FB2_I3" signal="IOScount0_SPECSIG"/><fbinput id="FB2_I4" signal="IOScount1_SPECSIG"/><fbinput id="FB2_I5" signal="IOScount2_SPECSIG"/><fbinput id="FB2_I6" signal="IOScount3_SPECSIG"/><fbinput id="FB2_I7" signal="IOScount4_SPECSIG"/><fbinput id="FB2_I8" signal="IOScount5_SPECSIG"/><fbinput id="FB2_I9" signal="IOScount6_SPECSIG"/><fbinput id="FB2_I10" signal="IOScount7_SPECSIG"/><fbinput id="FB2_I11" signal="latch"/><fbinput id="FB2_I12" signal="shift_out14_SPECSIG"/><fbinput id="FB2_I13" signal="shift_out15_SPECSIG"/><fbinput id="FB2_I14" signal="shift_out1_SPECSIG"/><fbinput id="FB2_I15" signal="shift_out2_SPECSIG"/><fbinput id="FB2_I16" signal="shift_out3_SPECSIG"/><fbinput id="FB2_I17" signal="shift_out4_SPECSIG"/><pterm id="FB2_1_1"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_1_2"><signal id="Clock_4"/></pterm><pterm id="FB2_2_1"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_2_2"><signal id="Clock_4"/></pterm><pterm id="FB2_3_1"><signal id="shift_out4_SPECSIG"/></pterm><pterm id="FB2_3_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_3_3"><signal id="latch"/></pterm><pterm id="FB2_4_1"><signal id="shift_out3_SPECSIG"/></pterm><pterm id="FB2_4_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_4_3"><signal id="latch"/></pterm><pterm id="FB2_5_1"><signal id="shift_out2_SPECSIG"/></pterm><pterm id="FB2_5_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_5_3"><signal id="latch"/></pterm><pterm id="FB2_6_1"><signal id="shift_out1_SPECSIG"/></pterm><pterm id="FB2_6_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_6_3"><signal id="latch"/></pterm><pterm id="FB2_7_1"><signal id="shift_out15_SPECSIG"/></pterm><pterm id="FB2_7_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_7_3"><signal id="latch"/></pterm><pterm id="FB2_8_1"><signal id="shift_out14_SPECSIG"/></pterm><pterm id="FB2_8_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_8_3"><signal id="latch"/></pterm><pterm id="FB2_9_1"><signal id="IOScount1_SPECSIG"/><signal id="IOScount2_SPECSIG" negated="ON"/><signal id="IOScount3_SPECSIG" negated="ON"/><signal id="IOScount4_SPECSIG"/><signal id="IOScount5_SPECSIG"/><signal id="IOScount6_SPECSIG" negated="ON"/><signal id="IOScount0_SPECSIG" negated="ON"/><signal id="IOScount7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_9_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_9_3"><signal id="Clock_4"/></pterm><pterm id="FB2_10_1"><signal id="IOScount1_SPECSIG"/><signal id="IOScount2_SPECSIG"/><signal id="IOScount3_SPECSIG"/><signal id="IOScount4_SPECSIG"/><signal id="IOScount5_SPECSIG"/><signal id="IOScount6_SPECSIG"/><signal id="IOScount0_SPECSIG"/><signal id="IOScount7_SPECSIG"/></pterm><pterm id="FB2_10_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_10_3"><signal id="Clock_4"/></pterm><pterm id="FB2_11_1"><signal id="IOScount1_SPECSIG"/><signal id="IOScount2_SPECSIG"/><signal id="IOScount3_SPECSIG"/><signal id="IOScount4_SPECSIG"/><signal id="IOScount5_SPECSIG"/><signal id="IOScount6_SPECSIG"/><signal id="IOScount0_SPECSIG"/></pterm><pterm id="FB2_11_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_11_3"><signal id="Clock_4"/></pterm><pterm id="FB2_12_1"><signal id="IOScount1_SPECSIG"/><signal id="IOScount2_SPECSIG"/><signal id="IOScount3_SPECSIG"/><signal id="IOScount4_SPECSIG"/><signal id="IOScount5_SPECSIG"/><signal id="IOScount0_SPECSIG"/></pterm><pterm id="FB2_12_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_12_3"><signal id="Clock_4"/></pterm><pterm id="FB2_13_1"><signal id="IOScount1_SPECSIG"/><signal id="IOScount2_SPECSIG"/><signal id="IOScount3_SPECSIG"/><signal id="IOScount4_SPECSIG"/><signal id="IOScount0_SPECSIG"/></pterm><pterm id="FB2_13_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_13_3"><signal id="Clock_4"/></pterm><pterm id="FB2_14_1"><signal id="IOScount1_SPECSIG"/><signal id="IOScount2_SPECSIG"/><signal id="IOScount3_SPECSIG"/><signal id="IOScount0_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_14_3"><signal id="Clock_4"/></pterm><pterm id="FB2_15_1"><signal id="IOScount1_SPECSIG"/><signal id="IOScount2_SPECSIG"/><signal id="IOScount0_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_15_3"><signal id="Clock_4"/></pterm><pterm id="FB2_16_1"><signal id="IOScount1_SPECSIG"/><signal id="IOScount0_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_16_3"><signal id="Clock_4"/></pterm><pterm id="FB2_17_1"><signal id="IOScount4_SPECSIG" negated="ON"/><signal id="IOScount5_SPECSIG" negated="ON"/><signal id="IOScount6_SPECSIG" negated="ON"/><signal id="IOScount7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_2"><signal id="IOScount1_SPECSIG" negated="ON"/><signal id="IOScount2_SPECSIG" negated="ON"/><signal id="IOScount3_SPECSIG" negated="ON"/><signal id="IOScount5_SPECSIG" negated="ON"/><signal id="IOScount6_SPECSIG" negated="ON"/><signal id="IOScount7_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_3"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_17_4"><signal id="Clock_4"/></pterm><pterm id="FB2_17_5"><signal id="IOScount1_SPECSIG"/><signal id="IOScount2_SPECSIG"/><signal id="IOScount3_SPECSIG"/><signal id="IOScount6_SPECSIG"/></pterm><pterm id="FB2_18_1"><signal id="IOScount7_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="IOScount4_SPECSIG"/><signal id="IOScount6_SPECSIG"/></pterm><pterm id="FB2_18_3"><signal id="IOScount5_SPECSIG"/><signal id="IOScount6_SPECSIG"/></pterm><pterm id="FB2_18_4"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB2_18_5"><signal id="Clock_4"/></pterm><equation id="IOScount0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB2_1_2"/></clk><reset><eq_pterm ptindx="FB2_1_1"/></reset><prld ptindx="GND"/></equation><equation id="Clock_8" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB2_2_2"/></clk><reset><eq_pterm ptindx="FB2_2_1"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_3_1"/></d2><clk><eq_pterm ptindx="FB2_3_3"/></clk><reset><eq_pterm ptindx="FB2_3_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_4_1"/></d2><clk><eq_pterm ptindx="FB2_4_3"/></clk><reset><eq_pterm ptindx="FB2_4_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_5_1"/></d2><clk><eq_pterm ptindx="FB2_5_3"/></clk><reset><eq_pterm ptindx="FB2_5_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_6_1"/></d2><clk><eq_pterm ptindx="FB2_6_3"/></clk><reset><eq_pterm ptindx="FB2_6_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_7_1"/></d2><clk><eq_pterm ptindx="FB2_7_3"/></clk><reset><eq_pterm ptindx="FB2_7_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_8_1"/></d2><clk><eq_pterm ptindx="FB2_8_3"/></clk><reset><eq_pterm ptindx="FB2_8_2"/></reset><prld ptindx="GND"/></equation><equation id="latch" regUse="D"><d2><eq_pterm ptindx="FB2_9_1"/></d2><clk><eq_pterm ptindx="FB2_9_3"/></clk><reset><eq_pterm ptindx="FB2_9_2"/></reset><prld ptindx="GND"/></equation><equation id="count_reset" regUse="D"><d2><eq_pterm ptindx="FB2_10_1"/></d2><clk><eq_pterm ptindx="FB2_10_3"/></clk><reset><eq_pterm ptindx="FB2_10_2"/></reset><prld ptindx="GND"/></equation><equation id="IOScount7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_11_1"/></d2><clk><eq_pterm ptindx="FB2_11_3"/></clk><reset><eq_pterm ptindx="FB2_11_2"/></reset><prld ptindx="GND"/></equation><equation id="IOScount6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_12_1"/></d2><clk><eq_pterm ptindx="FB2_12_3"/></clk><reset><eq_pterm ptindx="FB2_12_2"/></reset><prld ptindx="GND"/></equation><equation id="IOScount5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_13_1"/></d2><clk><eq_pterm ptindx="FB2_13_3"/></clk><reset><eq_pterm ptindx="FB2_13_2"/></reset><prld ptindx="GND"/></equation><equation id="IOScount4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk><eq_pterm ptindx="FB2_14_3"/></clk><reset><eq_pterm ptindx="FB2_14_2"/></reset><prld ptindx="GND"/></equation><equation id="IOScount3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_15_1"/></d2><clk><eq_pterm ptindx="FB2_15_3"/></clk><reset><eq_pterm ptindx="FB2_15_2"/></reset><prld ptindx="GND"/></equation><equation id="IOScount2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_16_1"/></d2><clk><eq_pterm ptindx="FB2_16_3"/></clk><reset><eq_pterm ptindx="FB2_16_2"/></reset><prld ptindx="GND"/></equation><equation id="select" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB2_17_1"/><eq_pterm ptindx="FB2_17_2"/></d2><clk><eq_pterm ptindx="FB2_17_4"/></clk><reset><eq_pterm ptindx="FB2_17_3"/></reset><prld ptindx="GND"/></equation><equation id="transmit" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/><eq_pterm ptindx="FB2_18_3"/><eq_pterm import="1" ptindx="FB2_17_5"/></d2><clk><eq_pterm ptindx="FB2_18_5"/></clk><reset><eq_pterm ptindx="FB2_18_4"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="16" pinUse="0"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN5"/><macrocell id="FB3_MC3" sigUse="2" signal="count_42count_4&lt;2&gt;_RSTF__INT_SPECSIG"><pterms pt1="FB3_3_1"/></macrocell><macrocell id="FB3_MC4" sigUse="2" signal="count_20_SPECSIG"><pterms pt1="FB3_4_1" pt2="FB3_4_2"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN6" sigUse="2" signal="Clock_4"><pterms pt1="FB3_5_1" pt2="FB3_5_2"/></macrocell><macrocell id="FB3_MC6" sigUse="2" signal="Clock_2"><pterms pt1="FB3_6_1" pt2="FB3_6_2"/></macrocell><macrocell id="FB3_MC7" sigUse="3" signal="shift_out9_SPECSIG"><pterms pt1="FB3_7_1" pt2="FB3_7_2" pt3="FB3_7_3"/></macrocell><macrocell id="FB3_MC8" pin="FB3_MC8_PIN7" sigUse="3" signal="shift_out8_SPECSIG"><pterms pt1="FB3_8_1" pt2="FB3_8_2" pt3="FB3_8_3"/></macrocell><macrocell id="FB3_MC9" pin="FB3_MC9_PIN8" sigUse="3" signal="shift_out7_SPECSIG"><pterms pt1="FB3_9_1" pt2="FB3_9_2" pt3="FB3_9_3"/></macrocell><macrocell id="FB3_MC10" sigUse="3" signal="shift_out6_SPECSIG"><pterms pt1="FB3_10_1" pt2="FB3_10_2" pt3="FB3_10_3"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN12" sigUse="3" signal="shift_out5_SPECSIG"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3"/></macrocell><macrocell id="FB3_MC12" sigUse="3" signal="shift_out4_SPECSIG"><pterms pt1="FB3_12_1" pt2="FB3_12_2" pt3="FB3_12_3"/></macrocell><macrocell id="FB3_MC13" sigUse="3" signal="shift_out3_SPECSIG"><pterms pt1="FB3_13_1" pt2="FB3_13_2" pt3="FB3_13_3"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN13" sigUse="3" signal="shift_out2_SPECSIG"><pterms pt1="FB3_14_1" pt2="FB3_14_2" pt3="FB3_14_3"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN14" sigUse="3" signal="shift_out15_SPECSIG"><pterms pt1="FB3_15_1" pt2="FB3_15_2" pt3="FB3_15_3"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN18" sigUse="3" signal="shift_out14_SPECSIG"><pterms pt1="FB3_16_1" pt2="FB3_16_2" pt3="FB3_16_3"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN16" sigUse="3" signal="parallel_out8_SPECSIG"><pterms pt1="FB3_17_1" pt2="FB3_17_2" pt3="FB3_17_3"/></macrocell><macrocell id="FB3_MC18" sigUse="3" signal="parallel_out5_SPECSIG"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3"/></macrocell><fbinput id="FB3_I1" signal="Clk"/><fbinput id="FB3_I2" signal="Clock_2"/><fbinput id="FB3_I3" signal="Clock_8"/><fbinput id="FB3_I4" signal="Global_Reset"/><fbinput id="FB3_I5" signal="count_reset"/><fbinput id="FB3_I6" signal="latch"/><fbinput id="FB3_I7" signal="shift_out13_SPECSIG"/><fbinput id="FB3_I8" signal="shift_out14_SPECSIG"/><fbinput id="FB3_I9" signal="shift_out1_SPECSIG"/><fbinput id="FB3_I10" signal="shift_out2_SPECSIG"/><fbinput id="FB3_I11" signal="shift_out3_SPECSIG"/><fbinput id="FB3_I12" signal="shift_out4_SPECSIG"/><fbinput id="FB3_I13" signal="shift_out5_SPECSIG"/><fbinput id="FB3_I14" signal="shift_out6_SPECSIG"/><fbinput id="FB3_I15" signal="shift_out7_SPECSIG"/><fbinput id="FB3_I16" signal="shift_out8_SPECSIG"/><pterm id="FB3_3_1"><signal id="Global_Reset"/><signal id="count_reset" negated="ON"/></pterm><pterm id="FB3_4_1"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_4_2"><signal id="Clock_2"/></pterm><pterm id="FB3_5_1"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_5_2"><signal id="Clock_2"/></pterm><pterm id="FB3_6_1"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_6_2"><signal id="Clk"/></pterm><pterm id="FB3_7_1"><signal id="shift_out8_SPECSIG"/></pterm><pterm id="FB3_7_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_7_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_8_1"><signal id="shift_out7_SPECSIG"/></pterm><pterm id="FB3_8_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_8_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_9_1"><signal id="shift_out6_SPECSIG"/></pterm><pterm id="FB3_9_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_9_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_10_1"><signal id="shift_out5_SPECSIG"/></pterm><pterm id="FB3_10_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_10_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_11_1"><signal id="shift_out4_SPECSIG"/></pterm><pterm id="FB3_11_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_11_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_12_1"><signal id="shift_out3_SPECSIG"/></pterm><pterm id="FB3_12_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_12_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_13_1"><signal id="shift_out2_SPECSIG"/></pterm><pterm id="FB3_13_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_13_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_14_1"><signal id="shift_out1_SPECSIG"/></pterm><pterm id="FB3_14_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_14_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_15_1"><signal id="shift_out14_SPECSIG"/></pterm><pterm id="FB3_15_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_15_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_16_1"><signal id="shift_out13_SPECSIG"/></pterm><pterm id="FB3_16_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_16_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB3_17_1"><signal id="shift_out8_SPECSIG"/></pterm><pterm id="FB3_17_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_17_3"><signal id="latch"/></pterm><pterm id="FB3_18_1"><signal id="shift_out5_SPECSIG"/></pterm><pterm id="FB3_18_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB3_18_3"><signal id="latch"/></pterm><equation id="count_42count_4&lt;2&gt;_RSTF__INT_SPECSIG"><d2><eq_pterm ptindx="FB3_3_1"/></d2></equation><equation id="count_20_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB3_4_2"/></clk><reset><eq_pterm ptindx="FB3_4_1"/></reset><prld ptindx="GND"/></equation><equation id="Clock_4" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB3_5_2"/></clk><reset><eq_pterm ptindx="FB3_5_1"/></reset><prld ptindx="GND"/></equation><equation id="Clock_2" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB3_6_2"/></clk><reset><eq_pterm ptindx="FB3_6_1"/></reset><prld ptindx="GND"/></equation><equation id="shift_out9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_7_1"/></d2><clk><eq_pterm ptindx="FB3_7_3"/></clk><reset><eq_pterm ptindx="FB3_7_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_8_1"/></d2><clk><eq_pterm ptindx="FB3_8_3"/></clk><reset><eq_pterm ptindx="FB3_8_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out7_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_9_1"/></d2><clk><eq_pterm ptindx="FB3_9_3"/></clk><reset><eq_pterm ptindx="FB3_9_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out6_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_10_1"/></d2><clk><eq_pterm ptindx="FB3_10_3"/></clk><reset><eq_pterm ptindx="FB3_10_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_11_1"/></d2><clk><eq_pterm ptindx="FB3_11_3"/></clk><reset><eq_pterm ptindx="FB3_11_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out4_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_12_1"/></d2><clk><eq_pterm ptindx="FB3_12_3"/></clk><reset><eq_pterm ptindx="FB3_12_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out3_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_13_1"/></d2><clk><eq_pterm ptindx="FB3_13_3"/></clk><reset><eq_pterm ptindx="FB3_13_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_14_1"/></d2><clk><eq_pterm ptindx="FB3_14_3"/></clk><reset><eq_pterm ptindx="FB3_14_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out15_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_15_1"/></d2><clk><eq_pterm ptindx="FB3_15_3"/></clk><reset><eq_pterm ptindx="FB3_15_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out14_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_16_1"/></d2><clk><eq_pterm ptindx="FB3_16_3"/></clk><reset><eq_pterm ptindx="FB3_16_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out8_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_17_1"/></d2><clk><eq_pterm ptindx="FB3_17_3"/></clk><reset><eq_pterm ptindx="FB3_17_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out5_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_18_1"/></d2><clk><eq_pterm ptindx="FB3_18_3"/></clk><reset><eq_pterm ptindx="FB3_18_2"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="19" pinUse="2"><macrocell id="FB4_MC1" sigUse="3" signal="shift_out1_SPECSIG"><pterms pt1="FB4_1_1" pt2="FB4_1_2" pt3="FB4_1_3"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN19" sigUse="7" signal="Serial_IO"><pterms pt1="FB4_2_1" pt2="FB4_2_2" pt3="FB4_2_3" pt4="FB4_2_4"/></macrocell><macrocell id="FB4_MC3" sigUse="3" signal="shift_out13_SPECSIG"><pterms pt1="FB4_3_1" pt2="FB4_3_2" pt3="FB4_3_3"/></macrocell><macrocell id="FB4_MC4" sigUse="3" signal="shift_out12_SPECSIG"><pterms pt1="FB4_4_1" pt2="FB4_4_2" pt3="FB4_4_3"/></macrocell><macrocell id="FB4_MC5" pin="FB4_MC5_PIN20" sigUse="3" signal="shift_out11_SPECSIG"><pterms pt1="FB4_5_1" pt2="FB4_5_2" pt3="FB4_5_3"/></macrocell><macrocell id="FB4_MC6" sigUse="3" signal="shift_out10_SPECSIG"><pterms pt1="FB4_6_1" pt2="FB4_6_2" pt3="FB4_6_3"/></macrocell><macrocell id="FB4_MC7" sigUse="3" signal="shift_out0_SPECSIG"><pterms pt1="FB4_7_1" pt2="FB4_7_2" pt3="FB4_7_3"/></macrocell><macrocell id="FB4_MC8" pin="FB4_MC8_PIN21" sigUse="3" signal="parallel_out9_SPECSIG"><pterms pt1="FB4_8_1" pt2="FB4_8_2" pt3="FB4_8_3"/></macrocell><macrocell id="FB4_MC9" sigUse="3" signal="parallel_out13_SPECSIG"><pterms pt1="FB4_9_1" pt2="FB4_9_2" pt3="FB4_9_3"/></macrocell><macrocell id="FB4_MC10" sigUse="3" signal="parallel_out12_SPECSIG"><pterms pt1="FB4_10_1" pt2="FB4_10_2" pt3="FB4_10_3"/></macrocell><macrocell id="FB4_MC11" pin="FB4_MC11_PIN22" sigUse="3" signal="parallel_out11_SPECSIG"><pterms pt1="FB4_11_1" pt2="FB4_11_2" pt3="FB4_11_3"/></macrocell><macrocell id="FB4_MC12" sigUse="3" signal="parallel_out10_SPECSIG"><pterms pt1="FB4_12_1" pt2="FB4_12_2" pt3="FB4_12_3"/></macrocell><macrocell id="FB4_MC13" sigUse="3" signal="parallel_out0_SPECSIG"><pterms pt1="FB4_13_1" pt2="FB4_13_2" pt3="FB4_13_3"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23" sigUse="4" signal="count_42_SPECSIG"><pterms pt1="FB4_14_1" pt2="FB4_14_2" pt3="FB4_14_3"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN27" sigUse="3" signal="count_41_SPECSIG"><pterms pt1="FB4_15_1" pt2="FB4_15_2" pt3="FB4_15_3"/></macrocell><macrocell id="FB4_MC16" sigUse="6" signal="count_40_SPECSIG"><pterms pt1="FB4_16_1" pt2="FB4_16_2" pt3="FB4_16_3"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN28" sigUse="3" signal="count_21_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2" pt3="FB4_17_3"/></macrocell><macrocell id="FB4_MC18" sigUse="6" signal="count_43_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2" pt3="FB4_18_3" pt4="FB4_18_4"/></macrocell><fbinput id="FB4_I1" signal="Clock_2"/><fbinput id="FB4_I2" signal="Clock_8"/><fbinput id="FB4_I3" signal="Global_Reset"/><fbinput fbk="PIN" id="FB4_I4" signal="Serial_IOPIN_SPECSIG"/><fbinput id="FB4_I5" signal="count_20_SPECSIG"/><fbinput id="FB4_I6" signal="count_21_SPECSIG"/><fbinput id="FB4_I7" signal="count_40_SPECSIG"/><fbinput id="FB4_I8" signal="count_41_SPECSIG"/><fbinput id="FB4_I9" signal="count_42_SPECSIG"/><fbinput id="FB4_I10" signal="count_42count_4&lt;2&gt;_RSTF__INT_SPECSIG"/><fbinput id="FB4_I11" signal="count_43_SPECSIG"/><fbinput id="FB4_I12" signal="latch"/><fbinput id="FB4_I13" signal="select"/><fbinput id="FB4_I14" signal="shift_out0_SPECSIG"/><fbinput id="FB4_I15" signal="shift_out10_SPECSIG"/><fbinput id="FB4_I16" signal="shift_out11_SPECSIG"/><fbinput id="FB4_I17" signal="shift_out12_SPECSIG"/><fbinput id="FB4_I18" signal="shift_out13_SPECSIG"/><fbinput id="FB4_I19" signal="shift_out9_SPECSIG"/><pterm id="FB4_1_1"><signal id="shift_out0_SPECSIG"/></pterm><pterm id="FB4_1_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_1_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB4_2_1"><signal id="count_20_SPECSIG" negated="ON"/><signal id="count_21_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2_2"><signal id="count_40_SPECSIG"/><signal id="count_41_SPECSIG"/><signal id="count_42_SPECSIG"/><signal id="count_43_SPECSIG" negated="ON"/><signal id="count_21_SPECSIG"/></pterm><pterm id="FB4_2_3"><signal id="count_40_SPECSIG" negated="ON"/><signal id="count_41_SPECSIG" negated="ON"/><signal id="count_42_SPECSIG" negated="ON"/><signal id="count_43_SPECSIG"/><signal id="count_21_SPECSIG"/></pterm><pterm id="FB4_2_4"><signal id="select" negated="ON"/></pterm><pterm id="FB4_3_1"><signal id="shift_out12_SPECSIG"/></pterm><pterm id="FB4_3_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_3_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB4_4_1"><signal id="shift_out11_SPECSIG"/></pterm><pterm id="FB4_4_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_4_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB4_5_1"><signal id="shift_out10_SPECSIG"/></pterm><pterm id="FB4_5_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_5_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB4_6_1"><signal id="shift_out9_SPECSIG"/></pterm><pterm id="FB4_6_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_6_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB4_7_1"><signal id="Serial_IOPIN_SPECSIG"/></pterm><pterm id="FB4_7_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_7_3"><signal id="Clock_8" negated="ON"/></pterm><pterm id="FB4_8_1"><signal id="shift_out9_SPECSIG"/></pterm><pterm id="FB4_8_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_8_3"><signal id="latch"/></pterm><pterm id="FB4_9_1"><signal id="shift_out13_SPECSIG"/></pterm><pterm id="FB4_9_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_9_3"><signal id="latch"/></pterm><pterm id="FB4_10_1"><signal id="shift_out12_SPECSIG"/></pterm><pterm id="FB4_10_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_10_3"><signal id="latch"/></pterm><pterm id="FB4_11_1"><signal id="shift_out11_SPECSIG"/></pterm><pterm id="FB4_11_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_11_3"><signal id="latch"/></pterm><pterm id="FB4_12_1"><signal id="shift_out10_SPECSIG"/></pterm><pterm id="FB4_12_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_12_3"><signal id="latch"/></pterm><pterm id="FB4_13_1"><signal id="shift_out0_SPECSIG"/></pterm><pterm id="FB4_13_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_13_3"><signal id="latch"/></pterm><pterm id="FB4_14_1"><signal id="count_40_SPECSIG"/><signal id="count_41_SPECSIG"/></pterm><pterm id="FB4_14_2"><signal id="count_42count_4&lt;2&gt;_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB4_14_3"><signal id="Clock_8"/></pterm><pterm id="FB4_15_1"><signal id="count_40_SPECSIG"/></pterm><pterm id="FB4_15_2"><signal id="count_42count_4&lt;2&gt;_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB4_15_3"><signal id="Clock_8"/></pterm><pterm id="FB4_16_1"><signal id="count_40_SPECSIG" negated="ON"/><signal id="count_41_SPECSIG" negated="ON"/><signal id="count_42_SPECSIG" negated="ON"/><signal id="count_43_SPECSIG"/></pterm><pterm id="FB4_16_2"><signal id="count_42count_4&lt;2&gt;_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB4_16_3"><signal id="Clock_8"/></pterm><pterm id="FB4_17_1"><signal id="count_20_SPECSIG"/></pterm><pterm id="FB4_17_2"><signal id="Global_Reset" negated="ON"/></pterm><pterm id="FB4_17_3"><signal id="Clock_2"/></pterm><pterm id="FB4_18_1"><signal id="count_40_SPECSIG"/><signal id="count_41_SPECSIG"/><signal id="count_42_SPECSIG"/></pterm><pterm id="FB4_18_2"><signal id="count_40_SPECSIG" negated="ON"/><signal id="count_41_SPECSIG" negated="ON"/><signal id="count_42_SPECSIG" negated="ON"/><signal id="count_43_SPECSIG"/></pterm><pterm id="FB4_18_3"><signal id="count_42count_4&lt;2&gt;_RSTF__INT_SPECSIG" negated="ON"/></pterm><pterm id="FB4_18_4"><signal id="Clock_8"/></pterm><equation id="shift_out1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_1_1"/></d2><clk><eq_pterm ptindx="FB4_1_3"/></clk><reset><eq_pterm ptindx="FB4_1_2"/></reset><prld ptindx="GND"/></equation><equation id="Serial_IO" userloc="P19"><d2><eq_pterm ptindx="FB4_2_1"/><eq_pterm ptindx="FB4_2_2"/><eq_pterm ptindx="FB4_2_3"/></d2><oe><eq_pterm ptindx="FB4_2_4"/></oe></equation><equation id="shift_out13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_3_1"/></d2><clk><eq_pterm ptindx="FB4_3_3"/></clk><reset><eq_pterm ptindx="FB4_3_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_4_1"/></d2><clk><eq_pterm ptindx="FB4_4_3"/></clk><reset><eq_pterm ptindx="FB4_4_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_5_1"/></d2><clk><eq_pterm ptindx="FB4_5_3"/></clk><reset><eq_pterm ptindx="FB4_5_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_6_1"/></d2><clk><eq_pterm ptindx="FB4_6_3"/></clk><reset><eq_pterm ptindx="FB4_6_2"/></reset><prld ptindx="GND"/></equation><equation id="shift_out0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_7_1"/></d2><clk><eq_pterm ptindx="FB4_7_3"/></clk><reset><eq_pterm ptindx="FB4_7_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out9_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_8_1"/></d2><clk><eq_pterm ptindx="FB4_8_3"/></clk><reset><eq_pterm ptindx="FB4_8_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out13_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_9_1"/></d2><clk><eq_pterm ptindx="FB4_9_3"/></clk><reset><eq_pterm ptindx="FB4_9_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out12_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_10_1"/></d2><clk><eq_pterm ptindx="FB4_10_3"/></clk><reset><eq_pterm ptindx="FB4_10_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out11_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_11_1"/></d2><clk><eq_pterm ptindx="FB4_11_3"/></clk><reset><eq_pterm ptindx="FB4_11_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out10_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_12_1"/></d2><clk><eq_pterm ptindx="FB4_12_3"/></clk><reset><eq_pterm ptindx="FB4_12_2"/></reset><prld ptindx="GND"/></equation><equation id="parallel_out0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_13_1"/></d2><clk><eq_pterm ptindx="FB4_13_3"/></clk><reset><eq_pterm ptindx="FB4_13_2"/></reset><prld ptindx="GND"/></equation><equation id="count_42_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_14_1"/></d2><clk><eq_pterm ptindx="FB4_14_3"/></clk><reset><eq_pterm ptindx="FB4_14_2"/></reset><prld ptindx="GND"/></equation><equation id="count_41_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_15_1"/></d2><clk><eq_pterm ptindx="FB4_15_3"/></clk><reset><eq_pterm ptindx="FB4_15_2"/></reset><prld ptindx="GND"/></equation><equation id="count_40_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB4_16_1"/></d2><clk><eq_pterm ptindx="FB4_16_3"/></clk><reset><eq_pterm ptindx="FB4_16_2"/></reset><prld ptindx="GND"/></equation><equation id="count_21_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_17_1"/></d2><clk><eq_pterm ptindx="FB4_17_3"/></clk><reset><eq_pterm ptindx="FB4_17_2"/></reset><prld ptindx="GND"/></equation><equation id="count_43_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_18_1"/><eq_pterm ptindx="FB4_18_2"/></d2><clk><eq_pterm ptindx="FB4_18_4"/></clk><reset><eq_pterm ptindx="FB4_18_3"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'Remote.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'Internal_Clk' based upon the   LOC constraint 'P43'. It is recommended that you declare this BUFG   explicitedly in your design. Note that for certain device families the output   of a BUFG constraint can not drive a gated clock, and the BUFG constraint   will be ignored.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="Serial_IOPIN_SPECSIG" value="Serial_IO.PIN"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="IRTstate_FSM_FFd3_SPECSIG" value="IRT/state_FSM_FFd3"/><specSig signal="IRTstate_FSM_FFd2_SPECSIG" value="IRT/state_FSM_FFd2"/><specSig signal="IRTstate_FSM_FFd10_SPECSIG" value="IRT/state_FSM_FFd10"/><specSig signal="parallel_out2_SPECSIG" value="parallel_out&lt;2&gt;"/><specSig signal="parallel_out1_SPECSIG" value="parallel_out&lt;1&gt;"/><specSig signal="parallel_out14_SPECSIG" value="parallel_out&lt;14&gt;"/><specSig signal="IOScount7_SPECSIG" value="IOS/count&lt;7&gt;"/><specSig signal="IOScount3_SPECSIG" value="IOS/count&lt;3&gt;"/><specSig signal="shift_out8_SPECSIG" value="shift_out&lt;8&gt;"/><specSig signal="shift_out7_SPECSIG" value="shift_out&lt;7&gt;"/><specSig signal="shift_out5_SPECSIG" value="shift_out&lt;5&gt;"/><specSig signal="shift_out2_SPECSIG" value="shift_out&lt;2&gt;"/><specSig signal="shift_out15_SPECSIG" value="shift_out&lt;15&gt;"/><specSig signal="shift_out14_SPECSIG" value="shift_out&lt;14&gt;"/><specSig signal="parallel_out8_SPECSIG" value="parallel_out&lt;8&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="shift_out11_SPECSIG" value="shift_out&lt;11&gt;"/><specSig signal="parallel_out9_SPECSIG" value="parallel_out&lt;9&gt;"/><specSig signal="parallel_out11_SPECSIG" value="parallel_out&lt;11&gt;"/><specSig signal="count_41_SPECSIG" value="count_4&lt;1&gt;"/><specSig signal="count_21_SPECSIG" value="count_2&lt;1&gt;"/><specSig signal="IRTstate_FSM_FFd9_SPECSIG" value="IRT/state_FSM_FFd9"/><specSig signal="IRTstate_FSM_FFd8_SPECSIG" value="IRT/state_FSM_FFd8"/><specSig signal="IRTstate_FSM_FFd7_SPECSIG" value="IRT/state_FSM_FFd7"/><specSig signal="IRTstate_FSM_FFd6_SPECSIG" value="IRT/state_FSM_FFd6"/><specSig signal="IRTstate_FSM_FFd5_SPECSIG" value="IRT/state_FSM_FFd5"/><specSig signal="IRTstate_FSM_FFd4_SPECSIG" value="IRT/state_FSM_FFd4"/><specSig signal="IRTstate_FSM_FFd1_SPECSIG" value="IRT/state_FSM_FFd1"/><specSig signal="IOScount1_SPECSIG" value="IOS/count&lt;1&gt;"/><specSig signal="IOScount0_SPECSIG" value="IOS/count&lt;0&gt;"/><specSig signal="parallel_out0_SPECSIG" value="parallel_out&lt;0&gt;"/><specSig signal="parallel_out10_SPECSIG" value="parallel_out&lt;10&gt;"/><specSig signal="parallel_out12_SPECSIG" value="parallel_out&lt;12&gt;"/><specSig signal="parallel_out13_SPECSIG" value="parallel_out&lt;13&gt;"/><specSig signal="parallel_out15_SPECSIG" value="parallel_out&lt;15&gt;"/><specSig signal="parallel_out3_SPECSIG" value="parallel_out&lt;3&gt;"/><specSig signal="parallel_out4_SPECSIG" value="parallel_out&lt;4&gt;"/><specSig signal="parallel_out5_SPECSIG" value="parallel_out&lt;5&gt;"/><specSig signal="IOScount6_SPECSIG" value="IOS/count&lt;6&gt;"/><specSig signal="IOScount5_SPECSIG" value="IOS/count&lt;5&gt;"/><specSig signal="IOScount4_SPECSIG" value="IOS/count&lt;4&gt;"/><specSig signal="IOScount2_SPECSIG" value="IOS/count&lt;2&gt;"/><specSig signal="shift_out1_SPECSIG" value="shift_out&lt;1&gt;"/><specSig signal="shift_out3_SPECSIG" value="shift_out&lt;3&gt;"/><specSig signal="shift_out4_SPECSIG" value="shift_out&lt;4&gt;"/><specSig signal="count_42count_4&lt;2&gt;_RSTF__INT_SPECSIG" value="count_4&lt;2&gt;/count_4&lt;2&gt;_RSTF__$INT"/><specSig signal="count_20_SPECSIG" value="count_2&lt;0&gt;"/><specSig signal="shift_out9_SPECSIG" value="shift_out&lt;9&gt;"/><specSig signal="shift_out6_SPECSIG" value="shift_out&lt;6&gt;"/><specSig signal="shift_out13_SPECSIG" value="shift_out&lt;13&gt;"/><specSig signal="shift_out12_SPECSIG" value="shift_out&lt;12&gt;"/><specSig signal="shift_out10_SPECSIG" value="shift_out&lt;10&gt;"/><specSig signal="shift_out0_SPECSIG" value="shift_out&lt;0&gt;"/><specSig signal="count_42_SPECSIG" value="count_4&lt;2&gt;"/><specSig signal="count_40_SPECSIG" value="count_4&lt;0&gt;"/><specSig signal="count_43_SPECSIG" value="count_4&lt;3&gt;"/></document>
