// Seed: 656796416
module module_0;
  wire id_2;
  wire id_3;
  initial id_3 = id_3;
  wire id_4 = id_2;
  module_2(
      id_4, id_3, id_3, id_2, id_4, id_3, id_4, id_4, id_4, id_4, id_3
  );
  wire id_5 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply1 id_2
);
  wire id_4;
  not (id_2, id_4);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
