	component configuration is
		port (
			clk_clk                                 : in    std_logic                     := 'X';             -- clk
			dma_lcd_0_cs_n_export                   : out   std_logic;                                        -- export
			dma_lcd_0_d_c_n_export                  : out   std_logic;                                        -- export
			dma_lcd_0_data_export                   : out   std_logic_vector(15 downto 0);                    -- export
			dma_lcd_0_end_of_transaction_irq_export : out   std_logic;                                        -- export
			dma_lcd_0_im0_export                    : out   std_logic;                                        -- export
			dma_lcd_0_rd_export                     : out   std_logic;                                        -- export
			dma_lcd_0_res_export                    : out   std_logic;                                        -- export
			dma_lcd_0_wr_n_export                   : out   std_logic;                                        -- export
			led_port_export                         : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			leds_external_connection_export         : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n                           : in    std_logic                     := 'X';             -- reset_n
			sdram_ctrl_wire_addr                    : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ctrl_wire_ba                      : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_ctrl_wire_cas_n                   : out   std_logic;                                        -- cas_n
			sdram_ctrl_wire_cke                     : out   std_logic;                                        -- cke
			sdram_ctrl_wire_cs_n                    : out   std_logic;                                        -- cs_n
			sdram_ctrl_wire_dq                      : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_ctrl_wire_dqm                     : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ctrl_wire_ras_n                   : out   std_logic;                                        -- ras_n
			sdram_ctrl_wire_we_n                    : out   std_logic;                                        -- we_n
			sram_clk_clk                            : out   std_logic                                         -- clk
		);
	end component configuration;

