<profile>

<section name = "Vitis HLS Report for 'Filter_vertical_HW_stream'" level="0">
<item name = "Date">Sun Oct 30 18:48:44 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">HW7</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.998 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">127985, 127985, 0.854 ms, 0.854 ms, 127985, 127985, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_232_1_VITIS_LOOP_234_2">127983, 127983, 5, 1, 1, 127980, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 260, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">6, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 241, -</column>
<column name="Register">-, -, 327, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_8ns_10ns_15_4_1_U14">mac_muladd_8ns_8ns_10ns_15_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_0_U">Filter_vertical_HW_stream_temp_0, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="temp_1_U">Filter_vertical_HW_stream_temp_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="temp_2_U">Filter_vertical_HW_stream_temp_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="temp_3_U">Filter_vertical_HW_stream_temp_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="temp_4_U">Filter_vertical_HW_stream_temp_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
<column name="temp_5_U">Filter_vertical_HW_stream_temp_1, 1, 0, 0, 0, 474, 8, 1, 3792</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Sum_fu_482_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln232_1_fu_310_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln232_fu_284_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln234_fu_363_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln246_1_fu_476_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp2_i_fu_391_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp41_i_fu_403_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp_i_fu_385_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp1_i_fu_443_p2">-, 0, 0, 23, 16, 16</column>
<column name="tmp3_i_fu_463_p2">-, 0, 0, 21, 14, 14</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_319">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_55">and, 0, 0, 2, 1, 1</column>
<column name="cmp2_i66_fu_322_p2">icmp, 0, 0, 11, 9, 3</column>
<column name="cmp2_i_mid1_fu_316_p2">icmp, 0, 0, 11, 9, 3</column>
<column name="icmp_ln232_fu_290_p2">icmp, 0, 0, 13, 17, 13</column>
<column name="icmp_ln234_fu_296_p2">icmp, 0, 0, 11, 9, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln219_1_fu_328_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln219_2_fu_336_p3">select, 0, 0, 8, 1, 9</column>
<column name="select_ln219_fu_302_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="X_reg_273">9, 2, 9, 18</column>
<column name="Y_reg_262">9, 2, 9, 18</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_Y_phi_fu_266_p4">9, 2, 9, 18</column>
<column name="indvar_flatten_reg_251">9, 2, 17, 34</column>
<column name="output_stream_blk_n">9, 2, 1, 2</column>
<column name="temp_0_d0">14, 3, 8, 24</column>
<column name="temp_1_address0">14, 3, 9, 27</column>
<column name="temp_1_d0">14, 3, 8, 24</column>
<column name="temp_2_address0">14, 3, 9, 27</column>
<column name="temp_2_d0">14, 3, 8, 24</column>
<column name="temp_3_address0">14, 3, 9, 27</column>
<column name="temp_3_d0">14, 3, 8, 24</column>
<column name="temp_4_address0">14, 3, 9, 27</column>
<column name="temp_4_d0">14, 3, 8, 24</column>
<column name="temp_5_address0">14, 3, 9, 27</column>
<column name="temp_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_reg_273">9, 0, 9, 0</column>
<column name="Y_reg_262">9, 0, 9, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="icmp_ln232_reg_513">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_251">17, 0, 17, 0</column>
<column name="select_ln219_1_reg_517">1, 0, 1, 0</column>
<column name="select_ln219_2_reg_521">9, 0, 9, 0</column>
<column name="temp_0_addr_reg_530">9, 0, 9, 0</column>
<column name="temp_0_load_reg_625">8, 0, 8, 0</column>
<column name="temp_1_addr_1_reg_535">9, 0, 9, 0</column>
<column name="temp_1_addr_reg_565">9, 0, 9, 0</column>
<column name="temp_1_load_reg_600">8, 0, 8, 0</column>
<column name="temp_1_load_reg_600_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="temp_2_addr_1_reg_541">9, 0, 9, 0</column>
<column name="temp_2_addr_reg_570">9, 0, 9, 0</column>
<column name="temp_2_load_reg_605">8, 0, 8, 0</column>
<column name="temp_2_load_reg_605_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="temp_3_addr_1_reg_547">9, 0, 9, 0</column>
<column name="temp_3_addr_reg_575">9, 0, 9, 0</column>
<column name="temp_4_addr_1_reg_553">9, 0, 9, 0</column>
<column name="temp_4_addr_reg_580">9, 0, 9, 0</column>
<column name="temp_4_load_reg_615">8, 0, 8, 0</column>
<column name="temp_4_load_reg_615_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="temp_5_addr_1_reg_559">9, 0, 9, 0</column>
<column name="temp_5_addr_reg_585">9, 0, 9, 0</column>
<column name="temp_5_load_reg_620">8, 0, 8, 0</column>
<column name="temp_5_load_reg_620_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="tmp2_i_reg_636">9, 0, 9, 0</column>
<column name="tmp_i_reg_630">9, 0, 9, 0</column>
<column name="tmp_reg_595">8, 0, 8, 0</column>
<column name="tmp_reg_595_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="trunc_ln219_reg_526">3, 0, 3, 0</column>
<column name="select_ln219_1_reg_517">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Filter_vertical_HW_stream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Filter_vertical_HW_stream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Filter_vertical_HW_stream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Filter_vertical_HW_stream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Filter_vertical_HW_stream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Filter_vertical_HW_stream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Filter_vertical_HW_stream, return value</column>
<column name="output_stream_din">out, 8, ap_fifo, output_stream, pointer</column>
<column name="output_stream_full_n">in, 1, ap_fifo, output_stream, pointer</column>
<column name="output_stream_write">out, 1, ap_fifo, output_stream, pointer</column>
<column name="temp_stream_dout">in, 8, ap_fifo, temp_stream, pointer</column>
<column name="temp_stream_empty_n">in, 1, ap_fifo, temp_stream, pointer</column>
<column name="temp_stream_read">out, 1, ap_fifo, temp_stream, pointer</column>
</table>
</item>
</section>
</profile>
