===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.5984 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9384 (  8.1%)    3.9384 ( 14.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.1396 (  6.4%)    3.1396 ( 11.4%)    Parse modules
    0.7419 (  1.5%)    0.7419 (  2.7%)    Verify circuit
   42.5166 ( 87.0%)   22.1047 ( 80.1%)  'firrtl.circuit' Pipeline
    0.7464 (  1.5%)    0.7464 (  2.7%)    LowerFIRRTLAnnotations
    3.6053 (  7.4%)    1.9475 (  7.1%)    'firrtl.module' Pipeline
    1.1214 (  2.3%)    0.6008 (  2.2%)      DropName
    2.4839 (  5.1%)    1.3466 (  4.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1337 (  0.3%)    0.0733 (  0.3%)    'firrtl.module' Pipeline
    0.1337 (  0.3%)    0.0733 (  0.3%)      LowerCHIRRTLPass
    0.2323 (  0.5%)    0.2323 (  0.8%)    InferWidths
    0.7311 (  1.5%)    0.7311 (  2.6%)    MemToRegOfVec
    1.1886 (  2.4%)    1.1886 (  4.3%)    InferResets
    0.1402 (  0.3%)    0.1402 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.1888 (  0.4%)    0.1888 (  0.7%)    WireDFT
    1.0713 (  2.2%)    0.5940 (  2.2%)    'firrtl.module' Pipeline
    1.0713 (  2.2%)    0.5940 (  2.2%)      FlattenMemory
    1.5339 (  3.1%)    1.5339 (  5.6%)    LowerFIRRTLTypes
    4.2024 (  8.6%)    2.3564 (  8.5%)    'firrtl.module' Pipeline
    3.2101 (  6.6%)    1.7644 (  6.4%)      ExpandWhens
    0.9922 (  2.0%)    0.5920 (  2.1%)      SFCCompat
    1.4661 (  3.0%)    1.4661 (  5.3%)    Inliner
    1.1733 (  2.4%)    0.6474 (  2.3%)    'firrtl.module' Pipeline
    1.1733 (  2.4%)    0.6474 (  2.3%)      RandomizeRegisterInit
    1.0614 (  2.2%)    1.0614 (  3.8%)    CheckCombCycles
    0.2118 (  0.4%)    0.2118 (  0.8%)      (A) circt::firrtl::InstanceGraph
    7.2675 ( 14.9%)    4.0597 ( 14.7%)    'firrtl.module' Pipeline
    6.9422 ( 14.2%)    3.8774 ( 14.0%)      Canonicalizer
    0.3253 (  0.7%)    0.1823 (  0.7%)      InferReadWrite
    0.1518 (  0.3%)    0.1518 (  0.6%)    PrefixModules
    0.0630 (  0.1%)    0.0630 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7811 (  1.6%)    0.7811 (  2.8%)    IMConstProp
    0.0558 (  0.1%)    0.0558 (  0.2%)    AddSeqMemPorts
    0.0558 (  0.1%)    0.0558 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1665 (  0.3%)    0.1665 (  0.6%)    CreateSiFiveMetadata
    0.0287 (  0.1%)    0.0287 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0167 (  0.0%)    0.0167 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.2638 (  0.5%)    0.2638 (  1.0%)    SymbolDCE
    0.0554 (  0.1%)    0.0554 (  0.2%)    BlackBoxReader
    0.0553 (  0.1%)    0.0553 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.9583 (  6.1%)    1.5067 (  5.5%)    'firrtl.module' Pipeline
    0.2219 (  0.5%)    0.1145 (  0.4%)      DropName
    2.7363 (  5.6%)    1.3922 (  5.0%)      Canonicalizer
    0.6957 (  1.4%)    0.6957 (  2.5%)    IMDeadCodeElim
    0.0521 (  0.1%)    0.0521 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0219 (  0.0%)    0.0219 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1310 (  0.3%)    0.1310 (  0.5%)    LowerXMR
    0.0188 (  0.0%)    0.0188 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.3641 (  0.7%)    0.3641 (  1.3%)  LowerFIRRTLToHW
    0.0170 (  0.0%)    0.0170 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.3761 (  0.8%)    0.3523 (  1.3%)  'hw.module' Pipeline
    0.1163 (  0.2%)    0.1075 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1680 (  0.3%)    0.1556 (  0.6%)    Canonicalizer
    0.0505 (  0.1%)    0.0491 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0412 (  0.1%)    0.0400 (  0.1%)    LowerSeqFIRRTLToSV
    0.0802 (  0.2%)    0.0802 (  0.3%)  HWMemSimImpl
    0.2873 (  0.6%)    0.2452 (  0.9%)  'hw.module' Pipeline
    0.0915 (  0.2%)    0.0789 (  0.3%)    CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1228 (  0.3%)    0.1080 (  0.4%)    Canonicalizer
    0.0537 (  0.1%)    0.0463 (  0.2%)    CSE
    0.0007 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.0127 (  0.0%)    0.0087 (  0.0%)    HWCleanup
    0.0645 (  0.1%)    0.0512 (  0.2%)  'hw.module' Pipeline
    0.0067 (  0.0%)    0.0049 (  0.0%)    HWLegalizeModules
    0.0531 (  0.1%)    0.0439 (  0.2%)    PrettifyVerilog
    0.0499 (  0.1%)    0.0499 (  0.2%)  StripDebugInfoWithPred
    0.3791 (  0.8%)    0.3791 (  1.4%)  ExportVerilog
    0.2661 (  0.5%)    0.1276 (  0.5%)  'builtin.module' Pipeline
    0.1384 (  0.3%)    0.1177 (  0.4%)    'hw.module' Pipeline
    0.1365 (  0.3%)    0.1168 (  0.4%)      PrepareForEmission
   -0.1203 ( -0.2%)   -0.1203 ( -0.4%)  Rest
   48.8766 (100.0%)   27.5984 (100.0%)  Total

{
  totalTime: 27.641,
  maxMemory: 1029758976
}
