Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Sep 12 10:14:37 2018
| Host         : ZLR-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_flyinglogo_timing_summary_routed.rpt -rpx top_flyinglogo_timing_summary_routed.rpx
| Design       : top_flyinglogo
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.322        0.000                      0                  789        0.085        0.000                      0                  789        3.000        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_dcm_25m  {0.000 20.000}     40.000          25.000          
  clkfbout_dcm_25m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_dcm_25m       29.322        0.000                      0                  789        0.085        0.000                      0                  789       19.500        0.000                       0                   268  
  clkfbout_dcm_25m                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack       29.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.322ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        10.142ns  (logic 2.703ns (26.653%)  route 7.439ns (73.347%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.515     9.220    rom_addr
    SLICE_X48Y45         FDRE                                         r  rom_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y45         FDRE                                         r  rom_addr_reg[12]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y45         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                 29.322    

Slack (MET) :             29.322ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        10.142ns  (logic 2.703ns (26.653%)  route 7.439ns (73.347%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.515     9.220    rom_addr
    SLICE_X48Y45         FDRE                                         r  rom_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y45         FDRE                                         r  rom_addr_reg[13]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y45         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                 29.322    

Slack (MET) :             29.324ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 2.703ns (26.658%)  route 7.436ns (73.342%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.513     9.218    rom_addr
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[10]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y44         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 29.324    

Slack (MET) :             29.324ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 2.703ns (26.658%)  route 7.436ns (73.342%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.513     9.218    rom_addr
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[11]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y44         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 29.324    

Slack (MET) :             29.324ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 2.703ns (26.658%)  route 7.436ns (73.342%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.513     9.218    rom_addr
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[8]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y44         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 29.324    

Slack (MET) :             29.324ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        10.139ns  (logic 2.703ns (26.658%)  route 7.436ns (73.342%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.513     9.218    rom_addr
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[9]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y44         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                 29.324    

Slack (MET) :             29.464ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 2.703ns (27.031%)  route 7.296ns (72.969%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.373     9.078    rom_addr
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[4]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 29.464    

Slack (MET) :             29.464ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 2.703ns (27.031%)  route 7.296ns (72.969%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.373     9.078    rom_addr
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[5]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 29.464    

Slack (MET) :             29.464ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 2.703ns (27.031%)  route 7.296ns (72.969%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.373     9.078    rom_addr
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[6]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 29.464    

Slack (MET) :             29.464ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        9.999ns  (logic 2.703ns (27.031%)  route 7.296ns (72.969%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.483 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.242 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.580    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.563    -0.921    u2/clk_out1
    SLICE_X39Y39         FDPE                                         r  u2/x_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDPE (Prop_fdpe_C_Q)         0.456    -0.465 f  u2/x_cnt_reg[0]/Q
                         net (fo=28, routed)          1.107     0.642    u2/x_cnt_reg_n_0_[0]
    SLICE_X38Y39         LUT5 (Prop_lut5_I3_O)        0.152     0.794 r  u2/vga_data[11]_i_50/O
                         net (fo=6, routed)           1.029     1.823    u2/vga_data[11]_i_50_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.348     2.171 r  u2/speed_cnt[5]_i_10/O
                         net (fo=79, routed)          1.039     3.209    u2/speed_cnt[5]_i_10_n_0
    SLICE_X39Y39         LUT2 (Prop_lut2_I1_O)        0.124     3.333 f  u2/vga_data[11]_i_43/O
                         net (fo=6, routed)           0.987     4.320    u2/vga_data[11]_i_43_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124     4.444 r  u2/vga_data[11]_i_91/O
                         net (fo=1, routed)           0.190     4.634    u2/vga_data[11]_i_91_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.141 r  u2/vga_data_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.141    u2/vga_data_reg[11]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.298 r  u2/vga_data_reg[11]_i_8/CO[1]
                         net (fo=9, routed)           1.034     6.333    logo_area0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.355     6.688 r  vga_data[3]_i_3/O
                         net (fo=11, routed)          0.339     7.027    u2/logo_y_reg[9]_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I2_O)        0.328     7.355 r  u2/rom_addr[0]_i_3/O
                         net (fo=3, routed)           1.199     8.554    u2/rom_addr[0]_i_3_n_0
    SLICE_X48Y41         LUT3 (Prop_lut3_I1_O)        0.152     8.706 r  u2/rom_addr[0]_i_1/O
                         net (fo=14, routed)          0.373     9.078    rom_addr
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    T5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.360 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.941    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.032 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.451    38.483    pclk
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[7]/C
                         clock pessimism              0.564    39.047    
                         clock uncertainty           -0.098    38.949    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.407    38.542    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 29.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.247%)  route 0.185ns (56.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.588    pclk
    SLICE_X48Y43         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rom_addr_reg[6]/Q
                         net (fo=6, routed)           0.185    -0.262    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y8          RAMB36E1                                     r  u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.878    -0.784    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.347    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.957%)  route 0.195ns (58.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.565    -0.589    pclk
    SLICE_X48Y42         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[3]/Q
                         net (fo=6, routed)           0.195    -0.253    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y8          RAMB36E1                                     r  u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.878    -0.784    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.347    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rom_addr2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.863%)  route 0.450ns (76.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.588    pclk
    SLICE_X49Y46         FDRE                                         r  rom_addr2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rom_addr2_reg[10]/Q
                         net (fo=12, routed)          0.450     0.003    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.877    -0.785    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.277    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.094    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.350%)  route 0.200ns (58.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.565    -0.589    pclk
    SLICE_X48Y42         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.200    -0.248    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y8          RAMB36E1                                     r  u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.878    -0.784    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.347    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rom_addr3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.385%)  route 0.200ns (58.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.560    -0.594    pclk
    SLICE_X49Y32         FDRE                                         r  rom_addr3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  rom_addr3_reg[11]/Q
                         net (fo=16, routed)          0.200    -0.253    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y6          RAMB36E1                                     r  u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.871    -0.791    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.354    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rom_addr3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.840%)  route 0.232ns (62.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.559    -0.595    pclk
    SLICE_X49Y31         FDRE                                         r  rom_addr3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rom_addr3_reg[7]/Q
                         net (fo=16, routed)          0.232    -0.223    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y6          RAMB36E1                                     r  u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.871    -0.791    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.354    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rom_addr2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.239%)  route 0.493ns (77.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.588    pclk
    SLICE_X49Y45         FDRE                                         r  rom_addr2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rom_addr2_reg[4]/Q
                         net (fo=12, routed)          0.493     0.046    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y10         RAMB36E1                                     r  u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.877    -0.785    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.277    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.094    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rom_addr3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.688%)  route 0.243ns (63.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.558    -0.596    pclk
    SLICE_X49Y30         FDRE                                         r  rom_addr3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  rom_addr3_reg[3]/Q
                         net (fo=16, routed)          0.243    -0.212    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y6          RAMB36E1                                     r  u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.871    -0.791    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.354    u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.248%)  route 0.248ns (63.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.588    pclk
    SLICE_X48Y44         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  rom_addr_reg[11]/Q
                         net (fo=7, routed)           0.248    -0.199    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.878    -0.784    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.530    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.347    u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rom_addr2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_71_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.688%)  route 0.321ns (63.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.666 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.180    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.154 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.567    -0.587    pclk
    SLICE_X49Y47         FDRE                                         r  rom_addr2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.446 f  rom_addr2_reg[13]/Q
                         net (fo=13, routed)          0.321    -0.125    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.045    -0.080 r  u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=2, routed)           0.000    -0.080    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    SLICE_X48Y52         FDCE                                         r  u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_71_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.922    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.221 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.691    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  u0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.834    -0.827    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    SLICE_X48Y52         FDCE                                         r  u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_71_cooolDelFlop/C
                         clock pessimism              0.508    -0.319    
    SLICE_X48Y52         FDCE (Hold_fdce_C_D)         0.091    -0.228    u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_71_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y9      u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y9      u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      u11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X47Y36     block_speed_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y22     u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y21     u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_122_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     block_x2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     block_x2_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     block_x2_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     block_x2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y60     u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y60     u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y56     u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_80_cooolDelFlop/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X47Y36     block_speed_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y34     u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y16     u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_92_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y32     u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_98_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y25     u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/u13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_116_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     block_x2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     block_x2_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     block_x2_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X46Y36     block_x2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y71     u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/u12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_68_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm_25m
  To Clock:  clkfbout_dcm_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT



