# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:42 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 18:54:42 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/fulladder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:42 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/fulladder.v 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 18:54:42 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/dffe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:42 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/dffe.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 18:54:42 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:42 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:54:42 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:42 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 18:54:42 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/pc_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:42 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/pc_adder.v 
# -- Compiling module pc_adder
# 
# Top level modules:
# 	pc_adder
# End time: 18:54:42 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/sign_extension.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:42 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/sign_extension.v 
# -- Compiling module sign_extension
# 
# Top level modules:
# 	sign_extension
# End time: 18:54:42 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/mux_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/mux_32bit.v 
# -- Compiling module mux_32bit
# 
# Top level modules:
# 	mux_32bit
# End time: 18:54:43 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/initalize.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/initalize.v 
# -- Compiling module initalize
# 
# Top level modules:
# 	initalize
# End time: 18:54:43 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/initalize_12.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/initalize_12.v 
# -- Compiling module initalize_12
# 
# Top level modules:
# 	initalize_12
# End time: 18:54:43 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/initalize_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/initalize_32.v 
# -- Compiling module initalize_32
# 
# Top level modules:
# 	initalize_32
# End time: 18:54:43 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/is_ne.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/is_ne.v 
# -- Compiling module is_ne
# 
# Top level modules:
# 	is_ne
# End time: 18:54:43 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/check_two.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/check_two.v 
# -- Compiling module check_two
# 
# Top level modules:
# 	check_two
# End time: 18:54:43 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/check_overflow.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/check_overflow.v 
# -- Compiling module check_overflow
# 
# Top level modules:
# 	check_overflow
# End time: 18:54:43 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/mux_5bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:43 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/mux_5bit.v 
# -- Compiling module mux_5bit
# 
# Top level modules:
# 	mux_5bit
# End time: 18:54:44 on Nov 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/fulladder_12bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:44 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/fulladder_12bits.v 
# -- Compiling module fulladder_12bits
# 
# Top level modules:
# 	fulladder_12bits
# End time: 18:54:44 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ka266/Documents/Project4 {C:/Users/ka266/Documents/Project4/processor_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:54:44 on Nov 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ka266/Documents/Project4" C:/Users/ka266/Documents/Project4/processor_tb.v 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 18:54:44 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 18:54:44 on Nov 19,2022
# Loading work.processor_tb
# Loading work.processor
# Loading work.is_ne
# Loading work.check_two
# Loading work.program_counter
# Loading work.pc_adder
# Loading work.fulladder_12bits
# Loading work.fulladder
# Loading work.mux_5bit
# Loading work.initalize
# Loading work.sign_extension
# Loading work.alu
# Loading work.check_overflow
# Loading work.mux_32bit
# Loading work.initalize_12
# Loading work.initalize_32
# Loading work.dffe_ref
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ka266  Hostname: VCM-28338  ProcessID: 3364
#           Attempting to use alternate WLF file "./wlftge7gr7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftge7gr7
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
#                   60 << Checking Addition >>
# **Error on Addition ctrl_readRegB: read 01 but expected 03.
#                   80 << Checking Addition Overflow >>
# **Error on Addition ctrl_readRegB: read 01 but expected 03.
#                  100 << Checking Addition I >>
#                  120 << Checking Addition I Overflow >>
#                  140 << Checking Subtraction >>
# **Error on Sub ctrl_readRegB: read 02 but expected 03.
#                  160 << Checking Sub Overflow >>
# **Error on ctrl_readRegB: read 02 but expected 03.
#                  180 << Checking AND >>
# **Error on  ctrl_readRegB: read 02 but expected 03.
#                  200 << Checking OR >>
# **Error on  ctrl_readRegB: read 02 but expected 03.
#                  220 << Checking SLL >>
#                  240 << Checking SRR >>
#                  260 << Checking SW >>
# **Error on  ctrl_readRegB: read 02 but expected 01.
#                  280 << Checking LW >>
#                  300 << Checking J T >>
#                  320 << Checking BNE False>>
#                  320 << Checking is_not_eq 0>
#                  320 << Checking is_bne 0>
# **Timescale 3 :Error on address_imem read 008 but expected 00000006.
#                  340 << End  Simulation >>
# ** Note: $stop    : C:/Users/ka266/Documents/Project4/processor_tb.v(691)
#    Time: 340 ns  Iteration: 1  Instance: /processor_tb
# Break in Module processor_tb at C:/Users/ka266/Documents/Project4/processor_tb.v line 691
