

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Sun Jun 26 16:47:20 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.885 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.147 us|  0.147 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp_last_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_local_V_61_loc = alloca i64 1"   --->   Operation 10 'alloca' 'in_local_V_61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_local_V_58_loc = alloca i64 1"   --->   Operation 11 'alloca' 'in_local_V_58_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_local_V_54_loc = alloca i64 1"   --->   Operation 12 'alloca' 'in_local_V_54_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_local_V_49_loc = alloca i64 1"   --->   Operation 13 'alloca' 'in_local_V_49_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_local_V_43_loc = alloca i64 1"   --->   Operation 14 'alloca' 'in_local_V_43_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_local_V_36_loc = alloca i64 1"   --->   Operation 15 'alloca' 'in_local_V_36_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_local_V_28_loc = alloca i64 1"   --->   Operation 16 'alloca' 'in_local_V_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_local_V_19_loc = alloca i64 1"   --->   Operation 17 'alloca' 'in_local_V_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_local_V_8_0122_loc = alloca i64 1"   --->   Operation 18 'alloca' 'in_local_V_8_0122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_local_V_9_0123_loc = alloca i64 1"   --->   Operation 19 'alloca' 'in_local_V_9_0123_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 21 [2/2] (2.78ns)   --->   "%call_ln0 = call void @myproject_axi_Pipeline_VITIS_LOOP_21_1, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, i32 %in_local_V_9_0123_loc, i32 %in_local_V_8_0122_loc, i32 %in_local_V_19_loc, i32 %in_local_V_28_loc, i32 %in_local_V_36_loc, i32 %in_local_V_43_loc, i32 %in_local_V_49_loc, i32 %in_local_V_54_loc, i32 %in_local_V_58_loc, i32 %in_local_V_61_loc, i1 %tmp_last_V_1_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @myproject_axi_Pipeline_VITIS_LOOP_21_1, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, i32 %in_local_V_9_0123_loc, i32 %in_local_V_8_0122_loc, i32 %in_local_V_19_loc, i32 %in_local_V_28_loc, i32 %in_local_V_36_loc, i32 %in_local_V_43_loc, i32 %in_local_V_49_loc, i32 %in_local_V_54_loc, i32 %in_local_V_58_loc, i32 %in_local_V_61_loc, i1 %tmp_last_V_1_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.85>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%in_local_V_9_0123_loc_load = load i32 %in_local_V_9_0123_loc"   --->   Operation 23 'load' 'in_local_V_9_0123_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%in_local_V_8_0122_loc_load = load i32 %in_local_V_8_0122_loc"   --->   Operation 24 'load' 'in_local_V_8_0122_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%in_local_V_19_loc_load = load i32 %in_local_V_19_loc"   --->   Operation 25 'load' 'in_local_V_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%in_local_V_28_loc_load = load i32 %in_local_V_28_loc"   --->   Operation 26 'load' 'in_local_V_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%in_local_V_36_loc_load = load i32 %in_local_V_36_loc"   --->   Operation 27 'load' 'in_local_V_36_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%in_local_V_43_loc_load = load i32 %in_local_V_43_loc"   --->   Operation 28 'load' 'in_local_V_43_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%in_local_V_49_loc_load = load i32 %in_local_V_49_loc"   --->   Operation 29 'load' 'in_local_V_49_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%in_local_V_54_loc_load = load i32 %in_local_V_54_loc"   --->   Operation 30 'load' 'in_local_V_54_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%in_local_V_58_loc_load = load i32 %in_local_V_58_loc"   --->   Operation 31 'load' 'in_local_V_58_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%in_local_V_61_loc_load = load i32 %in_local_V_61_loc"   --->   Operation 32 'load' 'in_local_V_61_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 33 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (4.85ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V_61_loc_load, i32 %in_local_V_58_loc_load, i32 %in_local_V_54_loc_load, i32 %in_local_V_49_loc_load, i32 %in_local_V_43_loc_load, i32 %in_local_V_36_loc_load, i32 %in_local_V_28_loc_load, i32 %in_local_V_19_loc_load, i32 %in_local_V_8_0122_loc_load, i32 %in_local_V_9_0123_loc_load" [firmware/myproject_axi.cpp:28]   --->   Operation 34 'call' 'out_local_V' <Predicate = true> <Delay = 4.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 35 [1/2] (1.77ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V_61_loc_load, i32 %in_local_V_58_loc_load, i32 %in_local_V_54_loc_load, i32 %in_local_V_49_loc_load, i32 %in_local_V_43_loc_load, i32 %in_local_V_36_loc_load, i32 %in_local_V_28_loc_load, i32 %in_local_V_19_loc_load, i32 %in_local_V_8_0122_loc_load, i32 %in_local_V_9_0123_loc_load" [firmware/myproject_axi.cpp:28]   --->   Operation 35 'call' 'out_local_V' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_local_V, i32 31" [firmware/myproject_axi.cpp:28]   --->   Operation 36 'bitselect' 's' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.20ns)   --->   "%sub_i_i = sub i32 0, i32 %out_local_V" [firmware/myproject_axi.cpp:28]   --->   Operation 37 'sub' 'sub_i_i' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.71>
ST_6 : Operation 38 [1/1] (1.11ns)   --->   "%tobool_i_i = icmp_eq  i32 %out_local_V, i32 0" [firmware/myproject_axi.cpp:28]   --->   Operation 38 'icmp' 'tobool_i_i' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.52ns)   --->   "%tmp_V = select i1 %s, i32 %sub_i_i, i32 %out_local_V"   --->   Operation 39 'select' 'tmp_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @llvm.part.select.i32, i32 %tmp_V, i32 31, i32 0"   --->   Operation 40 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_3, i1 1"   --->   Operation 41 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (1.20ns)   --->   "%sub_ln997 = sub i32 32, i32 %l"   --->   Operation 42 'sub' 'sub_ln997' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln997, i32 4294967272"   --->   Operation 43 'add' 'lsb_index' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.09ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 45 'icmp' 'icmp_ln999' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 46 'trunc' 'trunc_ln1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.88ns)   --->   "%sub_ln1000 = sub i6 57, i6 %trunc_ln1000"   --->   Operation 47 'sub' 'sub_ln1000' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1000 = zext i6 %sub_ln1000"   --->   Operation 48 'zext' 'zext_ln1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%lshr_ln1000 = lshr i32 4294967295, i32 %zext_ln1000"   --->   Operation 49 'lshr' 'lshr_ln1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%shl_ln1002 = shl i32 1, i32 %lsb_index"   --->   Operation 50 'shl' 'shl_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%or_ln1002_1 = or i32 %lshr_ln1000, i32 %shl_ln1002"   --->   Operation 51 'or' 'or_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%and_ln1002 = and i32 %tmp_V, i32 %or_ln1002_1"   --->   Operation 52 'and' 'and_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln1002 = icmp_ne  i32 %and_ln1002, i32 0"   --->   Operation 53 'icmp' 'icmp_ln1002' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 54 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%xor_ln1002 = xor i1 %tmp_2, i1 1"   --->   Operation 55 'xor' 'xor_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V, i32 %lsb_index"   --->   Operation 56 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.11ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 57 'icmp' 'icmp_ln1011' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%and_ln1002_1 = and i1 %p_Result_4, i1 %xor_ln1002"   --->   Operation 58 'and' 'and_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_4"   --->   Operation 59 'select' 'select_ln999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln1011 = select i1 %icmp_ln1011, i1 %select_ln999, i1 %and_ln1002_1"   --->   Operation 60 'select' 'select_ln1011' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i32 %l"   --->   Operation 61 'trunc' 'trunc_ln996' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_1_loc_load = load i1 %tmp_last_V_1_loc"   --->   Operation 62 'load' 'tmp_last_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i32 %tmp_V"   --->   Operation 63 'zext' 'zext_ln1010' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.20ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997"   --->   Operation 64 'sub' 'sub_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 65 'zext' 'zext_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012"   --->   Operation 66 'shl' 'shl_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.20ns)   --->   "%add_ln1011 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 67 'add' 'add_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 68 'zext' 'zext_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011"   --->   Operation 69 'lshr' 'lshr_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 70 'select' 'm' <Predicate = (!tobool_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1014 = zext i1 %select_ln1011"   --->   Operation 71 'zext' 'zext_ln1014' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_2 = add i64 %m, i64 %zext_ln1014"   --->   Operation 72 'add' 'm_2' <Predicate = (!tobool_i_i)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 73 'partselect' 'm_5' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %m_5"   --->   Operation 74 'zext' 'zext_ln1015' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 25"   --->   Operation 75 'bitselect' 'p_Result_s' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.44ns)   --->   "%select_ln996 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 76 'select' 'select_ln996' <Predicate = (!tobool_i_i)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 16, i8 %trunc_ln996"   --->   Operation 77 'sub' 'sub_ln1017' <Predicate = (!tobool_i_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 78 'add' 'add_ln1017' <Predicate = (!tobool_i_i)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %s, i8 %add_ln1017"   --->   Operation 79 'bitconcatenate' 'tmp_1' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_1, i32 23, i32 31"   --->   Operation 80 'partset' 'p_Result_5' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_5"   --->   Operation 81 'trunc' 'LD' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.52ns)   --->   "%select_ln304 = select i1 %tobool_i_i, i32 0, i32 %LD"   --->   Operation 82 'select' 'select_ln304' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, i32 %select_ln304, i4 15, i4 15, i1 0, i1 %tmp_last_V_1_loc_load, i1 0, i1 0"   --->   Operation 83 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 84 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r_V_data_V"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_keep_V"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_strb_V"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_user_V"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_id_V"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_dest_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r_V_data_V"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_keep_V"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_strb_V"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_user_V"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_id_V"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_dest_V"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, i32 %select_ln304, i4 15, i4 15, i1 0, i1 %tmp_last_V_1_loc_load, i1 0, i1 0"   --->   Operation 102 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [firmware/myproject_axi.cpp:41]   --->   Operation 103 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.79ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'myproject_axi_Pipeline_VITIS_LOOP_21_1' [45]  (2.79 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 4.86ns
The critical path consists of the following:
	'load' operation ('in_local_V_9_0123_loc_load') on local variable 'in_local_V_9_0123_loc' [46]  (0 ns)
	'call' operation ('out_local.V', firmware/myproject_axi.cpp:28) to 'myproject' [58]  (4.86 ns)

 <State 5>: 2.98ns
The critical path consists of the following:
	'call' operation ('out_local.V', firmware/myproject_axi.cpp:28) to 'myproject' [58]  (1.78 ns)
	'sub' operation ('sub_i_i', firmware/myproject_axi.cpp:28) [61]  (1.2 ns)

 <State 6>: 4.72ns
The critical path consists of the following:
	'select' operation ('tmp.V') [62]  (0.525 ns)
	'cttz' operation ('l') [64]  (0 ns)
	'sub' operation ('sub_ln997') [65]  (1.2 ns)
	'add' operation ('lsb_index') [66]  (1.2 ns)
	'shl' operation ('shl_ln1002') [74]  (0 ns)
	'or' operation ('or_ln1002_1') [75]  (0 ns)
	'and' operation ('and_ln1002') [76]  (0 ns)
	'icmp' operation ('icmp_ln1002') [77]  (1.45 ns)
	'select' operation ('select_ln999') [86]  (0 ns)
	'select' operation ('select_ln1011') [90]  (0.331 ns)

 <State 7>: 4.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln1012') [83]  (1.2 ns)
	'shl' operation ('shl_ln1012') [85]  (0 ns)
	'select' operation ('m') [91]  (0 ns)
	'add' operation ('m') [93]  (1.47 ns)
	'select' operation ('select_ln996') [97]  (0.445 ns)
	'add' operation ('add_ln1017') [100]  (1.22 ns)
	'select' operation ('select_ln304') [104]  (0.525 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
