// Seed: 1643035173
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  assign module_1.id_2 = 0;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd41
) (
    input tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wire id_8,
    output supply0 id_9,
    input tri1 id_10,
    output wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wor _id_14,
    output supply1 id_15,
    input supply1 id_16,
    output tri id_17
    , id_21,
    output logic id_18,
    input supply1 id_19
);
  always @(-1 or posedge 1) begin : LABEL_0
    id_18 = id_0;
  end
  wire id_22;
  wor  id_23;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_23,
      id_22,
      id_22,
      id_23
  );
  assign id_23 = -1'b0;
  wire [id_14 : -1 'b0] id_24;
endmodule
