
Array.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014b8  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001750  08001750  00002750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001760  08001760  00002760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08001764  08001764  00002764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08001768  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  24000010  08001778  00003010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000030  08001778  00003030  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007aac  00000000  00000000  0000303e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001377  00000000  00000000  0000aaea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000005d8  00000000  00000000  0000be68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000004b7  00000000  00000000  0000c440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00033573  00000000  00000000  0000c8f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000084fe  00000000  00000000  0003fe6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014f889  00000000  00000000  00048368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00197bf1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000cbc  00000000  00000000  00197c34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loclists 00001341  00000000  00000000  001988f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  00199c31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001738 	.word	0x08001738

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08001738 	.word	0x08001738

080002d8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80002d8:	b510      	push	{r4, lr}
 80002da:	b084      	sub	sp, #16
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80002dc:	2400      	movs	r4, #0
 80002de:	9400      	str	r4, [sp, #0]
 80002e0:	9401      	str	r4, [sp, #4]
 80002e2:	9402      	str	r4, [sp, #8]
 80002e4:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80002e6:	f000 fac9 	bl	800087c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80002ea:	2301      	movs	r3, #1
 80002ec:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80002f0:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80002f4:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80002f6:	221f      	movs	r2, #31
 80002f8:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80002fc:	2287      	movs	r2, #135	@ 0x87
 80002fe:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000302:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000306:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800030a:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800030e:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000312:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000316:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800031a:	4668      	mov	r0, sp
 800031c:	f000 facc 	bl	80008b8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000320:	2004      	movs	r0, #4
 8000322:	f000 fab9 	bl	8000898 <HAL_MPU_Enable>

}
 8000326:	b004      	add	sp, #16
 8000328:	bd10      	pop	{r4, pc}
	...

0800032c <MX_GPIO_Init>:
{
 800032c:	b570      	push	{r4, r5, r6, lr}
 800032e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000330:	2400      	movs	r4, #0
 8000332:	9403      	str	r4, [sp, #12]
 8000334:	9404      	str	r4, [sp, #16]
 8000336:	9405      	str	r4, [sp, #20]
 8000338:	9406      	str	r4, [sp, #24]
 800033a:	9407      	str	r4, [sp, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800033c:	4b20      	ldr	r3, [pc, #128]	@ (80003c0 <MX_GPIO_Init+0x94>)
 800033e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000342:	f042 0204 	orr.w	r2, r2, #4
 8000346:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800034a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800034e:	f002 0204 	and.w	r2, r2, #4
 8000352:	9200      	str	r2, [sp, #0]
 8000354:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000356:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800035a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800035e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000362:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000366:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800036a:	9201      	str	r2, [sp, #4]
 800036c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800036e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000372:	f042 0201 	orr.w	r2, r2, #1
 8000376:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800037a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800037e:	f003 0301 	and.w	r3, r3, #1
 8000382:	9302      	str	r3, [sp, #8]
 8000384:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOC, LED_R_Pin|LED_G_Pin|LED_B_Pin, GPIO_PIN_SET);
 8000386:	4d0f      	ldr	r5, [pc, #60]	@ (80003c4 <MX_GPIO_Init+0x98>)
 8000388:	2201      	movs	r2, #1
 800038a:	210e      	movs	r1, #14
 800038c:	4628      	mov	r0, r5
 800038e:	f000 fbcf 	bl	8000b30 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin;
 8000392:	2306      	movs	r3, #6
 8000394:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000396:	2311      	movs	r3, #17
 8000398:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800039a:	2601      	movs	r6, #1
 800039c:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800039e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003a0:	a903      	add	r1, sp, #12
 80003a2:	4628      	mov	r0, r5
 80003a4:	f000 fab4 	bl	8000910 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_B_Pin;
 80003a8:	2308      	movs	r3, #8
 80003aa:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ac:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003ae:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003b0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 80003b2:	a903      	add	r1, sp, #12
 80003b4:	4628      	mov	r0, r5
 80003b6:	f000 faab 	bl	8000910 <HAL_GPIO_Init>
}
 80003ba:	b008      	add	sp, #32
 80003bc:	bd70      	pop	{r4, r5, r6, pc}
 80003be:	bf00      	nop
 80003c0:	58024400 	.word	0x58024400
 80003c4:	58020800 	.word	0x58020800

080003c8 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ca:	e7fe      	b.n	80003ca <Error_Handler+0x2>

080003cc <SystemClock_Config>:
{
 80003cc:	b500      	push	{lr}
 80003ce:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003d0:	224c      	movs	r2, #76	@ 0x4c
 80003d2:	2100      	movs	r1, #0
 80003d4:	a80b      	add	r0, sp, #44	@ 0x2c
 80003d6:	f001 f983 	bl	80016e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003da:	2220      	movs	r2, #32
 80003dc:	2100      	movs	r1, #0
 80003de:	a803      	add	r0, sp, #12
 80003e0:	f001 f97e 	bl	80016e0 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80003e4:	2002      	movs	r0, #2
 80003e6:	f000 fbb3 	bl	8000b50 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003ea:	2300      	movs	r3, #0
 80003ec:	9300      	str	r3, [sp, #0]
 80003ee:	4b39      	ldr	r3, [pc, #228]	@ (80004d4 <SystemClock_Config+0x108>)
 80003f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80003f2:	f022 0201 	bic.w	r2, r2, #1
 80003f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80003f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80003fa:	f003 0301 	and.w	r3, r3, #1
 80003fe:	9300      	str	r3, [sp, #0]
 8000400:	4b35      	ldr	r3, [pc, #212]	@ (80004d8 <SystemClock_Config+0x10c>)
 8000402:	699a      	ldr	r2, [r3, #24]
 8000404:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000408:	619a      	str	r2, [r3, #24]
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000410:	9300      	str	r3, [sp, #0]
 8000412:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000414:	4b30      	ldr	r3, [pc, #192]	@ (80004d8 <SystemClock_Config+0x10c>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800041c:	d0fa      	beq.n	8000414 <SystemClock_Config+0x48>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800041e:	4b2f      	ldr	r3, [pc, #188]	@ (80004dc <SystemClock_Config+0x110>)
 8000420:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000424:	f042 0202 	orr.w	r2, r2, #2
 8000428:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 800042c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000430:	f003 0302 	and.w	r3, r3, #2
 8000434:	9301      	str	r3, [sp, #4]
 8000436:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000438:	2300      	movs	r3, #0
 800043a:	9302      	str	r3, [sp, #8]
 800043c:	4b26      	ldr	r3, [pc, #152]	@ (80004d8 <SystemClock_Config+0x10c>)
 800043e:	699a      	ldr	r2, [r3, #24]
 8000440:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000444:	619a      	str	r2, [r3, #24]
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800044c:	9302      	str	r3, [sp, #8]
 800044e:	4b21      	ldr	r3, [pc, #132]	@ (80004d4 <SystemClock_Config+0x108>)
 8000450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000452:	f042 0201 	orr.w	r2, r2, #1
 8000456:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800045a:	f003 0301 	and.w	r3, r3, #1
 800045e:	9302      	str	r3, [sp, #8]
 8000460:	9b02      	ldr	r3, [sp, #8]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000462:	4b1d      	ldr	r3, [pc, #116]	@ (80004d8 <SystemClock_Config+0x10c>)
 8000464:	699b      	ldr	r3, [r3, #24]
 8000466:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800046a:	d0fa      	beq.n	8000462 <SystemClock_Config+0x96>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800046c:	2301      	movs	r3, #1
 800046e:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000470:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000474:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000476:	2302      	movs	r3, #2
 8000478:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800047a:	9315      	str	r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 5;
 800047c:	2205      	movs	r2, #5
 800047e:	9216      	str	r2, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000480:	22c0      	movs	r2, #192	@ 0xc0
 8000482:	9217      	str	r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000484:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000486:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000488:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800048a:	2308      	movs	r3, #8
 800048c:	931b      	str	r3, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800048e:	2300      	movs	r3, #0
 8000490:	931c      	str	r3, [sp, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000492:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000494:	a80b      	add	r0, sp, #44	@ 0x2c
 8000496:	f000 fb85 	bl	8000ba4 <HAL_RCC_OscConfig>
 800049a:	b9b0      	cbnz	r0, 80004ca <SystemClock_Config+0xfe>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800049c:	233f      	movs	r3, #63	@ 0x3f
 800049e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004a0:	2303      	movs	r3, #3
 80004a2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80004a4:	2300      	movs	r3, #0
 80004a6:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80004a8:	2308      	movs	r3, #8
 80004aa:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80004ac:	2340      	movs	r3, #64	@ 0x40
 80004ae:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80004b0:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80004b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80004b6:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80004b8:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80004ba:	2104      	movs	r1, #4
 80004bc:	a803      	add	r0, sp, #12
 80004be:	f000 ffc5 	bl	800144c <HAL_RCC_ClockConfig>
 80004c2:	b920      	cbnz	r0, 80004ce <SystemClock_Config+0x102>
}
 80004c4:	b01f      	add	sp, #124	@ 0x7c
 80004c6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80004ca:	f7ff ff7d 	bl	80003c8 <Error_Handler>
    Error_Handler();
 80004ce:	f7ff ff7b 	bl	80003c8 <Error_Handler>
 80004d2:	bf00      	nop
 80004d4:	58000400 	.word	0x58000400
 80004d8:	58024800 	.word	0x58024800
 80004dc:	58024400 	.word	0x58024400

080004e0 <main>:
{
 80004e0:	b508      	push	{r3, lr}
  MPU_Config();
 80004e2:	f7ff fef9 	bl	80002d8 <MPU_Config>
  HAL_Init();
 80004e6:	f000 f907 	bl	80006f8 <HAL_Init>
  SystemClock_Config();
 80004ea:	f7ff ff6f 	bl	80003cc <SystemClock_Config>
  MX_GPIO_Init();
 80004ee:	f7ff ff1d 	bl	800032c <MX_GPIO_Init>
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, SET);
 80004f2:	4c15      	ldr	r4, [pc, #84]	@ (8000548 <main+0x68>)
 80004f4:	2201      	movs	r2, #1
 80004f6:	2102      	movs	r1, #2
 80004f8:	4620      	mov	r0, r4
 80004fa:	f000 fb19 	bl	8000b30 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	2104      	movs	r1, #4
 8000502:	4620      	mov	r0, r4
 8000504:	f000 fb14 	bl	8000b30 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, SET);
 8000508:	2201      	movs	r2, #1
 800050a:	2108      	movs	r1, #8
 800050c:	4620      	mov	r0, r4
 800050e:	f000 fb0f 	bl	8000b30 <HAL_GPIO_WritePin>
	  HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8000512:	4c0d      	ldr	r4, [pc, #52]	@ (8000548 <main+0x68>)
 8000514:	2102      	movs	r1, #2
 8000516:	4620      	mov	r0, r4
 8000518:	f000 fb10 	bl	8000b3c <HAL_GPIO_TogglePin>
	  HAL_Delay(2000);
 800051c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000520:	f000 f92a 	bl	8000778 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8000524:	2104      	movs	r1, #4
 8000526:	4620      	mov	r0, r4
 8000528:	f000 fb08 	bl	8000b3c <HAL_GPIO_TogglePin>
	  HAL_Delay(2000);
 800052c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000530:	f000 f922 	bl	8000778 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_B_GPIO_Port, LED_B_Pin);
 8000534:	2108      	movs	r1, #8
 8000536:	4620      	mov	r0, r4
 8000538:	f000 fb00 	bl	8000b3c <HAL_GPIO_TogglePin>
	  HAL_Delay(2000);
 800053c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000540:	f000 f91a 	bl	8000778 <HAL_Delay>
  while (1)
 8000544:	e7e5      	b.n	8000512 <main+0x32>
 8000546:	bf00      	nop
 8000548:	58020800 	.word	0x58020800

0800054c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800054c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800054e:	4b07      	ldr	r3, [pc, #28]	@ (800056c <HAL_MspInit+0x20>)
 8000550:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000554:	f042 0202 	orr.w	r2, r2, #2
 8000558:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 800055c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000560:	f003 0302 	and.w	r3, r3, #2
 8000564:	9301      	str	r3, [sp, #4]
 8000566:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000568:	b002      	add	sp, #8
 800056a:	4770      	bx	lr
 800056c:	58024400 	.word	0x58024400

08000570 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000570:	e7fe      	b.n	8000570 <NMI_Handler>

08000572 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000572:	e7fe      	b.n	8000572 <HardFault_Handler>

08000574 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000574:	e7fe      	b.n	8000574 <MemManage_Handler>

08000576 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000576:	e7fe      	b.n	8000576 <BusFault_Handler>

08000578 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000578:	e7fe      	b.n	8000578 <UsageFault_Handler>

0800057a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800057a:	4770      	bx	lr

0800057c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800057c:	4770      	bx	lr

0800057e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800057e:	4770      	bx	lr

08000580 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000580:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000582:	f000 f8e7 	bl	8000754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000586:	bd08      	pop	{r3, pc}

08000588 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000588:	4a27      	ldr	r2, [pc, #156]	@ (8000628 <SystemInit+0xa0>)
 800058a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800058e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000592:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000596:	4b25      	ldr	r3, [pc, #148]	@ (800062c <SystemInit+0xa4>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f003 030f 	and.w	r3, r3, #15
 800059e:	2b06      	cmp	r3, #6
 80005a0:	d806      	bhi.n	80005b0 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005a2:	4a22      	ldr	r2, [pc, #136]	@ (800062c <SystemInit+0xa4>)
 80005a4:	6813      	ldr	r3, [r2, #0]
 80005a6:	f023 030f 	bic.w	r3, r3, #15
 80005aa:	f043 0307 	orr.w	r3, r3, #7
 80005ae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80005b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000630 <SystemInit+0xa8>)
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	f042 0201 	orr.w	r2, r2, #1
 80005b8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005ba:	2200      	movs	r2, #0
 80005bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80005be:	6819      	ldr	r1, [r3, #0]
 80005c0:	4a1c      	ldr	r2, [pc, #112]	@ (8000634 <SystemInit+0xac>)
 80005c2:	400a      	ands	r2, r1
 80005c4:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005c6:	4b19      	ldr	r3, [pc, #100]	@ (800062c <SystemInit+0xa4>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f013 0f08 	tst.w	r3, #8
 80005ce:	d006      	beq.n	80005de <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005d0:	4a16      	ldr	r2, [pc, #88]	@ (800062c <SystemInit+0xa4>)
 80005d2:	6813      	ldr	r3, [r2, #0]
 80005d4:	f023 030f 	bic.w	r3, r3, #15
 80005d8:	f043 0307 	orr.w	r3, r3, #7
 80005dc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80005de:	4b14      	ldr	r3, [pc, #80]	@ (8000630 <SystemInit+0xa8>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80005e4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80005e6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80005e8:	4913      	ldr	r1, [pc, #76]	@ (8000638 <SystemInit+0xb0>)
 80005ea:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80005ec:	4913      	ldr	r1, [pc, #76]	@ (800063c <SystemInit+0xb4>)
 80005ee:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80005f0:	4913      	ldr	r1, [pc, #76]	@ (8000640 <SystemInit+0xb8>)
 80005f2:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80005f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80005f6:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80005f8:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80005fa:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80005fc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80005fe:	6819      	ldr	r1, [r3, #0]
 8000600:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8000604:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000606:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000608:	4b0e      	ldr	r3, [pc, #56]	@ (8000644 <SystemInit+0xbc>)
 800060a:	681a      	ldr	r2, [r3, #0]
 800060c:	4b0e      	ldr	r3, [pc, #56]	@ (8000648 <SystemInit+0xc0>)
 800060e:	4013      	ands	r3, r2
 8000610:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000614:	d203      	bcs.n	800061e <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000616:	4b0d      	ldr	r3, [pc, #52]	@ (800064c <SystemInit+0xc4>)
 8000618:	2201      	movs	r2, #1
 800061a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800061e:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <SystemInit+0xc8>)
 8000620:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000624:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000626:	4770      	bx	lr
 8000628:	e000ed00 	.word	0xe000ed00
 800062c:	52002000 	.word	0x52002000
 8000630:	58024400 	.word	0x58024400
 8000634:	eaf6ed7f 	.word	0xeaf6ed7f
 8000638:	02020200 	.word	0x02020200
 800063c:	01ff0000 	.word	0x01ff0000
 8000640:	01010280 	.word	0x01010280
 8000644:	5c001000 	.word	0x5c001000
 8000648:	ffff0000 	.word	0xffff0000
 800064c:	51008000 	.word	0x51008000
 8000650:	52004000 	.word	0x52004000

08000654 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000654:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800068c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000658:	f7ff ff96 	bl	8000588 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800065c:	480c      	ldr	r0, [pc, #48]	@ (8000690 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800065e:	490d      	ldr	r1, [pc, #52]	@ (8000694 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000660:	4a0d      	ldr	r2, [pc, #52]	@ (8000698 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000664:	e002      	b.n	800066c <LoopCopyDataInit>

08000666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800066a:	3304      	adds	r3, #4

0800066c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800066c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800066e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000670:	d3f9      	bcc.n	8000666 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000672:	4a0a      	ldr	r2, [pc, #40]	@ (800069c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000674:	4c0a      	ldr	r4, [pc, #40]	@ (80006a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000678:	e001      	b.n	800067e <LoopFillZerobss>

0800067a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800067a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800067c:	3204      	adds	r2, #4

0800067e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800067e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000680:	d3fb      	bcc.n	800067a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000682:	f001 f835 	bl	80016f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000686:	f7ff ff2b 	bl	80004e0 <main>
  bx  lr
 800068a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800068c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000690:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000694:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000698:	08001768 	.word	0x08001768
  ldr r2, =_sbss
 800069c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80006a0:	24000030 	.word	0x24000030

080006a4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006a4:	e7fe      	b.n	80006a4 <ADC3_IRQHandler>
	...

080006a8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80006a8:	4b10      	ldr	r3, [pc, #64]	@ (80006ec <HAL_InitTick+0x44>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	b90b      	cbnz	r3, 80006b2 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80006ae:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80006b0:	4770      	bx	lr
{
 80006b2:	b510      	push	{r4, lr}
 80006b4:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80006b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80006be:	4a0c      	ldr	r2, [pc, #48]	@ (80006f0 <HAL_InitTick+0x48>)
 80006c0:	6810      	ldr	r0, [r2, #0]
 80006c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80006c6:	f000 f8c5 	bl	8000854 <HAL_SYSTICK_Config>
 80006ca:	b968      	cbnz	r0, 80006e8 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006cc:	2c0f      	cmp	r4, #15
 80006ce:	d901      	bls.n	80006d4 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80006d0:	2001      	movs	r0, #1
 80006d2:	e00a      	b.n	80006ea <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006d4:	2200      	movs	r2, #0
 80006d6:	4621      	mov	r1, r4
 80006d8:	f04f 30ff 	mov.w	r0, #4294967295
 80006dc:	f000 f8aa 	bl	8000834 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006e0:	4b04      	ldr	r3, [pc, #16]	@ (80006f4 <HAL_InitTick+0x4c>)
 80006e2:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 80006e4:	2000      	movs	r0, #0
 80006e6:	e000      	b.n	80006ea <HAL_InitTick+0x42>
      return HAL_ERROR;
 80006e8:	2001      	movs	r0, #1
}
 80006ea:	bd10      	pop	{r4, pc}
 80006ec:	24000008 	.word	0x24000008
 80006f0:	24000004 	.word	0x24000004
 80006f4:	2400000c 	.word	0x2400000c

080006f8 <HAL_Init>:
{
 80006f8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006fa:	2003      	movs	r0, #3
 80006fc:	f000 f888 	bl	8000810 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000700:	f000 fdaa 	bl	8001258 <HAL_RCC_GetSysClockFreq>
 8000704:	490f      	ldr	r1, [pc, #60]	@ (8000744 <HAL_Init+0x4c>)
 8000706:	698b      	ldr	r3, [r1, #24]
 8000708:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800070c:	4a0e      	ldr	r2, [pc, #56]	@ (8000748 <HAL_Init+0x50>)
 800070e:	5cd3      	ldrb	r3, [r2, r3]
 8000710:	f003 031f 	and.w	r3, r3, #31
 8000714:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000716:	698b      	ldr	r3, [r1, #24]
 8000718:	f003 030f 	and.w	r3, r3, #15
 800071c:	5cd3      	ldrb	r3, [r2, r3]
 800071e:	f003 031f 	and.w	r3, r3, #31
 8000722:	fa20 f303 	lsr.w	r3, r0, r3
 8000726:	4a09      	ldr	r2, [pc, #36]	@ (800074c <HAL_Init+0x54>)
 8000728:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800072a:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <HAL_Init+0x58>)
 800072c:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800072e:	200f      	movs	r0, #15
 8000730:	f7ff ffba 	bl	80006a8 <HAL_InitTick>
 8000734:	b110      	cbz	r0, 800073c <HAL_Init+0x44>
    return HAL_ERROR;
 8000736:	2401      	movs	r4, #1
}
 8000738:	4620      	mov	r0, r4
 800073a:	bd10      	pop	{r4, pc}
 800073c:	4604      	mov	r4, r0
  HAL_MspInit();
 800073e:	f7ff ff05 	bl	800054c <HAL_MspInit>
  return HAL_OK;
 8000742:	e7f9      	b.n	8000738 <HAL_Init+0x40>
 8000744:	58024400 	.word	0x58024400
 8000748:	08001750 	.word	0x08001750
 800074c:	24000000 	.word	0x24000000
 8000750:	24000004 	.word	0x24000004

08000754 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000754:	4b03      	ldr	r3, [pc, #12]	@ (8000764 <HAL_IncTick+0x10>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	4a03      	ldr	r2, [pc, #12]	@ (8000768 <HAL_IncTick+0x14>)
 800075a:	6811      	ldr	r1, [r2, #0]
 800075c:	440b      	add	r3, r1
 800075e:	6013      	str	r3, [r2, #0]
}
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	24000008 	.word	0x24000008
 8000768:	2400002c 	.word	0x2400002c

0800076c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800076c:	4b01      	ldr	r3, [pc, #4]	@ (8000774 <HAL_GetTick+0x8>)
 800076e:	6818      	ldr	r0, [r3, #0]
}
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	2400002c 	.word	0x2400002c

08000778 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000778:	b538      	push	{r3, r4, r5, lr}
 800077a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800077c:	f7ff fff6 	bl	800076c <HAL_GetTick>
 8000780:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000782:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000786:	d002      	beq.n	800078e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000788:	4b04      	ldr	r3, [pc, #16]	@ (800079c <HAL_Delay+0x24>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800078e:	f7ff ffed 	bl	800076c <HAL_GetTick>
 8000792:	1b40      	subs	r0, r0, r5
 8000794:	42a0      	cmp	r0, r4
 8000796:	d3fa      	bcc.n	800078e <HAL_Delay+0x16>
  {
  }
}
 8000798:	bd38      	pop	{r3, r4, r5, pc}
 800079a:	bf00      	nop
 800079c:	24000008 	.word	0x24000008

080007a0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80007a0:	4b01      	ldr	r3, [pc, #4]	@ (80007a8 <HAL_GetREVID+0x8>)
 80007a2:	6818      	ldr	r0, [r3, #0]
}
 80007a4:	0c00      	lsrs	r0, r0, #16
 80007a6:	4770      	bx	lr
 80007a8:	5c001000 	.word	0x5c001000

080007ac <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80007ac:	2800      	cmp	r0, #0
 80007ae:	db04      	blt.n	80007ba <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b0:	0109      	lsls	r1, r1, #4
 80007b2:	b2c9      	uxtb	r1, r1
 80007b4:	4b04      	ldr	r3, [pc, #16]	@ (80007c8 <__NVIC_SetPriority+0x1c>)
 80007b6:	5419      	strb	r1, [r3, r0]
 80007b8:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ba:	f000 000f 	and.w	r0, r0, #15
 80007be:	0109      	lsls	r1, r1, #4
 80007c0:	b2c9      	uxtb	r1, r1
 80007c2:	4b02      	ldr	r3, [pc, #8]	@ (80007cc <__NVIC_SetPriority+0x20>)
 80007c4:	5419      	strb	r1, [r3, r0]
  }
}
 80007c6:	4770      	bx	lr
 80007c8:	e000e400 	.word	0xe000e400
 80007cc:	e000ed14 	.word	0xe000ed14

080007d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d0:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007d2:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d6:	f1c0 0c07 	rsb	ip, r0, #7
 80007da:	f1bc 0f04 	cmp.w	ip, #4
 80007de:	bf28      	it	cs
 80007e0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e4:	1d03      	adds	r3, r0, #4
 80007e6:	2b06      	cmp	r3, #6
 80007e8:	d90f      	bls.n	800080a <NVIC_EncodePriority+0x3a>
 80007ea:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007ec:	f04f 3eff 	mov.w	lr, #4294967295
 80007f0:	fa0e f00c 	lsl.w	r0, lr, ip
 80007f4:	ea21 0100 	bic.w	r1, r1, r0
 80007f8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007fa:	fa0e fe03 	lsl.w	lr, lr, r3
 80007fe:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000802:	ea41 0002 	orr.w	r0, r1, r2
 8000806:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800080a:	2300      	movs	r3, #0
 800080c:	e7ee      	b.n	80007ec <NVIC_EncodePriority+0x1c>
	...

08000810 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000810:	4906      	ldr	r1, [pc, #24]	@ (800082c <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000812:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000814:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000818:	041b      	lsls	r3, r3, #16
 800081a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800081c:	0200      	lsls	r0, r0, #8
 800081e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000822:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000824:	4a02      	ldr	r2, [pc, #8]	@ (8000830 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000826:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000828:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800082a:	4770      	bx	lr
 800082c:	e000ed00 	.word	0xe000ed00
 8000830:	05fa0000 	.word	0x05fa0000

08000834 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000834:	b510      	push	{r4, lr}
 8000836:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000838:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <HAL_NVIC_SetPriority+0x1c>)
 800083a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800083c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000840:	f7ff ffc6 	bl	80007d0 <NVIC_EncodePriority>
 8000844:	4601      	mov	r1, r0
 8000846:	4620      	mov	r0, r4
 8000848:	f7ff ffb0 	bl	80007ac <__NVIC_SetPriority>
}
 800084c:	bd10      	pop	{r4, pc}
 800084e:	bf00      	nop
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000854:	3801      	subs	r0, #1
 8000856:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800085a:	d20b      	bcs.n	8000874 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800085c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000860:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000862:	4a05      	ldr	r2, [pc, #20]	@ (8000878 <HAL_SYSTICK_Config+0x24>)
 8000864:	21f0      	movs	r1, #240	@ 0xf0
 8000866:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800086a:	2000      	movs	r0, #0
 800086c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800086e:	2207      	movs	r2, #7
 8000870:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000872:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000874:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000876:	4770      	bx	lr
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800087c:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000880:	4b04      	ldr	r3, [pc, #16]	@ (8000894 <HAL_MPU_Disable+0x18>)
 8000882:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000884:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000888:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800088a:	2200      	movs	r2, #0
 800088c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000898:	f040 0001 	orr.w	r0, r0, #1
 800089c:	4b05      	ldr	r3, [pc, #20]	@ (80008b4 <HAL_MPU_Enable+0x1c>)
 800089e:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80008a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80008a4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80008a8:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80008aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80008ae:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80008b2:	4770      	bx	lr
 80008b4:	e000ed00 	.word	0xe000ed00

080008b8 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80008b8:	7843      	ldrb	r3, [r0, #1]
 80008ba:	4a14      	ldr	r2, [pc, #80]	@ (800090c <HAL_MPU_ConfigRegion+0x54>)
 80008bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80008c0:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80008c4:	f023 0301 	bic.w	r3, r3, #1
 80008c8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80008cc:	6843      	ldr	r3, [r0, #4]
 80008ce:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80008d2:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80008d4:	7ac3      	ldrb	r3, [r0, #11]
 80008d6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80008d8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80008dc:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80008de:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80008e2:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80008e4:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80008e8:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80008ea:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80008ee:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80008f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80008f4:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80008f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80008fa:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80008fc:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000900:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000902:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000904:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000912:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8000914:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000916:	e06b      	b.n	80009f0 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000918:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800091a:	005e      	lsls	r6, r3, #1
 800091c:	2403      	movs	r4, #3
 800091e:	40b4      	lsls	r4, r6
 8000920:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000924:	68cc      	ldr	r4, [r1, #12]
 8000926:	40b4      	lsls	r4, r6
 8000928:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800092a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800092c:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800092e:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000932:	684c      	ldr	r4, [r1, #4]
 8000934:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8000938:	409c      	lsls	r4, r3
 800093a:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800093c:	6044      	str	r4, [r0, #4]
 800093e:	e069      	b.n	8000a14 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000940:	08dd      	lsrs	r5, r3, #3
 8000942:	3508      	adds	r5, #8
 8000944:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000948:	f003 0c07 	and.w	ip, r3, #7
 800094c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000950:	f04f 0e0f 	mov.w	lr, #15
 8000954:	fa0e fe0c 	lsl.w	lr, lr, ip
 8000958:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800095c:	690c      	ldr	r4, [r1, #16]
 800095e:	fa04 f40c 	lsl.w	r4, r4, ip
 8000962:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000966:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800096a:	e06b      	b.n	8000a44 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800096c:	2409      	movs	r4, #9
 800096e:	e000      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000970:	2400      	movs	r4, #0
 8000972:	fa04 f40e 	lsl.w	r4, r4, lr
 8000976:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000978:	f10c 0c02 	add.w	ip, ip, #2
 800097c:	4d69      	ldr	r5, [pc, #420]	@ (8000b24 <HAL_GPIO_Init+0x214>)
 800097e:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000982:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8000986:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8000988:	43d4      	mvns	r4, r2
 800098a:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800098e:	684f      	ldr	r7, [r1, #4]
 8000990:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8000994:	d001      	beq.n	800099a <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 8000996:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800099a:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800099e:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80009a0:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80009a2:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80009a6:	684f      	ldr	r7, [r1, #4]
 80009a8:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80009ac:	d001      	beq.n	80009b2 <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 80009ae:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80009b2:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80009b6:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80009b8:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 80009bc:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80009c0:	684f      	ldr	r7, [r1, #4]
 80009c2:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 80009c6:	d001      	beq.n	80009cc <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80009c8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80009cc:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80009d0:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80009d4:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 80009d8:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80009da:	684e      	ldr	r6, [r1, #4]
 80009dc:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 80009e0:	d001      	beq.n	80009e6 <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 80009e2:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80009e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80009ea:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 80009ee:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80009f0:	680a      	ldr	r2, [r1, #0]
 80009f2:	fa32 f403 	lsrs.w	r4, r2, r3
 80009f6:	f000 8092 	beq.w	8000b1e <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80009fa:	f04f 0c01 	mov.w	ip, #1
 80009fe:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 8000a02:	ea1c 0202 	ands.w	r2, ip, r2
 8000a06:	d0f2      	beq.n	80009ee <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a08:	684c      	ldr	r4, [r1, #4]
 8000a0a:	f004 0403 	and.w	r4, r4, #3
 8000a0e:	3c01      	subs	r4, #1
 8000a10:	2c01      	cmp	r4, #1
 8000a12:	d981      	bls.n	8000918 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a14:	684c      	ldr	r4, [r1, #4]
 8000a16:	f004 0403 	and.w	r4, r4, #3
 8000a1a:	2c03      	cmp	r4, #3
 8000a1c:	d00c      	beq.n	8000a38 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 8000a1e:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a20:	005d      	lsls	r5, r3, #1
 8000a22:	f04f 0c03 	mov.w	ip, #3
 8000a26:	fa0c fc05 	lsl.w	ip, ip, r5
 8000a2a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a2e:	688c      	ldr	r4, [r1, #8]
 8000a30:	40ac      	lsls	r4, r5
 8000a32:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 8000a36:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a38:	684c      	ldr	r4, [r1, #4]
 8000a3a:	f004 0403 	and.w	r4, r4, #3
 8000a3e:	2c02      	cmp	r4, #2
 8000a40:	f43f af7e 	beq.w	8000940 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8000a44:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000a46:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000a4a:	f04f 0c03 	mov.w	ip, #3
 8000a4e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000a52:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a56:	684c      	ldr	r4, [r1, #4]
 8000a58:	f004 0403 	and.w	r4, r4, #3
 8000a5c:	fa04 f40e 	lsl.w	r4, r4, lr
 8000a60:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8000a64:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000a66:	684c      	ldr	r4, [r1, #4]
 8000a68:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8000a6c:	d0bf      	beq.n	80009ee <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6e:	4c2e      	ldr	r4, [pc, #184]	@ (8000b28 <HAL_GPIO_Init+0x218>)
 8000a70:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 8000a74:	f045 0502 	orr.w	r5, r5, #2
 8000a78:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 8000a7c:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 8000a80:	f004 0402 	and.w	r4, r4, #2
 8000a84:	9401      	str	r4, [sp, #4]
 8000a86:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000a88:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8000a8c:	f10c 0502 	add.w	r5, ip, #2
 8000a90:	4c24      	ldr	r4, [pc, #144]	@ (8000b24 <HAL_GPIO_Init+0x214>)
 8000a92:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000a96:	f003 0e03 	and.w	lr, r3, #3
 8000a9a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000a9e:	240f      	movs	r4, #15
 8000aa0:	fa04 f40e 	lsl.w	r4, r4, lr
 8000aa4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000aa8:	4c20      	ldr	r4, [pc, #128]	@ (8000b2c <HAL_GPIO_Init+0x21c>)
 8000aaa:	42a0      	cmp	r0, r4
 8000aac:	f43f af60 	beq.w	8000970 <HAL_GPIO_Init+0x60>
 8000ab0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000ab4:	42a0      	cmp	r0, r4
 8000ab6:	d022      	beq.n	8000afe <HAL_GPIO_Init+0x1ee>
 8000ab8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000abc:	42a0      	cmp	r0, r4
 8000abe:	d020      	beq.n	8000b02 <HAL_GPIO_Init+0x1f2>
 8000ac0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000ac4:	42a0      	cmp	r0, r4
 8000ac6:	d01e      	beq.n	8000b06 <HAL_GPIO_Init+0x1f6>
 8000ac8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000acc:	42a0      	cmp	r0, r4
 8000ace:	d01c      	beq.n	8000b0a <HAL_GPIO_Init+0x1fa>
 8000ad0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000ad4:	42a0      	cmp	r0, r4
 8000ad6:	d01a      	beq.n	8000b0e <HAL_GPIO_Init+0x1fe>
 8000ad8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000adc:	42a0      	cmp	r0, r4
 8000ade:	d018      	beq.n	8000b12 <HAL_GPIO_Init+0x202>
 8000ae0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000ae4:	42a0      	cmp	r0, r4
 8000ae6:	d016      	beq.n	8000b16 <HAL_GPIO_Init+0x206>
 8000ae8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000aec:	42a0      	cmp	r0, r4
 8000aee:	d014      	beq.n	8000b1a <HAL_GPIO_Init+0x20a>
 8000af0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000af4:	42a0      	cmp	r0, r4
 8000af6:	f43f af39 	beq.w	800096c <HAL_GPIO_Init+0x5c>
 8000afa:	240a      	movs	r4, #10
 8000afc:	e739      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000afe:	2401      	movs	r4, #1
 8000b00:	e737      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000b02:	2402      	movs	r4, #2
 8000b04:	e735      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000b06:	2403      	movs	r4, #3
 8000b08:	e733      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000b0a:	2404      	movs	r4, #4
 8000b0c:	e731      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000b0e:	2405      	movs	r4, #5
 8000b10:	e72f      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000b12:	2406      	movs	r4, #6
 8000b14:	e72d      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000b16:	2407      	movs	r4, #7
 8000b18:	e72b      	b.n	8000972 <HAL_GPIO_Init+0x62>
 8000b1a:	2408      	movs	r4, #8
 8000b1c:	e729      	b.n	8000972 <HAL_GPIO_Init+0x62>
  }
}
 8000b1e:	b003      	add	sp, #12
 8000b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b22:	bf00      	nop
 8000b24:	58000400 	.word	0x58000400
 8000b28:	58024400 	.word	0x58024400
 8000b2c:	58020000 	.word	0x58020000

08000b30 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b30:	b10a      	cbz	r2, 8000b36 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b32:	6181      	str	r1, [r0, #24]
 8000b34:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000b36:	0409      	lsls	r1, r1, #16
 8000b38:	6181      	str	r1, [r0, #24]
  }
}
 8000b3a:	4770      	bx	lr

08000b3c <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000b3c:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b3e:	ea01 0203 	and.w	r2, r1, r3
 8000b42:	ea21 0103 	bic.w	r1, r1, r3
 8000b46:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000b4a:	6181      	str	r1, [r0, #24]
}
 8000b4c:	4770      	bx	lr
	...

08000b50 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8000b50:	4b13      	ldr	r3, [pc, #76]	@ (8000ba0 <HAL_PWREx_ConfigSupply+0x50>)
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	f013 0f04 	tst.w	r3, #4
 8000b58:	d107      	bne.n	8000b6a <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000b5a:	4b11      	ldr	r3, [pc, #68]	@ (8000ba0 <HAL_PWREx_ConfigSupply+0x50>)
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	f003 0307 	and.w	r3, r3, #7
 8000b62:	4283      	cmp	r3, r0
 8000b64:	d01a      	beq.n	8000b9c <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000b66:	2001      	movs	r0, #1
 8000b68:	4770      	bx	lr
{
 8000b6a:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba0 <HAL_PWREx_ConfigSupply+0x50>)
 8000b6e:	68d3      	ldr	r3, [r2, #12]
 8000b70:	f023 0307 	bic.w	r3, r3, #7
 8000b74:	4303      	orrs	r3, r0
 8000b76:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000b78:	f7ff fdf8 	bl	800076c <HAL_GetTick>
 8000b7c:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000b7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ba0 <HAL_PWREx_ConfigSupply+0x50>)
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000b86:	d107      	bne.n	8000b98 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000b88:	f7ff fdf0 	bl	800076c <HAL_GetTick>
 8000b8c:	1b00      	subs	r0, r0, r4
 8000b8e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8000b92:	d9f4      	bls.n	8000b7e <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8000b94:	2001      	movs	r0, #1
 8000b96:	e000      	b.n	8000b9a <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8000b98:	2000      	movs	r0, #0
}
 8000b9a:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8000b9c:	2000      	movs	r0, #0
}
 8000b9e:	4770      	bx	lr
 8000ba0:	58024800 	.word	0x58024800

08000ba4 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ba4:	2800      	cmp	r0, #0
 8000ba6:	f000 8339 	beq.w	800121c <HAL_RCC_OscConfig+0x678>
{
 8000baa:	b538      	push	{r3, r4, r5, lr}
 8000bac:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bae:	6803      	ldr	r3, [r0, #0]
 8000bb0:	f013 0f01 	tst.w	r3, #1
 8000bb4:	d025      	beq.n	8000c02 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000bb6:	4a94      	ldr	r2, [pc, #592]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000bb8:	6913      	ldr	r3, [r2, #16]
 8000bba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000bbe:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000bc0:	2b10      	cmp	r3, #16
 8000bc2:	d015      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x4c>
 8000bc4:	2b18      	cmp	r3, #24
 8000bc6:	d00f      	beq.n	8000be8 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bc8:	6863      	ldr	r3, [r4, #4]
 8000bca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bce:	d03f      	beq.n	8000c50 <HAL_RCC_OscConfig+0xac>
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d153      	bne.n	8000c7c <HAL_RCC_OscConfig+0xd8>
 8000bd4:	4b8c      	ldr	r3, [pc, #560]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	e038      	b.n	8000c5a <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000be8:	f002 0203 	and.w	r2, r2, #3
 8000bec:	2a02      	cmp	r2, #2
 8000bee:	d1eb      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf0:	4b85      	ldr	r3, [pc, #532]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000bf8:	d003      	beq.n	8000c02 <HAL_RCC_OscConfig+0x5e>
 8000bfa:	6863      	ldr	r3, [r4, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	f000 830f 	beq.w	8001220 <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c02:	6823      	ldr	r3, [r4, #0]
 8000c04:	f013 0f02 	tst.w	r3, #2
 8000c08:	f000 80a1 	beq.w	8000d4e <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c0c:	4a7e      	ldr	r2, [pc, #504]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000c0e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000c10:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000c12:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8000c16:	d05a      	beq.n	8000cce <HAL_RCC_OscConfig+0x12a>
 8000c18:	2b18      	cmp	r3, #24
 8000c1a:	d055      	beq.n	8000cc8 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000c1c:	68e3      	ldr	r3, [r4, #12]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f000 80de 	beq.w	8000de0 <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000c24:	4978      	ldr	r1, [pc, #480]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000c26:	680a      	ldr	r2, [r1, #0]
 8000c28:	f022 0219 	bic.w	r2, r2, #25
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c30:	f7ff fd9c 	bl	800076c <HAL_GetTick>
 8000c34:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000c36:	4b74      	ldr	r3, [pc, #464]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f013 0f04 	tst.w	r3, #4
 8000c3e:	f040 80ad 	bne.w	8000d9c <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c42:	f7ff fd93 	bl	800076c <HAL_GetTick>
 8000c46:	1b40      	subs	r0, r0, r5
 8000c48:	2802      	cmp	r0, #2
 8000c4a:	d9f4      	bls.n	8000c36 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8000c4c:	2003      	movs	r0, #3
 8000c4e:	e2ee      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c50:	4a6d      	ldr	r2, [pc, #436]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000c52:	6813      	ldr	r3, [r2, #0]
 8000c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c58:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c5a:	6863      	ldr	r3, [r4, #4]
 8000c5c:	b32b      	cbz	r3, 8000caa <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8000c5e:	f7ff fd85 	bl	800076c <HAL_GetTick>
 8000c62:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000c64:	4b68      	ldr	r3, [pc, #416]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000c6c:	d1c9      	bne.n	8000c02 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c6e:	f7ff fd7d 	bl	800076c <HAL_GetTick>
 8000c72:	1b40      	subs	r0, r0, r5
 8000c74:	2864      	cmp	r0, #100	@ 0x64
 8000c76:	d9f5      	bls.n	8000c64 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8000c78:	2003      	movs	r0, #3
 8000c7a:	e2d8      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c80:	d009      	beq.n	8000c96 <HAL_RCC_OscConfig+0xf2>
 8000c82:	4b61      	ldr	r3, [pc, #388]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	e7e1      	b.n	8000c5a <HAL_RCC_OscConfig+0xb6>
 8000c96:	4b5c      	ldr	r3, [pc, #368]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	e7d7      	b.n	8000c5a <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 8000caa:	f7ff fd5f 	bl	800076c <HAL_GetTick>
 8000cae:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000cb0:	4b55      	ldr	r3, [pc, #340]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000cb8:	d0a3      	beq.n	8000c02 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cba:	f7ff fd57 	bl	800076c <HAL_GetTick>
 8000cbe:	1b40      	subs	r0, r0, r5
 8000cc0:	2864      	cmp	r0, #100	@ 0x64
 8000cc2:	d9f5      	bls.n	8000cb0 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8000cc4:	2003      	movs	r0, #3
 8000cc6:	e2b2      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000cc8:	f012 0f03 	tst.w	r2, #3
 8000ccc:	d1a6      	bne.n	8000c1c <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000cce:	4b4e      	ldr	r3, [pc, #312]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f013 0f04 	tst.w	r3, #4
 8000cd6:	d003      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x13c>
 8000cd8:	68e3      	ldr	r3, [r4, #12]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	f000 82a2 	beq.w	8001224 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000ce0:	4a49      	ldr	r2, [pc, #292]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000ce2:	6813      	ldr	r3, [r2, #0]
 8000ce4:	f023 0319 	bic.w	r3, r3, #25
 8000ce8:	68e1      	ldr	r1, [r4, #12]
 8000cea:	430b      	orrs	r3, r1
 8000cec:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000cee:	f7ff fd3d 	bl	800076c <HAL_GetTick>
 8000cf2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000cf4:	4b44      	ldr	r3, [pc, #272]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f013 0f04 	tst.w	r3, #4
 8000cfc:	d106      	bne.n	8000d0c <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cfe:	f7ff fd35 	bl	800076c <HAL_GetTick>
 8000d02:	1b40      	subs	r0, r0, r5
 8000d04:	2802      	cmp	r0, #2
 8000d06:	d9f5      	bls.n	8000cf4 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8000d08:	2003      	movs	r0, #3
 8000d0a:	e290      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d0c:	f7ff fd48 	bl	80007a0 <HAL_GetREVID>
 8000d10:	f241 0303 	movw	r3, #4099	@ 0x1003
 8000d14:	4298      	cmp	r0, r3
 8000d16:	d812      	bhi.n	8000d3e <HAL_RCC_OscConfig+0x19a>
 8000d18:	6922      	ldr	r2, [r4, #16]
 8000d1a:	2a40      	cmp	r2, #64	@ 0x40
 8000d1c:	d007      	beq.n	8000d2e <HAL_RCC_OscConfig+0x18a>
 8000d1e:	493a      	ldr	r1, [pc, #232]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000d20:	684b      	ldr	r3, [r1, #4]
 8000d22:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8000d26:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8000d2a:	604b      	str	r3, [r1, #4]
 8000d2c:	e00f      	b.n	8000d4e <HAL_RCC_OscConfig+0x1aa>
 8000d2e:	4a36      	ldr	r2, [pc, #216]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000d30:	6853      	ldr	r3, [r2, #4]
 8000d32:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8000d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d3a:	6053      	str	r3, [r2, #4]
 8000d3c:	e007      	b.n	8000d4e <HAL_RCC_OscConfig+0x1aa>
 8000d3e:	4a32      	ldr	r2, [pc, #200]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000d40:	6853      	ldr	r3, [r2, #4]
 8000d42:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8000d46:	6921      	ldr	r1, [r4, #16]
 8000d48:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000d4c:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000d4e:	6823      	ldr	r3, [r4, #0]
 8000d50:	f013 0f10 	tst.w	r3, #16
 8000d54:	f000 8088 	beq.w	8000e68 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d58:	4a2b      	ldr	r2, [pc, #172]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000d5a:	6913      	ldr	r3, [r2, #16]
 8000d5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000d60:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8000d62:	2b08      	cmp	r3, #8
 8000d64:	d056      	beq.n	8000e14 <HAL_RCC_OscConfig+0x270>
 8000d66:	2b18      	cmp	r3, #24
 8000d68:	d050      	beq.n	8000e0c <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8000d6a:	69e3      	ldr	r3, [r4, #28]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	f000 80b8 	beq.w	8000ee2 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8000d72:	4a25      	ldr	r2, [pc, #148]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000d74:	6813      	ldr	r3, [r2, #0]
 8000d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d7c:	f7ff fcf6 	bl	800076c <HAL_GetTick>
 8000d80:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8000d82:	4b21      	ldr	r3, [pc, #132]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000d8a:	f040 8088 	bne.w	8000e9e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8000d8e:	f7ff fced 	bl	800076c <HAL_GetTick>
 8000d92:	1b40      	subs	r0, r0, r5
 8000d94:	2802      	cmp	r0, #2
 8000d96:	d9f4      	bls.n	8000d82 <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8000d98:	2003      	movs	r0, #3
 8000d9a:	e248      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d9c:	f7ff fd00 	bl	80007a0 <HAL_GetREVID>
 8000da0:	f241 0303 	movw	r3, #4099	@ 0x1003
 8000da4:	4298      	cmp	r0, r3
 8000da6:	d812      	bhi.n	8000dce <HAL_RCC_OscConfig+0x22a>
 8000da8:	6922      	ldr	r2, [r4, #16]
 8000daa:	2a40      	cmp	r2, #64	@ 0x40
 8000dac:	d007      	beq.n	8000dbe <HAL_RCC_OscConfig+0x21a>
 8000dae:	4916      	ldr	r1, [pc, #88]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000db0:	684b      	ldr	r3, [r1, #4]
 8000db2:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8000db6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8000dba:	604b      	str	r3, [r1, #4]
 8000dbc:	e7c7      	b.n	8000d4e <HAL_RCC_OscConfig+0x1aa>
 8000dbe:	4a12      	ldr	r2, [pc, #72]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000dc0:	6853      	ldr	r3, [r2, #4]
 8000dc2:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8000dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dca:	6053      	str	r3, [r2, #4]
 8000dcc:	e7bf      	b.n	8000d4e <HAL_RCC_OscConfig+0x1aa>
 8000dce:	4a0e      	ldr	r2, [pc, #56]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000dd0:	6853      	ldr	r3, [r2, #4]
 8000dd2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8000dd6:	6921      	ldr	r1, [r4, #16]
 8000dd8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000ddc:	6053      	str	r3, [r2, #4]
 8000dde:	e7b6      	b.n	8000d4e <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 8000de0:	4a09      	ldr	r2, [pc, #36]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000de2:	6813      	ldr	r3, [r2, #0]
 8000de4:	f023 0301 	bic.w	r3, r3, #1
 8000de8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000dea:	f7ff fcbf 	bl	800076c <HAL_GetTick>
 8000dee:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000df0:	4b05      	ldr	r3, [pc, #20]	@ (8000e08 <HAL_RCC_OscConfig+0x264>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f013 0f04 	tst.w	r3, #4
 8000df8:	d0a9      	beq.n	8000d4e <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dfa:	f7ff fcb7 	bl	800076c <HAL_GetTick>
 8000dfe:	1b40      	subs	r0, r0, r5
 8000e00:	2802      	cmp	r0, #2
 8000e02:	d9f5      	bls.n	8000df0 <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8000e04:	2003      	movs	r0, #3
 8000e06:	e212      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 8000e08:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8000e0c:	f002 0203 	and.w	r2, r2, #3
 8000e10:	2a01      	cmp	r2, #1
 8000e12:	d1aa      	bne.n	8000d6a <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000e14:	4ba1      	ldr	r3, [pc, #644]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000e1c:	d003      	beq.n	8000e26 <HAL_RCC_OscConfig+0x282>
 8000e1e:	69e3      	ldr	r3, [r4, #28]
 8000e20:	2b80      	cmp	r3, #128	@ 0x80
 8000e22:	f040 8201 	bne.w	8001228 <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000e26:	f7ff fcbb 	bl	80007a0 <HAL_GetREVID>
 8000e2a:	f241 0303 	movw	r3, #4099	@ 0x1003
 8000e2e:	4298      	cmp	r0, r3
 8000e30:	d812      	bhi.n	8000e58 <HAL_RCC_OscConfig+0x2b4>
 8000e32:	6a22      	ldr	r2, [r4, #32]
 8000e34:	2a20      	cmp	r2, #32
 8000e36:	d007      	beq.n	8000e48 <HAL_RCC_OscConfig+0x2a4>
 8000e38:	4998      	ldr	r1, [pc, #608]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000e3a:	684b      	ldr	r3, [r1, #4]
 8000e3c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8000e40:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8000e44:	604b      	str	r3, [r1, #4]
 8000e46:	e00f      	b.n	8000e68 <HAL_RCC_OscConfig+0x2c4>
 8000e48:	4a94      	ldr	r2, [pc, #592]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000e4a:	6853      	ldr	r3, [r2, #4]
 8000e4c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8000e50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000e54:	6053      	str	r3, [r2, #4]
 8000e56:	e007      	b.n	8000e68 <HAL_RCC_OscConfig+0x2c4>
 8000e58:	4a90      	ldr	r2, [pc, #576]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000e5a:	68d3      	ldr	r3, [r2, #12]
 8000e5c:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000e60:	6a21      	ldr	r1, [r4, #32]
 8000e62:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000e66:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e68:	6823      	ldr	r3, [r4, #0]
 8000e6a:	f013 0f08 	tst.w	r3, #8
 8000e6e:	d060      	beq.n	8000f32 <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000e70:	6963      	ldr	r3, [r4, #20]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d049      	beq.n	8000f0a <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e76:	4a89      	ldr	r2, [pc, #548]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000e78:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e80:	f7ff fc74 	bl	800076c <HAL_GetTick>
 8000e84:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000e86:	4b85      	ldr	r3, [pc, #532]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000e88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e8a:	f013 0f02 	tst.w	r3, #2
 8000e8e:	d150      	bne.n	8000f32 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e90:	f7ff fc6c 	bl	800076c <HAL_GetTick>
 8000e94:	1b40      	subs	r0, r0, r5
 8000e96:	2802      	cmp	r0, #2
 8000e98:	d9f5      	bls.n	8000e86 <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8000e9a:	2003      	movs	r0, #3
 8000e9c:	e1c7      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000e9e:	f7ff fc7f 	bl	80007a0 <HAL_GetREVID>
 8000ea2:	f241 0303 	movw	r3, #4099	@ 0x1003
 8000ea6:	4298      	cmp	r0, r3
 8000ea8:	d812      	bhi.n	8000ed0 <HAL_RCC_OscConfig+0x32c>
 8000eaa:	6a22      	ldr	r2, [r4, #32]
 8000eac:	2a20      	cmp	r2, #32
 8000eae:	d007      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x31c>
 8000eb0:	497a      	ldr	r1, [pc, #488]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000eb2:	684b      	ldr	r3, [r1, #4]
 8000eb4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8000eb8:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8000ebc:	604b      	str	r3, [r1, #4]
 8000ebe:	e7d3      	b.n	8000e68 <HAL_RCC_OscConfig+0x2c4>
 8000ec0:	4a76      	ldr	r2, [pc, #472]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000ec2:	6853      	ldr	r3, [r2, #4]
 8000ec4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8000ec8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000ecc:	6053      	str	r3, [r2, #4]
 8000ece:	e7cb      	b.n	8000e68 <HAL_RCC_OscConfig+0x2c4>
 8000ed0:	4a72      	ldr	r2, [pc, #456]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000ed2:	68d3      	ldr	r3, [r2, #12]
 8000ed4:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000ed8:	6a21      	ldr	r1, [r4, #32]
 8000eda:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000ede:	60d3      	str	r3, [r2, #12]
 8000ee0:	e7c2      	b.n	8000e68 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 8000ee2:	4a6e      	ldr	r2, [pc, #440]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000ee4:	6813      	ldr	r3, [r2, #0]
 8000ee6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000eea:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000eec:	f7ff fc3e 	bl	800076c <HAL_GetTick>
 8000ef0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8000ef2:	4b6a      	ldr	r3, [pc, #424]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000efa:	d0b5      	beq.n	8000e68 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8000efc:	f7ff fc36 	bl	800076c <HAL_GetTick>
 8000f00:	1b40      	subs	r0, r0, r5
 8000f02:	2802      	cmp	r0, #2
 8000f04:	d9f5      	bls.n	8000ef2 <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8000f06:	2003      	movs	r0, #3
 8000f08:	e191      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f0a:	4a64      	ldr	r2, [pc, #400]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000f0c:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8000f0e:	f023 0301 	bic.w	r3, r3, #1
 8000f12:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f14:	f7ff fc2a 	bl	800076c <HAL_GetTick>
 8000f18:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f1a:	4b60      	ldr	r3, [pc, #384]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f1e:	f013 0f02 	tst.w	r3, #2
 8000f22:	d006      	beq.n	8000f32 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f24:	f7ff fc22 	bl	800076c <HAL_GetTick>
 8000f28:	1b40      	subs	r0, r0, r5
 8000f2a:	2802      	cmp	r0, #2
 8000f2c:	d9f5      	bls.n	8000f1a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000f2e:	2003      	movs	r0, #3
 8000f30:	e17d      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000f32:	6823      	ldr	r3, [r4, #0]
 8000f34:	f013 0f20 	tst.w	r3, #32
 8000f38:	d029      	beq.n	8000f8e <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8000f3a:	69a3      	ldr	r3, [r4, #24]
 8000f3c:	b19b      	cbz	r3, 8000f66 <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000f3e:	4a57      	ldr	r2, [pc, #348]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000f40:	6813      	ldr	r3, [r2, #0]
 8000f42:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f46:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8000f48:	f7ff fc10 	bl	800076c <HAL_GetTick>
 8000f4c:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000f4e:	4b53      	ldr	r3, [pc, #332]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000f56:	d11a      	bne.n	8000f8e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f58:	f7ff fc08 	bl	800076c <HAL_GetTick>
 8000f5c:	1b40      	subs	r0, r0, r5
 8000f5e:	2802      	cmp	r0, #2
 8000f60:	d9f5      	bls.n	8000f4e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8000f62:	2003      	movs	r0, #3
 8000f64:	e163      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000f66:	4a4d      	ldr	r2, [pc, #308]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000f68:	6813      	ldr	r3, [r2, #0]
 8000f6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f6e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8000f70:	f7ff fbfc 	bl	800076c <HAL_GetTick>
 8000f74:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000f76:	4b49      	ldr	r3, [pc, #292]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000f7e:	d006      	beq.n	8000f8e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f80:	f7ff fbf4 	bl	800076c <HAL_GetTick>
 8000f84:	1b40      	subs	r0, r0, r5
 8000f86:	2802      	cmp	r0, #2
 8000f88:	d9f5      	bls.n	8000f76 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8000f8a:	2003      	movs	r0, #3
 8000f8c:	e14f      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f8e:	6823      	ldr	r3, [r4, #0]
 8000f90:	f013 0f04 	tst.w	r3, #4
 8000f94:	d121      	bne.n	8000fda <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f96:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	f000 8147 	beq.w	800122c <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8000f9e:	4a3f      	ldr	r2, [pc, #252]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000fa0:	6912      	ldr	r2, [r2, #16]
 8000fa2:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8000fa6:	2a18      	cmp	r2, #24
 8000fa8:	f000 80ee 	beq.w	8001188 <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d079      	beq.n	80010a4 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fb0:	4a3a      	ldr	r2, [pc, #232]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000fb2:	6813      	ldr	r3, [r2, #0]
 8000fb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000fb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fba:	f7ff fbd7 	bl	800076c <HAL_GetTick>
 8000fbe:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8000fc0:	4b36      	ldr	r3, [pc, #216]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8000fc8:	f000 80dc 	beq.w	8001184 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fcc:	f7ff fbce 	bl	800076c <HAL_GetTick>
 8000fd0:	1b00      	subs	r0, r0, r4
 8000fd2:	2802      	cmp	r0, #2
 8000fd4:	d9f4      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000fd6:	2003      	movs	r0, #3
 8000fd8:	e129      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8000fda:	4a31      	ldr	r2, [pc, #196]	@ (80010a0 <HAL_RCC_OscConfig+0x4fc>)
 8000fdc:	6813      	ldr	r3, [r2, #0]
 8000fde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fe2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000fe4:	f7ff fbc2 	bl	800076c <HAL_GetTick>
 8000fe8:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8000fea:	4b2d      	ldr	r3, [pc, #180]	@ (80010a0 <HAL_RCC_OscConfig+0x4fc>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000ff2:	d106      	bne.n	8001002 <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ff4:	f7ff fbba 	bl	800076c <HAL_GetTick>
 8000ff8:	1b40      	subs	r0, r0, r5
 8000ffa:	2864      	cmp	r0, #100	@ 0x64
 8000ffc:	d9f5      	bls.n	8000fea <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8000ffe:	2003      	movs	r0, #3
 8001000:	e115      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001002:	68a3      	ldr	r3, [r4, #8]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d00a      	beq.n	800101e <HAL_RCC_OscConfig+0x47a>
 8001008:	bb0b      	cbnz	r3, 800104e <HAL_RCC_OscConfig+0x4aa>
 800100a:	4b24      	ldr	r3, [pc, #144]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 800100c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800100e:	f022 0201 	bic.w	r2, r2, #1
 8001012:	671a      	str	r2, [r3, #112]	@ 0x70
 8001014:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001016:	f022 0204 	bic.w	r2, r2, #4
 800101a:	671a      	str	r2, [r3, #112]	@ 0x70
 800101c:	e004      	b.n	8001028 <HAL_RCC_OscConfig+0x484>
 800101e:	4a1f      	ldr	r2, [pc, #124]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8001020:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001022:	f043 0301 	orr.w	r3, r3, #1
 8001026:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001028:	68a3      	ldr	r3, [r4, #8]
 800102a:	b333      	cbz	r3, 800107a <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 800102c:	f7ff fb9e 	bl	800076c <HAL_GetTick>
 8001030:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001032:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8001034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001036:	f013 0f02 	tst.w	r3, #2
 800103a:	d1ac      	bne.n	8000f96 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800103c:	f7ff fb96 	bl	800076c <HAL_GetTick>
 8001040:	1b40      	subs	r0, r0, r5
 8001042:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001046:	4298      	cmp	r0, r3
 8001048:	d9f3      	bls.n	8001032 <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 800104a:	2003      	movs	r0, #3
 800104c:	e0ef      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800104e:	2b05      	cmp	r3, #5
 8001050:	d009      	beq.n	8001066 <HAL_RCC_OscConfig+0x4c2>
 8001052:	4b12      	ldr	r3, [pc, #72]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8001054:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001056:	f022 0201 	bic.w	r2, r2, #1
 800105a:	671a      	str	r2, [r3, #112]	@ 0x70
 800105c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800105e:	f022 0204 	bic.w	r2, r2, #4
 8001062:	671a      	str	r2, [r3, #112]	@ 0x70
 8001064:	e7e0      	b.n	8001028 <HAL_RCC_OscConfig+0x484>
 8001066:	4b0d      	ldr	r3, [pc, #52]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8001068:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800106a:	f042 0204 	orr.w	r2, r2, #4
 800106e:	671a      	str	r2, [r3, #112]	@ 0x70
 8001070:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001072:	f042 0201 	orr.w	r2, r2, #1
 8001076:	671a      	str	r2, [r3, #112]	@ 0x70
 8001078:	e7d6      	b.n	8001028 <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 800107a:	f7ff fb77 	bl	800076c <HAL_GetTick>
 800107e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <HAL_RCC_OscConfig+0x4f8>)
 8001082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001084:	f013 0f02 	tst.w	r3, #2
 8001088:	d085      	beq.n	8000f96 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800108a:	f7ff fb6f 	bl	800076c <HAL_GetTick>
 800108e:	1b40      	subs	r0, r0, r5
 8001090:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001094:	4298      	cmp	r0, r3
 8001096:	d9f3      	bls.n	8001080 <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8001098:	2003      	movs	r0, #3
 800109a:	e0c8      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 800109c:	58024400 	.word	0x58024400
 80010a0:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 80010a4:	4a69      	ldr	r2, [pc, #420]	@ (800124c <HAL_RCC_OscConfig+0x6a8>)
 80010a6:	6813      	ldr	r3, [r2, #0]
 80010a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80010ac:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80010ae:	f7ff fb5d 	bl	800076c <HAL_GetTick>
 80010b2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80010b4:	4b65      	ldr	r3, [pc, #404]	@ (800124c <HAL_RCC_OscConfig+0x6a8>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80010bc:	d006      	beq.n	80010cc <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010be:	f7ff fb55 	bl	800076c <HAL_GetTick>
 80010c2:	1b40      	subs	r0, r0, r5
 80010c4:	2802      	cmp	r0, #2
 80010c6:	d9f5      	bls.n	80010b4 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 80010c8:	2003      	movs	r0, #3
 80010ca:	e0b0      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010cc:	4b5f      	ldr	r3, [pc, #380]	@ (800124c <HAL_RCC_OscConfig+0x6a8>)
 80010ce:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80010d0:	4a5f      	ldr	r2, [pc, #380]	@ (8001250 <HAL_RCC_OscConfig+0x6ac>)
 80010d2:	400a      	ands	r2, r1
 80010d4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80010d6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80010d8:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 80010dc:	430a      	orrs	r2, r1
 80010de:	629a      	str	r2, [r3, #40]	@ 0x28
 80010e0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80010e2:	3a01      	subs	r2, #1
 80010e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80010e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80010ea:	3901      	subs	r1, #1
 80010ec:	0249      	lsls	r1, r1, #9
 80010ee:	b289      	uxth	r1, r1
 80010f0:	430a      	orrs	r2, r1
 80010f2:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80010f4:	3901      	subs	r1, #1
 80010f6:	0409      	lsls	r1, r1, #16
 80010f8:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80010fc:	430a      	orrs	r2, r1
 80010fe:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8001100:	3901      	subs	r1, #1
 8001102:	0609      	lsls	r1, r1, #24
 8001104:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8001108:	430a      	orrs	r2, r1
 800110a:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800110c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800110e:	f022 0201 	bic.w	r2, r2, #1
 8001112:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001114:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001116:	4a4f      	ldr	r2, [pc, #316]	@ (8001254 <HAL_RCC_OscConfig+0x6b0>)
 8001118:	400a      	ands	r2, r1
 800111a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800111c:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001120:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001124:	f022 020c 	bic.w	r2, r2, #12
 8001128:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800112a:	430a      	orrs	r2, r1
 800112c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800112e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001130:	f022 0202 	bic.w	r2, r2, #2
 8001134:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8001136:	430a      	orrs	r2, r1
 8001138:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800113a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800113c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001140:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001144:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001148:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800114a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800114c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001150:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8001152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001154:	f042 0201 	orr.w	r2, r2, #1
 8001158:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001160:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001162:	f7ff fb03 	bl	800076c <HAL_GetTick>
 8001166:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001168:	4b38      	ldr	r3, [pc, #224]	@ (800124c <HAL_RCC_OscConfig+0x6a8>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001170:	d106      	bne.n	8001180 <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001172:	f7ff fafb 	bl	800076c <HAL_GetTick>
 8001176:	1b00      	subs	r0, r0, r4
 8001178:	2802      	cmp	r0, #2
 800117a:	d9f5      	bls.n	8001168 <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 800117c:	2003      	movs	r0, #3
 800117e:	e056      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8001180:	2000      	movs	r0, #0
 8001182:	e054      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 8001184:	2000      	movs	r0, #0
 8001186:	e052      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001188:	4a30      	ldr	r2, [pc, #192]	@ (800124c <HAL_RCC_OscConfig+0x6a8>)
 800118a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800118c:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800118e:	2b01      	cmp	r3, #1
 8001190:	d04e      	beq.n	8001230 <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001192:	f001 0303 	and.w	r3, r1, #3
 8001196:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001198:	4293      	cmp	r3, r2
 800119a:	d14b      	bne.n	8001234 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800119c:	f3c1 1105 	ubfx	r1, r1, #4, #6
 80011a0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011a2:	4299      	cmp	r1, r3
 80011a4:	d148      	bne.n	8001238 <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80011a6:	f3c0 0208 	ubfx	r2, r0, #0, #9
 80011aa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80011ac:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d144      	bne.n	800123c <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80011b2:	f3c0 2246 	ubfx	r2, r0, #9, #7
 80011b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80011b8:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d140      	bne.n	8001240 <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80011be:	f3c0 4206 	ubfx	r2, r0, #16, #7
 80011c2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80011c4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d13c      	bne.n	8001244 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80011ca:	f3c0 6006 	ubfx	r0, r0, #24, #7
 80011ce:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80011d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80011d2:	4298      	cmp	r0, r3
 80011d4:	d138      	bne.n	8001248 <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80011d6:	4b1d      	ldr	r3, [pc, #116]	@ (800124c <HAL_RCC_OscConfig+0x6a8>)
 80011d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011da:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80011de:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d101      	bne.n	80011e8 <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 80011e4:	2000      	movs	r0, #0
 80011e6:	e022      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 80011e8:	4a18      	ldr	r2, [pc, #96]	@ (800124c <HAL_RCC_OscConfig+0x6a8>)
 80011ea:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80011ec:	f023 0301 	bic.w	r3, r3, #1
 80011f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 80011f2:	f7ff fabb 	bl	800076c <HAL_GetTick>
 80011f6:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80011f8:	f7ff fab8 	bl	800076c <HAL_GetTick>
 80011fc:	42a8      	cmp	r0, r5
 80011fe:	d0fb      	beq.n	80011f8 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001200:	4a12      	ldr	r2, [pc, #72]	@ (800124c <HAL_RCC_OscConfig+0x6a8>)
 8001202:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8001204:	4b13      	ldr	r3, [pc, #76]	@ (8001254 <HAL_RCC_OscConfig+0x6b0>)
 8001206:	400b      	ands	r3, r1
 8001208:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800120a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800120e:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8001210:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8001218:	2000      	movs	r0, #0
 800121a:	e008      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 800121c:	2001      	movs	r0, #1
}
 800121e:	4770      	bx	lr
        return HAL_ERROR;
 8001220:	2001      	movs	r0, #1
 8001222:	e004      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8001224:	2001      	movs	r0, #1
 8001226:	e002      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8001228:	2001      	movs	r0, #1
 800122a:	e000      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 800122c:	2000      	movs	r0, #0
}
 800122e:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8001230:	2001      	movs	r0, #1
 8001232:	e7fc      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 8001234:	2001      	movs	r0, #1
 8001236:	e7fa      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 8001238:	2001      	movs	r0, #1
 800123a:	e7f8      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 800123c:	2001      	movs	r0, #1
 800123e:	e7f6      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 8001240:	2001      	movs	r0, #1
 8001242:	e7f4      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 8001244:	2001      	movs	r0, #1
 8001246:	e7f2      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 8001248:	2001      	movs	r0, #1
 800124a:	e7f0      	b.n	800122e <HAL_RCC_OscConfig+0x68a>
 800124c:	58024400 	.word	0x58024400
 8001250:	fffffc0c 	.word	0xfffffc0c
 8001254:	ffff0007 	.word	0xffff0007

08001258 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001258:	4b74      	ldr	r3, [pc, #464]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 800125a:	691b      	ldr	r3, [r3, #16]
 800125c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001260:	2b10      	cmp	r3, #16
 8001262:	f000 80de 	beq.w	8001422 <HAL_RCC_GetSysClockFreq+0x1ca>
 8001266:	2b18      	cmp	r3, #24
 8001268:	d00f      	beq.n	800128a <HAL_RCC_GetSysClockFreq+0x32>
 800126a:	b10b      	cbz	r3, 8001270 <HAL_RCC_GetSysClockFreq+0x18>
 800126c:	4870      	ldr	r0, [pc, #448]	@ (8001430 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800126e:	4770      	bx	lr
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001270:	4b6e      	ldr	r3, [pc, #440]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f013 0f20 	tst.w	r3, #32
 8001278:	f000 80d5 	beq.w	8001426 <HAL_RCC_GetSysClockFreq+0x1ce>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800127c:	4b6b      	ldr	r3, [pc, #428]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001284:	486b      	ldr	r0, [pc, #428]	@ (8001434 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8001286:	40d8      	lsrs	r0, r3
 8001288:	4770      	bx	lr
{
 800128a:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800128c:	4b67      	ldr	r3, [pc, #412]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 800128e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001290:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001294:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8001296:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800129a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800129c:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80012a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012a2:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80012a6:	fb01 f303 	mul.w	r3, r1, r3
 80012aa:	ee07 3a90 	vmov	s15, r3
 80012ae:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 80012b2:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 80012b6:	f000 8094 	beq.w	80013e2 <HAL_RCC_GetSysClockFreq+0x18a>
      {
        switch (pllsource)
 80012ba:	2a01      	cmp	r2, #1
 80012bc:	d066      	beq.n	800138c <HAL_RCC_GetSysClockFreq+0x134>
 80012be:	2a02      	cmp	r2, #2
 80012c0:	f000 8092 	beq.w	80013e8 <HAL_RCC_GetSysClockFreq+0x190>
 80012c4:	b1e2      	cbz	r2, 8001300 <HAL_RCC_GetSysClockFreq+0xa8>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80012c6:	ee07 0a10 	vmov	s14, r0
 80012ca:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80012ce:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 8001438 <HAL_RCC_GetSysClockFreq+0x1e0>
 80012d2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80012d6:	4b55      	ldr	r3, [pc, #340]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012de:	ee06 3a90 	vmov	s13, r3
 80012e2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80012e6:	ed9f 6a55 	vldr	s12, [pc, #340]	@ 800143c <HAL_RCC_GetSysClockFreq+0x1e4>
 80012ea:	ee67 7a86 	vmul.f32	s15, s15, s12
 80012ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80012f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80012f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80012fa:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 80012fe:	e061      	b.n	80013c4 <HAL_RCC_GetSysClockFreq+0x16c>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001300:	4b4a      	ldr	r3, [pc, #296]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f013 0f20 	tst.w	r3, #32
 8001308:	d023      	beq.n	8001352 <HAL_RCC_GetSysClockFreq+0xfa>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800130a:	4948      	ldr	r1, [pc, #288]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 800130c:	680a      	ldr	r2, [r1, #0]
 800130e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8001312:	4b48      	ldr	r3, [pc, #288]	@ (8001434 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8001314:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001316:	ee07 3a10 	vmov	s14, r3
 800131a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800131e:	ee07 0a10 	vmov	s14, r0
 8001322:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8001326:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800132a:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800132c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001330:	ee06 3a90 	vmov	s13, r3
 8001334:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001338:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 800143c <HAL_RCC_GetSysClockFreq+0x1e4>
 800133c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8001340:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001344:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001348:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800134c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001350:	e038      	b.n	80013c4 <HAL_RCC_GetSysClockFreq+0x16c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001352:	ee07 0a10 	vmov	s14, r0
 8001356:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800135a:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8001440 <HAL_RCC_GetSysClockFreq+0x1e8>
 800135e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8001362:	4b32      	ldr	r3, [pc, #200]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800136a:	ee06 3a90 	vmov	s13, r3
 800136e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001372:	ed9f 6a32 	vldr	s12, [pc, #200]	@ 800143c <HAL_RCC_GetSysClockFreq+0x1e4>
 8001376:	ee67 7a86 	vmul.f32	s15, s15, s12
 800137a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800137e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001382:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001386:	ee27 7a27 	vmul.f32	s14, s14, s15
 800138a:	e01b      	b.n	80013c4 <HAL_RCC_GetSysClockFreq+0x16c>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800138c:	ee07 0a10 	vmov	s14, r0
 8001390:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8001394:	ed9f 6a28 	vldr	s12, [pc, #160]	@ 8001438 <HAL_RCC_GetSysClockFreq+0x1e0>
 8001398:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800139c:	4b23      	ldr	r3, [pc, #140]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 800139e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013a4:	ee06 3a90 	vmov	s13, r3
 80013a8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80013ac:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 800143c <HAL_RCC_GetSysClockFreq+0x1e4>
 80013b0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80013b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80013b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80013bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80013c0:	ee27 7a27 	vmul.f32	s14, s14, s15
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80013c4:	4b19      	ldr	r3, [pc, #100]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 80013c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80013cc:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80013ce:	ee07 3a90 	vmov	s15, r3
 80013d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80013da:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80013de:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 80013e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80013e6:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80013e8:	ee07 0a10 	vmov	s14, r0
 80013ec:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80013f0:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8001444 <HAL_RCC_GetSysClockFreq+0x1ec>
 80013f4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80013f8:	4b0c      	ldr	r3, [pc, #48]	@ (800142c <HAL_RCC_GetSysClockFreq+0x1d4>)
 80013fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001400:	ee06 3a90 	vmov	s13, r3
 8001404:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8001408:	ed9f 6a0c 	vldr	s12, [pc, #48]	@ 800143c <HAL_RCC_GetSysClockFreq+0x1e4>
 800140c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8001410:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001414:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001418:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800141c:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8001420:	e7d0      	b.n	80013c4 <HAL_RCC_GetSysClockFreq+0x16c>
      sysclockfreq = HSE_VALUE;
 8001422:	4809      	ldr	r0, [pc, #36]	@ (8001448 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001424:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001426:	4803      	ldr	r0, [pc, #12]	@ (8001434 <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	58024400 	.word	0x58024400
 8001430:	003d0900 	.word	0x003d0900
 8001434:	03d09000 	.word	0x03d09000
 8001438:	4a742400 	.word	0x4a742400
 800143c:	39000000 	.word	0x39000000
 8001440:	4c742400 	.word	0x4c742400
 8001444:	4bbebc20 	.word	0x4bbebc20
 8001448:	017d7840 	.word	0x017d7840

0800144c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800144c:	2800      	cmp	r0, #0
 800144e:	f000 8132 	beq.w	80016b6 <HAL_RCC_ClockConfig+0x26a>
{
 8001452:	b570      	push	{r4, r5, r6, lr}
 8001454:	460d      	mov	r5, r1
 8001456:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001458:	4b9b      	ldr	r3, [pc, #620]	@ (80016c8 <HAL_RCC_ClockConfig+0x27c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 030f 	and.w	r3, r3, #15
 8001460:	428b      	cmp	r3, r1
 8001462:	d20b      	bcs.n	800147c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001464:	4a98      	ldr	r2, [pc, #608]	@ (80016c8 <HAL_RCC_ClockConfig+0x27c>)
 8001466:	6813      	ldr	r3, [r2, #0]
 8001468:	f023 030f 	bic.w	r3, r3, #15
 800146c:	430b      	orrs	r3, r1
 800146e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001470:	6813      	ldr	r3, [r2, #0]
 8001472:	f003 030f 	and.w	r3, r3, #15
 8001476:	428b      	cmp	r3, r1
 8001478:	f040 811f 	bne.w	80016ba <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800147c:	6823      	ldr	r3, [r4, #0]
 800147e:	f013 0f04 	tst.w	r3, #4
 8001482:	d00c      	beq.n	800149e <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001484:	6922      	ldr	r2, [r4, #16]
 8001486:	4b91      	ldr	r3, [pc, #580]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001488:	699b      	ldr	r3, [r3, #24]
 800148a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800148e:	429a      	cmp	r2, r3
 8001490:	d905      	bls.n	800149e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001492:	498e      	ldr	r1, [pc, #568]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001494:	698b      	ldr	r3, [r1, #24]
 8001496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800149a:	431a      	orrs	r2, r3
 800149c:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800149e:	6823      	ldr	r3, [r4, #0]
 80014a0:	f013 0f08 	tst.w	r3, #8
 80014a4:	d00c      	beq.n	80014c0 <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80014a6:	6962      	ldr	r2, [r4, #20]
 80014a8:	4b88      	ldr	r3, [pc, #544]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80014aa:	69db      	ldr	r3, [r3, #28]
 80014ac:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d905      	bls.n	80014c0 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80014b4:	4985      	ldr	r1, [pc, #532]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80014b6:	69cb      	ldr	r3, [r1, #28]
 80014b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80014bc:	431a      	orrs	r2, r3
 80014be:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014c0:	6823      	ldr	r3, [r4, #0]
 80014c2:	f013 0f10 	tst.w	r3, #16
 80014c6:	d00c      	beq.n	80014e2 <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80014c8:	69a2      	ldr	r2, [r4, #24]
 80014ca:	4b80      	ldr	r3, [pc, #512]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80014cc:	69db      	ldr	r3, [r3, #28]
 80014ce:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80014d2:	429a      	cmp	r2, r3
 80014d4:	d905      	bls.n	80014e2 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80014d6:	497d      	ldr	r1, [pc, #500]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80014d8:	69cb      	ldr	r3, [r1, #28]
 80014da:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80014de:	431a      	orrs	r2, r3
 80014e0:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80014e2:	6823      	ldr	r3, [r4, #0]
 80014e4:	f013 0f20 	tst.w	r3, #32
 80014e8:	d00c      	beq.n	8001504 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80014ea:	69e2      	ldr	r2, [r4, #28]
 80014ec:	4b77      	ldr	r3, [pc, #476]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d905      	bls.n	8001504 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80014f8:	4974      	ldr	r1, [pc, #464]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80014fa:	6a0b      	ldr	r3, [r1, #32]
 80014fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001500:	431a      	orrs	r2, r3
 8001502:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001504:	6823      	ldr	r3, [r4, #0]
 8001506:	f013 0f02 	tst.w	r3, #2
 800150a:	d00c      	beq.n	8001526 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800150c:	68e2      	ldr	r2, [r4, #12]
 800150e:	4b6f      	ldr	r3, [pc, #444]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	f003 030f 	and.w	r3, r3, #15
 8001516:	429a      	cmp	r2, r3
 8001518:	d905      	bls.n	8001526 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800151a:	496c      	ldr	r1, [pc, #432]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 800151c:	698b      	ldr	r3, [r1, #24]
 800151e:	f023 030f 	bic.w	r3, r3, #15
 8001522:	431a      	orrs	r2, r3
 8001524:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001526:	6823      	ldr	r3, [r4, #0]
 8001528:	f013 0f01 	tst.w	r3, #1
 800152c:	d041      	beq.n	80015b2 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800152e:	4a67      	ldr	r2, [pc, #412]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001530:	6993      	ldr	r3, [r2, #24]
 8001532:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001536:	68a1      	ldr	r1, [r4, #8]
 8001538:	430b      	orrs	r3, r1
 800153a:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800153c:	6863      	ldr	r3, [r4, #4]
 800153e:	2b02      	cmp	r3, #2
 8001540:	d00a      	beq.n	8001558 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001542:	2b03      	cmp	r3, #3
 8001544:	d027      	beq.n	8001596 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001546:	2b01      	cmp	r3, #1
 8001548:	d02c      	beq.n	80015a4 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800154a:	4a60      	ldr	r2, [pc, #384]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	f012 0f04 	tst.w	r2, #4
 8001552:	d106      	bne.n	8001562 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8001554:	2001      	movs	r0, #1
 8001556:	e0ad      	b.n	80016b4 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800155e:	f000 80ae 	beq.w	80016be <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001562:	495a      	ldr	r1, [pc, #360]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001564:	690a      	ldr	r2, [r1, #16]
 8001566:	f022 0207 	bic.w	r2, r2, #7
 800156a:	4313      	orrs	r3, r2
 800156c:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 800156e:	f7ff f8fd 	bl	800076c <HAL_GetTick>
 8001572:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001574:	4b55      	ldr	r3, [pc, #340]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800157c:	6862      	ldr	r2, [r4, #4]
 800157e:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8001582:	d016      	beq.n	80015b2 <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001584:	f7ff f8f2 	bl	800076c <HAL_GetTick>
 8001588:	1b80      	subs	r0, r0, r6
 800158a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800158e:	4298      	cmp	r0, r3
 8001590:	d9f0      	bls.n	8001574 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8001592:	2003      	movs	r0, #3
 8001594:	e08e      	b.n	80016b4 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001596:	4a4d      	ldr	r2, [pc, #308]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001598:	6812      	ldr	r2, [r2, #0]
 800159a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800159e:	d1e0      	bne.n	8001562 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80015a0:	2001      	movs	r0, #1
 80015a2:	e087      	b.n	80016b4 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80015a4:	4a49      	ldr	r2, [pc, #292]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80015a6:	6812      	ldr	r2, [r2, #0]
 80015a8:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80015ac:	d1d9      	bne.n	8001562 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80015ae:	2001      	movs	r0, #1
 80015b0:	e080      	b.n	80016b4 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015b2:	6823      	ldr	r3, [r4, #0]
 80015b4:	f013 0f02 	tst.w	r3, #2
 80015b8:	d00c      	beq.n	80015d4 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80015ba:	68e2      	ldr	r2, [r4, #12]
 80015bc:	4b43      	ldr	r3, [pc, #268]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 030f 	and.w	r3, r3, #15
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d205      	bcs.n	80015d4 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c8:	4940      	ldr	r1, [pc, #256]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 80015ca:	698b      	ldr	r3, [r1, #24]
 80015cc:	f023 030f 	bic.w	r3, r3, #15
 80015d0:	431a      	orrs	r2, r3
 80015d2:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80015d4:	4b3c      	ldr	r3, [pc, #240]	@ (80016c8 <HAL_RCC_ClockConfig+0x27c>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 030f 	and.w	r3, r3, #15
 80015dc:	42ab      	cmp	r3, r5
 80015de:	d90a      	bls.n	80015f6 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e0:	4a39      	ldr	r2, [pc, #228]	@ (80016c8 <HAL_RCC_ClockConfig+0x27c>)
 80015e2:	6813      	ldr	r3, [r2, #0]
 80015e4:	f023 030f 	bic.w	r3, r3, #15
 80015e8:	432b      	orrs	r3, r5
 80015ea:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ec:	6813      	ldr	r3, [r2, #0]
 80015ee:	f003 030f 	and.w	r3, r3, #15
 80015f2:	42ab      	cmp	r3, r5
 80015f4:	d165      	bne.n	80016c2 <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80015f6:	6823      	ldr	r3, [r4, #0]
 80015f8:	f013 0f04 	tst.w	r3, #4
 80015fc:	d00c      	beq.n	8001618 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80015fe:	6922      	ldr	r2, [r4, #16]
 8001600:	4b32      	ldr	r3, [pc, #200]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001608:	429a      	cmp	r2, r3
 800160a:	d205      	bcs.n	8001618 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800160c:	492f      	ldr	r1, [pc, #188]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 800160e:	698b      	ldr	r3, [r1, #24]
 8001610:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001614:	431a      	orrs	r2, r3
 8001616:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001618:	6823      	ldr	r3, [r4, #0]
 800161a:	f013 0f08 	tst.w	r3, #8
 800161e:	d00c      	beq.n	800163a <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001620:	6962      	ldr	r2, [r4, #20]
 8001622:	4b2a      	ldr	r3, [pc, #168]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800162a:	429a      	cmp	r2, r3
 800162c:	d205      	bcs.n	800163a <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800162e:	4927      	ldr	r1, [pc, #156]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001630:	69cb      	ldr	r3, [r1, #28]
 8001632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001636:	431a      	orrs	r2, r3
 8001638:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800163a:	6823      	ldr	r3, [r4, #0]
 800163c:	f013 0f10 	tst.w	r3, #16
 8001640:	d00c      	beq.n	800165c <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001642:	69a2      	ldr	r2, [r4, #24]
 8001644:	4b21      	ldr	r3, [pc, #132]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001646:	69db      	ldr	r3, [r3, #28]
 8001648:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800164c:	429a      	cmp	r2, r3
 800164e:	d205      	bcs.n	800165c <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001650:	491e      	ldr	r1, [pc, #120]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001652:	69cb      	ldr	r3, [r1, #28]
 8001654:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001658:	431a      	orrs	r2, r3
 800165a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800165c:	6823      	ldr	r3, [r4, #0]
 800165e:	f013 0f20 	tst.w	r3, #32
 8001662:	d00c      	beq.n	800167e <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001664:	69e2      	ldr	r2, [r4, #28]
 8001666:	4b19      	ldr	r3, [pc, #100]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001668:	6a1b      	ldr	r3, [r3, #32]
 800166a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800166e:	429a      	cmp	r2, r3
 8001670:	d205      	bcs.n	800167e <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001672:	4916      	ldr	r1, [pc, #88]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001674:	6a0b      	ldr	r3, [r1, #32]
 8001676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800167a:	431a      	orrs	r2, r3
 800167c:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800167e:	f7ff fdeb 	bl	8001258 <HAL_RCC_GetSysClockFreq>
 8001682:	4912      	ldr	r1, [pc, #72]	@ (80016cc <HAL_RCC_ClockConfig+0x280>)
 8001684:	698b      	ldr	r3, [r1, #24]
 8001686:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800168a:	4a11      	ldr	r2, [pc, #68]	@ (80016d0 <HAL_RCC_ClockConfig+0x284>)
 800168c:	5cd3      	ldrb	r3, [r2, r3]
 800168e:	f003 031f 	and.w	r3, r3, #31
 8001692:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001694:	698b      	ldr	r3, [r1, #24]
 8001696:	f003 030f 	and.w	r3, r3, #15
 800169a:	5cd3      	ldrb	r3, [r2, r3]
 800169c:	f003 031f 	and.w	r3, r3, #31
 80016a0:	fa20 f303 	lsr.w	r3, r0, r3
 80016a4:	4a0b      	ldr	r2, [pc, #44]	@ (80016d4 <HAL_RCC_ClockConfig+0x288>)
 80016a6:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80016a8:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <HAL_RCC_ClockConfig+0x28c>)
 80016aa:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 80016ac:	4b0b      	ldr	r3, [pc, #44]	@ (80016dc <HAL_RCC_ClockConfig+0x290>)
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	f7fe fffa 	bl	80006a8 <HAL_InitTick>
}
 80016b4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80016b6:	2001      	movs	r0, #1
}
 80016b8:	4770      	bx	lr
      return HAL_ERROR;
 80016ba:	2001      	movs	r0, #1
 80016bc:	e7fa      	b.n	80016b4 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 80016be:	2001      	movs	r0, #1
 80016c0:	e7f8      	b.n	80016b4 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 80016c2:	2001      	movs	r0, #1
 80016c4:	e7f6      	b.n	80016b4 <HAL_RCC_ClockConfig+0x268>
 80016c6:	bf00      	nop
 80016c8:	52002000 	.word	0x52002000
 80016cc:	58024400 	.word	0x58024400
 80016d0:	08001750 	.word	0x08001750
 80016d4:	24000000 	.word	0x24000000
 80016d8:	24000004 	.word	0x24000004
 80016dc:	2400000c 	.word	0x2400000c

080016e0 <memset>:
 80016e0:	4402      	add	r2, r0
 80016e2:	4603      	mov	r3, r0
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d100      	bne.n	80016ea <memset+0xa>
 80016e8:	4770      	bx	lr
 80016ea:	f803 1b01 	strb.w	r1, [r3], #1
 80016ee:	e7f9      	b.n	80016e4 <memset+0x4>

080016f0 <__libc_init_array>:
 80016f0:	b570      	push	{r4, r5, r6, lr}
 80016f2:	4d0d      	ldr	r5, [pc, #52]	@ (8001728 <__libc_init_array+0x38>)
 80016f4:	4c0d      	ldr	r4, [pc, #52]	@ (800172c <__libc_init_array+0x3c>)
 80016f6:	1b64      	subs	r4, r4, r5
 80016f8:	10a4      	asrs	r4, r4, #2
 80016fa:	2600      	movs	r6, #0
 80016fc:	42a6      	cmp	r6, r4
 80016fe:	d109      	bne.n	8001714 <__libc_init_array+0x24>
 8001700:	4d0b      	ldr	r5, [pc, #44]	@ (8001730 <__libc_init_array+0x40>)
 8001702:	4c0c      	ldr	r4, [pc, #48]	@ (8001734 <__libc_init_array+0x44>)
 8001704:	f000 f818 	bl	8001738 <_init>
 8001708:	1b64      	subs	r4, r4, r5
 800170a:	10a4      	asrs	r4, r4, #2
 800170c:	2600      	movs	r6, #0
 800170e:	42a6      	cmp	r6, r4
 8001710:	d105      	bne.n	800171e <__libc_init_array+0x2e>
 8001712:	bd70      	pop	{r4, r5, r6, pc}
 8001714:	f855 3b04 	ldr.w	r3, [r5], #4
 8001718:	4798      	blx	r3
 800171a:	3601      	adds	r6, #1
 800171c:	e7ee      	b.n	80016fc <__libc_init_array+0xc>
 800171e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001722:	4798      	blx	r3
 8001724:	3601      	adds	r6, #1
 8001726:	e7f2      	b.n	800170e <__libc_init_array+0x1e>
 8001728:	08001760 	.word	0x08001760
 800172c:	08001760 	.word	0x08001760
 8001730:	08001760 	.word	0x08001760
 8001734:	08001764 	.word	0x08001764

08001738 <_init>:
 8001738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800173a:	bf00      	nop
 800173c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800173e:	bc08      	pop	{r3}
 8001740:	469e      	mov	lr, r3
 8001742:	4770      	bx	lr

08001744 <_fini>:
 8001744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001746:	bf00      	nop
 8001748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800174a:	bc08      	pop	{r3}
 800174c:	469e      	mov	lr, r3
 800174e:	4770      	bx	lr
