{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659215990142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659215990142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 22:19:50 2022 " "Processing started: Sat Jul 30 22:19:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659215990142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659215990142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compressed_sensing -c compressed_sensing " "Command: quartus_map --read_settings_files=on --write_settings_files=off compressed_sensing -c compressed_sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659215990142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1659215990299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shilei wang/desktop/fyp/fpga/compressed_sensing/rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shilei wang/desktop/fyp/fpga/compressed_sensing/rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "../RTL/Rom.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659215990327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659215990327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shilei wang/desktop/fyp/fpga/compressed_sensing/rtl/compressed_sensing.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shilei wang/desktop/fyp/fpga/compressed_sensing/rtl/compressed_sensing.v" { { "Info" "ISGN_ENTITY_NAME" "1 compressed_sensing " "Found entity 1: compressed_sensing" {  } { { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659215990329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659215990329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compressed_sensing " "Elaborating entity \"compressed_sensing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659215990363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 compressed_sensing.v(109) " "Verilog HDL assignment warning at compressed_sensing.v(109): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659215990364 "|compressed_sensing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:Rom_inst " "Elaborating entity \"Rom\" for hierarchy \"Rom:Rom_inst\"" {  } { { "../RTL/compressed_sensing.v" "Rom_inst" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Rom.v(406) " "Verilog HDL assignment warning at Rom.v(406): truncated value with size 9 to match size of target (8)" {  } { { "../RTL/Rom.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659215990398 "|compressed_sensing|Rom:Rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Rom.v(7) " "Net \"rom.data_a\" at Rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/Rom.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1659215990399 "|compressed_sensing|Rom:Rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Rom.v(7) " "Net \"rom.waddr_a\" at Rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/Rom.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1659215990399 "|compressed_sensing|Rom:Rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Rom.v(7) " "Net \"rom.we_a\" at Rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/Rom.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1659215990399 "|compressed_sensing|Rom:Rom_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "value_vector_rtl_0 " "Inferred RAM node \"value_vector_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1659215990532 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "value_vector_rtl_1 " "Inferred RAM node \"value_vector_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1659215990533 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Rom:Rom_inst\|rom " "RAM logic \"Rom:Rom_inst\|rom\" is uninferred due to asynchronous read logic" {  } { { "../RTL/Rom.v" "rom" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/Rom.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1659215990533 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1659215990533 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 385 C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/db/compressed_sensing.ram0_Rom_15fa0.hdl.mif " "Memory depth (512) in the design file differs from memory depth (385) in the Memory Initialization File \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/db/compressed_sensing.ram0_Rom_15fa0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1659215990536 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "value_vector_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"value_vector_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 96 " "Parameter NUMWORDS_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 96 " "Parameter NUMWORDS_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "value_vector_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"value_vector_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 96 " "Parameter NUMWORDS_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 96 " "Parameter NUMWORDS_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1659215990608 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1659215990608 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1659215990608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:value_vector_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:value_vector_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:value_vector_rtl_0 " "Instantiated megafunction \"altsyncram:value_vector_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 96 " "Parameter \"NUMWORDS_A\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 96 " "Parameter \"NUMWORDS_B\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659215990648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659215990648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qg1 " "Found entity 1: altsyncram_4qg1" {  } { { "db/altsyncram_4qg1.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/db/altsyncram_4qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659215990692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659215990692 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1659215990993 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1659215992473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659215992578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659215992578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "447 " "Implemented 447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659215992630 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659215992630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659215992630 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1659215992630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659215992630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659215992641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 22:19:52 2022 " "Processing ended: Sat Jul 30 22:19:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659215992641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659215992641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659215992641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659215992641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659215993515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659215993516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 22:19:53 2022 " "Processing started: Sat Jul 30 22:19:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659215993516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659215993516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off compressed_sensing -c compressed_sensing " "Command: quartus_fit --read_settings_files=off --write_settings_files=off compressed_sensing -c compressed_sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659215993516 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659215993565 ""}
{ "Info" "0" "" "Project  = compressed_sensing" {  } {  } 0 0 "Project  = compressed_sensing" 0 0 "Fitter" 0 0 1659215993566 ""}
{ "Info" "0" "" "Revision = compressed_sensing" {  } {  } 0 0 "Revision = compressed_sensing" 0 0 "Fitter" 0 0 1659215993566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1659215993617 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "compressed_sensing EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"compressed_sensing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659215993628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659215993666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659215993667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659215993667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659215993717 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659215993836 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659215993836 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659215993836 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659215993836 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659215993837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659215993837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 748 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659215993837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659215993837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659215993837 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659215993837 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1659215993838 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1659215993839 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_symbols\[0\] " "Pin output_symbols\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_symbols[0] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_symbols\[1\] " "Pin output_symbols\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_symbols[1] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_symbols\[2\] " "Pin output_symbols\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_symbols[2] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_symbols\[3\] " "Pin output_symbols\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_symbols[3] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_counter\[0\] " "Pin col_counter\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { col_counter[0] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_counter\[1\] " "Pin col_counter\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { col_counter[1] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_counter\[2\] " "Pin col_counter\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { col_counter[2] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_counter\[3\] " "Pin col_counter\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { col_counter[3] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_counter\[4\] " "Pin col_counter\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { col_counter[4] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_counter\[5\] " "Pin col_counter\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { col_counter[5] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_counter\[6\] " "Pin col_counter\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { col_counter[6] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col_counter\[7\] " "Pin col_counter\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { col_counter[7] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { col_counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_flag\[0\] " "Pin end_flag\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { end_flag[0] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { end_flag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk " "Pin sys_clk not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 3 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_reset " "Pin sys_reset not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { sys_reset } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 4 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "values\[0\] " "Pin values\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { values[0] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { values[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "values\[1\] " "Pin values\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { values[1] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { values[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "values\[2\] " "Pin values\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { values[2] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { values[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "values\[3\] " "Pin values\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { values[3] } } } { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { values[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1659215994243 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1659215994243 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "compressed_sensing.sdc " "Synopsys Design Constraints File file not found: 'compressed_sensing.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1659215994411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1659215994412 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1659215994414 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1659215994415 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1659215994415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659215994438 ""}  } { { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 3 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659215994438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659215994438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_symbols\[0\]~0 " "Destination node output_symbols\[0\]~0" {  } { { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_symbols[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659215994438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659215994438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "addr_temp\[9\]~0 " "Destination node addr_temp\[9\]~0" {  } { { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 58 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr_temp[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659215994438 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1659215994438 ""}  } { { "../RTL/compressed_sensing.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/RTL/compressed_sensing.v" 4 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659215994438 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659215994656 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659215994656 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659215994656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659215994657 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659215994657 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659215994658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659215994658 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659215994658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659215994671 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1659215994672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659215994672 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 4 13 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 4 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1659215994674 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1659215994674 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1659215994674 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1659215994674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1659215994674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1659215994674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1659215994674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1659215994674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1659215994674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1659215994674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1659215994674 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1659215994674 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1659215994674 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659215994686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659215995102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659215995188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659215995196 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659215995789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659215995790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659215996038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1659215996355 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659215996355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659215996684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1659215996685 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659215996685 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1659215996697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659215996738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659215996854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659215996893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659215997021 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659215997282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/output_files/compressed_sensing.fit.smsg " "Generated suppressed messages file C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/output_files/compressed_sensing.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659215997691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5560 " "Peak virtual memory: 5560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659215997980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 22:19:57 2022 " "Processing ended: Sat Jul 30 22:19:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659215997980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659215997980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659215997980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659215997980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659215998919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659215998920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 22:19:58 2022 " "Processing started: Sat Jul 30 22:19:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659215998920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659215998920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off compressed_sensing -c compressed_sensing " "Command: quartus_asm --read_settings_files=off --write_settings_files=off compressed_sensing -c compressed_sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659215998920 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659215999313 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659215999327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659215999469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 22:19:59 2022 " "Processing ended: Sat Jul 30 22:19:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659215999469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659215999469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659215999469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659215999469 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659216000066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659216000353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 22:20:00 2022 " "Processing started: Sat Jul 30 22:20:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659216000353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659216000353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta compressed_sensing -c compressed_sensing " "Command: quartus_sta compressed_sensing -c compressed_sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659216000353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1659216000399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1659216000496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659216000496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659216000547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659216000547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "compressed_sensing.sdc " "Synopsys Design Constraints File file not found: 'compressed_sensing.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1659216000714 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1659216000714 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000715 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000715 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1659216000779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000780 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1659216000781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1659216000787 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659216000800 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659216000800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.184 " "Worst-case setup slack is -6.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.184      -245.212 sys_clk  " "   -6.184      -245.212 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216000802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 sys_clk  " "    0.452         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216000804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659216000806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659216000807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -145.173 sys_clk  " "   -3.201      -145.173 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216000808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216000808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1659216000838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1659216000856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1659216001040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659216001116 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659216001116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.631 " "Worst-case setup slack is -5.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.631      -224.361 sys_clk  " "   -5.631      -224.361 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216001118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 sys_clk  " "    0.401         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216001121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659216001124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659216001126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -145.173 sys_clk  " "   -3.201      -145.173 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216001128 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1659216001158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001293 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1659216001294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1659216001294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.898 " "Worst-case setup slack is -1.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898       -61.983 sys_clk  " "   -1.898       -61.983 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216001297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 sys_clk  " "    0.162         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216001301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659216001303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659216001306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -100.252 sys_clk  " "   -3.000      -100.252 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659216001308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659216001308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659216001563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659216001563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659216001605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 22:20:01 2022 " "Processing ended: Sat Jul 30 22:20:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659216001605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659216001605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659216001605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659216001605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659216002408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659216002408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 22:20:02 2022 " "Processing started: Sat Jul 30 22:20:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659216002408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659216002408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off compressed_sensing -c compressed_sensing " "Command: quartus_eda --read_settings_files=off --write_settings_files=off compressed_sensing -c compressed_sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659216002408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compressed_sensing_8_1200mv_85c_slow.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/ simulation " "Generated file compressed_sensing_8_1200mv_85c_slow.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659216002825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compressed_sensing_8_1200mv_0c_slow.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/ simulation " "Generated file compressed_sensing_8_1200mv_0c_slow.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659216002883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compressed_sensing_min_1200mv_0c_fast.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/ simulation " "Generated file compressed_sensing_min_1200mv_0c_fast.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659216002937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compressed_sensing.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/ simulation " "Generated file compressed_sensing.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659216002993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compressed_sensing_8_1200mv_85c_v_slow.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/ simulation " "Generated file compressed_sensing_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659216003034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compressed_sensing_8_1200mv_0c_v_slow.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/ simulation " "Generated file compressed_sensing_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659216003077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compressed_sensing_min_1200mv_0c_v_fast.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/ simulation " "Generated file compressed_sensing_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659216003119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "compressed_sensing_v.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/ simulation " "Generated file compressed_sensing_v.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/compressed_sensing/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1659216003172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659216003217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 22:20:03 2022 " "Processing ended: Sat Jul 30 22:20:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659216003217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659216003217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659216003217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659216003217 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659216003816 ""}
