// Seed: 2336821487
module module_0 (
    output supply1 id_0,
    input  supply0 id_1
);
  logic id_3;
  ;
  wire id_4;
  assign id_0 = -1;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wire id_6,
    input wire id_7,
    input supply0 id_8,
    output wire id_9
);
  module_0 modCall_1 (
      id_1,
      id_6
  );
  assign modCall_1.id_1 = 0;
  always @(posedge -1);
  wire id_11;
  ;
  wire id_12;
  wire [-1 'b0 : -1] id_13;
  always
  disable id_14#(
      .id_15(-1),
      .id_16(1),
      .id_17(1),
      .id_18(1),
      .id_19(1 / -1)
  );
  assign id_16 = 1'b0;
endmodule
