// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reOrderStreamScale1W (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        select_V_dout,
        select_V_empty_n,
        select_V_read,
        refSingleStreamOut_V_V_dout,
        refSingleStreamOut_V_V_empty_n,
        refSingleStreamOut_V_V_read,
        tagSingleStreamOut_V_V_dout,
        tagSingleStreamOut_V_V_empty_n,
        tagSingleStreamOut_V_V_read,
        refNPCStreamOut_V_V_din,
        refNPCStreamOut_V_V_full_n,
        refNPCStreamOut_V_V_write,
        tagNPCStreamOut_V_V_din,
        tagNPCStreamOut_V_V_full_n,
        tagNPCStreamOut_V_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] select_V_dout;
input   select_V_empty_n;
output   select_V_read;
input  [75:0] refSingleStreamOut_V_V_dout;
input   refSingleStreamOut_V_V_empty_n;
output   refSingleStreamOut_V_V_read;
input  [75:0] tagSingleStreamOut_V_V_dout;
input   tagSingleStreamOut_V_V_empty_n;
output   tagSingleStreamOut_V_V_read;
output  [75:0] refNPCStreamOut_V_V_din;
input   refNPCStreamOut_V_V_full_n;
output   refNPCStreamOut_V_V_write;
output  [75:0] tagNPCStreamOut_V_V_din;
input   tagNPCStreamOut_V_V_full_n;
output   tagNPCStreamOut_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg select_V_read;
reg refSingleStreamOut_V_V_read;
reg tagSingleStreamOut_V_V_read;
reg[75:0] refNPCStreamOut_V_V_din;
reg refNPCStreamOut_V_V_write;
reg[75:0] tagNPCStreamOut_V_V_din;
reg tagNPCStreamOut_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    select_V_blk_n;
reg    refSingleStreamOut_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_i_119_reg_1531;
reg   [0:0] tmp_1062_i_reg_1540;
reg    tagSingleStreamOut_V_V_blk_n;
reg    refNPCStreamOut_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] tmp_i_119_reg_1531_pp0_iter1_reg;
reg   [0:0] tmp_1064_i_reg_1572;
reg   [0:0] tmp_1062_i_reg_1540_pp0_iter1_reg;
reg    tagNPCStreamOut_V_V_blk_n;
reg   [6:0] xOffSet_0_i_i_reg_282;
reg   [31:0] iterationCnt_l_0_i_i_reg_293;
reg   [31:0] iterationCnt_j_0_i_i_reg_304;
reg   [31:0] iterationCnt_k_0_i_i_reg_315;
reg   [31:0] iterationCnt_i_0_i_i_reg_326;
reg   [31:0] iterationCnt_i_5_i_i_reg_337;
reg   [31:0] iterationCnt_k_3_i_i_reg_354;
reg   [31:0] iterationCnt_j_3_i_i_reg_372;
reg   [31:0] iterationCnt_l_2_i_i_reg_390;
wire   [0:0] select_V_read_read_fu_250_p2;
reg    ap_block_state1;
wire   [0:0] tmp_i_119_fu_528_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op120_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op255_write_state4;
reg    ap_predicate_op297_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] xOffSet_fu_534_p2;
reg   [6:0] xOffSet_reg_1535;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_1062_i_fu_540_p2;
wire   [4:0] tmp_2519_fu_546_p1;
reg   [4:0] tmp_2519_reg_1544;
wire   [4:0] tmp_fu_550_p1;
reg   [4:0] tmp_reg_1553;
wire   [0:0] exitcond229_i_i_fu_554_p2;
reg   [0:0] exitcond229_i_i_reg_1557;
reg   [0:0] exitcond229_i_i_reg_1557_pp0_iter1_reg;
wire   [4:0] tmp_2520_fu_560_p1;
reg   [4:0] tmp_2520_reg_1561;
wire   [4:0] tmp_2521_fu_564_p1;
reg   [4:0] tmp_2521_reg_1567;
wire   [0:0] tmp_1064_i_fu_1059_p2;
wire   [4:0] tmp_2522_fu_1072_p1;
reg   [4:0] tmp_2522_reg_1576;
reg    ap_block_pp0_stage0_subdone;
reg   [6:0] ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4;
reg   [31:0] ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4;
reg   [31:0] ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4;
reg   [31:0] ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4;
reg   [31:0] ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4;
wire   [31:0] iterationCnt_i_3_fu_1088_p3;
wire   [31:0] ap_phi_reg_pp0_iter1_iterationCnt_i_5_i_i_reg_337;
wire   [31:0] iterationCnt_i_1_fu_580_p3;
wire   [31:0] ap_phi_reg_pp0_iter1_iterationCnt_k_3_i_i_reg_354;
wire   [31:0] iterationCnt_k_1_fu_589_p3;
wire   [31:0] iterationCnt_j_1_fu_1097_p3;
wire   [31:0] ap_phi_reg_pp0_iter1_iterationCnt_j_3_i_i_reg_372;
wire   [31:0] ap_phi_reg_pp0_iter1_iterationCnt_l_2_i_i_reg_390;
wire   [31:0] iterationCnt_l_fu_1065_p2;
wire   [75:0] tmp_V_95_fu_1106_p21;
reg    ap_block_pp0_stage0_01001;
wire   [75:0] tmp_V_97_fu_1199_p21;
wire   [75:0] tmp_V_1_fu_1154_p21;
wire   [75:0] tmp_V_2_fu_1243_p21;
reg   [75:0] tmp_V_fu_98;
reg   [75:0] tmp_V_67_fu_102;
reg   [75:0] tmp_V_68_fu_106;
reg   [75:0] tmp_V_69_fu_110;
reg   [75:0] tmp_V_70_fu_114;
reg   [75:0] tmp_V_71_fu_118;
reg   [75:0] tmp_V_72_fu_122;
reg   [75:0] tmp_V_73_fu_126;
reg   [75:0] tmp_V_74_fu_130;
reg   [75:0] tmp_V_75_fu_134;
reg   [75:0] tmp_V_76_fu_138;
reg   [75:0] tmp_V_77_fu_142;
reg   [75:0] tmp_V_78_fu_146;
reg   [75:0] tmp_V_79_fu_150;
reg   [75:0] tmp_V_80_fu_154;
reg   [75:0] tmp_V_81_fu_158;
reg   [75:0] tmp_V_82_fu_162;
reg   [75:0] tmp_V_83_fu_166;
reg   [75:0] tmp_V_84_fu_170;
reg   [75:0] tmp_V_85_fu_174;
reg   [75:0] tmp_V_86_fu_178;
reg   [75:0] tmp_V_87_fu_182;
reg   [75:0] tmp_V_88_fu_186;
reg   [75:0] tmp_V_89_fu_190;
reg   [75:0] tmp_V_90_fu_194;
reg   [75:0] tmp_V_91_fu_198;
reg   [75:0] tagBlockCol_18_V_2_fu_202;
wire   [75:0] tagBlockCol_18_V_fu_781_p3;
reg   [75:0] tagBlockCol_18_V_3_fu_206;
wire   [75:0] tagBlockCol_18_V_1_fu_797_p3;
reg   [75:0] tagBlockCol_18_V_5_fu_210;
wire   [75:0] tagBlockCol_18_V_4_fu_821_p3;
reg   [75:0] tagBlockCol_18_V_7_fu_214;
wire   [75:0] tagBlockCol_18_V_6_fu_837_p3;
reg   [75:0] tagBlockCol_18_V_10_fu_218;
wire   [75:0] tagBlockCol_18_V_9_fu_853_p3;
reg   [75:0] tagBlockCol_18_V_12_fu_222;
wire   [75:0] tagBlockCol_18_V_14_fu_861_p3;
reg   [75:0] refBlockCol_18_V_2_fu_226;
wire   [75:0] refBlockCol_18_V_fu_685_p3;
reg   [75:0] refBlockCol_18_V_3_fu_230;
wire   [75:0] refBlockCol_18_V_1_fu_701_p3;
reg   [75:0] refBlockCol_18_V_5_fu_234;
wire   [75:0] refBlockCol_18_V_4_fu_725_p3;
reg   [75:0] refBlockCol_18_V_7_fu_238;
wire   [75:0] refBlockCol_18_V_6_fu_741_p3;
reg   [75:0] refBlockCol_18_V_10_fu_242;
wire   [75:0] refBlockCol_18_V_9_fu_757_p3;
reg   [75:0] refBlockCol_18_V_12_fu_246;
wire   [75:0] refBlockCol_18_V_14_fu_765_p3;
wire   [31:0] iterationCnt_k_fu_568_p2;
wire   [0:0] tmp_1063_i_fu_574_p2;
wire   [31:0] grp_fu_408_p2;
wire   [0:0] sel_tmp4_fu_654_p2;
wire   [0:0] sel_tmp3_fu_649_p2;
wire   [0:0] sel_tmp2_fu_644_p2;
wire   [0:0] sel_tmp1_fu_639_p2;
wire   [0:0] sel_tmp_fu_634_p2;
wire   [0:0] or_cond_fu_659_p2;
wire   [0:0] or_cond1_fu_665_p2;
wire   [0:0] or_cond2_fu_679_p2;
wire   [75:0] newSel_fu_671_p3;
wire   [75:0] newSel2_fu_693_p3;
wire   [75:0] newSel4_fu_709_p3;
wire   [75:0] newSel5_fu_717_p3;
wire   [75:0] newSel7_fu_733_p3;
wire   [75:0] refBlockCol_18_V_8_fu_749_p3;
wire   [75:0] newSel9_fu_773_p3;
wire   [75:0] newSel1_fu_789_p3;
wire   [75:0] newSel3_fu_805_p3;
wire   [75:0] newSel6_fu_813_p3;
wire   [75:0] newSel8_fu_829_p3;
wire   [75:0] tagBlockCol_18_V_8_fu_845_p3;
wire   [31:0] iterationCnt_j_fu_1076_p2;
wire   [0:0] tmp_1065_i_fu_1082_p2;
wire   [4:0] tmp_V_1_fu_1154_p20;
wire    ap_CS_fsm_state5;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

EVABMOFStreamWithThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 76 ),
    .din1_WIDTH( 76 ),
    .din2_WIDTH( 76 ),
    .din3_WIDTH( 76 ),
    .din4_WIDTH( 76 ),
    .din5_WIDTH( 76 ),
    .din6_WIDTH( 76 ),
    .din7_WIDTH( 76 ),
    .din8_WIDTH( 76 ),
    .din9_WIDTH( 76 ),
    .din10_WIDTH( 76 ),
    .din11_WIDTH( 76 ),
    .din12_WIDTH( 76 ),
    .din13_WIDTH( 76 ),
    .din14_WIDTH( 76 ),
    .din15_WIDTH( 76 ),
    .din16_WIDTH( 76 ),
    .din17_WIDTH( 76 ),
    .din18_WIDTH( 76 ),
    .din19_WIDTH( 5 ),
    .dout_WIDTH( 76 ))
EVABMOFStreamWithThq_U185(
    .din0(tmp_V_91_fu_198),
    .din1(tmp_V_90_fu_194),
    .din2(tmp_V_89_fu_190),
    .din3(tmp_V_88_fu_186),
    .din4(tmp_V_87_fu_182),
    .din5(tmp_V_86_fu_178),
    .din6(tmp_V_85_fu_174),
    .din7(tmp_V_84_fu_170),
    .din8(tmp_V_83_fu_166),
    .din9(tmp_V_82_fu_162),
    .din10(tmp_V_81_fu_158),
    .din11(tmp_V_80_fu_154),
    .din12(tmp_V_79_fu_150),
    .din13(refBlockCol_18_V_12_fu_246),
    .din14(refBlockCol_18_V_10_fu_242),
    .din15(refBlockCol_18_V_7_fu_238),
    .din16(refBlockCol_18_V_5_fu_234),
    .din17(refBlockCol_18_V_3_fu_230),
    .din18(refBlockCol_18_V_2_fu_226),
    .din19(tmp_2520_reg_1561),
    .dout(tmp_V_95_fu_1106_p21)
);

EVABMOFStreamWithThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 76 ),
    .din1_WIDTH( 76 ),
    .din2_WIDTH( 76 ),
    .din3_WIDTH( 76 ),
    .din4_WIDTH( 76 ),
    .din5_WIDTH( 76 ),
    .din6_WIDTH( 76 ),
    .din7_WIDTH( 76 ),
    .din8_WIDTH( 76 ),
    .din9_WIDTH( 76 ),
    .din10_WIDTH( 76 ),
    .din11_WIDTH( 76 ),
    .din12_WIDTH( 76 ),
    .din13_WIDTH( 76 ),
    .din14_WIDTH( 76 ),
    .din15_WIDTH( 76 ),
    .din16_WIDTH( 76 ),
    .din17_WIDTH( 76 ),
    .din18_WIDTH( 76 ),
    .din19_WIDTH( 5 ),
    .dout_WIDTH( 76 ))
EVABMOFStreamWithThq_U186(
    .din0(tmp_V_78_fu_146),
    .din1(tmp_V_77_fu_142),
    .din2(tmp_V_76_fu_138),
    .din3(tmp_V_75_fu_134),
    .din4(tmp_V_74_fu_130),
    .din5(tmp_V_73_fu_126),
    .din6(tmp_V_72_fu_122),
    .din7(tmp_V_71_fu_118),
    .din8(tmp_V_70_fu_114),
    .din9(tmp_V_69_fu_110),
    .din10(tmp_V_68_fu_106),
    .din11(tmp_V_67_fu_102),
    .din12(tmp_V_fu_98),
    .din13(tagBlockCol_18_V_12_fu_222),
    .din14(tagBlockCol_18_V_10_fu_218),
    .din15(tagBlockCol_18_V_7_fu_214),
    .din16(tagBlockCol_18_V_5_fu_210),
    .din17(tagBlockCol_18_V_3_fu_206),
    .din18(tagBlockCol_18_V_2_fu_202),
    .din19(tmp_V_1_fu_1154_p20),
    .dout(tmp_V_1_fu_1154_p21)
);

EVABMOFStreamWithThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 76 ),
    .din1_WIDTH( 76 ),
    .din2_WIDTH( 76 ),
    .din3_WIDTH( 76 ),
    .din4_WIDTH( 76 ),
    .din5_WIDTH( 76 ),
    .din6_WIDTH( 76 ),
    .din7_WIDTH( 76 ),
    .din8_WIDTH( 76 ),
    .din9_WIDTH( 76 ),
    .din10_WIDTH( 76 ),
    .din11_WIDTH( 76 ),
    .din12_WIDTH( 76 ),
    .din13_WIDTH( 76 ),
    .din14_WIDTH( 76 ),
    .din15_WIDTH( 76 ),
    .din16_WIDTH( 76 ),
    .din17_WIDTH( 76 ),
    .din18_WIDTH( 76 ),
    .din19_WIDTH( 5 ),
    .dout_WIDTH( 76 ))
EVABMOFStreamWithThq_U187(
    .din0(tmp_V_91_fu_198),
    .din1(tmp_V_90_fu_194),
    .din2(tmp_V_89_fu_190),
    .din3(tmp_V_88_fu_186),
    .din4(tmp_V_87_fu_182),
    .din5(tmp_V_86_fu_178),
    .din6(tmp_V_85_fu_174),
    .din7(tmp_V_84_fu_170),
    .din8(tmp_V_83_fu_166),
    .din9(tmp_V_82_fu_162),
    .din10(tmp_V_81_fu_158),
    .din11(tmp_V_80_fu_154),
    .din12(tmp_V_79_fu_150),
    .din13(refBlockCol_18_V_12_fu_246),
    .din14(refBlockCol_18_V_10_fu_242),
    .din15(refBlockCol_18_V_7_fu_238),
    .din16(refBlockCol_18_V_5_fu_234),
    .din17(refBlockCol_18_V_3_fu_230),
    .din18(refBlockCol_18_V_2_fu_226),
    .din19(tmp_2522_reg_1576),
    .dout(tmp_V_97_fu_1199_p21)
);

EVABMOFStreamWithThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 76 ),
    .din1_WIDTH( 76 ),
    .din2_WIDTH( 76 ),
    .din3_WIDTH( 76 ),
    .din4_WIDTH( 76 ),
    .din5_WIDTH( 76 ),
    .din6_WIDTH( 76 ),
    .din7_WIDTH( 76 ),
    .din8_WIDTH( 76 ),
    .din9_WIDTH( 76 ),
    .din10_WIDTH( 76 ),
    .din11_WIDTH( 76 ),
    .din12_WIDTH( 76 ),
    .din13_WIDTH( 76 ),
    .din14_WIDTH( 76 ),
    .din15_WIDTH( 76 ),
    .din16_WIDTH( 76 ),
    .din17_WIDTH( 76 ),
    .din18_WIDTH( 76 ),
    .din19_WIDTH( 5 ),
    .dout_WIDTH( 76 ))
EVABMOFStreamWithThq_U188(
    .din0(tmp_V_78_fu_146),
    .din1(tmp_V_77_fu_142),
    .din2(tmp_V_76_fu_138),
    .din3(tmp_V_75_fu_134),
    .din4(tmp_V_74_fu_130),
    .din5(tmp_V_73_fu_126),
    .din6(tmp_V_72_fu_122),
    .din7(tmp_V_71_fu_118),
    .din8(tmp_V_70_fu_114),
    .din9(tmp_V_69_fu_110),
    .din10(tmp_V_68_fu_106),
    .din11(tmp_V_67_fu_102),
    .din12(tmp_V_fu_98),
    .din13(tagBlockCol_18_V_12_fu_222),
    .din14(tagBlockCol_18_V_10_fu_218),
    .din15(tagBlockCol_18_V_7_fu_214),
    .din16(tagBlockCol_18_V_5_fu_210),
    .din17(tagBlockCol_18_V_3_fu_206),
    .din18(tagBlockCol_18_V_2_fu_202),
    .din19(tmp_2522_reg_1576),
    .dout(tmp_V_2_fu_1243_p21)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond229_i_i_fu_554_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond229_i_i_reg_1557_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_i_0_i_i_reg_326 <= iterationCnt_i_5_i_i_reg_337;
    end else if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        iterationCnt_i_0_i_i_reg_326 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1062_i_reg_1540 == 1'd0) & (tmp_i_119_reg_1531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_i_5_i_i_reg_337 <= iterationCnt_i_1_fu_580_p3;
    end else if ((((tmp_1062_i_reg_1540 == 1'd1) & (tmp_i_119_reg_1531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_1064_i_fu_1059_p2 == 1'd0) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        iterationCnt_i_5_i_i_reg_337 <= ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4;
    end else if (((tmp_1064_i_fu_1059_p2 == 1'd1) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_i_5_i_i_reg_337 <= iterationCnt_i_3_fu_1088_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_i_5_i_i_reg_337 <= ap_phi_reg_pp0_iter1_iterationCnt_i_5_i_i_reg_337;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond229_i_i_reg_1557_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_j_0_i_i_reg_304 <= iterationCnt_j_3_i_i_reg_372;
    end else if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        iterationCnt_j_0_i_i_reg_304 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_1062_i_reg_1540 == 1'd1) & (tmp_i_119_reg_1531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_1062_i_reg_1540 == 1'd0) & (tmp_i_119_reg_1531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_1064_i_fu_1059_p2 == 1'd0) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        iterationCnt_j_3_i_i_reg_372 <= ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4;
    end else if (((tmp_1064_i_fu_1059_p2 == 1'd1) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_j_3_i_i_reg_372 <= iterationCnt_j_1_fu_1097_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_j_3_i_i_reg_372 <= ap_phi_reg_pp0_iter1_iterationCnt_j_3_i_i_reg_372;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond229_i_i_reg_1557_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_k_0_i_i_reg_315 <= iterationCnt_k_3_i_i_reg_354;
    end else if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        iterationCnt_k_0_i_i_reg_315 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1062_i_reg_1540 == 1'd0) & (tmp_i_119_reg_1531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_k_3_i_i_reg_354 <= iterationCnt_k_1_fu_589_p3;
    end else if ((((tmp_1062_i_reg_1540 == 1'd1) & (tmp_i_119_reg_1531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_1064_i_fu_1059_p2 == 1'd0) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_1064_i_fu_1059_p2 == 1'd1) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        iterationCnt_k_3_i_i_reg_354 <= ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_k_3_i_i_reg_354 <= ap_phi_reg_pp0_iter1_iterationCnt_k_3_i_i_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond229_i_i_reg_1557_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_l_0_i_i_reg_293 <= iterationCnt_l_2_i_i_reg_390;
    end else if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        iterationCnt_l_0_i_i_reg_293 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_1062_i_reg_1540 == 1'd1) & (tmp_i_119_reg_1531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_1062_i_reg_1540 == 1'd0) & (tmp_i_119_reg_1531 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        iterationCnt_l_2_i_i_reg_390 <= ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4;
    end else if (((tmp_1064_i_fu_1059_p2 == 1'd0) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_l_2_i_i_reg_390 <= iterationCnt_l_fu_1065_p2;
    end else if (((tmp_1064_i_fu_1059_p2 == 1'd1) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_l_2_i_i_reg_390 <= 32'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iterationCnt_l_2_i_i_reg_390 <= ap_phi_reg_pp0_iter1_iterationCnt_l_2_i_i_reg_390;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond229_i_i_reg_1557 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        xOffSet_0_i_i_reg_282 <= xOffSet_reg_1535;
    end else if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        xOffSet_0_i_i_reg_282 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond229_i_i_reg_1557 <= exitcond229_i_i_fu_554_p2;
        exitcond229_i_i_reg_1557_pp0_iter1_reg <= exitcond229_i_i_reg_1557;
        tmp_1062_i_reg_1540_pp0_iter1_reg <= tmp_1062_i_reg_1540;
        tmp_i_119_reg_1531 <= tmp_i_119_fu_528_p2;
        tmp_i_119_reg_1531_pp0_iter1_reg <= tmp_i_119_reg_1531;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op120_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        refBlockCol_18_V_10_fu_242 <= refBlockCol_18_V_9_fu_757_p3;
        refBlockCol_18_V_12_fu_246 <= refBlockCol_18_V_14_fu_765_p3;
        refBlockCol_18_V_2_fu_226 <= refBlockCol_18_V_fu_685_p3;
        refBlockCol_18_V_3_fu_230 <= refBlockCol_18_V_1_fu_701_p3;
        refBlockCol_18_V_5_fu_234 <= refBlockCol_18_V_4_fu_725_p3;
        refBlockCol_18_V_7_fu_238 <= refBlockCol_18_V_6_fu_741_p3;
        tagBlockCol_18_V_10_fu_218 <= tagBlockCol_18_V_9_fu_853_p3;
        tagBlockCol_18_V_12_fu_222 <= tagBlockCol_18_V_14_fu_861_p3;
        tagBlockCol_18_V_2_fu_202 <= tagBlockCol_18_V_fu_781_p3;
        tagBlockCol_18_V_3_fu_206 <= tagBlockCol_18_V_1_fu_797_p3;
        tagBlockCol_18_V_5_fu_210 <= tagBlockCol_18_V_4_fu_821_p3;
        tagBlockCol_18_V_7_fu_214 <= tagBlockCol_18_V_6_fu_837_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1062_i_reg_1540 <= tmp_1062_i_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1064_i_reg_1572 <= tmp_1064_i_fu_1059_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_fu_528_p2 == 1'd0) & (tmp_1062_i_fu_540_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2519_reg_1544 <= tmp_2519_fu_546_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1062_i_reg_1540 == 1'd0) & (tmp_i_119_reg_1531 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2520_reg_1561 <= tmp_2520_fu_560_p1;
        tmp_2521_reg_1567 <= tmp_2521_fu_564_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1064_i_fu_1059_p2 == 1'd1) & (tmp_i_119_reg_1531 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2522_reg_1576 <= tmp_2522_fu_1072_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_67_fu_102 <= tagSingleStreamOut_V_V_dout;
        tmp_V_80_fu_154 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_68_fu_106 <= tagSingleStreamOut_V_V_dout;
        tmp_V_81_fu_158 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_69_fu_110 <= tagSingleStreamOut_V_V_dout;
        tmp_V_82_fu_162 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_70_fu_114 <= tagSingleStreamOut_V_V_dout;
        tmp_V_83_fu_166 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_71_fu_118 <= tagSingleStreamOut_V_V_dout;
        tmp_V_84_fu_170 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_72_fu_122 <= tagSingleStreamOut_V_V_dout;
        tmp_V_85_fu_174 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_73_fu_126 <= tagSingleStreamOut_V_V_dout;
        tmp_V_86_fu_178 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_74_fu_130 <= tagSingleStreamOut_V_V_dout;
        tmp_V_87_fu_182 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_75_fu_134 <= tagSingleStreamOut_V_V_dout;
        tmp_V_88_fu_186 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_76_fu_138 <= tagSingleStreamOut_V_V_dout;
        tmp_V_89_fu_190 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_77_fu_142 <= tagSingleStreamOut_V_V_dout;
        tmp_V_90_fu_194 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1553 == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_78_fu_146 <= tagSingleStreamOut_V_V_dout;
        tmp_V_91_fu_198 <= refSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_reg_1553 == 5'd11) & ~(tmp_reg_1553 == 5'd10) & ~(tmp_reg_1553 == 5'd9) & ~(tmp_reg_1553 == 5'd8) & ~(tmp_reg_1553 == 5'd7) & ~(tmp_reg_1553 == 5'd6) & ~(tmp_reg_1553 == 5'd5) & ~(tmp_reg_1553 == 5'd4) & ~(tmp_reg_1553 == 5'd3) & ~(tmp_reg_1553 == 5'd2) & ~(tmp_reg_1553 == 5'd1) & ~(tmp_reg_1553 == 5'd0) & (tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_79_fu_150 <= refSingleStreamOut_V_V_dout;
        tmp_V_fu_98 <= tagSingleStreamOut_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_119_fu_528_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1553 <= tmp_fu_550_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        xOffSet_reg_1535 <= xOffSet_fu_534_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond229_i_i_reg_1557_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4 = iterationCnt_i_5_i_i_reg_337;
    end else begin
        ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4 = iterationCnt_i_0_i_i_reg_326;
    end
end

always @ (*) begin
    if (((exitcond229_i_i_reg_1557_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4 = iterationCnt_j_3_i_i_reg_372;
    end else begin
        ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4 = iterationCnt_j_0_i_i_reg_304;
    end
end

always @ (*) begin
    if (((exitcond229_i_i_reg_1557_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4 = iterationCnt_k_3_i_i_reg_354;
    end else begin
        ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4 = iterationCnt_k_0_i_i_reg_315;
    end
end

always @ (*) begin
    if (((exitcond229_i_i_reg_1557_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4 = iterationCnt_l_2_i_i_reg_390;
    end else begin
        ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4 = iterationCnt_l_0_i_i_reg_293;
    end
end

always @ (*) begin
    if (((exitcond229_i_i_reg_1557 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 = xOffSet_reg_1535;
    end else begin
        ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 = xOffSet_0_i_i_reg_282;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1062_i_reg_1540_pp0_iter1_reg == 1'd0) & (tmp_i_119_reg_1531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_1064_i_reg_1572 == 1'd1) & (tmp_i_119_reg_1531_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        refNPCStreamOut_V_V_blk_n = refNPCStreamOut_V_V_full_n;
    end else begin
        refNPCStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op297_write_state4 == 1'b1)) begin
            refNPCStreamOut_V_V_din = tmp_V_97_fu_1199_p21;
        end else if ((ap_predicate_op255_write_state4 == 1'b1)) begin
            refNPCStreamOut_V_V_din = tmp_V_95_fu_1106_p21;
        end else begin
            refNPCStreamOut_V_V_din = 'bx;
        end
    end else begin
        refNPCStreamOut_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op297_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op255_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        refNPCStreamOut_V_V_write = 1'b1;
    end else begin
        refNPCStreamOut_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1062_i_reg_1540 == 1'd1) & (tmp_i_119_reg_1531 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_i_119_reg_1531 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        refSingleStreamOut_V_V_blk_n = refSingleStreamOut_V_V_empty_n;
    end else begin
        refSingleStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op120_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        refSingleStreamOut_V_V_read = 1'b1;
    end else begin
        refSingleStreamOut_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        select_V_blk_n = select_V_empty_n;
    end else begin
        select_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        select_V_read = 1'b1;
    end else begin
        select_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1062_i_reg_1540_pp0_iter1_reg == 1'd0) & (tmp_i_119_reg_1531_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_1064_i_reg_1572 == 1'd1) & (tmp_i_119_reg_1531_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tagNPCStreamOut_V_V_blk_n = tagNPCStreamOut_V_V_full_n;
    end else begin
        tagNPCStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op297_write_state4 == 1'b1)) begin
            tagNPCStreamOut_V_V_din = tmp_V_2_fu_1243_p21;
        end else if ((ap_predicate_op255_write_state4 == 1'b1)) begin
            tagNPCStreamOut_V_V_din = tmp_V_1_fu_1154_p21;
        end else begin
            tagNPCStreamOut_V_V_din = 'bx;
        end
    end else begin
        tagNPCStreamOut_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op297_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op255_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tagNPCStreamOut_V_V_write = 1'b1;
    end else begin
        tagNPCStreamOut_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_1062_i_reg_1540 == 1'd1) & (tmp_i_119_reg_1531 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_i_119_reg_1531 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tagSingleStreamOut_V_V_blk_n = tagSingleStreamOut_V_V_empty_n;
    end else begin
        tagSingleStreamOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((tmp_i_119_reg_1531 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op120_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tagSingleStreamOut_V_V_read = 1'b1;
    end else begin
        tagSingleStreamOut_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (select_V_read_read_fu_250_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((tagNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op297_write_state4 == 1'b1)) | ((tagNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op255_write_state4 == 1'b1)) | ((refNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op297_write_state4 == 1'b1)) | ((refNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op255_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_i_119_reg_1531 == 1'd1) & (tagSingleStreamOut_V_V_empty_n == 1'b0)) | ((tmp_i_119_reg_1531 == 1'd1) & (refSingleStreamOut_V_V_empty_n == 1'b0)) | ((tagSingleStreamOut_V_V_empty_n == 1'b0) & (ap_predicate_op120_read_state3 == 1'b1)) | ((refSingleStreamOut_V_V_empty_n == 1'b0) & (ap_predicate_op120_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((tagNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op297_write_state4 == 1'b1)) | ((tagNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op255_write_state4 == 1'b1)) | ((refNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op297_write_state4 == 1'b1)) | ((refNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op255_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_i_119_reg_1531 == 1'd1) & (tagSingleStreamOut_V_V_empty_n == 1'b0)) | ((tmp_i_119_reg_1531 == 1'd1) & (refSingleStreamOut_V_V_empty_n == 1'b0)) | ((tagSingleStreamOut_V_V_empty_n == 1'b0) & (ap_predicate_op120_read_state3 == 1'b1)) | ((refSingleStreamOut_V_V_empty_n == 1'b0) & (ap_predicate_op120_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (((tagNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op297_write_state4 == 1'b1)) | ((tagNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op255_write_state4 == 1'b1)) | ((refNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op297_write_state4 == 1'b1)) | ((refNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op255_write_state4 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tmp_i_119_reg_1531 == 1'd1) & (tagSingleStreamOut_V_V_empty_n == 1'b0)) | ((tmp_i_119_reg_1531 == 1'd1) & (refSingleStreamOut_V_V_empty_n == 1'b0)) | ((tagSingleStreamOut_V_V_empty_n == 1'b0) & (ap_predicate_op120_read_state3 == 1'b1)) | ((refSingleStreamOut_V_V_empty_n == 1'b0) & (ap_predicate_op120_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (select_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((tmp_i_119_reg_1531 == 1'd1) & (tagSingleStreamOut_V_V_empty_n == 1'b0)) | ((tmp_i_119_reg_1531 == 1'd1) & (refSingleStreamOut_V_V_empty_n == 1'b0)) | ((tagSingleStreamOut_V_V_empty_n == 1'b0) & (ap_predicate_op120_read_state3 == 1'b1)) | ((refSingleStreamOut_V_V_empty_n == 1'b0) & (ap_predicate_op120_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((tagNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op297_write_state4 == 1'b1)) | ((tagNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op255_write_state4 == 1'b1)) | ((refNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op297_write_state4 == 1'b1)) | ((refNPCStreamOut_V_V_full_n == 1'b0) & (ap_predicate_op255_write_state4 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_iterationCnt_i_5_i_i_reg_337 = 'bx;

assign ap_phi_reg_pp0_iter1_iterationCnt_j_3_i_i_reg_372 = 'bx;

assign ap_phi_reg_pp0_iter1_iterationCnt_k_3_i_i_reg_354 = 'bx;

assign ap_phi_reg_pp0_iter1_iterationCnt_l_2_i_i_reg_390 = 'bx;

always @ (*) begin
    ap_predicate_op120_read_state3 = ((tmp_1062_i_reg_1540 == 1'd1) & (tmp_i_119_reg_1531 == 1'd0));
end

always @ (*) begin
    ap_predicate_op255_write_state4 = ((tmp_1062_i_reg_1540_pp0_iter1_reg == 1'd0) & (tmp_i_119_reg_1531_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op297_write_state4 = ((tmp_1064_i_reg_1572 == 1'd1) & (tmp_i_119_reg_1531_pp0_iter1_reg == 1'd1));
end

assign exitcond229_i_i_fu_554_p2 = ((ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 == 7'd96) ? 1'b1 : 1'b0);

assign grp_fu_408_p2 = (32'd1 + ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4);

assign iterationCnt_i_1_fu_580_p3 = ((tmp_1063_i_fu_574_p2[0:0] === 1'b1) ? grp_fu_408_p2 : ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4);

assign iterationCnt_i_3_fu_1088_p3 = ((tmp_1065_i_fu_1082_p2[0:0] === 1'b1) ? grp_fu_408_p2 : ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4);

assign iterationCnt_j_1_fu_1097_p3 = ((tmp_1065_i_fu_1082_p2[0:0] === 1'b1) ? 32'd0 : iterationCnt_j_fu_1076_p2);

assign iterationCnt_j_fu_1076_p2 = (32'd1 + ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4);

assign iterationCnt_k_1_fu_589_p3 = ((tmp_1063_i_fu_574_p2[0:0] === 1'b1) ? 32'd0 : iterationCnt_k_fu_568_p2);

assign iterationCnt_k_fu_568_p2 = (32'd1 + ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4);

assign iterationCnt_l_fu_1065_p2 = (ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4 + 32'd1);

assign newSel1_fu_789_p3 = ((sel_tmp_fu_634_p2[0:0] === 1'b1) ? tagSingleStreamOut_V_V_dout : tagBlockCol_18_V_3_fu_206);

assign newSel2_fu_693_p3 = ((sel_tmp_fu_634_p2[0:0] === 1'b1) ? refSingleStreamOut_V_V_dout : refBlockCol_18_V_3_fu_230);

assign newSel3_fu_805_p3 = ((sel_tmp2_fu_644_p2[0:0] === 1'b1) ? tagBlockCol_18_V_5_fu_210 : tagSingleStreamOut_V_V_dout);

assign newSel4_fu_709_p3 = ((sel_tmp2_fu_644_p2[0:0] === 1'b1) ? refBlockCol_18_V_5_fu_234 : refSingleStreamOut_V_V_dout);

assign newSel5_fu_717_p3 = ((or_cond_fu_659_p2[0:0] === 1'b1) ? refBlockCol_18_V_5_fu_234 : newSel4_fu_709_p3);

assign newSel6_fu_813_p3 = ((or_cond_fu_659_p2[0:0] === 1'b1) ? tagBlockCol_18_V_5_fu_210 : newSel3_fu_805_p3);

assign newSel7_fu_733_p3 = ((sel_tmp2_fu_644_p2[0:0] === 1'b1) ? refSingleStreamOut_V_V_dout : refBlockCol_18_V_7_fu_238);

assign newSel8_fu_829_p3 = ((sel_tmp2_fu_644_p2[0:0] === 1'b1) ? tagSingleStreamOut_V_V_dout : tagBlockCol_18_V_7_fu_214);

assign newSel9_fu_773_p3 = ((sel_tmp_fu_634_p2[0:0] === 1'b1) ? tagBlockCol_18_V_2_fu_202 : tagSingleStreamOut_V_V_dout);

assign newSel_fu_671_p3 = ((sel_tmp_fu_634_p2[0:0] === 1'b1) ? refBlockCol_18_V_2_fu_226 : refSingleStreamOut_V_V_dout);

assign or_cond1_fu_665_p2 = (sel_tmp2_fu_644_p2 | sel_tmp1_fu_639_p2);

assign or_cond2_fu_679_p2 = (or_cond_fu_659_p2 | or_cond1_fu_665_p2);

assign or_cond_fu_659_p2 = (sel_tmp4_fu_654_p2 | sel_tmp3_fu_649_p2);

assign refBlockCol_18_V_14_fu_765_p3 = ((sel_tmp4_fu_654_p2[0:0] === 1'b1) ? refSingleStreamOut_V_V_dout : refBlockCol_18_V_12_fu_246);

assign refBlockCol_18_V_1_fu_701_p3 = ((or_cond2_fu_679_p2[0:0] === 1'b1) ? refBlockCol_18_V_3_fu_230 : newSel2_fu_693_p3);

assign refBlockCol_18_V_4_fu_725_p3 = ((or_cond2_fu_679_p2[0:0] === 1'b1) ? newSel5_fu_717_p3 : refBlockCol_18_V_5_fu_234);

assign refBlockCol_18_V_6_fu_741_p3 = ((or_cond_fu_659_p2[0:0] === 1'b1) ? refBlockCol_18_V_7_fu_238 : newSel7_fu_733_p3);

assign refBlockCol_18_V_8_fu_749_p3 = ((sel_tmp3_fu_649_p2[0:0] === 1'b1) ? refSingleStreamOut_V_V_dout : refBlockCol_18_V_10_fu_242);

assign refBlockCol_18_V_9_fu_757_p3 = ((sel_tmp4_fu_654_p2[0:0] === 1'b1) ? refBlockCol_18_V_10_fu_242 : refBlockCol_18_V_8_fu_749_p3);

assign refBlockCol_18_V_fu_685_p3 = ((or_cond2_fu_679_p2[0:0] === 1'b1) ? refBlockCol_18_V_2_fu_226 : newSel_fu_671_p3);

assign sel_tmp1_fu_639_p2 = ((tmp_2519_reg_1544 == 5'd16) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_644_p2 = ((tmp_2519_reg_1544 == 5'd15) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_649_p2 = ((tmp_2519_reg_1544 == 5'd14) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_654_p2 = ((tmp_2519_reg_1544 == 5'd13) ? 1'b1 : 1'b0);

assign sel_tmp_fu_634_p2 = ((tmp_2519_reg_1544 == 5'd17) ? 1'b1 : 1'b0);

assign select_V_read_read_fu_250_p2 = select_V_dout;

assign tagBlockCol_18_V_14_fu_861_p3 = ((sel_tmp4_fu_654_p2[0:0] === 1'b1) ? tagSingleStreamOut_V_V_dout : tagBlockCol_18_V_12_fu_222);

assign tagBlockCol_18_V_1_fu_797_p3 = ((or_cond2_fu_679_p2[0:0] === 1'b1) ? tagBlockCol_18_V_3_fu_206 : newSel1_fu_789_p3);

assign tagBlockCol_18_V_4_fu_821_p3 = ((or_cond2_fu_679_p2[0:0] === 1'b1) ? newSel6_fu_813_p3 : tagBlockCol_18_V_5_fu_210);

assign tagBlockCol_18_V_6_fu_837_p3 = ((or_cond_fu_659_p2[0:0] === 1'b1) ? tagBlockCol_18_V_7_fu_214 : newSel8_fu_829_p3);

assign tagBlockCol_18_V_8_fu_845_p3 = ((sel_tmp3_fu_649_p2[0:0] === 1'b1) ? tagSingleStreamOut_V_V_dout : tagBlockCol_18_V_10_fu_218);

assign tagBlockCol_18_V_9_fu_853_p3 = ((sel_tmp4_fu_654_p2[0:0] === 1'b1) ? tagBlockCol_18_V_10_fu_218 : tagBlockCol_18_V_8_fu_845_p3);

assign tagBlockCol_18_V_fu_781_p3 = ((or_cond2_fu_679_p2[0:0] === 1'b1) ? tagBlockCol_18_V_2_fu_202 : newSel9_fu_773_p3);

assign tmp_1062_i_fu_540_p2 = ((ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 < 7'd19) ? 1'b1 : 1'b0);

assign tmp_1063_i_fu_574_p2 = (($signed(iterationCnt_k_fu_568_p2) > $signed(32'd12)) ? 1'b1 : 1'b0);

assign tmp_1064_i_fu_1059_p2 = ((ap_phi_mux_iterationCnt_l_0_i_i_phi_fu_297_p4 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_1065_i_fu_1082_p2 = (($signed(iterationCnt_j_fu_1076_p2) > $signed(32'd12)) ? 1'b1 : 1'b0);

assign tmp_2519_fu_546_p1 = ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4[4:0];

assign tmp_2520_fu_560_p1 = ap_phi_mux_iterationCnt_k_0_i_i_phi_fu_319_p4[4:0];

assign tmp_2521_fu_564_p1 = ap_phi_mux_iterationCnt_i_0_i_i_phi_fu_330_p4[4:0];

assign tmp_2522_fu_1072_p1 = ap_phi_mux_iterationCnt_j_0_i_i_phi_fu_308_p4[4:0];

assign tmp_V_1_fu_1154_p20 = (tmp_2520_reg_1561 + tmp_2521_reg_1567);

assign tmp_fu_550_p1 = ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4[4:0];

assign tmp_i_119_fu_528_p2 = ((ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 < 7'd13) ? 1'b1 : 1'b0);

assign xOffSet_fu_534_p2 = (ap_phi_mux_xOffSet_0_i_i_phi_fu_286_p4 + 7'd1);

endmodule //reOrderStreamScale1W
