<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames modules/javafx.web/src/main/native/Source/JavaScriptCore/b3/air/AirArg.cpp</title>
    <link rel="stylesheet" href="../../../../../../../../../style.css" />
    <script type="text/javascript" src="../../../../../../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>  1 /*
  2  * Copyright (C) 2015-2017 Apple Inc. All rights reserved.
  3  *
  4  * Redistribution and use in source and binary forms, with or without
  5  * modification, are permitted provided that the following conditions
  6  * are met:
  7  * 1. Redistributions of source code must retain the above copyright
  8  *    notice, this list of conditions and the following disclaimer.
  9  * 2. Redistributions in binary form must reproduce the above copyright
 10  *    notice, this list of conditions and the following disclaimer in the
 11  *    documentation and/or other materials provided with the distribution.
 12  *
 13  * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS&#39;&#39; AND ANY
 14  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 15  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 16  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR
 17  * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 18  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 19  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 20  * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
 21  * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 22  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 23  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 24  */
 25 
 26 #include &quot;config.h&quot;
 27 #include &quot;AirArg.h&quot;
 28 
 29 #if ENABLE(B3_JIT)
 30 
 31 #include &quot;AirSpecial.h&quot;
 32 #include &quot;AirStackSlot.h&quot;
 33 #include &quot;B3Value.h&quot;
 34 #include &quot;FPRInfo.h&quot;
 35 #include &quot;GPRInfo.h&quot;
 36 
 37 #if ASSERT_DISABLED
 38 IGNORE_RETURN_TYPE_WARNINGS_BEGIN
 39 #endif
 40 
 41 namespace JSC { namespace B3 { namespace Air {
 42 
 43 bool Arg::isStackMemory() const
 44 {
 45     switch (kind()) {
 46     case Addr:
 47         return base() == Air::Tmp(GPRInfo::callFrameRegister)
 48             || base() == Air::Tmp(MacroAssembler::stackPointerRegister);
 49     case ExtendedOffsetAddr:
 50     case Stack:
 51     case CallArg:
 52         return true;
 53     default:
 54         return false;
 55     }
 56 }
 57 
 58 bool Arg::isRepresentableAs(Width width, Signedness signedness) const
 59 {
 60     return isRepresentableAs(width, signedness, value());
 61 }
 62 
 63 bool Arg::usesTmp(Air::Tmp tmp) const
 64 {
 65     bool uses = false;
 66     const_cast&lt;Arg*&gt;(this)-&gt;forEachTmpFast(
 67         [&amp;] (Air::Tmp otherTmp) {
 68             if (otherTmp == tmp)
 69                 uses = true;
 70         });
 71     return uses;
 72 }
 73 
<a name="1" id="anc1"></a>




 74 bool Arg::canRepresent(Value* value) const
 75 {
<a name="2" id="anc2"></a><span class="line-modified"> 76     return isBank(bankForType(value-&gt;type()));</span>
 77 }
 78 
 79 bool Arg::isCompatibleBank(const Arg&amp; other) const
 80 {
 81     if (hasBank())
 82         return other.isBank(bank());
 83     if (other.hasBank())
 84         return isBank(other.bank());
 85     return true;
 86 }
 87 
 88 unsigned Arg::jsHash() const
 89 {
 90     unsigned result = static_cast&lt;unsigned&gt;(m_kind);
 91 
 92     switch (m_kind) {
 93     case Invalid:
 94     case Special:
 95         break;
 96     case Tmp:
 97         result += m_base.internalValue();
 98         break;
 99     case Imm:
100     case BitImm:
101     case CallArg:
102     case RelCond:
103     case ResCond:
104     case DoubleCond:
105     case StatusCond:
106     case WidthArg:
107         result += static_cast&lt;unsigned&gt;(m_offset);
108         break;
109     case BigImm:
110     case BitImm64:
111         result += static_cast&lt;unsigned&gt;(m_offset);
112         result += static_cast&lt;unsigned&gt;(m_offset &gt;&gt; 32);
113         break;
114     case SimpleAddr:
115         result += m_base.internalValue();
116         break;
117     case Addr:
118     case ExtendedOffsetAddr:
119         result += m_offset;
120         result += m_base.internalValue();
121         break;
122     case Index:
123         result += static_cast&lt;unsigned&gt;(m_offset);
124         result += m_scale;
125         result += m_base.internalValue();
126         result += m_index.internalValue();
127         break;
128     case Stack:
129         result += static_cast&lt;unsigned&gt;(m_scale);
130         result += stackSlot()-&gt;index();
131         break;
132     }
133 
134     return result;
135 }
136 
137 void Arg::dump(PrintStream&amp; out) const
138 {
139     switch (m_kind) {
140     case Invalid:
141         out.print(&quot;&lt;invalid&gt;&quot;);
142         return;
143     case Tmp:
144         out.print(tmp());
145         return;
146     case Imm:
147         out.print(&quot;$&quot;, m_offset);
148         return;
149     case BigImm:
150         out.printf(&quot;$0x%llx&quot;, static_cast&lt;long long unsigned&gt;(m_offset));
151         return;
152     case BitImm:
153         out.print(&quot;$&quot;, m_offset);
154         return;
155     case BitImm64:
156         out.printf(&quot;$0x%llx&quot;, static_cast&lt;long long unsigned&gt;(m_offset));
157         return;
158     case SimpleAddr:
159         out.print(&quot;(&quot;, base(), &quot;)&quot;);
160         return;
161     case Addr:
162     case ExtendedOffsetAddr:
163         if (offset())
164             out.print(offset());
165         out.print(&quot;(&quot;, base(), &quot;)&quot;);
166         return;
167     case Index:
168         if (offset())
169             out.print(offset());
170         out.print(&quot;(&quot;, base(), &quot;,&quot;, index());
171         if (scale() != 1)
172             out.print(&quot;,&quot;, scale());
173         out.print(&quot;)&quot;);
174         return;
175     case Stack:
176         if (offset())
177             out.print(offset());
178         out.print(&quot;(&quot;, pointerDump(stackSlot()), &quot;)&quot;);
179         return;
180     case CallArg:
181         if (offset())
182             out.print(offset());
183         out.print(&quot;(callArg)&quot;);
184         return;
185     case RelCond:
186         out.print(asRelationalCondition());
187         return;
188     case ResCond:
189         out.print(asResultCondition());
190         return;
191     case DoubleCond:
192         out.print(asDoubleCondition());
193         return;
194     case StatusCond:
195         out.print(asStatusCondition());
196         return;
197     case Special:
198         out.print(pointerDump(special()));
199         return;
200     case WidthArg:
201         out.print(width());
202         return;
203     }
204 
205     RELEASE_ASSERT_NOT_REACHED();
206 }
207 
208 } } } // namespace JSC::B3::Air
209 
210 namespace WTF {
211 
212 using namespace JSC::B3::Air;
213 
214 void printInternal(PrintStream&amp; out, Arg::Kind kind)
215 {
216     switch (kind) {
217     case Arg::Invalid:
218         out.print(&quot;Invalid&quot;);
219         return;
220     case Arg::Tmp:
221         out.print(&quot;Tmp&quot;);
222         return;
223     case Arg::Imm:
224         out.print(&quot;Imm&quot;);
225         return;
226     case Arg::BigImm:
227         out.print(&quot;BigImm&quot;);
228         return;
229     case Arg::BitImm:
230         out.print(&quot;BitImm&quot;);
231         return;
232     case Arg::BitImm64:
233         out.print(&quot;BitImm64&quot;);
234         return;
235     case Arg::SimpleAddr:
236         out.print(&quot;SimpleAddr&quot;);
237         return;
238     case Arg::Addr:
239         out.print(&quot;Addr&quot;);
240         return;
241     case Arg::ExtendedOffsetAddr:
242         out.print(&quot;ExtendedOffsetAddr&quot;);
243         return;
244     case Arg::Stack:
245         out.print(&quot;Stack&quot;);
246         return;
247     case Arg::CallArg:
248         out.print(&quot;CallArg&quot;);
249         return;
250     case Arg::Index:
251         out.print(&quot;Index&quot;);
252         return;
253     case Arg::RelCond:
254         out.print(&quot;RelCond&quot;);
255         return;
256     case Arg::ResCond:
257         out.print(&quot;ResCond&quot;);
258         return;
259     case Arg::DoubleCond:
260         out.print(&quot;DoubleCond&quot;);
261         return;
262     case Arg::StatusCond:
263         out.print(&quot;StatusCond&quot;);
264         return;
265     case Arg::Special:
266         out.print(&quot;Special&quot;);
267         return;
268     case Arg::WidthArg:
269         out.print(&quot;WidthArg&quot;);
270         return;
271     }
272 
273     RELEASE_ASSERT_NOT_REACHED();
274 }
275 
276 void printInternal(PrintStream&amp; out, Arg::Temperature temperature)
277 {
278     switch (temperature) {
279     case Arg::Cold:
280         out.print(&quot;Cold&quot;);
281         return;
282     case Arg::Warm:
283         out.print(&quot;Warm&quot;);
284         return;
285     }
286 
287     RELEASE_ASSERT_NOT_REACHED();
288 }
289 
290 void printInternal(PrintStream&amp; out, Arg::Phase phase)
291 {
292     switch (phase) {
293     case Arg::Early:
294         out.print(&quot;Early&quot;);
295         return;
296     case Arg::Late:
297         out.print(&quot;Late&quot;);
298         return;
299     }
300 
301     RELEASE_ASSERT_NOT_REACHED();
302 }
303 
304 void printInternal(PrintStream&amp; out, Arg::Timing timing)
305 {
306     switch (timing) {
307     case Arg::OnlyEarly:
308         out.print(&quot;OnlyEarly&quot;);
309         return;
310     case Arg::OnlyLate:
311         out.print(&quot;OnlyLate&quot;);
312         return;
313     case Arg::EarlyAndLate:
314         out.print(&quot;EarlyAndLate&quot;);
315         return;
316     }
317 
318     RELEASE_ASSERT_NOT_REACHED();
319 }
320 
321 void printInternal(PrintStream&amp; out, Arg::Role role)
322 {
323     switch (role) {
324     case Arg::Use:
325         out.print(&quot;Use&quot;);
326         return;
327     case Arg::Def:
328         out.print(&quot;Def&quot;);
329         return;
330     case Arg::UseDef:
331         out.print(&quot;UseDef&quot;);
332         return;
333     case Arg::ZDef:
334         out.print(&quot;ZDef&quot;);
335         return;
336     case Arg::UseZDef:
337         out.print(&quot;UseZDef&quot;);
338         return;
339     case Arg::UseAddr:
340         out.print(&quot;UseAddr&quot;);
341         return;
342     case Arg::ColdUse:
343         out.print(&quot;ColdUse&quot;);
344         return;
345     case Arg::LateUse:
346         out.print(&quot;LateUse&quot;);
347         return;
348     case Arg::LateColdUse:
349         out.print(&quot;LateColdUse&quot;);
350         return;
351     case Arg::EarlyDef:
352         out.print(&quot;EarlyDef&quot;);
353         return;
354     case Arg::EarlyZDef:
355         out.print(&quot;EarlyZDef&quot;);
356         return;
357     case Arg::Scratch:
358         out.print(&quot;Scratch&quot;);
359         return;
360     }
361 
362     RELEASE_ASSERT_NOT_REACHED();
363 }
364 
365 void printInternal(PrintStream&amp; out, Arg::Signedness signedness)
366 {
367     switch (signedness) {
368     case Arg::Signed:
369         out.print(&quot;Signed&quot;);
370         return;
371     case Arg::Unsigned:
372         out.print(&quot;Unsigned&quot;);
373         return;
374     }
375 
376     RELEASE_ASSERT_NOT_REACHED();
377 }
378 
379 } // namespace WTF
380 
381 #if ASSERT_DISABLED
382 IGNORE_RETURN_TYPE_WARNINGS_END
383 #endif
384 
385 #endif // ENABLE(B3_JIT)
<a name="3" id="anc3"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="3" type="hidden" />
</body>
</html>