// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module registerfile(	// src/main/scala/npc/registerfile.scala:6:7
  input         clock,	// src/main/scala/npc/registerfile.scala:6:7
                reset,	// src/main/scala/npc/registerfile.scala:6:7
  input  [31:0] io_pc,	// src/main/scala/npc/registerfile.scala:7:16
  input         io_wren,	// src/main/scala/npc/registerfile.scala:7:16
  input  [31:0] io_rsl,	// src/main/scala/npc/registerfile.scala:7:16
  output [31:0] io_rs1,	// src/main/scala/npc/registerfile.scala:7:16
                io_rs2,	// src/main/scala/npc/registerfile.scala:7:16
                io_inst	// src/main/scala/npc/registerfile.scala:7:16
);

  reg  [31:0]       FileReg_0;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_1;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_2;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_3;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_4;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_5;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_6;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_7;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_8;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_9;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_10;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_11;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_12;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_13;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_14;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_15;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_16;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_17;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_18;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_19;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_20;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_21;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_22;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_23;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_24;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_25;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_26;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_27;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_28;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_29;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_30;	// src/main/scala/npc/registerfile.scala:16:26
  reg  [31:0]       FileReg_31;	// src/main/scala/npc/registerfile.scala:16:26
  wire [31:0][31:0] _GEN =
    {{FileReg_31},
     {FileReg_30},
     {FileReg_29},
     {FileReg_28},
     {FileReg_27},
     {FileReg_26},
     {FileReg_25},
     {FileReg_24},
     {FileReg_23},
     {FileReg_22},
     {FileReg_21},
     {FileReg_20},
     {FileReg_19},
     {FileReg_18},
     {FileReg_17},
     {FileReg_16},
     {FileReg_15},
     {FileReg_14},
     {FileReg_13},
     {FileReg_12},
     {FileReg_11},
     {FileReg_10},
     {FileReg_9},
     {FileReg_8},
     {FileReg_7},
     {FileReg_6},
     {FileReg_5},
     {FileReg_4},
     {FileReg_3},
     {FileReg_2},
     {FileReg_1},
     {FileReg_0}};	// src/main/scala/npc/registerfile.scala:16:26, :22:12
  always @(posedge clock) begin	// src/main/scala/npc/registerfile.scala:6:7
    if (reset) begin	// src/main/scala/npc/registerfile.scala:6:7
      FileReg_0 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_1 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_2 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_3 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_4 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_5 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_6 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_7 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_8 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_9 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_10 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_11 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_12 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_13 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_14 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_15 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_16 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_17 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_18 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_19 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_20 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_21 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_22 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_23 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_24 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_25 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_26 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_27 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_28 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_29 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_30 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
      FileReg_31 <= 32'h0;	// src/main/scala/npc/registerfile.scala:16:{26,34}
    end
    else begin	// src/main/scala/npc/registerfile.scala:6:7
      FileReg_0 <= io_wren & io_pc[11:7] == 5'h0 ? io_rsl : 32'h0;	// src/main/scala/npc/registerfile.scala:6:7, :16:{26,34}, :18:21, :20:16, :26:18, :27:26
      if (io_wren & io_pc[11:7] == 5'h1)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_1 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h2)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_2 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h3)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_3 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h4)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_4 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h5)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_5 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h6)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_6 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h7)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_7 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h8)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_8 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h9)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_9 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'hA)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_10 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'hB)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_11 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'hC)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_12 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'hD)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_13 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'hE)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_14 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'hF)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_15 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h10)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_16 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h11)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_17 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h12)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_18 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h13)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_19 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h14)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_20 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h15)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_21 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h16)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_22 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h17)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_23 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h18)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_24 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h19)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_25 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h1A)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_26 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h1B)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_27 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h1C)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_28 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h1D)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_29 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & io_pc[11:7] == 5'h1E)	// src/main/scala/npc/registerfile.scala:6:7, :16:26, :18:21, :26:18, :27:26
        FileReg_30 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
      if (io_wren & (&(io_pc[11:7])))	// src/main/scala/npc/registerfile.scala:16:26, :18:21, :26:18, :27:26
        FileReg_31 <= io_rsl;	// src/main/scala/npc/registerfile.scala:16:26
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/npc/registerfile.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/npc/registerfile.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/npc/registerfile.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/npc/registerfile.scala:6:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/npc/registerfile.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/npc/registerfile.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/npc/registerfile.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/npc/registerfile.scala:6:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/npc/registerfile.scala:6:7
        end	// src/main/scala/npc/registerfile.scala:6:7
        FileReg_0 = _RANDOM[5'h0];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_1 = _RANDOM[5'h1];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_2 = _RANDOM[5'h2];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_3 = _RANDOM[5'h3];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_4 = _RANDOM[5'h4];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_5 = _RANDOM[5'h5];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_6 = _RANDOM[5'h6];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_7 = _RANDOM[5'h7];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_8 = _RANDOM[5'h8];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_9 = _RANDOM[5'h9];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_10 = _RANDOM[5'hA];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_11 = _RANDOM[5'hB];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_12 = _RANDOM[5'hC];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_13 = _RANDOM[5'hD];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_14 = _RANDOM[5'hE];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_15 = _RANDOM[5'hF];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_16 = _RANDOM[5'h10];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_17 = _RANDOM[5'h11];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_18 = _RANDOM[5'h12];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_19 = _RANDOM[5'h13];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_20 = _RANDOM[5'h14];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_21 = _RANDOM[5'h15];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_22 = _RANDOM[5'h16];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_23 = _RANDOM[5'h17];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_24 = _RANDOM[5'h18];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_25 = _RANDOM[5'h19];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_26 = _RANDOM[5'h1A];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_27 = _RANDOM[5'h1B];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_28 = _RANDOM[5'h1C];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_29 = _RANDOM[5'h1D];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_30 = _RANDOM[5'h1E];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
        FileReg_31 = _RANDOM[5'h1F];	// src/main/scala/npc/registerfile.scala:6:7, :16:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/npc/registerfile.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/npc/registerfile.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rs1 = _GEN[io_pc[19:15]];	// src/main/scala/npc/registerfile.scala:6:7, :22:{12,28}
  assign io_rs2 = _GEN[io_pc[24:20]];	// src/main/scala/npc/registerfile.scala:6:7, :22:12, :23:{12,28}
  assign io_inst = io_pc;	// src/main/scala/npc/registerfile.scala:6:7
endmodule

