// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module read_data (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_AX_ALG_TDATA,
        input_AX_ALG_TVALID,
        input_AX_ALG_TREADY,
        input_AX_ALG_TKEEP,
        input_AX_ALG_TSTRB,
        input_AX_ALG_TUSER,
        input_AX_ALG_TLAST,
        input_AX_ALG_TID,
        input_AX_ALG_TDEST,
        buf_V_address0,
        buf_V_ce0,
        buf_V_we0,
        buf_V_d0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] input_AX_ALG_TDATA;
input   input_AX_ALG_TVALID;
output   input_AX_ALG_TREADY;
input  [3:0] input_AX_ALG_TKEEP;
input  [3:0] input_AX_ALG_TSTRB;
input  [3:0] input_AX_ALG_TUSER;
input  [0:0] input_AX_ALG_TLAST;
input  [4:0] input_AX_ALG_TID;
input  [4:0] input_AX_ALG_TDEST;
output  [1:0] buf_V_address0;
output   buf_V_ce0;
output   buf_V_we0;
output  [31:0] buf_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg buf_V_ce0;
reg buf_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] input_data_V_0_data_out;
wire    input_data_V_0_vld_in;
wire    input_data_V_0_vld_out;
wire    input_data_V_0_ack_in;
reg    input_data_V_0_ack_out;
reg   [31:0] input_data_V_0_payload_A;
reg   [31:0] input_data_V_0_payload_B;
reg    input_data_V_0_sel_rd;
reg    input_data_V_0_sel_wr;
wire    input_data_V_0_sel;
wire    input_data_V_0_load_A;
wire    input_data_V_0_load_B;
reg   [1:0] input_data_V_0_state;
wire    input_data_V_0_state_cmp_full;
wire    input_dest_V_0_vld_in;
reg    input_dest_V_0_ack_out;
reg   [1:0] input_dest_V_0_state;
reg    input_AX_ALG_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_flag00000000;
reg   [0:0] tmp_reg_114;
reg   [2:0] i_reg_80;
wire   [0:0] tmp_fu_92_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_flag00011001;
wire   [2:0] i_1_fu_98_p2;
reg   [2:0] i_1_reg_118;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [2:0] i_phi_fu_84_p4;
wire   [31:0] tmp_1_fu_104_p1;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 input_data_V_0_sel_rd = 1'b0;
#0 input_data_V_0_sel_wr = 1'b0;
#0 input_data_V_0_state = 2'd0;
#0 input_dest_V_0_state = 2'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
        end else if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == input_data_V_0_ack_out) & (1'b1 == input_data_V_0_vld_out))) begin
            input_data_V_0_sel_rd <= ~input_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == input_data_V_0_vld_in) & (1'b1 == input_data_V_0_ack_in))) begin
            input_data_V_0_sel_wr <= ~input_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_data_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_data_V_0_vld_in) & (1'b1 == input_data_V_0_ack_out) & (input_data_V_0_state == 2'd3)) | ((1'b0 == input_data_V_0_vld_in) & (input_data_V_0_state == 2'd2)))) begin
            input_data_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_data_V_0_vld_in) & (1'b0 == input_data_V_0_ack_out) & (input_data_V_0_state == 2'd3)) | ((1'b0 == input_data_V_0_ack_out) & (input_data_V_0_state == 2'd1)))) begin
            input_data_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_data_V_0_vld_in) & (input_data_V_0_state == 2'd2)) | ((1'b1 == input_data_V_0_ack_out) & (input_data_V_0_state == 2'd1)) | ((input_data_V_0_state == 2'd3) & ~((1'b1 == input_data_V_0_vld_in) & (1'b0 == input_data_V_0_ack_out)) & ~((1'b0 == input_data_V_0_vld_in) & (1'b1 == input_data_V_0_ack_out))))) begin
            input_data_V_0_state <= 2'd3;
        end else begin
            input_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_dest_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == input_dest_V_0_vld_in) & (1'b1 == input_dest_V_0_ack_out) & (2'd3 == input_dest_V_0_state)) | ((1'b0 == input_dest_V_0_vld_in) & (2'd2 == input_dest_V_0_state)))) begin
            input_dest_V_0_state <= 2'd2;
        end else if ((((1'b1 == input_dest_V_0_vld_in) & (1'b0 == input_dest_V_0_ack_out) & (2'd3 == input_dest_V_0_state)) | ((1'b0 == input_dest_V_0_ack_out) & (2'd1 == input_dest_V_0_state)))) begin
            input_dest_V_0_state <= 2'd1;
        end else if ((((1'b1 == input_dest_V_0_vld_in) & (2'd2 == input_dest_V_0_state)) | ((1'b1 == input_dest_V_0_ack_out) & (2'd1 == input_dest_V_0_state)) | ((2'd3 == input_dest_V_0_state) & ~((1'b1 == input_dest_V_0_vld_in) & (1'b0 == input_dest_V_0_ack_out)) & ~((1'b0 == input_dest_V_0_vld_in) & (1'b1 == input_dest_V_0_ack_out))))) begin
            input_dest_V_0_state <= 2'd3;
        end else begin
            input_dest_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_reg_114) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        i_reg_80 <= i_1_reg_118;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        i_reg_80 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        i_1_reg_118 <= i_1_fu_98_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_data_V_0_load_A)) begin
        input_data_V_0_payload_A <= input_AX_ALG_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == input_data_V_0_load_B)) begin
        input_data_V_0_payload_B <= input_AX_ALG_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        tmp_reg_114 <= tmp_fu_92_p2;
    end
end

always @ (*) begin
    if ((1'd1 == tmp_fu_92_p2)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_reg_114) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        buf_V_we0 = 1'b1;
    end else begin
        buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'd0 == tmp_reg_114))) begin
        i_phi_fu_84_p4 = i_1_reg_118;
    end else begin
        i_phi_fu_84_p4 = i_reg_80;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0) & (1'd0 == tmp_reg_114))) begin
        input_AX_ALG_TDATA_blk_n = input_data_V_0_state[1'd0];
    end else begin
        input_AX_ALG_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_reg_114) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        input_data_V_0_ack_out = 1'b1;
    end else begin
        input_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == input_data_V_0_sel)) begin
        input_data_V_0_data_out = input_data_V_0_payload_B;
    end else begin
        input_data_V_0_data_out = input_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_reg_114) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        input_dest_V_0_ack_out = 1'b1;
    end else begin
        input_dest_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'd1 == tmp_fu_92_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'd1 == tmp_fu_92_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_flag00011001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_reg_114) & (1'b0 == input_data_V_0_vld_out));
end

always @ (*) begin
    ap_block_pp0_stage0_flag00011011 = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_reg_114) & (1'b0 == input_data_V_0_vld_out));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == ap_start) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((1'd0 == tmp_reg_114) & (1'b0 == input_data_V_0_vld_out));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buf_V_address0 = tmp_1_fu_104_p1;

assign buf_V_d0 = input_data_V_0_data_out;

assign i_1_fu_98_p2 = (i_phi_fu_84_p4 + 3'd1);

assign input_AX_ALG_TREADY = input_dest_V_0_state[1'd1];

assign input_data_V_0_ack_in = input_data_V_0_state[1'd1];

assign input_data_V_0_load_A = (input_data_V_0_state_cmp_full & ~input_data_V_0_sel_wr);

assign input_data_V_0_load_B = (input_data_V_0_sel_wr & input_data_V_0_state_cmp_full);

assign input_data_V_0_sel = input_data_V_0_sel_rd;

assign input_data_V_0_state_cmp_full = ((input_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign input_data_V_0_vld_in = input_AX_ALG_TVALID;

assign input_data_V_0_vld_out = input_data_V_0_state[1'd0];

assign input_dest_V_0_vld_in = input_AX_ALG_TVALID;

assign tmp_1_fu_104_p1 = i_reg_80;

assign tmp_fu_92_p2 = ((i_phi_fu_84_p4 == 3'd4) ? 1'b1 : 1'b0);

endmodule //read_data
