011100_00010_00001_0000000000001001 //BEQ R1,start_label,R2 line: 0
011010_11_0001010_1010000_1100001_000 //START: DISPC "\nPassed JMP\nPassed all tests\n"
1110011_1110011_1100101_1100100_0000
0100000_1001010_1001101_1010000_0000
0001010_1010000_1100001_1110011_0000
1110011_1100101_1100100_0100000_0000
1100001_1101100_1101100_0100000_0000
1110100_1100101_1110011_1110100_0000
1110011_0001010_0000000__00000000000 //END: DISPC "\nPassed JMP\nPassed all tests\n"
000001_00000_00000_0000000000000000 //trap line: 9
011010_11_1001000_1100101_1101100_000 //START: DISPC "Hello world!"
1101100_1101111_0100000_1110111_0000
1101111_1110010_1101100_1100100_0000
0100001_0000000__000000000000000000 //END: DISPC "Hello world!"
011110_00011_00000_0000001010111011 //DISP label_str,STR line: 14
111001_00000_11111_0000000000000001 //ORC R31,1,R0 line: 15
011010_11_0001010_1010010_0110000_000 //START: DISPC "\nR0 1="
0100000_0110001_0111101_0000000_0000 //END: DISPC "\nR0 1="
011110_00001_00000_0000000000000000 //DISP R0,int line: 18
110100_00001_00000_0000000000000001 //CMPEQC R0,1,R1 line: 19
011100_00011_00001_0000000111100010 //BEQ R1,failedReg,R3 line: 20
111001_00001_11111_0000000000000010 //ORC R31,2,R1 line: 21
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR1 2="
0100000_0110010_0111101_0000000_0000 //END: DISPC "\nR1 2="
011110_00001_00001_0000000000000000 //DISP R1,int line: 24
110100_00000_00001_0000000000000010 //CMPEQC R1,2,R0 line: 25
011100_00011_00000_0000000111011100 //BEQ R0,failedReg,R3 line: 26
111001_00010_11111_0000000000000011 //ORC R31,3,R2 line: 27
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR2 3="
0100000_0110011_0111101_0000000_0000 //END: DISPC "\nR2 3="
011110_00001_00010_0000000000000000 //DISP R2,int line: 30
110100_00000_00010_0000000000000011 //CMPEQC R2,3,R0 line: 31
011100_00011_00000_0000000111010110 //BEQ R0,failedReg,R3 line: 32
111001_00011_11111_0000000000000100 //ORC R31,4,R3 line: 33
011010_11_0001010_1010010_0110011_000 //START: DISPC "\nR3 4="
0100000_0110100_0111101_0000000_0000 //END: DISPC "\nR3 4="
011110_00001_00011_0000000000000000 //DISP R3,int line: 36
110100_00000_00011_0000000000000100 //CMPEQC R3,4,R0 line: 37
011100_00011_00000_0000000111010000 //BEQ R0,failedReg,R3 line: 38
111001_00100_11111_0000000000000101 //ORC R31,5,R4 line: 39
011010_11_0001010_1010010_0110100_000 //START: DISPC "\nR4 5="
0100000_0110101_0111101_0000000_0000 //END: DISPC "\nR4 5="
011110_00001_00100_0000000000000000 //DISP R4,int line: 42
110100_00000_00100_0000000000000101 //CMPEQC R4,5,R0 line: 43
011100_00011_00000_0000000111001010 //BEQ R0,failedReg,R3 line: 44
111001_00101_11111_0000000000000110 //ORC R31,6,R5 line: 45
011010_11_0001010_1010010_0110101_000 //START: DISPC "\nR5 6="
0100000_0110110_0111101_0000000_0000 //END: DISPC "\nR5 6="
011110_00001_00101_0000000000000000 //DISP R5,int line: 48
110100_00000_00101_0000000000000110 //CMPEQC R5,6,R0 line: 49
011100_00011_00000_0000000111000100 //BEQ R0,failedReg,R3 line: 50
111001_00110_11111_0000000000000111 //ORC R31,7,R6 line: 51
011010_11_0001010_1010010_0110110_000 //START: DISPC "\nR6 7="
0100000_0110111_0111101_0000000_0000 //END: DISPC "\nR6 7="
011110_00001_00110_0000000000000000 //DISP R6,int line: 54
110100_00000_00110_0000000000000111 //CMPEQC R6,7,R0 line: 55
011100_00011_00000_0000000110111110 //BEQ R0,failedReg,R3 line: 56
111001_00111_11111_0000000000001000 //ORC R31,8,R7 line: 57
011010_11_0001010_1010010_0110111_000 //START: DISPC "\nR7 8="
0100000_0111000_0111101_0000000_0000 //END: DISPC "\nR7 8="
011110_00001_00111_0000000000000000 //DISP R7,int line: 60
110100_00000_00111_0000000000001000 //CMPEQC R7,8,R0 line: 61
011100_00011_00000_0000000110111000 //BEQ R0,failedReg,R3 line: 62
111001_01000_11111_0000000000001001 //ORC R31,9,R8 line: 63
011010_11_0001010_1010010_0111000_000 //START: DISPC "\nR8 9="
0100000_0111001_0111101_0000000_0000 //END: DISPC "\nR8 9="
011110_00001_01000_0000000000000000 //DISP R8,int line: 66
110100_00000_01000_0000000000001001 //CMPEQC R8,9,R0 line: 67
011100_00011_00000_0000000110110010 //BEQ R0,failedReg,R3 line: 68
111001_01001_11111_0000000000001010 //ORC R31,10,R9 line: 69
011010_11_0001010_1010010_0111001_000 //START: DISPC "\nR9 10="
0100000_0110001_0110000_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nR9 10="
011110_00001_01001_0000000000000000 //DISP R9,int line: 73
110100_00000_01001_0000000000001010 //CMPEQC R9,10,R0 line: 74
011100_00011_00000_0000000110101011 //BEQ R0,failedReg,R3 line: 75
111001_01010_11111_0000000000001011 //ORC R31,11,R10 line: 76
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR10 11="
0110000_0100000_0110001_0110001_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR10 11="
011110_00001_01010_0000000000000000 //DISP R10,int line: 80
110100_00000_01010_0000000000001011 //CMPEQC R10,11,R0 line: 81
011100_00011_00000_0000000110100100 //BEQ R0,failedReg,R3 line: 82
111001_01011_11111_0000000000001100 //ORC R31,12,R11 line: 83
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR11 12="
0110001_0100000_0110001_0110010_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR11 12="
011110_00001_01011_0000000000000000 //DISP R11,int line: 87
110100_00000_01011_0000000000001100 //CMPEQC R11,12,R0 line: 88
011100_00011_00000_0000000110011101 //BEQ R0,failedReg,R3 line: 89
111001_01100_11111_0000000000001101 //ORC R31,13,R12 line: 90
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR12 13="
0110010_0100000_0110001_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR12 13="
011110_00001_01100_0000000000000000 //DISP R12,int line: 94
110100_00000_01100_0000000000001101 //CMPEQC R12,13,R0 line: 95
011100_00011_00000_0000000110010110 //BEQ R0,failedReg,R3 line: 96
111001_01101_11111_0000000000001110 //ORC R31,14,R13 line: 97
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR13 14="
0110011_0100000_0110001_0110100_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR13 14="
011110_00001_01101_0000000000000000 //DISP R13,int line: 101
110100_00000_01101_0000000000001110 //CMPEQC R13,14,R0 line: 102
011100_00011_00000_0000000110001111 //BEQ R0,failedReg,R3 line: 103
111001_01110_11111_0000000000001111 //ORC R31,15,R14 line: 104
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR14 15="
0110100_0100000_0110001_0110101_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR14 15="
011110_00001_01110_0000000000000000 //DISP R14,int line: 108
110100_00000_01110_0000000000001111 //CMPEQC R14,15,R0 line: 109
011100_00011_00000_0000000110001000 //BEQ R0,failedReg,R3 line: 110
111001_01111_11111_0000000000010000 //ORC R31,16,R15 line: 111
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR15 16="
0110101_0100000_0110001_0110110_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR15 16="
011110_00001_01111_0000000000000000 //DISP R15,int line: 115
110100_00000_01111_0000000000010000 //CMPEQC R15,16,R0 line: 116
011100_00011_00000_0000000110000001 //BEQ R0,failedReg,R3 line: 117
111001_10000_11111_0000000000010001 //ORC R31,17,R16 line: 118
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR16 17="
0110110_0100000_0110001_0110111_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR16 17="
011110_00001_10000_0000000000000000 //DISP R16,int line: 122
110100_00000_10000_0000000000010001 //CMPEQC R16,17,R0 line: 123
011100_00011_00000_0000000101111010 //BEQ R0,failedReg,R3 line: 124
111001_10001_11111_0000000000010010 //ORC R31,18,R17 line: 125
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR17 18="
0110111_0100000_0110001_0111000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR17 18="
011110_00001_10001_0000000000000000 //DISP R17,int line: 129
110100_00000_10001_0000000000010010 //CMPEQC R17,18,R0 line: 130
011100_00011_00000_0000000101110011 //BEQ R0,failedReg,R3 line: 131
111001_10010_11111_0000000000010011 //ORC R31,19,R18 line: 132
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR18 19="
0111000_0100000_0110001_0111001_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR18 19="
011110_00001_10010_0000000000000000 //DISP R18,int line: 136
110100_00000_10010_0000000000010011 //CMPEQC R18,19,R0 line: 137
011100_00011_00000_0000000101101100 //BEQ R0,failedReg,R3 line: 138
111001_10011_11111_0000000000010100 //ORC R31,20,R19 line: 139
011010_11_0001010_1010010_0110001_000 //START: DISPC "\nR19 20="
0111001_0100000_0110010_0110000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR19 20="
011110_00001_10011_0000000000000000 //DISP R19,int line: 143
110100_00000_10011_0000000000010100 //CMPEQC R19,20,R0 line: 144
011100_00011_00000_0000000101100101 //BEQ R0,failedReg,R3 line: 145
111001_10100_11111_0000000000010101 //ORC R31,21,R20 line: 146
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR20 21="
0110000_0100000_0110010_0110001_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR20 21="
011110_00001_10100_0000000000000000 //DISP R20,int line: 150
110100_00000_10100_0000000000010101 //CMPEQC R20,21,R0 line: 151
011100_00011_00000_0000000101011110 //BEQ R0,failedReg,R3 line: 152
111001_10101_11111_0000000000010110 //ORC R31,22,R21 line: 153
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR21 22="
0110001_0100000_0110010_0110010_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR21 22="
011110_00001_10101_0000000000000000 //DISP R21,int line: 157
110100_00000_10101_0000000000010110 //CMPEQC R21,22,R0 line: 158
011100_00011_00000_0000000101010111 //BEQ R0,failedReg,R3 line: 159
111001_10110_11111_0000000000010111 //ORC R31,23,R22 line: 160
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR22 23="
0110010_0100000_0110010_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR22 23="
011110_00001_10110_0000000000000000 //DISP R22,int line: 164
110100_00000_10110_0000000000010111 //CMPEQC R22,23,R0 line: 165
011100_00011_00000_0000000101010000 //BEQ R0,failedReg,R3 line: 166
111001_10111_11111_0000000000011000 //ORC R31,24,R23 line: 167
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR23 24="
0110011_0100000_0110010_0110100_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR23 24="
011110_00001_10111_0000000000000000 //DISP R23,int line: 171
110100_00000_10111_0000000000011000 //CMPEQC R23,24,R0 line: 172
011100_00011_00000_0000000101001001 //BEQ R0,failedReg,R3 line: 173
111001_11000_11111_0000000000011001 //ORC R31,25,R24 line: 174
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR24 25="
0110100_0100000_0110010_0110101_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR24 25="
011110_00001_11000_0000000000000000 //DISP R24,int line: 178
110100_00000_11000_0000000000011001 //CMPEQC R24,25,R0 line: 179
011100_00011_00000_0000000101000010 //BEQ R0,failedReg,R3 line: 180
111001_11001_11111_0000000000011010 //ORC R31,26,R25 line: 181
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR25 26="
0110101_0100000_0110010_0110110_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR25 26="
011110_00001_11001_0000000000000000 //DISP R25,int line: 185
110100_00000_11001_0000000000011010 //CMPEQC R25,26,R0 line: 186
011100_00011_00000_0000000100111011 //BEQ R0,failedReg,R3 line: 187
111001_11010_11111_0000000000011011 //ORC R31,27,R26 line: 188
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR26 27="
0110110_0100000_0110010_0110111_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR26 27="
011110_00001_11010_0000000000000000 //DISP R26,int line: 192
110100_00000_11010_0000000000011011 //CMPEQC R26,27,R0 line: 193
011100_00011_00000_0000000100110100 //BEQ R0,failedReg,R3 line: 194
111001_11011_11111_0000000000011100 //ORC R31,28,R27 line: 195
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR27 28="
0110111_0100000_0110010_0111000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR27 28="
011110_00001_11011_0000000000000000 //DISP R27,int line: 199
110100_00000_11011_0000000000011100 //CMPEQC R27,28,R0 line: 200
011100_00011_00000_0000000100101101 //BEQ R0,failedReg,R3 line: 201
111001_11100_11111_0000000000011101 //ORC R31,29,R28 line: 202
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR28 29="
0111000_0100000_0110010_0111001_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR28 29="
011110_00001_11100_0000000000000000 //DISP R28,int line: 206
110100_00000_11100_0000000000011101 //CMPEQC R28,29,R0 line: 207
011100_00011_00000_0000000100100110 //BEQ R0,failedReg,R3 line: 208
111001_11101_11111_0000000000011110 //ORC R31,30,R29 line: 209
011010_11_0001010_1010010_0110010_000 //START: DISPC "\nR29 30="
0111001_0100000_0110011_0110000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR29 30="
011110_00001_11101_0000000000000000 //DISP R29,int line: 213
110100_00000_11101_0000000000011110 //CMPEQC R29,30,R0 line: 214
011100_00011_00000_0000000100011111 //BEQ R0,failedReg,R3 line: 215
111001_11110_11111_0000000000011111 //ORC R31,31,R30 line: 216
011010_11_0001010_1010010_0110011_000 //START: DISPC "\nR30 31="
0110000_0100000_0110011_0110001_0000
0111101_0000000__000000000000000000 //END: DISPC "\nR30 31="
011110_00001_11110_0000000000000000 //DISP R30,int line: 220
110100_00000_11110_0000000000011111 //CMPEQC R30,31,R0 line: 221
011100_00011_00000_0000000100011000 //BEQ R0,failedReg,R3 line: 222
111001_11111_11111_0000000000100000 //ORC R31,32,R31 line: 223
011010_11_0001010_1010010_0110011_000 //START: DISPC "\nR31 0="
0110001_0100000_0110000_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nR31 0="
011110_00001_11111_0000000000000000 //DISP R31,int line: 227
011101_00011_11111_0000000100010010 //BNE R31,failedReg,R3 line: 228
011100_00011_11111_0000000000000101 //BEQ R31,continue_beq,R3 line: 229
011010_11_0001010_1000110_1100001_000 //START: dispc "\nFailed BEQ"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1000101_1010001_0000
0000000__0000000000000000000000000 //END: dispc "\nFailed BEQ"
000001_00000_00000_0000000000000000 //trap line: 234
011010_11_0001010_1010000_1100001_000 //START: dispc "\nPassed BEQ branch"
1110011_1110011_1100101_1100100_0000
0100000_1000010_1000101_1010001_0000
0100000_1100010_1110010_1100001_0000
1101110_1100011_1101000_0000000_0000 //END: dispc "\nPassed BEQ branch"
011100_00011_00000_0000000111000011 //BEQ R0,failedBEQ,R3 line: 240
011010_11_0001010_1010000_1100001_000 //START: dispc "\nPassed BEQ non branch"
1110011_1110011_1100101_1100100_0000
0100000_1000010_1000101_1010001_0000
0100000_1101110_1101111_1101110_0000
0100000_1100010_1110010_1100001_0000
1101110_1100011_1101000_0000000_0000 //END: dispc "\nPassed BEQ non branch"
011101_00011_00000_0000000000000101 //BNE R0,continue_bne,R3 line: 247
011010_11_0001010_1000110_1100001_000 //START: dispc "\nFailed BNE"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1001110_1000101_0000
0000000__0000000000000000000000000 //END: dispc "\nFailed BNE"
000001_00000_00000_0000000000000000 //trap line: 252
011010_11_0001010_1010000_1100001_000 //START: dispc "\nPassed BNE branch"
1110011_1110011_1100101_1100100_0000
0100000_1000010_1001110_1000101_0000
0100000_1100010_1110010_1100001_0000
1101110_1100011_1101000_0000000_0000 //END: dispc "\nPassed BNE branch"
011101_00011_11111_0000000110101100 //BNE R31,failedBNE,R3 line: 258
011010_11_0001010_1010000_1100001_000 //START: dispc "\nPassed BNE non branch"
1110011_1110011_1100101_1100100_0000
0100000_1000010_1001110_1000101_0000
0100000_1101110_1101111_1101110_0000
0100000_1100010_1110010_1100001_0000
1101110_1100011_1101000_0000000_0000 //END: dispc "\nPassed BNE non branch"
011010_11_0001010_1010011_1010100_000 //START: DISPC "\nST -15="
0100000_0101101_0110001_0110101_0000
0111101_0000000__000000000000000000 //END: DISPC "\nST -15="
011001_00000_11111_0000111110100000 //ST R0,4000,R31 line: 268
011000_00001_11111_0000111110100000 //LD R31,4000,R1 line: 269
011110_00001_00001_0000000000000000 //DISP R1,int line: 270
100100_00100_00000_00001_00000000000 //CMPEQ R0,R1,R4 line: 271
011100_00011_00100_0000000110011001 //BEQ R4,failedST,R3 line: 272
011010_11_0001010_1010000_1100001_000 //START: dispc "\nPassed LD/ST"
1110011_1110011_1100101_1100100_0000
0100000_1001100_1000100_0101111_0000
1010011_1010100_0000000__00000000000 //END: dispc "\nPassed LD/ST"
011111_00000_00000_0000000110100011 //LDR label_a,R0 line: 277
011111_00001_00000_0000000110100011 //LDR label_b,R1 line: 278
011010_11_0001010_1000001_1000100_000 //START: DISPC "\nADD 17="
1000100_0100000_0110001_0110111_0000
0111101_0000000__000000000000000000 //END: DISPC "\nADD 17="
100000_00010_00000_00001_00000000000 //ADD R0,R1,R2 line: 282
011110_00001_00010_0000000000000000 //DISP R2,int line: 283
011111_00011_00000_0000000110100001 //LDR label_add,R3 line: 284
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 285
011100_00011_00100_0000000011111100 //BEQ R4,failedADD,R3 line: 286
011010_11_0001010_1010011_1010101_000 //START: DISPC "\nSUB 13="
1000010_0100000_0110001_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSUB 13="
100001_00010_00000_00001_00000000000 //SUB R0,R1,R2 line: 290
011110_00001_00010_0000000000000000 //DISP R2,int line: 291
011111_00011_00000_0000000110011010 //LDR label_sub,R3 line: 292
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 293
011100_00011_00100_0000000011111001 //BEQ R4,failedSUB,R3 line: 294
011010_11_0001010_1001101_1010101_000 //START: DISPC "\nMUL 30="
1001100_0100000_0110011_0110000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nMUL 30="
100010_00010_00000_00001_00000000000 //MUL R0,R1,R2 line: 298
011110_00001_00010_0000000000000000 //DISP R2,int line: 299
011111_00011_00000_0000000110010011 //LDR label_mul,R3 line: 300
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 301
011100_00011_00100_0000000011110110 //BEQ R4,failedMUL,R3 line: 302
011010_11_0001010_1000100_1001001_000 //START: DISPC "\nDIV 7="
1010110_0100000_0110111_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nDIV 7="
100011_00010_00000_00001_00000000000 //DIV R0,R1,R2 line: 306
011110_00001_00010_0000000000000000 //DISP R2,int line: 307
011111_00011_00000_0000000110001100 //LDR label_div,R3 line: 308
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 309
011100_00011_00100_0000000011110011 //BEQ R4,failedDIV,R3 line: 310
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPEQ 0="
1010000_1000101_1010001_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPEQ 0="
100100_00010_00000_00001_00000000000 //CMPEQ R0,R1,R2 line: 314
011110_00001_00010_0000000000000000 //DISP R2,int line: 315
011111_00011_00000_0000000110001011 //LDR label_0,R3 line: 316
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 317
011100_00011_00100_0000000011110000 //BEQ R4,failedCMPEQ,R3 line: 318
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPEQ 1="
1010000_1000101_1010001_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPEQ 1="
100100_00010_00001_00001_00000000000 //CMPEQ R1,R1,R2 line: 322
011110_00001_00010_0000000000000000 //DISP R2,int line: 323
011111_00011_00000_0000000110000100 //LDR label_1,R3 line: 324
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 325
011100_00011_00100_0000000011101000 //BEQ R4,failedCMPEQ,R3 line: 326
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLT 0="
1010000_1001100_1010100_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPLT 0="
100101_00010_00000_00001_00000000000 //CMPLT R0,R1,R2 line: 330
011110_00001_00010_0000000000000000 //DISP R2,int line: 331
011111_00011_00000_0000000101111011 //LDR label_0,R3 line: 332
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 333
011100_00011_00100_0000000011100101 //BEQ R4,failedCMPLT,R3 line: 334
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLT 1="
1010000_1001100_1010100_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLT 1="
100101_00010_00001_00000_00000000000 //CMPLT R1,R0,R2 line: 338
011110_00001_00010_0000000000000000 //DISP R2,int line: 339
011111_00011_00000_0000000101110100 //LDR label_1,R3 line: 340
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 341
011100_00011_00100_0000000011011101 //BEQ R4,failedCMPLT,R3 line: 342
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 0="
1010000_1001100_1000101_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 0="
100110_00010_00000_00001_00000000000 //CMPLE R0,R1,R2 line: 346
011110_00001_00010_0000000000000000 //DISP R2,int line: 347
011111_00011_00000_0000000101101011 //LDR label_0,R3 line: 348
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 349
011100_00011_00100_0000000011011010 //BEQ R4,failedCMPLE,R3 line: 350
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 1="
1010000_1001100_1000101_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 1="
100110_00010_00000_00000_00000000000 //CMPLE R0,R0,R2 line: 354
011110_00001_00010_0000000000000000 //DISP R2,int line: 355
011111_00011_00000_0000000101100100 //LDR label_1,R3 line: 356
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 357
011100_00011_00100_0000000011010010 //BEQ R4,failedCMPLE,R3 line: 358
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 1="
1010000_1001100_1000101_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 1="
100110_00010_00001_00000_00000000000 //CMPLE R1,R0,R2 line: 362
011110_00001_00010_0000000000000000 //DISP R2,int line: 363
011111_00011_00000_0000000101011100 //LDR label_1,R3 line: 364
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 365
011100_00011_00100_0000000011001010 //BEQ R4,failedCMPLE,R3 line: 366
011010_11_0001010_1000001_1001110_000 //START: DISPC "\nAND 2="
1000100_0100000_0110010_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nAND 2="
101000_00010_00000_00001_00000000000 //AND R0,R1,R2 line: 370
011110_00001_00010_0000000000000000 //DISP R2,int line: 371
011111_00011_00000_0000000101001000 //LDR label_and,R3 line: 372
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 373
011100_00011_00100_0000000011000111 //BEQ R4,failedAND,R3 line: 374
011010_11_0001010_1001111_1010010_000 //START: DISPC "\nOR 15="
0100000_0110001_0110101_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nOR 15="
101001_00010_00000_00001_00000000000 //OR R0,R1,R2 line: 378
011110_00001_00010_0000000000000000 //DISP R2,int line: 379
011111_00011_00000_0000000100111111 //LDR label_or,R3 line: 380
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 381
011100_00011_00100_0000000011000100 //BEQ R4,failedOR,R3 line: 382
011010_11_0001010_1011000_1001111_000 //START: DISPC "\nXOR 13="
1010010_0100000_0110001_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nXOR 13="
101010_00010_00000_00001_00000000000 //XOR R0,R1,R2 line: 386
011110_00001_00010_0000000000000000 //DISP R2,int line: 387
011111_00011_00000_0000000100111101 //LDR label_xor,R3 line: 388
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 389
011100_00011_00100_0000000011000001 //BEQ R4,failedXOR,R3 line: 390
011010_11_0001010_1011000_1001110_000 //START: DISPC "\nXNOR -14="
1001111_1010010_0100000_0101101_0000
0110001_0110100_0111101_0000000_0000 //END: DISPC "\nXNOR -14="
101011_00010_00000_00001_00000000000 //XNOR R0,R1,R2 line: 394
011110_00001_00010_0000000000000000 //DISP R2,int line: 395
011111_00011_00000_0000000100111010 //LDR label_xnor,R3 line: 396
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 397
011100_00011_00100_0000000010111110 //BEQ R4,failedXNOR,R3 line: 398
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHL 60="
1001100_0100000_0110110_0110000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSHL 60="
101100_00010_00000_00001_00000000000 //SHL R0,R1,R2 line: 402
011110_00001_00010_0000000000000000 //DISP R2,int line: 403
011111_00011_00000_0000000100101110 //LDR label_shl,R3 line: 404
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 405
011100_00011_00100_0000000010111011 //BEQ R4,failedSHL,R3 line: 406
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHR 3="
1010010_0100000_0110011_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nSHR 3="
101101_00010_00000_00001_00000000000 //SHR R0,R1,R2 line: 410
011110_00001_00010_0000000000000000 //DISP R2,int line: 411
011111_00011_00000_0000000100100111 //LDR label_shr,R3 line: 412
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 413
011100_00011_00100_0000000010111000 //BEQ R4,failedSHR,R3 line: 414
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRA 3="
1000001_0100000_0110011_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nSRA 3="
101110_00010_00000_00001_00000000000 //SRA R0,R1,R2 line: 418
011110_00001_00010_0000000000000000 //DISP R2,int line: 419
011111_00011_00000_0000000100011111 //LDR label_shr,R3 line: 420
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 421
011100_00011_00100_0000000010110101 //BEQ R4,failedSRA,R3 line: 422
011111_00000_00000_0000000100010011 //LDR label_neg,R0 line: 423
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRA -4="
1000001_0100000_0101101_0110100_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSRA -4="
101110_00010_00000_00001_00000000000 //SRA R0,R1,R2 line: 427
011110_00001_00010_0000000000000000 //DISP R2,int line: 428
011111_00011_00000_0000000100011000 //LDR label_sra_neg,R3 line: 429
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 430
011100_00011_00100_0000000010101100 //BEQ R4,failedSRA,R3 line: 431
011111_00000_00000_0000000100001000 //LDR label_a,R0 line: 432
011010_11_0001010_1000001_1001110_000 //START: DISPC "\nANDC 2="
1000100_1000011_0100000_0110010_0000
0111101_0000000__000000000000000000 //END: DISPC "\nANDC 2="
111000_00010_00000_0000000000000010 //ANDC R0,2,R2 line: 436
011110_00001_00010_0000000000000000 //DISP R2,int line: 437
011111_00011_00000_0000000100000110 //LDR label_and,R3 line: 438
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 439
011100_00011_00100_0000000011001110 //BEQ R4,failedANDC,R3 line: 440
011010_11_0001010_1001111_1010010_000 //START: DISPC "\nORC 15="
1000011_0100000_0110001_0110101_0000
0111101_0000000__000000000000000000 //END: DISPC "\nORC 15="
111001_00010_00000_0000000000000010 //ORC R0,2,R2 line: 444
011110_00001_00010_0000000000000000 //DISP R2,int line: 445
011111_00011_00000_0000000011111101 //LDR label_or,R3 line: 446
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 447
011100_00011_00100_0000000011001011 //BEQ R4,failedORC,R3 line: 448
011010_11_0001010_1011000_1001111_000 //START: DISPC "\nXORC 13="
1010010_1000011_0100000_0110001_0000
0110011_0111101_0000000__00000000000 //END: DISPC "\nXORC 13="
111010_00010_00000_0000000000000010 //XORC R0,2,R2 line: 452
011110_00001_00010_0000000000000000 //DISP R2,int line: 453
011111_00011_00000_0000000011111011 //LDR label_xor,R3 line: 454
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 455
011100_00011_00100_0000000011001000 //BEQ R4,failedXORC,R3 line: 456
011010_11_0001010_1011000_1001110_000 //START: DISPC "\nXNORC -14="
1001111_1010010_1000011_0100000_0000
0101101_0110001_0110100_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nXNORC -14="
111011_00010_00000_0000000000000010 //XNORC R0,2,R2 line: 461
011110_00001_00010_0000000000000000 //DISP R2,int line: 462
011111_00011_00000_0000000011110111 //LDR label_xnor,R3 line: 463
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 464
011100_00011_00100_0000000011000100 //BEQ R4,failedXNORC,R3 line: 465
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHLC 60="
1001100_1000011_0100000_0110110_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nSHLC 60="
111100_00010_00000_0000000000000010 //SHLC R0,2,R2 line: 469
011110_00001_00010_0000000000000000 //DISP R2,int line: 470
011111_00011_00000_0000000011101011 //LDR label_shl,R3 line: 471
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 472
011100_00011_00100_0000000011000001 //BEQ R4,failedSHLC,R3 line: 473
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHRC 3="
1010010_1000011_0100000_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSHRC 3="
111101_00010_00000_0000000000000010 //SHRC R0,2,R2 line: 477
011110_00001_00010_0000000000000000 //DISP R2,int line: 478
011111_00011_00000_0000000011100100 //LDR label_shr,R3 line: 479
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 480
011100_00011_00100_0000000010111110 //BEQ R4,failedSHRC,R3 line: 481
011111_00000_00000_0000000011010110 //LDR label_a,R0 line: 482
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRAC 3="
1000001_1000011_0100000_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSRAC 3="
111110_00010_00000_0000000000000010 //SRAC R0,2,R2 line: 486
011110_00001_00010_0000000000000000 //DISP R2,int line: 487
011111_00011_00000_0000000011011100 //LDR label_sra,R3 line: 488
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 489
011100_00011_00100_0000000010111010 //BEQ R4,failedSRAC,R3 line: 490
011111_00000_00000_0000000011001111 //LDR label_neg,R0 line: 491
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRAC -4="
1000001_1000011_0100000_0101101_0000
0110100_0111101_0000000__00000000000 //END: DISPC "\nSRAC -4="
111110_00010_00000_0000000000000010 //SRAC R0,2,R2 line: 495
011110_00001_00010_0000000000000000 //DISP R2,int line: 496
011111_00011_00000_0000000011010100 //LDR label_sra_neg,R3 line: 497
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 498
011100_00011_00100_0000000010110001 //BEQ R4,failedSRAC,R3 line: 499
011111_00001_00000_0000000011010100 //LDR label_1,R1 line: 500
011011_00000_11111_0000000000000000 //JMP R31,R0 line: 501
000001_00000_00000_0000000000000000 //trap line: 502
011010_11_0001010_1000110_1100001_000 //START: failedReg: DISPC "\nFailed Register\n"
1101001_1101100_1100101_1100100_0000
0100000_1010010_1100101_1100111_0000
1101001_1110011_1110100_1100101_0000
1110010_0001010_0000000__00000000000 //END: failedReg: DISPC "\nFailed Register\n"
000001_00000_00000_0000000000000000 //trap line: 508
011010_11_0001010_1000110_1100001_000 //START: failedLD: DISPC "\nFailed LD\n"
1101001_1101100_1100101_1100100_0000
0100000_1001100_1000100_0001010_0000
0000000__0000000000000000000000000 //END: failedLD: DISPC "\nFailed LD\n"
000001_00000_00000_0000000000000000 //trap line: 513
011010_11_0001010_1000110_1100001_000 //START: failedST: DISPC "\nFailed ST\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010100_0001010_0000
0000000__0000000000000000000000000 //END: failedST: DISPC "\nFailed ST\n"
000001_00000_00000_0000000000000000 //trap line: 518
011010_11_0001010_1000110_1100001_000 //START: failedJMP: DISPC "\nFailed JMP\n"
1101001_1101100_1100101_1100100_0000
0100000_1001010_1001101_1010000_0000
0001010_0000000__000000000000000000 //END: failedJMP: DISPC "\nFailed JMP\n"
000001_00000_00000_0000000000000000 //trap line: 523
011010_11_0001010_1000110_1100001_000 //START: faileDBEQ: DISPC "\nFailed BEQ\n"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1000101_1010001_0000
0001010_0000000__000000000000000000 //END: faileDBEQ: DISPC "\nFailed BEQ\n"
000001_00000_00000_0000000000000000 //trap line: 528
011010_11_0001010_1000110_1100001_000 //START: faileDBNE: DISPC "\nFailed BNE\n"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1001110_1000101_0000
0001010_0000000__000000000000000000 //END: faileDBNE: DISPC "\nFailed BNE\n"
000001_00000_00000_0000000000000000 //trap line: 533
011010_11_0001010_1000110_1100001_000 //START: failedLDR: DISPC "\nFailed LDR\n"
1101001_1101100_1100101_1100100_0000
0100000_1001100_1000100_1010010_0000
0001010_0000000__000000000000000000 //END: failedLDR: DISPC "\nFailed LDR\n"
000001_00000_00000_0000000000000000 //trap line: 538
011010_11_0001010_1000110_1100001_000 //START: failedADD: DISPC "\nFailed ADD\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1000100_1000100_0000
0001010_0000000__000000000000000000 //END: failedADD: DISPC "\nFailed ADD\n"
000001_00000_00000_0000000000000000 //trap line: 543
011010_11_0001010_1000110_1100001_000 //START: failedSUB: DISPC "\nFailed SUB\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010101_1000010_0000
0001010_0000000__000000000000000000 //END: failedSUB: DISPC "\nFailed SUB\n"
000001_00000_00000_0000000000000000 //trap line: 548
011010_11_0001010_1000110_1100001_000 //START: failedMUL: DISPC "\nFailed MUL\n"
1101001_1101100_1100101_1100100_0000
0100000_1001101_1010101_1001100_0000
0001010_0000000__000000000000000000 //END: failedMUL: DISPC "\nFailed MUL\n"
000001_00000_00000_0000000000000000 //trap line: 553
011010_11_0001010_1000110_1100001_000 //START: failedDIV: DISPC "\nFailed DIV\n"
1101001_1101100_1100101_1100100_0000
0100000_1000100_1001001_1010110_0000
0001010_0000000__000000000000000000 //END: failedDIV: DISPC "\nFailed DIV\n"
000001_00000_00000_0000000000000000 //trap line: 558
011010_11_0001010_1000110_1100001_000 //START: failedCMPEQ: DISPC "\nFailed CMPEQ\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1000101_1010001_0001010_0000000_0000 //END: failedCMPEQ: DISPC "\nFailed CMPEQ\n"
000001_00000_00000_0000000000000000 //trap line: 563
011010_11_0001010_1000110_1100001_000 //START: failedCMPLT: DISPC "\nFailed CMPLT\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1010100_0001010_0000000_0000 //END: failedCMPLT: DISPC "\nFailed CMPLT\n"
000001_00000_00000_0000000000000000 //trap line: 568
011010_11_0001010_1000110_1100001_000 //START: failedCMPLE: DISPC "\nFailed CMPLE\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1000101_0001010_0000000_0000 //END: failedCMPLE: DISPC "\nFailed CMPLE\n"
000001_00000_00000_0000000000000000 //trap line: 573
011010_11_0001010_1000110_1100001_000 //START: failedAND: DISPC "\nFailed AND\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1001110_1000100_0000
0001010_0000000__000000000000000000 //END: failedAND: DISPC "\nFailed AND\n"
000001_00000_00000_0000000000000000 //trap line: 578
011010_11_0001010_1000110_1100001_000 //START: failedOR: DISPC "\nFailed OR\n"
1101001_1101100_1100101_1100100_0000
0100000_1001111_1010010_0001010_0000
0000000__0000000000000000000000000 //END: failedOR: DISPC "\nFailed OR\n"
000001_00000_00000_0000000000000000 //trap line: 583
011010_11_0001010_1000110_1100001_000 //START: failedXOR: DISPC "\nFailed XOR\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001111_1010010_0000
0001010_0000000__000000000000000000 //END: failedXOR: DISPC "\nFailed XOR\n"
000001_00000_00000_0000000000000000 //trap line: 588
011010_11_0001010_1000110_1100001_000 //START: failedXNOR: DISPC "\nFailed XNOR\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001110_1001111_0000
1010010_0001010_0000000__00000000000 //END: failedXNOR: DISPC "\nFailed XNOR\n"
000001_00000_00000_0000000000000000 //trap line: 593
011010_11_0001010_1000110_1100001_000 //START: failedSHL: DISPC "\nFailed SHL\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1001100_0000
0001010_0000000__000000000000000000 //END: failedSHL: DISPC "\nFailed SHL\n"
000001_00000_00000_0000000000000000 //trap line: 598
011010_11_0001010_1000110_1100001_000 //START: failedSHR: DISPC "\nFailed SHR\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1010010_0000
0001010_0000000__000000000000000000 //END: failedSHR: DISPC "\nFailed SHR\n"
000001_00000_00000_0000000000000000 //trap line: 603
011010_11_0001010_1000110_1100001_000 //START: failedSRA: DISPC "\nFailed SRA\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010010_1000001_0000
0001010_0000000__000000000000000000 //END: failedSRA: DISPC "\nFailed SRA\n"
000001_00000_00000_0000000000000000 //trap line: 608
011010_11_0001010_1000110_1100001_000 //START: failedADDC: DISPC "\nFailed ADDC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1000100_1000100_0000
1000011_0001010_0000000__00000000000 //END: failedADDC: DISPC "\nFailed ADDC\n"
000001_00000_00000_0000000000000000 //trap line: 613
011010_11_0001010_1000110_1100001_000 //START: failedSUBC: DISPC "\nFailed SUBC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010101_1000010_0000
1000011_0001010_0000000__00000000000 //END: failedSUBC: DISPC "\nFailed SUBC\n"
000001_00000_00000_0000000000000000 //trap line: 618
011010_11_0001010_1000110_1100001_000 //START: failedMULC: DISPC "\nFailed MULC\n"
1101001_1101100_1100101_1100100_0000
0100000_1001101_1010101_1001100_0000
1000011_0001010_0000000__00000000000 //END: failedMULC: DISPC "\nFailed MULC\n"
000001_00000_00000_0000000000000000 //trap line: 623
011010_11_0001010_1000110_1100001_000 //START: failedDIVC: DISPC "\nFailed DIVC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000100_1001001_1010110_0000
1000011_0001010_0000000__00000000000 //END: failedDIVC: DISPC "\nFailed DIVC\n"
000001_00000_00000_0000000000000000 //trap line: 628
011010_11_0001010_1000110_1100001_000 //START: failedCMPEQC: DISPC "\nFailed CMPEQC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1000101_1010001_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPEQC: DISPC "\nFailed CMPEQC\n"
000001_00000_00000_0000000000000000 //trap line: 634
011010_11_0001010_1000110_1100001_000 //START: failedCMPLTC: DISPC "\nFailed CMPLTC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1010100_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPLTC: DISPC "\nFailed CMPLTC\n"
000001_00000_00000_0000000000000000 //trap line: 640
011010_11_0001010_1000110_1100001_000 //START: failedCMPLEC: DISPC "\nFailed CMPLEC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1000101_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPLEC: DISPC "\nFailed CMPLEC\n"
000001_00000_00000_0000000000000000 //trap line: 646
011010_11_0001010_1000110_1100001_000 //START: failedANDC: DISPC "\nFailed ANDC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1001110_1000100_0000
1000011_0001010_0000000__00000000000 //END: failedANDC: DISPC "\nFailed ANDC\n"
000001_00000_00000_0000000000000000 //trap line: 651
011010_11_0001010_1000110_1100001_000 //START: failedORC: DISPC "\nFailed ORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1001111_1010010_1000011_0000
0001010_0000000__000000000000000000 //END: failedORC: DISPC "\nFailed ORC\n"
000001_00000_00000_0000000000000000 //trap line: 656
011010_11_0001010_1000110_1100001_000 //START: failedXORC: DISPC "\nFailed XORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001111_1010010_0000
1000011_0001010_0000000__00000000000 //END: failedXORC: DISPC "\nFailed XORC\n"
000001_00000_00000_0000000000000000 //trap line: 661
011010_11_0001010_1000110_1100001_000 //START: failedXNORC: DISPC "\nFailed XNORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001110_1001111_0000
1010010_1000011_0001010_0000000_0000 //END: failedXNORC: DISPC "\nFailed XNORC\n"
000001_00000_00000_0000000000000000 //trap line: 666
011010_11_0001010_1000110_1100001_000 //START: failedSHLC: DISPC "\nFailed SHLC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1001100_0000
1000011_0001010_0000000__00000000000 //END: failedSHLC: DISPC "\nFailed SHLC\n"
000001_00000_00000_0000000000000000 //trap line: 671
011010_11_0001010_1000110_1100001_000 //START: failedSHRC: DISPC "\nFailed SHRC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1010010_0000
1000011_0001010_0000000__00000000000 //END: failedSHRC: DISPC "\nFailed SHRC\n"
000001_00000_00000_0000000000000000 //trap line: 676
011010_11_0001010_1000110_1100001_000 //START: failedSRAC: DISPC "\nFailed SRAC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010010_1000001_0000
1000011_0001010_0000000__00000000000 //END: failedSRAC: DISPC "\nFailed SRAC\n"
000001_00000_00000_0000000000000000 //trap line: 681
011010_11_0001010_1000110_1100001_000 //START: failedST: DISPC "\nFailed ST\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010100_0001010_0000
0000000__0000000000000000000000000 //END: failedST: DISPC "\nFailed ST\n"
000001_00000_00000_0000000000000000 //trap line: 686
011010_11_0001010_1000110_1100001_000 //START: failedBNE: DISPC "\nFailed BNE\n"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1001110_1000101_0000
0001010_0000000__000000000000000000 //END: failedBNE: DISPC "\nFailed BNE\n"
000001_00000_00000_0000000000000000 //trap line: 691
011010_11_0001010_1000110_1100001_000 //START: failedBEQ: DISPC "\nFailed BEQ\n"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1000101_1010001_0000
0001010_0000000__000000000000000000 //END: failedBEQ: DISPC "\nFailed BEQ\n"
000001_00000_00000_0000000000000000 //trap line: 696
00000000000000000000000000001111 //label_a: DB 15 line: 697
00000000000000000000000000000010 //label_b: DB 2 line: 698
11111111111111111111111111110001 //label_neg: DB -15 line: 699
00000000000000000000000000001111 //label_or: DB 15 line: 700
00000000000000000000000000000010 //label_and: DB 2 line: 701
00000000000000000000000000010001 //label_add: DB 17 line: 702
00000000000000000000000000001101 //label_sub: DB 13 line: 703
00000000000000000000000000011110 //label_mul: DB 30 line: 704
00000000000000000000000000000111 //label_div: DB 7 line: 705
00000000000000000000000000001101 //label_xor: DB 13 line: 706
00000000000000000000000000111100 //label_shl: DB 60 line: 707
00000000000000000000000000000011 //label_shr: DB 3 line: 708
00000000000000000000000000000011 //label_sra: DB 3 line: 709
11111111111111111111111111111100 //label_sra_neg: DB -4 line: 710
11111111111111111111111111110010 //label_xnor: DB -14 line: 711
00000000000000000000000000000000 //label_0: DB 0 line: 712
00000000000000000000000000000001 //label_1: DB 1 line: 713
0001010_1000100_1101001_1110011_0000 //START: label_str: DB "\nDisplay string passed"
1110000_1101100_1100001_1111001_0000
0100000_1110011_1110100_1110010_0000
1101001_1101110_1100111_0100000_0000
1110000_1100001_1110011_1110011_0000
1100101_1100100_0000000_00000000000 //END: label_str: DB "\nDisplay string passed"
