// Seed: 2475539418
module module_0 (
    input id_0,
    output logic id_1
);
  logic id_2 = id_0;
  type_7(
      1, id_0
  );
  assign id_1 = id_2;
  type_8(
      1, 1
  );
  assign id_2 = 1;
  assign id_2 = 1;
  logic id_3;
  logic id_4;
endmodule
`endcelldefine
