Simics 4.0 (build 2598 amd64-linux) Copyright 1998-2010 Virtutech AB

Use of this software is subject to appropriate license.
Type 'copyright' for details on copyright and 'help' for on-line documentation.

Magic breakpoint already disabled.
Turning I-STC off and flushing old data
Turning D-STC off and flushing old data
Loading caches
Warming up caches
[cpu0] cs:0x0804c8f5 p:0x0cff38f5  mov byte ptr 0x8075a20[esi],al
processor         steps        cycles   time [s]
cpu0       220945901120  220945901120  11047.295
Simulating...
[cpu0] cs:0x08049398 p:0x0d9d5398  mov edx,dword ptr [0x8055974]

Cache statistics: dc
-----------------
    Total number of transactions:     510795516

         Device data reads (DMA):             0
        Device data writes (DMA):             0

          Uncacheable data reads:             0
         Uncacheable data writes:             0
 Uncacheable instruction fetches:             0

          Data read transactions:     300242218
                Data read misses:      12167480
             Data read hit ratio:         95.95%

  Instruction fetch transactions:             0
        Instruction fetch misses:             0

         Data write transactions:     210553298
               Data write misses:      17063477
            Data write hit ratio:         91.90%

          Copy back transactions:             0


Cache statistics: ic
-----------------
    Total number of transactions:     999975923

         Device data reads (DMA):             0
        Device data writes (DMA):             0

          Uncacheable data reads:             0
         Uncacheable data writes:             0
 Uncacheable instruction fetches:             0

          Data read transactions:             0
                Data read misses:             0

  Instruction fetch transactions:     999975923
        Instruction fetch misses:          4682
     Instruction fetch hit ratio:        100.00%

         Data write transactions:             0
               Data write misses:             0

          Copy back transactions:             0


Cache statistics: l2c
-----------------
    Total number of transactions:     222725460

         Device data reads (DMA):             0
        Device data writes (DMA):             0

          Uncacheable data reads:             0
         Uncacheable data writes:             0
 Uncacheable instruction fetches:             0

          Data read transactions:      12167480
                Data read misses:         50444
             Data read hit ratio:         99.59%

  Instruction fetch transactions:          4682
        Instruction fetch misses:          1684
     Instruction fetch hit ratio:         64.03%

         Data write transactions:     210553298
               Data write misses:       1239236
            Data write hit ratio:         99.41%

          Copy back transactions:             0

processor         steps        cycles   time [s]
cpu0       221945901120  221945901120  11097.295
