---
attachments: [gicv2-virt.png]
tags: [Basic]
title: 中断虚拟化
created: '2023-04-19T08:33:23.355Z'
modified: '2023-04-21T03:55:01.473Z'
---

# 中断虚拟化

## GIC

分为四部分：

- GICD
Distributor，控制中断路由，优先级等

- GICC
CPU Interface，CPU 用来读中断信息/结束中断处理
读 GICC_IAR -> 写 GICC_EOIR 和 GICC_DIR（可配置）

与虚拟化相关的部分：

- GICH
Hypervisor 写相应寄存器，向 vCPU 注入中断
如果支持单 CPU 运行多 vCPU，需要保存上下文

- GICV
vCPU Interface
在 stage-2 page table 中将 GICC 对应的 GPA 映射到 GICV 对应的 HPA

GICC，GICH，GICV 都是 banked 的

hypervisor bypass：ITS (not included in GICv2)

## 中断状态

三类
- SGI（0-15） Software Generated Interrupt
- PPI (16-31) Private
- SPI (GE 32) Shared

四种状态
- Inactive
- Pending
- Active
- Pending and Active

## 主要寄存器

GICD：

CTLR

Enable

TYPER

一些配置信息：SecurityExtn，CPUNumber，ITLinesNumber

IIDR

product identifier

IGROUPRn

group 0 or group 1

ISENABLERn
ICENBALERn

标志某个中断是否 enable
enable 写 IS，disable 写 IC

ISPENDRn
ICPENDRn

标志某个中断是否 pending

ISACTIVERn
ICACTIVERn

标志某个中断是否 acitve

IPRIORITYRn

配置优先级
The lower the value, the greater the priority of the corresponding interrupt.

ITARGETSRn

控制将中断发往哪个 CPU
a value of 0x3 means that the Pending interrupt is sent to processors 0 and 1.

ICFGRn

表示一个中断是电平/边沿触发

NSACRn

Secure 相关

SGIR

生成 SGI


GICC：

CTLR
EOImode, enable
PMR
priority mask，优先级高于PMR有效
BPR
controls how the 8-bit interrupt priority field is split into a group priority field, used to determine interrupt preemption, and a subpriority field.
IAR
读中断号，acknowledge interrupt
EOIR
priority drop & inactive
RPR
indicates the Running priority of the CPU interface
HPPIR
Indicates the Interrupt ID, and processor ID if appropriate, of the highest priority pending interrupt on the CPU interface.

ABPR
AIAR
AEOIR
AHPPIR
APRn
an alias of the Non-secure view

NSAPRn

IIDR
Provides information about the implementer and revision of the CPU interface.
DIR
When interrupt priority drop is separated from interrupt deactivation, as described in
Priority drop and interrupt deactivation on page 3-38, a write to this register deactivates the specified interrupt.

GICH：

HCR
VTR
This is a read-only register that provides the following information about the implementation of the GIC Virtualization Extensions:
• number of priority levels supported
• number of preemption levels supported
• number of implemented List registers.
VMCR
Enables the hypervisor to save and restore the virtual machine view of the GIC state.
MISR
Indicates which maintenance interrupts are asserted.
EISR0
EISR1
help determine which List registers have outstanding EOI interrupts that require servicing.
ELSR0
ELSR1
When a maintenance interrupt is received, locate a usable List register when the hypervisor is delivering an interrupt to a Guest OS.
APR

LRn
注入中断

GICV：基本同 GICC



## 整体思路

![](pic/gicv2-virt.png)

需要模拟 GICD 

set HCR_EL2.IMO to 1
判断 IRQ 是否需要给 VM
Hypervisor EOI 物理中断
Hypervisor 写 GICH_LRn 注入中断
Guest EOI 和 DIR 虚拟中断 

## 代码（Take Jailhouse GICv2 as an example)

irqchip_init()

irqchip_handle_irq(void)
 ->irqchip.read_iar_iarn
   if(spurious irq) break
   if(is_sgi)
    ->arch_handle_sgi()
   else
    ->arch_handle_phys_irq()
     ->irqchip_set_pending(cpu_public, irq_id)
      ->irqchip.inject_irq(irq_id) 
   irqchip.eoi_irq
