Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb  9 15:03:04 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_impl_timing_summary_routed.rpt -pb UART_impl_timing_summary_routed.pb -rpx UART_impl_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_impl
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.509        0.000                      0                  264        0.086        0.000                      0                  264        4.020        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.509        0.000                      0                  264        0.086        0.000                      0                  264        4.020        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/curr_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 1.179ns (22.573%)  route 4.044ns (77.427%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 14.274 - 10.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.555     4.472    uart_pkg/ctrl/CLK
    SLICE_X8Y60          FDCE                                         r  uart_pkg/ctrl/curr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.478     4.950 r  uart_pkg/ctrl/curr_data_reg[6]/Q
                         net (fo=1, routed)           1.130     6.080    uart_pkg/ctrl/curr_data_reg_n_0_[6]
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.301     6.381 r  uart_pkg/ctrl/uart_i_20/O
                         net (fo=2, routed)           0.680     7.061    uart_pkg/ctrl/p_1_in[2]
    SLICE_X8Y60          LUT5 (Prop_lut5_I1_O)        0.124     7.185 r  uart_pkg/ctrl/uart_i_14/O
                         net (fo=2, routed)           0.913     8.099    uart_pkg/ctrl/raw_data[2]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.223 r  uart_pkg/ctrl/uart_i_8/O
                         net (fo=2, routed)           0.823     9.045    uart_pkg/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X5Y59          LUT3 (Prop_lut3_I2_O)        0.152     9.197 r  uart_pkg/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_RX_FIFO_i_1/O
                         net (fo=1, routed)           0.498     9.695    uart_pkg/uart/U0/UARTLITE_CORE_I/reset_RX_FIFO
    SLICE_X3Y59          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.507    14.274    uart_pkg/uart/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X3Y59          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg/C
                         clock pessimism              0.228    14.502    
                         clock uncertainty           -0.035    14.467    
    SLICE_X3Y59          FDSE (Setup_fdse_C_D)       -0.263    14.204    uart_pkg/uart/U0/UARTLITE_CORE_I/reset_RX_FIFO_reg
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/curr_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.027ns (23.441%)  route 3.354ns (76.559%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.555     4.472    uart_pkg/ctrl/CLK
    SLICE_X8Y60          FDCE                                         r  uart_pkg/ctrl/curr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.478     4.950 r  uart_pkg/ctrl/curr_data_reg[6]/Q
                         net (fo=1, routed)           1.130     6.080    uart_pkg/ctrl/curr_data_reg_n_0_[6]
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.301     6.381 r  uart_pkg/ctrl/uart_i_20/O
                         net (fo=2, routed)           0.680     7.061    uart_pkg/ctrl/p_1_in[2]
    SLICE_X8Y60          LUT5 (Prop_lut5_I1_O)        0.124     7.185 r  uart_pkg/ctrl/uart_i_14/O
                         net (fo=2, routed)           0.913     8.099    uart_pkg/ctrl/raw_data[2]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124     8.223 r  uart_pkg/ctrl/uart_i_8/O
                         net (fo=2, routed)           0.630     8.853    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.272    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism              0.228    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X6Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    14.435    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/curr_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.027ns (25.447%)  route 3.009ns (74.553%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.555     4.472    uart_pkg/ctrl/CLK
    SLICE_X8Y60          FDCE                                         r  uart_pkg/ctrl/curr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.478     4.950 r  uart_pkg/ctrl/curr_data_reg[6]/Q
                         net (fo=1, routed)           1.130     6.080    uart_pkg/ctrl/curr_data_reg_n_0_[6]
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.301     6.381 r  uart_pkg/ctrl/uart_i_20/O
                         net (fo=2, routed)           0.680     7.061    uart_pkg/ctrl/p_1_in[2]
    SLICE_X8Y60          LUT5 (Prop_lut5_I1_O)        0.124     7.185 r  uart_pkg/ctrl/uart_i_14/O
                         net (fo=2, routed)           0.678     7.864    uart_pkg/ctrl/raw_data[2]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124     7.988 r  uart_pkg/ctrl/uart_i_7/O
                         net (fo=1, routed)           0.520     8.508    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.272    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.228    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X6Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    14.421    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/curr_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.966ns (24.672%)  route 2.949ns (75.328%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.555     4.472    uart_pkg/ctrl/CLK
    SLICE_X9Y60          FDCE                                         r  uart_pkg/ctrl/curr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.419     4.891 r  uart_pkg/ctrl/curr_data_reg[9]/Q
                         net (fo=1, routed)           1.045     5.935    uart_pkg/ctrl/curr_data_reg_n_0_[9]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.299     6.234 r  uart_pkg/ctrl/uart_i_21/O
                         net (fo=2, routed)           0.658     6.893    uart_pkg/ctrl/p_1_in[1]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.017 r  uart_pkg/ctrl/uart_i_11/O
                         net (fo=4, routed)           1.057     8.074    uart_pkg/ctrl/uart_i_11_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.124     8.198 r  uart_pkg/ctrl/uart_i_4/O
                         net (fo=1, routed)           0.189     8.387    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.272    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.228    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X6Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    14.418    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/curr_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.966ns (24.896%)  route 2.914ns (75.104%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.555     4.472    uart_pkg/ctrl/CLK
    SLICE_X9Y60          FDCE                                         r  uart_pkg/ctrl/curr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.419     4.891 f  uart_pkg/ctrl/curr_data_reg[9]/Q
                         net (fo=1, routed)           1.045     5.935    uart_pkg/ctrl/curr_data_reg_n_0_[9]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.299     6.234 f  uart_pkg/ctrl/uart_i_21/O
                         net (fo=2, routed)           0.658     6.893    uart_pkg/ctrl/p_1_in[1]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.017 f  uart_pkg/ctrl/uart_i_11/O
                         net (fo=4, routed)           0.832     7.849    uart_pkg/ctrl/uart_i_11_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.973 r  uart_pkg/ctrl/uart_i_5/O
                         net (fo=2, routed)           0.379     8.352    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[4]
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.272    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.228    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X6Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    14.447    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/data_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.952ns (24.622%)  route 2.914ns (75.378%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.620     4.537    uart_pkg/ctrl/CLK
    SLICE_X7Y61          FDCE                                         r  uart_pkg/ctrl/data_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDCE (Prop_fdce_C_Q)         0.456     4.993 r  uart_pkg/ctrl/data_pos_reg[0]/Q
                         net (fo=17, routed)          1.146     6.139    uart_pkg/ctrl/data_pos[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.263 r  uart_pkg/ctrl/uart_i_23/O
                         net (fo=2, routed)           0.434     6.697    uart_pkg/ctrl/p_1_in[0]
    SLICE_X8Y59          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  uart_pkg/ctrl/uart_i_19/O
                         net (fo=1, routed)           0.908     7.728    uart_pkg/ctrl/raw_data[0]
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.852 r  uart_pkg/ctrl/uart_i_9/O
                         net (fo=2, routed)           0.427     8.279    uart_pkg/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I2_O)        0.124     8.403 r  uart_pkg/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_TX_FIFO_i_1/O
                         net (fo=1, routed)           0.000     8.403    uart_pkg/uart/U0/UARTLITE_CORE_I/reset_TX_FIFO
    SLICE_X6Y58          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.506    14.273    uart_pkg/uart/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X6Y58          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg/C
                         clock pessimism              0.241    14.514    
                         clock uncertainty           -0.035    14.479    
    SLICE_X6Y58          FDSE (Setup_fdse_C_D)        0.077    14.556    uart_pkg/uart/U0/UARTLITE_CORE_I/reset_TX_FIFO_reg
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/curr_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.966ns (25.701%)  route 2.793ns (74.299%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.555     4.472    uart_pkg/ctrl/CLK
    SLICE_X9Y60          FDCE                                         r  uart_pkg/ctrl/curr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.419     4.891 f  uart_pkg/ctrl/curr_data_reg[9]/Q
                         net (fo=1, routed)           1.045     5.935    uart_pkg/ctrl/curr_data_reg_n_0_[9]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.299     6.234 f  uart_pkg/ctrl/uart_i_21/O
                         net (fo=2, routed)           0.658     6.893    uart_pkg/ctrl/p_1_in[1]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.017 f  uart_pkg/ctrl/uart_i_11/O
                         net (fo=4, routed)           0.550     7.567    uart_pkg/ctrl/uart_i_11_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.691 r  uart_pkg/ctrl/uart_i_6/O
                         net (fo=1, routed)           0.539     8.230    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.272    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.228    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X6Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    14.426    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/data_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.828ns (22.339%)  route 2.878ns (77.661%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.620     4.537    uart_pkg/ctrl/CLK
    SLICE_X7Y61          FDCE                                         r  uart_pkg/ctrl/data_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDCE (Prop_fdce_C_Q)         0.456     4.993 r  uart_pkg/ctrl/data_pos_reg[0]/Q
                         net (fo=17, routed)          1.146     6.139    uart_pkg/ctrl/data_pos[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.263 r  uart_pkg/ctrl/uart_i_23/O
                         net (fo=2, routed)           0.434     6.697    uart_pkg/ctrl/p_1_in[0]
    SLICE_X8Y59          LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  uart_pkg/ctrl/uart_i_19/O
                         net (fo=1, routed)           0.908     7.728    uart_pkg/ctrl/raw_data[0]
    SLICE_X7Y59          LUT6 (Prop_lut6_I1_O)        0.124     7.852 r  uart_pkg/ctrl/uart_i_9/O
                         net (fo=2, routed)           0.391     8.243    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.272    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.241    14.513    
                         clock uncertainty           -0.035    14.478    
    SLICE_X6Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    14.459    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 uart_pkg/ctrl/curr_data_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.966ns (26.172%)  route 2.725ns (73.828%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.472ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.555     4.472    uart_pkg/ctrl/CLK
    SLICE_X9Y60          FDCE                                         r  uart_pkg/ctrl/curr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.419     4.891 f  uart_pkg/ctrl/curr_data_reg[9]/Q
                         net (fo=1, routed)           1.045     5.935    uart_pkg/ctrl/curr_data_reg_n_0_[9]
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.299     6.234 f  uart_pkg/ctrl/uart_i_21/O
                         net (fo=2, routed)           0.658     6.893    uart_pkg/ctrl/p_1_in[1]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.124     7.017 f  uart_pkg/ctrl/uart_i_11/O
                         net (fo=4, routed)           0.832     7.849    uart_pkg/ctrl/uart_i_11_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I5_O)        0.124     7.973 r  uart_pkg/ctrl/uart_i_5/O
                         net (fo=2, routed)           0.190     8.163    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.272    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X6Y59          SRL16E                                       r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.228    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X6Y59          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    14.413    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/ctrl/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.960ns (27.647%)  route 2.512ns (72.353%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.554     4.471    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.419     4.890 f  counter_reg[2]/Q
                         net (fo=7, routed)           1.138     6.028    uart_pkg/ctrl/Q[2]
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.299     6.327 r  uart_pkg/ctrl/FSM_sequential_curr_state[0]_i_4/O
                         net (fo=1, routed)           0.578     6.904    uart_pkg/ctrl/next_state1__0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     7.028 f  uart_pkg/ctrl/FSM_sequential_curr_state[0]_i_2/O
                         net (fo=1, routed)           0.469     7.498    uart_pkg/ctrl/FSM_sequential_curr_state[0]_i_2_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.118     7.616 r  uart_pkg/ctrl/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.328     7.943    uart_pkg/ctrl/next_state[0]
    SLICE_X6Y60          FDCE                                         r  uart_pkg/ctrl/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.505    14.272    uart_pkg/ctrl/CLK
    SLICE_X6Y60          FDCE                                         r  uart_pkg/ctrl/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism              0.228    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X6Y60          FDCE (Setup_fdce_C_D)       -0.218    14.247    uart_pkg/ctrl/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.432%)  route 0.184ns (56.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.562     1.538    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  counter_reg[5]/Q
                         net (fo=4, routed)           0.184     1.863    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.871     1.935    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.341     1.594    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.777    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.071%)  route 0.170ns (50.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.562     1.538    clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.170     1.873    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.871     1.935    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.341     1.594    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.777    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.568    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X3Y59          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_reg/Q
                         net (fo=3, routed)           0.074     1.783    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_i_1/O
                         net (fo=1, routed)           0.000     1.828    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits0
    SLICE_X2Y59          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.862     1.926    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X2Y59          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg/C
                         clock pessimism             -0.345     1.581    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.702    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.591     1.567    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y60          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.774    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X0Y60          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.861     1.925    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y60          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.358     1.567    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.075     1.642    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.485%)  route 0.235ns (62.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.562     1.538    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  counter_reg[5]/Q
                         net (fo=4, routed)           0.235     1.914    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.874     1.938    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.341     1.597    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.780    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.568    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X3Y59          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_reg/Q
                         net (fo=1, routed)           0.087     1.796    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.045     1.841 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_i_1/O
                         net (fo=1, routed)           0.000     1.841    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX0
    SLICE_X2Y59          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.862     1.926    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X2Y59          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                         clock pessimism             -0.345     1.581    
    SLICE_X2Y59          FDSE (Hold_fdse_C_D)         0.120     1.701    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.888%)  route 0.241ns (63.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.562     1.538    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.241     1.921    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.874     1.938    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.341     1.597    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.780    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.738%)  route 0.243ns (63.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.562     1.538    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.243     1.922    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.871     1.935    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.341     1.594    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.777    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.602%)  route 0.191ns (56.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.562     1.538    clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.148     1.686 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.191     1.878    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.874     1.938    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.341     1.597    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     1.727    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.716%)  route 0.229ns (58.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.562     1.538    clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     1.702 r  counter_reg[10]/Q
                         net (fo=3, routed)           0.229     1.931    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.874     1.938    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.341     1.597    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.780    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24   brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24   brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y61    counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y61    counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y61    counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y61    counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y61    counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y61    counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y61    counter_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y63    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y63    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y63    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y63    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y63    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y63    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y63    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y63    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y59    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.676ns  (logic 1.446ns (39.354%)  route 2.229ns (60.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.229     3.676    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y60          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.507     4.274    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y60          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.215ns (19.432%)  route 0.890ns (80.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    V12                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.890     1.105    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y60          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.861     1.925    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y60          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.718ns  (logic 3.994ns (51.748%)  route 3.724ns (48.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.624     4.541    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X2Y59          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDSE (Prop_fdse_C_Q)         0.518     5.059 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.724     8.783    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.476    12.259 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.259    uart_tx
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.341ns (52.612%)  route 1.208ns (47.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.592     1.568    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X2Y59          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDSE (Prop_fdse_C_Q)         0.164     1.732 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.208     2.940    uart_tx_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.177     4.118 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.118    uart_tx
    R12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.433ns  (logic 1.612ns (29.663%)  route 3.821ns (70.337%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=95, routed)          3.296     4.762    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.146     4.908 r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.525     5.433    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.471     4.238    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 1.590ns (30.455%)  route 3.630ns (69.545%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=95, routed)          3.296     4.762    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y62          LUT2 (Prop_lut2_I1_O)        0.124     4.886 r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.333     5.220    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.474     4.241    brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  brom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 1.590ns (36.391%)  route 2.779ns (63.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=95, routed)          1.832     3.298    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.422 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.947     4.368    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X3Y57          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.508     4.275    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X3Y57          FDSE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.368ns  (logic 1.590ns (36.391%)  route 2.779ns (63.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=95, routed)          1.832     3.298    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.124     3.422 r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.947     4.368    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I_n_8
    SLICE_X3Y57          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.508     4.275    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X3Y57          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.466ns (35.214%)  route 2.696ns (64.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.696     4.162    rst_IBUF
    SLICE_X8Y61          FDCE                                         f  counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.437     4.204    clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.466ns (35.214%)  route 2.696ns (64.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.696     4.162    rst_IBUF
    SLICE_X9Y61          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.437     4.204    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.466ns (35.214%)  route 2.696ns (64.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.696     4.162    rst_IBUF
    SLICE_X9Y61          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.437     4.204    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.466ns (35.214%)  route 2.696ns (64.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.696     4.162    rst_IBUF
    SLICE_X9Y61          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.437     4.204    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.466ns (35.214%)  route 2.696ns (64.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.696     4.162    rst_IBUF
    SLICE_X9Y61          FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.437     4.204    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 1.466ns (35.214%)  route 2.696ns (64.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.696     4.162    rst_IBUF
    SLICE_X9Y61          FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.437     4.204    clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.189%)  route 0.395ns (62.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.395     0.628    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.189%)  route 0.395ns (62.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.395     0.628    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.189%)  route 0.395ns (62.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.395     0.628    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.189%)  route 0.395ns (62.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.395     0.628    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.189%)  route 0.395ns (62.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.395     0.628    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.189%)  route 0.395ns (62.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.395     0.628    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.234ns (37.189%)  route 0.395ns (62.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.395     0.628    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.234ns (36.933%)  route 0.399ns (63.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.399     0.632    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X0Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X0Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.234ns (36.933%)  route 0.399ns (63.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.399     0.632    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X0Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.858     1.922    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X0Y63          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/running_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.234ns (35.738%)  route 0.420ns (64.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rst_IBUF_inst/O
                         net (fo=95, routed)          0.420     0.654    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0
    SLICE_X0Y61          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.861     1.925    uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X0Y61          FDRE                                         r  uart_pkg/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C





