Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 20 10:57:01 2024
| Host         : LaptopMateo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DEMUX_timing_summary_routed.rpt -pb DEMUX_timing_summary_routed.pb -rpx DEMUX_timing_summary_routed.rpx -warn_on_violation
| Design       : DEMUX
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            O1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.567ns  (logic 5.333ns (42.441%)  route 7.233ns (57.559%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF[1]_inst/O
                         net (fo=16, routed)          2.996     4.457    S_IBUF[1]
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.152     4.609 r  O1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.237     8.847    O1_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.720    12.567 r  O1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.567    O1[0]
    P3                                                                r  O1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            O1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.560ns  (logic 5.093ns (40.548%)  route 7.467ns (59.452%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF[1]_inst/O
                         net (fo=16, routed)          4.618     6.079    S_IBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.203 r  O1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.849     9.052    O1_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.560 r  O1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.560    O1[1]
    N3                                                                r  O1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            O1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.355ns  (logic 5.107ns (41.332%)  route 7.249ns (58.668%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF[1]_inst/O
                         net (fo=16, routed)          4.253     5.715    S_IBUF[1]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.124     5.839 r  O1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.995     8.834    O1_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.355 r  O1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.355    O1[3]
    L1                                                                r  O1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            O1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.028ns  (logic 5.101ns (42.406%)  route 6.928ns (57.594%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF[1]_inst/O
                         net (fo=16, routed)          4.617     6.078    S_IBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.124     6.202 r  O1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.310     8.513    O1_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.028 r  O1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.028    O1[2]
    P1                                                                r  O1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            O2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 5.347ns (45.987%)  route 6.280ns (54.013%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF[1]_inst/O
                         net (fo=16, routed)          4.617     6.078    S_IBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.152     6.230 r  O2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.893    O2_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.733    11.627 r  O2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.627    O2[2]
    W3                                                                r  O2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            O2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 5.324ns (45.831%)  route 6.292ns (54.169%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF[1]_inst/O
                         net (fo=16, routed)          4.618     6.079    S_IBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.152     6.231 r  O2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.905    O2_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.710    11.615 r  O2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.615    O2[1]
    V3                                                                r  O2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            O3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.519ns  (logic 5.085ns (44.146%)  route 6.434ns (55.854%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  I_IBUF[2]_inst/O
                         net (fo=4, routed)           4.012     5.467    I_IBUF[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.591 r  O3_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.422     8.013    O3_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.519 r  O3_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.519    O3[2]
    U14                                                               r  O3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            O3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.303ns  (logic 5.081ns (44.953%)  route 6.222ns (55.047%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  I_IBUF[3]_inst/O
                         net (fo=4, routed)           4.095     5.551    I_IBUF[3]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.675 r  O3_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.127     7.802    O3_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.303 r  O3_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.303    O3[3]
    V14                                                               r  O3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            O2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.250ns  (logic 5.319ns (47.279%)  route 5.931ns (52.721%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  S_IBUF[1]_inst/O
                         net (fo=16, routed)          4.253     5.715    S_IBUF[1]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.152     5.867 r  O2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     7.545    O2_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.706    11.250 r  O2_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.250    O2[3]
    U3                                                                r  O2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            O4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.227ns  (logic 5.325ns (47.433%)  route 5.902ns (52.567%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  I_IBUF[0]_inst/O
                         net (fo=4, routed)           3.780     5.249    I_IBUF[0]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.150     5.399 r  O4_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     7.521    O4_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    11.227 r  O4_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.227    O4[0]
    U16                                                               r  O4[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            O3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.476ns (65.825%)  route 0.766ns (34.175%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  S_IBUF[0]_inst/O
                         net (fo=16, routed)          0.448     0.669    S_IBUF[0]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.045     0.714 r  O3_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.032    O3_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.242 r  O3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.242    O3[0]
    W18                                                               r  O3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            O2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.540ns (67.243%)  route 0.750ns (32.757%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_IBUF[1]_inst/O
                         net (fo=4, routed)           0.423     0.644    I_IBUF[1]
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.048     0.692 r  O2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.019    O2_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         1.271     2.291 r  O2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.291    O2[1]
    V3                                                                r  O2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            O4[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.533ns (63.957%)  route 0.864ns (36.043%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  S_IBUF[0]_inst/O
                         net (fo=16, routed)          0.516     0.737    S_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.048     0.785 r  O4_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.133    O4_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.397 r  O4_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.397    O4[2]
    U19                                                               r  O4[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            O4[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.547ns (64.163%)  route 0.864ns (35.837%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  S_IBUF[0]_inst/O
                         net (fo=16, routed)          0.517     0.738    S_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.049     0.787 r  O4_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.134    O4_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     2.411 r  O4_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.411    O4[3]
    V19                                                               r  O4[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            O2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.562ns (62.553%)  route 0.935ns (37.447%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  I_IBUF[2]_inst/O
                         net (fo=4, routed)           0.605     0.828    I_IBUF[2]
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.873 r  O2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.203    O2_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         1.293     2.496 r  O2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.496    O2[2]
    W3                                                                r  O2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            O4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.537ns (61.149%)  route 0.976ns (38.851%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  S_IBUF[0]_inst/O
                         net (fo=16, routed)          0.448     0.669    S_IBUF[0]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.048     0.717 r  O4_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.245    O4_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.513 r  O4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.513    O4[0]
    U16                                                               r  O4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            O3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.468ns (58.238%)  route 1.053ns (41.762%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  S_IBUF[0]_inst/O
                         net (fo=16, routed)          0.517     0.738    S_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  O3_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.319    O3_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.520 r  O3_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.520    O3[3]
    V14                                                               r  O3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            O2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.533ns (60.737%)  route 0.991ns (39.263%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  I_IBUF[3]_inst/O
                         net (fo=4, routed)           0.663     0.887    I_IBUF[3]
    SLICE_X65Y33         LUT3 (Prop_lut3_I0_O)        0.042     0.929 r  O2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.257    O2_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         1.267     2.524 r  O2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.524    O2[3]
    U3                                                                r  O2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            O3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.473ns (56.335%)  route 1.142ns (43.665%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  S_IBUF[0]_inst/O
                         net (fo=16, routed)          0.516     0.737    S_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.782 r  O3_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.626     1.408    O3_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.615 r  O3_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.615    O3[2]
    U14                                                               r  O3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            O1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.485ns (54.923%)  route 1.219ns (45.077%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  I_IBUF[2]_inst/O
                         net (fo=4, routed)           0.605     0.828    I_IBUF[2]
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.873 r  O1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.613     1.487    O1_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.703 r  O1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.703    O1[2]
    P1                                                                r  O1[2] (OUT)
  -------------------------------------------------------------------    -------------------





