{
  "design": {
    "design_info": {
      "boundary_crc": "0x4BD40EE2507BCB50",
      "device": "xc7k325tffg676-2",
      "gen_directory": "../../../../project_adc_capture.gen/sources_1/bd/ILA",
      "name": "ILA",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "ila_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ILA_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "DA_out": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "DB_out": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "DCLK_done": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "FCLK_done": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "DCLK_reg": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "FCLK_reg": {
        "direction": "I",
        "left": "5",
        "right": "0"
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "16",
        "xci_name": "ILA_ila_0_0",
        "xci_path": "ip\\ILA_ila_0_0\\ILA_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "65536"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_WIDTH": {
            "value": "12"
          },
          "C_PROBE1_WIDTH": {
            "value": "12"
          },
          "C_PROBE4_WIDTH": {
            "value": "6"
          },
          "C_PROBE5_WIDTH": {
            "value": "6"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "CLK",
          "ila_0/clk"
        ]
      },
      "probe0_0_1": {
        "ports": [
          "DA_out",
          "ila_0/probe0"
        ]
      },
      "probe1_0_1": {
        "ports": [
          "DB_out",
          "ila_0/probe1"
        ]
      },
      "probe2_0_1": {
        "ports": [
          "DCLK_done",
          "ila_0/probe2"
        ]
      },
      "probe3_0_1": {
        "ports": [
          "FCLK_done",
          "ila_0/probe3"
        ]
      },
      "probe4_0_1": {
        "ports": [
          "DCLK_reg",
          "ila_0/probe4"
        ]
      },
      "probe5_0_1": {
        "ports": [
          "FCLK_reg",
          "ila_0/probe5"
        ]
      }
    }
  }
}