18:22:37 INFO  : Registering command handlers for SDK TCF services
18:22:38 INFO  : Launching XSCT server: xsct.bat -interactive D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\temp_xsdb_launch_script.tcl
18:22:43 INFO  : XSCT server has started successfully.
18:22:43 INFO  : Successfully done setting XSCT server connection channel  
18:22:46 INFO  : Successfully done setting SDK workspace  
18:22:46 INFO  : Processing command line option -hwspec D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf.
18:24:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:24:35 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:26:23 INFO  : Example project NU_er_det_Nu_bsp_xgpiops_polled_example_1 has been created successfully.
18:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:27:01 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:30:23 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:30:38 INFO  : 'fpga -state' command is executed.
18:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:38 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:30:38 INFO  : 'jtag frequency' command is executed.
18:30:38 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:38 INFO  : Context for 'APU' is selected.
18:30:38 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:38 INFO  : Context for 'APU' is selected.
18:30:38 INFO  : 'stop' command is executed.
18:30:38 INFO  : 'ps7_init' command is executed.
18:30:38 INFO  : 'ps7_post_config' command is executed.
18:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:39 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:39 INFO  : Memory regions updated for context APU
18:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:39 INFO  : 'con' command is executed.
18:30:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:30:39 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:30:53 INFO  : Disconnected from the channel tcfchan#1.
18:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:30:55 INFO  : 'fpga -state' command is executed.
18:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:55 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:30:55 INFO  : 'jtag frequency' command is executed.
18:30:55 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:55 INFO  : Context for 'APU' is selected.
18:30:56 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:56 INFO  : Context for 'APU' is selected.
18:30:56 INFO  : 'stop' command is executed.
18:30:57 INFO  : 'ps7_init' command is executed.
18:30:57 INFO  : 'ps7_post_config' command is executed.
18:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:57 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:57 INFO  : Memory regions updated for context APU
18:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:58 INFO  : 'con' command is executed.
18:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:30:58 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:31:14 INFO  : Disconnected from the channel tcfchan#2.
18:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:31:15 INFO  : 'fpga -state' command is executed.
18:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:15 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:31:15 INFO  : 'jtag frequency' command is executed.
18:31:15 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:15 INFO  : Context for 'APU' is selected.
18:31:17 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:31:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:17 INFO  : Context for 'APU' is selected.
18:31:17 INFO  : 'stop' command is executed.
18:31:17 INFO  : 'ps7_init' command is executed.
18:31:17 INFO  : 'ps7_post_config' command is executed.
18:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:17 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:17 INFO  : Memory regions updated for context APU
18:31:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:18 INFO  : 'con' command is executed.
18:31:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:31:18 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:31:34 INFO  : Disconnected from the channel tcfchan#3.
18:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:31:35 INFO  : 'fpga -state' command is executed.
18:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:35 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:31:35 INFO  : 'jtag frequency' command is executed.
18:31:35 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:35 INFO  : Context for 'APU' is selected.
18:31:37 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:31:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:37 INFO  : Context for 'APU' is selected.
18:31:37 INFO  : 'stop' command is executed.
18:31:37 INFO  : 'ps7_init' command is executed.
18:31:37 INFO  : 'ps7_post_config' command is executed.
18:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:31:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:38 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:38 INFO  : Memory regions updated for context APU
18:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:38 INFO  : 'con' command is executed.
18:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:31:38 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:32:40 INFO  : Disconnected from the channel tcfchan#4.
18:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:32:41 INFO  : 'fpga -state' command is executed.
18:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:41 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:32:41 INFO  : 'jtag frequency' command is executed.
18:32:41 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:41 INFO  : Context for 'APU' is selected.
18:32:43 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:43 INFO  : Context for 'APU' is selected.
18:32:43 INFO  : 'stop' command is executed.
18:32:43 INFO  : 'ps7_init' command is executed.
18:32:43 INFO  : 'ps7_post_config' command is executed.
18:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:43 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:43 INFO  : Memory regions updated for context APU
18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:44 INFO  : 'con' command is executed.
18:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:32:44 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:32:56 INFO  : Disconnected from the channel tcfchan#5.
18:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:32:57 INFO  : 'fpga -state' command is executed.
18:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:57 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:32:57 INFO  : 'jtag frequency' command is executed.
18:32:57 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:57 INFO  : Context for 'APU' is selected.
18:32:59 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:59 INFO  : Context for 'APU' is selected.
18:32:59 INFO  : 'stop' command is executed.
18:32:59 INFO  : 'ps7_init' command is executed.
18:32:59 INFO  : 'ps7_post_config' command is executed.
18:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:00 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:00 INFO  : Memory regions updated for context APU
18:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:00 INFO  : 'con' command is executed.
18:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:33:00 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:54:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528649637439,  Project:1528647657992
18:54:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:55:00 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:55:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:55:06 INFO  : 
18:55:07 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
18:55:07 INFO  : Clearing existing target manager status.
18:55:07 INFO  : Closing and re-opening the MSS file of ther project NU_er_det_Nu_bsp
18:55:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:55:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:56:24 INFO  : Example project NU_er_det_Nu_bsp_xgpio_low_level_example_1 has been created successfully.
19:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:16:14 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:16:21 INFO  : Disconnected from the channel tcfchan#6.
19:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:16:22 INFO  : 'fpga -state' command is executed.
19:16:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:16:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:16:55 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:17:16 INFO  : 'fpga -state' command is executed.
19:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:16 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:17:16 INFO  : 'jtag frequency' command is executed.
19:17:16 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:16 INFO  : Context for 'APU' is selected.
19:17:16 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:16 INFO  : Context for 'APU' is selected.
19:17:16 INFO  : 'stop' command is executed.
19:17:16 INFO  : 'ps7_init' command is executed.
19:17:16 INFO  : 'ps7_post_config' command is executed.
19:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:16 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:16 INFO  : Memory regions updated for context APU
19:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:17 INFO  : 'con' command is executed.
19:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:17:17 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
19:17:35 INFO  : Disconnected from the channel tcfchan#7.
19:17:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:17:36 INFO  : 'fpga -state' command is executed.
19:17:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:36 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:17:36 INFO  : 'jtag frequency' command is executed.
19:17:36 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:36 INFO  : Context for 'APU' is selected.
19:17:38 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:38 INFO  : Context for 'APU' is selected.
19:17:38 INFO  : 'stop' command is executed.
19:17:38 INFO  : 'ps7_init' command is executed.
19:17:38 INFO  : 'ps7_post_config' command is executed.
19:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:38 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:38 INFO  : Memory regions updated for context APU
19:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:39 INFO  : 'con' command is executed.
19:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:17:39 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
19:17:58 INFO  : Disconnected from the channel tcfchan#8.
19:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:17:59 INFO  : 'fpga -state' command is executed.
19:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:59 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:17:59 INFO  : 'jtag frequency' command is executed.
19:17:59 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:59 INFO  : Context for 'APU' is selected.
19:17:59 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:17:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:59 INFO  : Context for 'APU' is selected.
19:17:59 INFO  : 'stop' command is executed.
19:18:00 INFO  : 'ps7_init' command is executed.
19:18:00 INFO  : 'ps7_post_config' command is executed.
19:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:18:00 ERROR : Code 16 Time 1528651080235 Format {Invalid context}
19:18:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
----------------End of Script----------------

19:18:00 INFO  : 'fpga -state' command is executed.
19:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:00 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:18:00 INFO  : 'jtag frequency' command is executed.
19:18:00 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:00 INFO  : Context for 'APU' is selected.
19:18:00 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:00 INFO  : Context for 'APU' is selected.
19:18:00 INFO  : 'stop' command is executed.
19:18:00 INFO  : 'ps7_init' command is executed.
19:18:00 INFO  : 'ps7_post_config' command is executed.
19:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:01 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:01 INFO  : Memory regions updated for context APU
19:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:01 INFO  : 'con' command is executed.
19:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:18:01 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
19:18:16 INFO  : Disconnected from the channel tcfchan#9.
19:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:18:17 INFO  : 'fpga -state' command is executed.
19:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:17 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:18:17 INFO  : 'jtag frequency' command is executed.
19:18:17 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:17 INFO  : Context for 'APU' is selected.
19:18:17 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:17 INFO  : Context for 'APU' is selected.
19:18:17 INFO  : 'stop' command is executed.
19:18:17 INFO  : 'ps7_init' command is executed.
19:18:17 INFO  : 'ps7_post_config' command is executed.
19:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:17 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:18 INFO  : Memory regions updated for context APU
19:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:18 INFO  : 'con' command is executed.
19:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:18:18 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
19:18:29 INFO  : Disconnected from the channel tcfchan#10.
19:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:18:30 INFO  : 'fpga -state' command is executed.
19:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:30 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:18:30 INFO  : 'jtag frequency' command is executed.
19:18:30 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:30 INFO  : Context for 'APU' is selected.
19:18:30 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:30 INFO  : Context for 'APU' is selected.
19:18:31 INFO  : 'stop' command is executed.
19:18:31 INFO  : 'ps7_init' command is executed.
19:18:31 INFO  : 'ps7_post_config' command is executed.
19:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:31 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:31 INFO  : Memory regions updated for context APU
19:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:31 INFO  : 'con' command is executed.
19:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:18:31 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
20:46:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528656311084,  Project:1528649637439
20:46:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:46:14 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:46:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:46:19 INFO  : 
20:46:20 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
20:46:21 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
20:46:21 INFO  : Clearing existing target manager status.
20:46:21 INFO  : Closing and re-opening the MSS file of ther project NU_er_det_Nu_bsp
20:46:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:46:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:11:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528722502090,  Project:1528656311084
15:11:10 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:11:15 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:11:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:11:23 INFO  : 
15:11:24 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
15:11:25 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
15:11:25 INFO  : Clearing existing target manager status.
15:11:25 INFO  : Closing and re-opening the MSS file of ther project NU_er_det_Nu_bsp
15:11:26 INFO  : Closing and re-opening the MSS file of ther project NU_er_det_Nu_bsp
15:11:26 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:11:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:32:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:33:09 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:33:18 INFO  : Disconnected from the channel tcfchan#11.
15:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:33:20 INFO  : 'fpga -state' command is executed.
15:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:20 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
15:33:20 INFO  : 'jtag frequency' command is executed.
15:33:20 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:20 INFO  : Context for 'APU' is selected.
15:33:20 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:20 INFO  : Context for 'APU' is selected.
15:33:20 INFO  : 'stop' command is executed.
15:33:20 INFO  : 'ps7_init' command is executed.
15:33:20 INFO  : 'ps7_post_config' command is executed.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:20 INFO  : Memory regions updated for context APU
15:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:21 INFO  : 'con' command is executed.
15:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

15:33:21 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
15:33:57 INFO  : Disconnected from the channel tcfchan#12.
15:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:33:58 INFO  : 'fpga -state' command is executed.
15:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:58 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
15:33:58 INFO  : 'jtag frequency' command is executed.
15:33:58 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:58 INFO  : Context for 'APU' is selected.
15:33:58 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:58 INFO  : Context for 'APU' is selected.
15:33:58 INFO  : 'stop' command is executed.
15:33:58 INFO  : 'ps7_init' command is executed.
15:33:58 INFO  : 'ps7_post_config' command is executed.
15:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:58 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:59 INFO  : Memory regions updated for context APU
15:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:59 INFO  : 'con' command is executed.
15:33:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

15:33:59 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
15:34:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:34:40 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:34:51 INFO  : Disconnected from the channel tcfchan#13.
15:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:34:52 INFO  : 'fpga -state' command is executed.
15:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:52 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
15:34:52 INFO  : 'jtag frequency' command is executed.
15:34:52 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:52 INFO  : Context for 'APU' is selected.
15:34:52 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:34:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:52 INFO  : Context for 'APU' is selected.
15:34:52 INFO  : 'stop' command is executed.
15:34:53 INFO  : 'ps7_init' command is executed.
15:34:53 INFO  : 'ps7_post_config' command is executed.
15:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:53 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:53 INFO  : Memory regions updated for context APU
15:34:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:53 INFO  : 'con' command is executed.
15:34:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

15:34:53 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
15:35:01 INFO  : Disconnected from the channel tcfchan#14.
15:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:35:02 INFO  : 'fpga -state' command is executed.
15:35:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:02 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
15:35:02 INFO  : 'jtag frequency' command is executed.
15:35:02 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:02 INFO  : Context for 'APU' is selected.
15:35:02 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:35:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:02 INFO  : Context for 'APU' is selected.
15:35:02 INFO  : 'stop' command is executed.
15:35:03 INFO  : 'ps7_init' command is executed.
15:35:03 INFO  : 'ps7_post_config' command is executed.
15:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:03 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:03 INFO  : Memory regions updated for context APU
15:35:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:03 INFO  : 'con' command is executed.
15:35:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

15:35:03 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
15:36:17 INFO  : Disconnected from the channel tcfchan#15.
15:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:36:19 INFO  : 'fpga -state' command is executed.
15:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:19 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
15:36:19 INFO  : 'jtag frequency' command is executed.
15:36:19 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:19 INFO  : Context for 'APU' is selected.
15:36:19 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:36:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:19 INFO  : Context for 'APU' is selected.
15:36:19 INFO  : 'stop' command is executed.
15:36:19 INFO  : 'ps7_init' command is executed.
15:36:19 INFO  : 'ps7_post_config' command is executed.
15:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:19 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:19 INFO  : Memory regions updated for context APU
15:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:20 INFO  : 'con' command is executed.
15:36:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

15:36:20 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
15:36:40 INFO  : Disconnected from the channel tcfchan#16.
15:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:36:41 INFO  : 'fpga -state' command is executed.
15:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:41 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
15:36:41 INFO  : 'jtag frequency' command is executed.
15:36:41 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:41 INFO  : Context for 'APU' is selected.
15:36:41 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:36:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:42 INFO  : Context for 'APU' is selected.
15:36:42 INFO  : 'stop' command is executed.
15:36:42 INFO  : 'ps7_init' command is executed.
15:36:42 INFO  : 'ps7_post_config' command is executed.
15:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:42 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:42 INFO  : Memory regions updated for context APU
15:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:42 INFO  : 'con' command is executed.
15:36:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

15:36:42 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
15:36:58 INFO  : Disconnected from the channel tcfchan#17.
15:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
15:36:59 INFO  : 'fpga -state' command is executed.
15:36:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:59 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
15:36:59 INFO  : 'jtag frequency' command is executed.
15:36:59 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:59 INFO  : Context for 'APU' is selected.
15:36:59 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:36:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:59 INFO  : Context for 'APU' is selected.
15:36:59 INFO  : 'stop' command is executed.
15:36:59 INFO  : 'ps7_init' command is executed.
15:36:59 INFO  : 'ps7_post_config' command is executed.
15:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:00 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:00 INFO  : Memory regions updated for context APU
15:37:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:00 INFO  : 'con' command is executed.
15:37:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

15:37:00 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
16:40:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528727479377,  Project:1528722502090
16:40:00 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:40:09 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:40:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:40:21 INFO  : 
16:40:22 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
16:40:23 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
16:40:23 INFO  : Clearing existing target manager status.
16:40:23 INFO  : Closing and re-opening the MSS file of ther project NU_er_det_Nu_bsp
16:40:24 INFO  : Closing and re-opening the MSS file of ther project NU_er_det_Nu_bsp
16:40:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:40:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
16:41:18 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:37 INFO  : Disconnected from the channel tcfchan#18.
16:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
16:41:38 INFO  : 'fpga -state' command is executed.
16:41:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:38 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
16:41:38 INFO  : 'jtag frequency' command is executed.
16:41:38 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:38 INFO  : Context for 'APU' is selected.
16:41:38 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:38 INFO  : Context for 'APU' is selected.
16:41:38 INFO  : 'stop' command is executed.
16:41:39 INFO  : 'ps7_init' command is executed.
16:41:39 INFO  : 'ps7_post_config' command is executed.
16:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:39 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:39 INFO  : Memory regions updated for context APU
16:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:39 INFO  : 'con' command is executed.
16:41:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

16:41:39 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
16:41:53 INFO  : Disconnected from the channel tcfchan#19.
16:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
16:41:55 INFO  : 'fpga -state' command is executed.
16:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:55 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
16:41:55 INFO  : 'jtag frequency' command is executed.
16:41:55 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:55 INFO  : Context for 'APU' is selected.
16:41:55 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:55 INFO  : Context for 'APU' is selected.
16:41:55 INFO  : 'stop' command is executed.
16:41:55 INFO  : 'ps7_init' command is executed.
16:41:55 INFO  : 'ps7_post_config' command is executed.
16:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:55 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:55 INFO  : Memory regions updated for context APU
16:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:56 INFO  : 'con' command is executed.
16:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

16:41:56 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
17:27:39 INFO  : Disconnected from the channel tcfchan#20.
17:31:12 INFO  : Registering command handlers for SDK TCF services
17:31:13 INFO  : Launching XSCT server: xsct.bat -interactive D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\temp_xsdb_launch_script.tcl
17:31:18 INFO  : XSCT server has started successfully.
17:31:20 INFO  : Successfully done setting XSCT server connection channel  
17:31:20 INFO  : Successfully done setting SDK workspace  
17:31:20 INFO  : Processing command line option -hwspec D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf.
17:31:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:31:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528731023868,  Project:1528727479377
17:31:25 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf.
17:31:26 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:31:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:31:31 INFO  : 
17:31:32 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
17:31:33 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
17:31:33 INFO  : Clearing existing target manager status.
17:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
17:32:57 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
17:33:35 INFO  : 'fpga -state' command is executed.
17:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:35 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
17:33:35 INFO  : 'jtag frequency' command is executed.
17:33:35 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:35 INFO  : Context for 'APU' is selected.
17:33:35 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:35 INFO  : Context for 'APU' is selected.
17:33:36 INFO  : 'stop' command is executed.
17:33:36 INFO  : 'ps7_init' command is executed.
17:33:36 INFO  : 'ps7_post_config' command is executed.
17:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:36 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:36 INFO  : Memory regions updated for context APU
17:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:36 INFO  : 'con' command is executed.
17:33:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

17:33:36 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
17:50:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528732219957,  Project:1528731023868
17:50:35 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:50:42 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:50:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:50:48 INFO  : 
17:50:49 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
17:50:50 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
17:50:50 INFO  : Clearing existing target manager status.
17:51:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
17:51:21 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:51:27 INFO  : Disconnected from the channel tcfchan#1.
17:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
17:51:29 INFO  : 'fpga -state' command is executed.
17:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:29 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
17:51:29 INFO  : 'jtag frequency' command is executed.
17:51:29 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:29 INFO  : Context for 'APU' is selected.
17:51:29 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:51:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:29 INFO  : Context for 'APU' is selected.
17:51:29 INFO  : 'stop' command is executed.
17:51:29 INFO  : 'ps7_init' command is executed.
17:51:29 INFO  : 'ps7_post_config' command is executed.
17:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:29 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:29 INFO  : Memory regions updated for context APU
17:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:30 INFO  : 'con' command is executed.
17:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

17:51:30 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
17:55:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528732512019,  Project:1528732219957
17:55:32 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:55:34 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:55:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:55:39 INFO  : 
17:55:40 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
17:55:41 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
17:55:41 INFO  : Clearing existing target manager status.
17:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
17:56:00 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:07:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528733211575,  Project:1528732512019
18:07:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:07:34 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:07:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:07:39 INFO  : 
18:07:40 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
18:07:41 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
18:07:41 INFO  : Clearing existing target manager status.
18:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:12:34 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:02 INFO  : Disconnected from the channel tcfchan#2.
18:13:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:13:03 INFO  : 'fpga -state' command is executed.
18:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:03 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:13:03 INFO  : 'jtag frequency' command is executed.
18:13:03 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:03 INFO  : Context for 'APU' is selected.
18:13:03 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:03 INFO  : Context for 'APU' is selected.
18:13:03 INFO  : 'stop' command is executed.
18:13:04 INFO  : 'ps7_init' command is executed.
18:13:04 INFO  : 'ps7_post_config' command is executed.
18:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:04 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:04 INFO  : Memory regions updated for context APU
18:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:04 INFO  : 'con' command is executed.
18:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:13:04 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:25:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528734282846,  Project:1528733211575
18:25:48 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:26:45 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:26:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:26:51 INFO  : 
18:26:51 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
18:26:52 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
18:26:52 INFO  : Clearing existing target manager status.
18:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:27:58 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:28:40 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:43:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528735363595,  Project:1528734282846
18:43:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:43:30 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:43:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:43:35 INFO  : 
18:43:36 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
18:43:37 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
18:43:37 INFO  : Clearing existing target manager status.
18:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:46:30 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:46:43 INFO  : Disconnected from the channel tcfchan#3.
18:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:46:44 INFO  : 'fpga -state' command is executed.
18:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:44 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:46:44 INFO  : 'jtag frequency' command is executed.
18:46:44 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:45 INFO  : Context for 'APU' is selected.
18:46:45 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:45 INFO  : Context for 'APU' is selected.
18:46:45 INFO  : 'stop' command is executed.
18:46:45 INFO  : 'ps7_init' command is executed.
18:46:45 INFO  : 'ps7_post_config' command is executed.
18:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:45 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:45 INFO  : Memory regions updated for context APU
18:46:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:45 INFO  : 'con' command is executed.
18:46:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:46:45 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:49:43 INFO  : Disconnected from the channel tcfchan#4.
18:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:49:44 INFO  : 'fpga -state' command is executed.
18:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:45 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:49:45 INFO  : 'jtag frequency' command is executed.
18:49:45 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:45 INFO  : Context for 'APU' is selected.
18:49:45 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:45 INFO  : Context for 'APU' is selected.
18:49:45 INFO  : 'stop' command is executed.
18:49:45 INFO  : 'ps7_init' command is executed.
18:49:45 INFO  : 'ps7_post_config' command is executed.
18:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:45 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:45 INFO  : Memory regions updated for context APU
18:49:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:46 INFO  : 'con' command is executed.
18:49:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:49:46 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:49:49 INFO  : Disconnected from the channel tcfchan#5.
18:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:49:50 INFO  : 'fpga -state' command is executed.
18:49:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:50 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:49:50 INFO  : 'jtag frequency' command is executed.
18:49:50 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:50 INFO  : Context for 'APU' is selected.
18:49:50 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:50 INFO  : Context for 'APU' is selected.
18:49:50 INFO  : 'stop' command is executed.
18:49:50 INFO  : 'ps7_init' command is executed.
18:49:50 INFO  : 'ps7_post_config' command is executed.
18:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:51 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:51 INFO  : Memory regions updated for context APU
18:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:51 INFO  : 'con' command is executed.
18:49:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:49:51 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:51:13 INFO  : Disconnected from the channel tcfchan#6.
18:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:51:14 INFO  : 'fpga -state' command is executed.
18:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:15 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:51:15 INFO  : 'jtag frequency' command is executed.
18:51:15 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:15 INFO  : Context for 'APU' is selected.
18:51:15 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:15 INFO  : Context for 'APU' is selected.
18:51:15 INFO  : 'stop' command is executed.
18:51:15 INFO  : 'ps7_init' command is executed.
18:51:15 INFO  : 'ps7_post_config' command is executed.
18:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:15 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:15 INFO  : Memory regions updated for context APU
18:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:16 INFO  : 'con' command is executed.
18:51:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:51:16 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:51:24 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:51:28 INFO  : Disconnected from the channel tcfchan#7.
18:51:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:51:29 INFO  : 'fpga -state' command is executed.
18:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:29 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:51:29 INFO  : 'jtag frequency' command is executed.
18:51:29 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:29 INFO  : Context for 'APU' is selected.
18:51:29 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:29 INFO  : Context for 'APU' is selected.
18:51:29 INFO  : 'stop' command is executed.
18:51:30 INFO  : 'ps7_init' command is executed.
18:51:30 INFO  : 'ps7_post_config' command is executed.
18:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:30 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:30 INFO  : Memory regions updated for context APU
18:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:30 INFO  : 'con' command is executed.
18:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:51:30 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:51:42 INFO  : Disconnected from the channel tcfchan#8.
18:51:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:51:43 INFO  : 'fpga -state' command is executed.
18:51:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:44 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:51:44 INFO  : 'jtag frequency' command is executed.
18:51:44 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:44 INFO  : Context for 'APU' is selected.
18:51:44 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:51:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:44 INFO  : Context for 'APU' is selected.
18:51:44 INFO  : 'stop' command is executed.
18:51:44 INFO  : 'ps7_init' command is executed.
18:51:44 INFO  : 'ps7_post_config' command is executed.
18:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:44 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:44 INFO  : Memory regions updated for context APU
18:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:45 INFO  : 'con' command is executed.
18:51:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:51:45 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:52:01 INFO  : Disconnected from the channel tcfchan#9.
18:52:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:52:03 INFO  : 'fpga -state' command is executed.
18:52:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:03 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:52:03 INFO  : 'jtag frequency' command is executed.
18:52:03 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:03 INFO  : Context for 'APU' is selected.
18:52:03 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:03 INFO  : Context for 'APU' is selected.
18:52:03 INFO  : 'stop' command is executed.
18:52:03 INFO  : 'ps7_init' command is executed.
18:52:03 INFO  : 'ps7_post_config' command is executed.
18:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:04 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:04 INFO  : Memory regions updated for context APU
18:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:04 INFO  : 'con' command is executed.
18:52:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:52:04 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:52:24 INFO  : Disconnected from the channel tcfchan#10.
18:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:52:25 INFO  : 'fpga -state' command is executed.
18:52:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:26 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:52:26 INFO  : 'jtag frequency' command is executed.
18:52:26 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:26 INFO  : Context for 'APU' is selected.
18:52:26 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:26 INFO  : Context for 'APU' is selected.
18:52:26 INFO  : 'stop' command is executed.
18:52:26 INFO  : 'ps7_init' command is executed.
18:52:26 INFO  : 'ps7_post_config' command is executed.
18:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:26 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:26 INFO  : Memory regions updated for context APU
18:52:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:27 INFO  : 'con' command is executed.
18:52:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:52:27 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:57:08 INFO  : Disconnected from the channel tcfchan#11.
18:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:57:10 INFO  : 'fpga -state' command is executed.
18:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:10 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:57:10 INFO  : 'jtag frequency' command is executed.
18:57:10 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:10 INFO  : Context for 'APU' is selected.
18:57:10 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:10 INFO  : Context for 'APU' is selected.
18:57:10 INFO  : 'stop' command is executed.
18:57:10 INFO  : 'ps7_init' command is executed.
18:57:10 INFO  : 'ps7_post_config' command is executed.
18:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:10 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:11 INFO  : Memory regions updated for context APU
18:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:11 INFO  : 'con' command is executed.
18:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:57:11 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:57:36 INFO  : Disconnected from the channel tcfchan#12.
18:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:57:37 INFO  : 'fpga -state' command is executed.
18:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:37 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:57:37 INFO  : 'jtag frequency' command is executed.
18:57:37 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:37 INFO  : Context for 'APU' is selected.
18:57:37 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:37 INFO  : Context for 'APU' is selected.
18:57:37 INFO  : 'stop' command is executed.
18:57:38 INFO  : 'ps7_init' command is executed.
18:57:38 INFO  : 'ps7_post_config' command is executed.
18:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:38 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:38 INFO  : Memory regions updated for context APU
18:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:38 INFO  : 'con' command is executed.
18:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:57:38 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:57:46 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:54 INFO  : Disconnected from the channel tcfchan#13.
18:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:57:56 INFO  : 'fpga -state' command is executed.
18:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:56 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:57:56 INFO  : 'jtag frequency' command is executed.
18:57:56 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:56 INFO  : Context for 'APU' is selected.
18:57:56 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:56 INFO  : Context for 'APU' is selected.
18:57:56 INFO  : 'stop' command is executed.
18:57:57 INFO  : 'ps7_init' command is executed.
18:57:57 INFO  : 'ps7_post_config' command is executed.
18:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:57 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:57 INFO  : Memory regions updated for context APU
18:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:57 INFO  : 'con' command is executed.
18:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:57:57 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:58:08 INFO  : Disconnected from the channel tcfchan#14.
18:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:58:09 INFO  : 'fpga -state' command is executed.
18:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:10 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:58:10 INFO  : 'jtag frequency' command is executed.
18:58:10 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:10 INFO  : Context for 'APU' is selected.
18:58:10 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:10 INFO  : Context for 'APU' is selected.
18:58:10 INFO  : 'stop' command is executed.
18:58:10 INFO  : 'ps7_init' command is executed.
18:58:10 INFO  : 'ps7_post_config' command is executed.
18:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:10 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:10 INFO  : Memory regions updated for context APU
18:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:11 INFO  : 'con' command is executed.
18:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:58:11 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:58:17 INFO  : Disconnected from the channel tcfchan#15.
18:58:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:58:18 INFO  : 'fpga -state' command is executed.
18:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:18 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:58:18 INFO  : 'jtag frequency' command is executed.
18:58:18 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:18 INFO  : Context for 'APU' is selected.
18:58:18 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:18 INFO  : Context for 'APU' is selected.
18:58:18 INFO  : 'stop' command is executed.
18:58:19 INFO  : 'ps7_init' command is executed.
18:58:19 INFO  : 'ps7_post_config' command is executed.
18:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:19 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:19 INFO  : Memory regions updated for context APU
18:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:19 INFO  : 'con' command is executed.
18:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:58:19 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:58:49 INFO  : Disconnected from the channel tcfchan#16.
18:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:58:50 INFO  : 'fpga -state' command is executed.
18:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:50 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:58:50 INFO  : 'jtag frequency' command is executed.
18:58:50 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:50 INFO  : Context for 'APU' is selected.
18:58:50 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:50 INFO  : Context for 'APU' is selected.
18:58:50 INFO  : 'stop' command is executed.
18:58:51 INFO  : 'ps7_init' command is executed.
18:58:51 INFO  : 'ps7_post_config' command is executed.
18:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:51 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:51 INFO  : Memory regions updated for context APU
18:58:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:51 INFO  : 'con' command is executed.
18:58:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:58:51 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
18:59:13 INFO  : Disconnected from the channel tcfchan#17.
18:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:59:14 INFO  : 'fpga -state' command is executed.
18:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:14 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:59:14 INFO  : 'jtag frequency' command is executed.
18:59:14 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:14 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:14 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : 'stop' command is executed.
18:59:15 INFO  : 'ps7_init' command is executed.
18:59:15 INFO  : 'ps7_post_config' command is executed.
18:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:15 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:15 INFO  : Memory regions updated for context APU
18:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:15 INFO  : 'con' command is executed.
18:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:59:15 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
19:31:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528736860977,  Project:1528735363595
19:31:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:31:35 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:31:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:31:40 INFO  : 
19:31:41 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu.
19:31:42 INFO  : Updating hardware inferred compiler options for NU_er_det_Nu_bsp_xgpio_low_level_example_1.
19:31:42 INFO  : Clearing existing target manager status.
19:31:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:31:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:32:29 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:32:42 INFO  : Disconnected from the channel tcfchan#18.
19:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:32:43 INFO  : 'fpga -state' command is executed.
19:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:43 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:32:43 INFO  : 'jtag frequency' command is executed.
19:32:43 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:43 INFO  : Context for 'APU' is selected.
19:32:43 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:32:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:43 INFO  : Context for 'APU' is selected.
19:32:43 INFO  : 'stop' command is executed.
19:32:44 INFO  : 'ps7_init' command is executed.
19:32:44 INFO  : 'ps7_post_config' command is executed.
19:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:44 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:44 INFO  : Memory regions updated for context APU
19:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:44 INFO  : 'con' command is executed.
19:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:32:44 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
19:33:00 INFO  : Disconnected from the channel tcfchan#19.
19:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:33:01 INFO  : 'fpga -state' command is executed.
19:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:02 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:33:02 INFO  : 'jtag frequency' command is executed.
19:33:02 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:02 INFO  : Context for 'APU' is selected.
19:33:02 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:33:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:02 INFO  : Context for 'APU' is selected.
19:33:02 INFO  : 'stop' command is executed.
19:33:02 INFO  : 'ps7_init' command is executed.
19:33:02 INFO  : 'ps7_post_config' command is executed.
19:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:02 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:02 INFO  : Memory regions updated for context APU
19:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:03 INFO  : 'con' command is executed.
19:33:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:33:03 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
19:33:20 INFO  : Disconnected from the channel tcfchan#20.
19:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:33:21 INFO  : 'fpga -state' command is executed.
19:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:21 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:33:21 INFO  : 'jtag frequency' command is executed.
19:33:21 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:33:21 INFO  : Context for 'APU' is selected.
19:33:21 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:33:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:21 INFO  : Context for 'APU' is selected.
19:33:21 INFO  : 'stop' command is executed.
19:33:21 INFO  : 'ps7_init' command is executed.
19:33:21 INFO  : 'ps7_post_config' command is executed.
19:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:22 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:33:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:22 INFO  : Memory regions updated for context APU
19:33:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:33:22 INFO  : 'con' command is executed.
19:33:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:33:22 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
19:34:41 INFO  : Disconnected from the channel tcfchan#21.
19:34:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
19:34:42 INFO  : 'fpga -state' command is executed.
19:34:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:43 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
19:34:43 INFO  : 'jtag frequency' command is executed.
19:34:43 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:43 INFO  : Context for 'APU' is selected.
19:34:43 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:43 INFO  : Context for 'APU' is selected.
19:34:43 INFO  : 'stop' command is executed.
19:34:43 INFO  : 'ps7_init' command is executed.
19:34:43 INFO  : 'ps7_post_config' command is executed.
19:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:43 INFO  : The application 'D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/project_6/project_6.sdk/NU_er_det_Nu/Debug/NU_er_det_Nu.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:43 INFO  : Memory regions updated for context APU
19:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:44 INFO  : 'con' command is executed.
19:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

19:34:44 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\project_6\project_6.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_nu_er_det_nu.elf_on_local.tcl'
22:31:01 INFO  : Disconnected from the channel tcfchan#22.
