#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: EECS373-09

# Mon Apr 22 16:58:46 2019

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\darshin\Desktop\vision\hdl\sensing.v" (library work)
@I::"C:\Users\darshin\Desktop\vision\hdl\LED.v" (library work)
@I::"C:\Users\darshin\Desktop\vision\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v" (library work)
@I::"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v" (library work)
@I::"C:\Users\darshin\Desktop\vision\component\work\MSS01\mss_tshell.v" (library work)
@I::"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS01.v" (library work)
@I::"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v" (library work)
@I::"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\darshin\Desktop\vision\component\work\TOP\TOP.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module TOP
@W: CG775 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:6|Synthesizing module CAPB3II in library COREAPB3_LIB.

@N: CG364 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	FAMILY=32'b00000000000000000000000000010010
	SYNC_RESET=32'b00000000000000000000000000000000
	CAPB3OOl=32'b00000000000000000000000000000000
	CAPB3IOl=32'b00000000000000000000000000000001
	CAPB3lOl=32'b00000000000000000000000000000010
	CAPB3OIl=32'b00000000000000000000000000000011
	CAPB3IIl=32'b00000000000000000000000000000100
	CAPB3lIl=32'b00000000000000000000000000000101
	CAPB3Oll=32'b00000000000000000000000000000110
	CAPB3Ill=32'b00000000000000000000000000000111
	CAPB3lll=32'b00000000000000000000000000001000
	CAPB3O0l=32'b00000000000000000000000000001001
	CAPB3I0l=32'b00000000000000000000000000001010
	CAPB3l0l=32'b00000000000000000000000000001011
	CAPB3O1l=32'b00000000000000000000000000001100
	CAPB3I1l=32'b00000000000000000000000000001101
	CAPB3l1l=32'b00000000000000000000000000001110
	CAPB3OO0=32'b00000000000000000000000000001111
	CAPB3IO0=32'b00000000000000000000000000010000
	CAPB3lO0=32'b00000000000000000000000000010001
	CAPB3OI0=16'b0000000000000001
	CAPB3II0=16'b0000000000000010
	CAPB3lI0=16'b0000000000000100
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
	CAPB3II1=16'b0000000000000000
	CAPB3lI1=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":1495:0:1495:8|Removing wire CAPB3IlOI, as there is no assignment to it.
@N: CG364 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":29:7:29:20|Synthesizing module DistanceSensor in library work.

@W: CG133 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":52:8:52:17|Object is_reading is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":1:7:1:17|Synthesizing module LED_VERILOG in library work.

@W: CG133 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":12:18:12:23|Object PRDATA is declared but not assigned. Either assign a value or remove the declaration.
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 576 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 577 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 578 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 579 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 580 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 581 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 582 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 583 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 584 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 585 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 586 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 587 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 588 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 589 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 590 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 591 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 592 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 593 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 594 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 595 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 596 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 597 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 598 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 599 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 600 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 601 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 602 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 603 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 604 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 605 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 606 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 607 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 608 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 609 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 610 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 611 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 612 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 613 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 614 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 615 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 616 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 617 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 618 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 619 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 620 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 621 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 622 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 623 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 624 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 625 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 626 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 627 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 628 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 629 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 630 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 631 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 632 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 633 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 634 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 635 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 636 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 637 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 638 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 639 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 640 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 641 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 642 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 643 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 644 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 645 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 646 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 647 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 648 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 649 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 650 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 651 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 652 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 653 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 654 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 655 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 656 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 657 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 658 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 659 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 660 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 661 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 662 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 663 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 664 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 665 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 666 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 667 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 668 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 669 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 670 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 671 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 672 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 673 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 674 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 675 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 676 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 677 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 678 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 679 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 680 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 681 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 682 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 683 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 684 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 685 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 686 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 687 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 688 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 689 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 690 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 691 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 692 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 693 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 694 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 695 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 696 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 697 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 698 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 699 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 700 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 701 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 702 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 703 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 704 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 705 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 706 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 707 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 708 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 709 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 710 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 711 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 712 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 713 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 714 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 715 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 716 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 717 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 718 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 719 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 720 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 721 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 722 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 723 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 724 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 725 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 726 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 727 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 728 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 729 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 730 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 731 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 732 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 733 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 734 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 735 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 736 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 737 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 738 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 739 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 740 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 741 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 742 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 743 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 744 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 745 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 746 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 747 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 748 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 749 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 750 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 751 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 752 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 753 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 754 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 755 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 756 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 757 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 758 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 759 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 760 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 761 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 762 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 763 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 764 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 765 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 766 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 767 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 768 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 769 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 770 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 771 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 772 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 773 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 774 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 775 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 776 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 777 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 778 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 779 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 780 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 781 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 782 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 783 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 784 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 785 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 786 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 787 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 788 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 789 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 790 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 791 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 792 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 793 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 794 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 795 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 796 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 797 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 798 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 799 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 800 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 801 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 802 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 803 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 804 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 805 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 806 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 807 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 808 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 809 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 810 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 811 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 812 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 813 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 814 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 815 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 816 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 817 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 818 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 819 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 820 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 821 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 822 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 823 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 824 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 825 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 826 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 827 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 828 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 829 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 830 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 831 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 832 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 833 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 834 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 835 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 836 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 837 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 838 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 839 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 840 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 841 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 842 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 843 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 844 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 845 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 846 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 847 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 848 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 849 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 850 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 851 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 852 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 853 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 854 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 855 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 856 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 857 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 858 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 859 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 860 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 861 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 862 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 863 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 864 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 865 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 866 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 867 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 868 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 869 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 870 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 871 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 872 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 873 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 874 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 875 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 876 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 877 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 878 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 879 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 880 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 881 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 882 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 883 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 884 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 885 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 886 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 887 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 888 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 889 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 890 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 891 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 892 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 893 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 894 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 895 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 896 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 897 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 898 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 899 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 900 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 901 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 902 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 903 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 904 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 905 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 906 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 907 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 908 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 909 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 910 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 911 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 912 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 913 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 914 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 915 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 916 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 917 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 918 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 919 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 920 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 921 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 922 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 923 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 924 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 925 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 926 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 927 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 928 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 929 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 930 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 931 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 932 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 933 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 934 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 935 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 936 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 937 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 938 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 939 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 940 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 941 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 942 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 943 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 944 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 945 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 946 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 947 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 948 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 949 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 950 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 951 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 952 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 953 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 954 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 955 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 956 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 957 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 958 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 959 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 960 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 961 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 962 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 963 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 964 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 965 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 966 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 967 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 968 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 969 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 970 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 971 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 972 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 973 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 974 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 975 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 976 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 977 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 978 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 979 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 980 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 981 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 982 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 983 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 984 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 985 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 986 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 987 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 988 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 989 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 990 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 991 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 992 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 993 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 994 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 995 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 996 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 997 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 998 of color
@W: CG134 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":18:11:18:15|No assignment to bit 999 of color
@N: CG364 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":2620:7:2620:11|Synthesizing module RCOSC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:33|Synthesizing module MSS01_tmp_MSS_CCC_0_MSS_CCC in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":85:7:85:21|Synthesizing module BIBUF_OPEND_MSS in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v":145:7:145:12|Synthesizing module MSSINT in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS01.v":9:7:9:11|Synthesizing module MSS01 in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":85:7:85:22|Synthesizing module Button_Debouncer in library work.

@N: CG364 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":21:7:21:14|Synthesizing module Switch_0 in library work.

@W: CG133 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":34:18:34:23|Object PRDATA is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\darshin\Desktop\vision\component\work\TOP\TOP.v":9:7:9:9|Synthesizing module TOP in library work.

@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\TOP\TOP.v":31:7:31:8|Input SW is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\TOP\TOP.v":35:7:35:10|Input dbsw is unused.
@A: CL153 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":34:18:34:23|*Unassigned bits of PRDATA[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":25:6:25:9|Input PSEL is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":26:6:26:12|Input PENABLE is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":31:6:31:11|Input PWRITE is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":32:13:32:17|Input PADDR is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\Switch_0.v":33:18:33:23|Input PWDATA is unused.
@W: CL157 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\work\MSS01\MSS_CCC_0\MSS01_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":24:0:24:5|Register bit data_counter[20] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":24:0:24:5|Register bit data_counter[21] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":24:0:24:5|Register bit data_counter[22] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":24:0:24:5|Register bit data_counter[23] is always 0.
@W: CL279 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":24:0:24:5|Pruning register bits 23 to 20 of data_counter[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":10:13:10:17|Input port bits 31 to 7 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":10:13:10:17|Input port bits 1 to 0 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":11:18:11:23|Input port bits 31 to 24 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":12:18:12:23|*Unassigned bits of PRDATA[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\LED.v":4:6:4:12|Input PRESERN is unused.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[17] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[18] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[19] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[20] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[21] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[22] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[23] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[24] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[25] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[26] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[27] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[28] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[29] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[30] is always 0.
@N: CL189 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Register bit count[31] is always 0.
@W: CL279 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":58:4:58:9|Pruning register bits 31 to 17 of count[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":31:10:31:16|Input PRESERN is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":33:10:33:13|Input PSEL is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":34:10:34:16|Input PENABLE is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":37:10:37:15|Input PWRITE is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":38:17:38:21|Input PADDR is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\hdl\sensing.v":39:22:39:27|Input PWDATA is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":396:0:396:4|Input IADDR is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":398:0:398:6|Input PRESETN is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":400:0:400:3|Input PCLK is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":535:0:535:7|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":542:0:542:7|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":549:0:549:7|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":556:0:556:7|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":563:0:563:7|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":570:0:570:7|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":577:0:577:7|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":584:0:584:8|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":591:0:591:8|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":598:0:598:8|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":605:0:605:8|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":612:0:612:8|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":619:0:619:8|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":634:0:634:7|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":636:0:636:7|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":638:0:638:7|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":640:0:640:7|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":642:0:642:7|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":644:0:644:7|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":646:0:646:7|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":648:0:648:8|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":650:0:650:8|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":652:0:652:8|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":654:0:654:8|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":656:0:656:8|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":658:0:658:8|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":668:0:668:8|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":670:0:670:8|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":672:0:672:8|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":674:0:674:8|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":676:0:676:8|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":678:0:678:8|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":680:0:680:8|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":682:0:682:9|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":684:0:684:9|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":686:0:686:9|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":688:0:688:9|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":690:0:690:9|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\darshin\Desktop\vision\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v":692:0:692:9|Input PSLVERRS15 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 22 16:58:47 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 22 16:58:47 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 22 16:58:47 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
File C:\Users\mmanceor\Desktop\VisionAssistance\synthesis\synwork\TOP_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Apr 22 16:58:49 2019

###########################################################]
# Mon Apr 22 16:58:49 2019

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\darshin\Desktop\vision\component\work\MSS01\mss_tshell_syn.sdc
@L: C:\Users\darshin\Desktop\vision\synthesis\TOP_scck.rpt 
Printing clock  summary report in "C:\Users\darshin\Desktop\vision\synthesis\TOP_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 110MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 110MB)

@N: MO111 :"c:\users\darshin\desktop\vision\component\work\mss01\mss_ccc_0\mss01_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\darshin\desktop\vision\component\work\mss01\mss_ccc_0\mss01_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\darshin\desktop\vision\component\work\mss01\mss_ccc_0\mss01_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock           Clock
Clock       Frequency     Period        Type         Group           Load 
--------------------------------------------------------------------------
FAB_CLK     100.0 MHz     10.000        declared     clk_group_0     744  
FCLK        100.0 MHz     10.000        declared     clk_group_0     0    
==========================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\darshin\Desktop\vision\synthesis\TOP.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 45MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Apr 22 16:58:50 2019

###########################################################]
# Mon Apr 22 16:58:50 2019

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 127MB)

@N: MO111 :"c:\users\darshin\desktop\vision\component\work\mss01\mss_ccc_0\mss01_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\darshin\desktop\vision\component\work\mss01\mss_ccc_0\mss01_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\darshin\desktop\vision\component\work\mss01\mss_ccc_0\mss01_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.MSS01_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 131MB)

@N: MO231 :"c:\users\darshin\desktop\vision\hdl\sensing.v":76:4:76:9|Found counter in view:work.DistanceSensor(verilog) instance data_buffer[31:0] 
@N: MF238 :"c:\users\darshin\desktop\vision\hdl\sensing.v":60:21:60:30|Found 17-bit incrementor, 'count_2[16:0]'
@N: MO231 :"c:\users\darshin\desktop\vision\hdl\led.v":24:0:24:5|Found counter in view:work.LED_VERILOG(verilog) instance bit_counter[9:0] 
@N: MO231 :"c:\users\darshin\desktop\vision\hdl\led.v":24:0:24:5|Found counter in view:work.LED_VERILOG(verilog) instance pwm_counter[6:0] 
@N: MO231 :"c:\users\darshin\desktop\vision\hdl\switch_0.v":103:0:103:5|Found counter in view:work.Button_Debouncer(verilog) instance PB_cnt[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 131MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 139MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 139MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 129MB peak: 139MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                Fanout, notes
-------------------------------------------------------
LED_VERILOG_0.bit_counter[2] / Q          34           
LED_VERILOG_0.bit_counter[3] / Q          66           
LED_VERILOG_0.bit_counter[4] / Q          134          
LED_VERILOG_0.bit_counter[5] / Q          254          
LED_VERILOG_0.bit_counter[9] / Q          65           
DistanceSensor_0.data_1_sqmuxa / Y        32           
DistanceSensor_0.data_0_sqmuxa / Y        33           
CoreAPB3_0.CAPB3IIII.CAPB3O1I27_1 / Y     32           
CoreAPB3_0.CAPB3IIII.CAPB3O1I27_2 / Y     32           
=======================================================

@N: FP130 |Promoting Net LED_VERILOG_0.bit_counter[5] on CLKINT  I_95 
@N: FP130 |Promoting Net LED_VERILOG_0.bit_counter[4] on CLKINT  I_96 
@N: FP130 |Promoting Net LED_VERILOG_0.bit_counter[3] on CLKINT  I_97 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 139MB)

Replicating Combinational Instance CoreAPB3_0.CAPB3IIII.CAPB3O1I27_2, fanout 32 segments 2
Replicating Combinational Instance CoreAPB3_0.CAPB3IIII.CAPB3O1I27_1, fanout 32 segments 2
Replicating Combinational Instance DistanceSensor_0.data_0_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance DistanceSensor_0.data_1_sqmuxa, fanout 32 segments 2
Replicating Sequential Instance LED_VERILOG_0.bit_counter[9], fanout 65 segments 3
Replicating Sequential Instance LED_VERILOG_0.bit_counter[2], fanout 34 segments 2

Added 0 Buffers
Added 7 Cells via replication
	Added 3 Sequential Cells via replication
	Added 4 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 747 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type                Fanout     Sample Instance
--------------------------------------------------------------------------------------------------
@K:CKID0001       MSS01_0             clock definition on hierarchy     747        Switch_0_0.INT1
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 123MB peak: 139MB)

Writing Analyst data base C:\Users\darshin\Desktop\vision\synthesis\synwork\TOP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 139MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 126MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 139MB)

@W: MT246 :"c:\users\darshin\desktop\vision\component\work\mss01\mss01.v":477:7:477:18|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock FCLK with period 10.00ns 
@N: MT615 |Found clock FAB_CLK with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Apr 22 16:58:52 2019
#


Top view:               TOP
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\darshin\Desktop\vision\component\work\MSS01\mss_tshell_syn.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -11.439

                   Requested     Estimated     Requested     Estimated                 Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group          
-------------------------------------------------------------------------------------------------------------------
FAB_CLK            100.0 MHz     46.6 MHz      10.000        21.439        -11.439     declared     clk_group_0    
FCLK               100.0 MHz     NA            10.000        NA            NA          declared     clk_group_0    
System             100.0 MHz     191.2 MHz     10.000        5.231         4.769       system       system_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks             |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
System    System   |  10.000      4.769    |  No paths    -      |  No paths    -      |  No paths    -    
System    FAB_CLK  |  10.000      0.238    |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   System   |  10.000      7.979    |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   FAB_CLK  |  10.000      -11.439  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                            Arrival            
Instance                           Reference     Type     Pin     Net                  Time        Slack  
                                   Clock                                                                  
----------------------------------------------------------------------------------------------------------
LED_VERILOG_0.data_counter[16]     FAB_CLK       DFN1     Q       data_counter[16]     0.737       -11.439
LED_VERILOG_0.data_counter[9]      FAB_CLK       DFN1     Q       data_counter[9]      0.737       -11.326
LED_VERILOG_0.data_counter[2]      FAB_CLK       DFN1     Q       data_counter[2]      0.580       -11.317
LED_VERILOG_0.data_counter[0]      FAB_CLK       DFN1     Q       data_counter[0]      0.580       -11.131
LED_VERILOG_0.data_counter[1]      FAB_CLK       DFN1     Q       data_counter[1]      0.580       -11.032
LED_VERILOG_0.data_counter[7]      FAB_CLK       DFN1     Q       data_counter[7]      0.737       -10.992
LED_VERILOG_0.data_counter[8]      FAB_CLK       DFN1     Q       data_counter[8]      0.737       -10.966
LED_VERILOG_0.data_counter[14]     FAB_CLK       DFN1     Q       data_counter[14]     0.737       -10.951
LED_VERILOG_0.data_counter[15]     FAB_CLK       DFN1     Q       data_counter[15]     0.737       -10.572
LED_VERILOG_0.data_counter[4]      FAB_CLK       DFN1     Q       data_counter[4]      0.737       -10.532
==========================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                              Required            
Instance                             Reference     Type     Pin     Net                    Time         Slack  
                                     Clock                                                                     
---------------------------------------------------------------------------------------------------------------
LED_VERILOG_0.data_counter[15]       FAB_CLK       DFN1     D       data_counter_5[15]     9.461        -11.439
LED_VERILOG_0.data_counter[19]       FAB_CLK       DFN1     D       data_counter_5[19]     9.461        -11.439
LED_VERILOG_0.data_counter[18]       FAB_CLK       DFN1     D       data_counter_5[18]     9.461        -10.603
LED_VERILOG_0.data_counter[13]       FAB_CLK       DFN1     D       data_counter_5[13]     9.461        -10.539
LED_VERILOG_0.data_counter[17]       FAB_CLK       DFN1     D       data_counter_5[17]     9.461        -10.539
LED_VERILOG_0.data_counter[14]       FAB_CLK       DFN1     D       I_74                   9.461        -9.793 
LED_VERILOG_0.data_counter[16]       FAB_CLK       DFN1     D       data_counter_5[16]     9.461        -9.703 
LED_VERILOG_0.data_counter[11]       FAB_CLK       DFN1     D       I_81                   9.461        -9.308 
LED_VERILOG_0.data_counter[12]       FAB_CLK       DFN1     D       I_78                   9.461        -8.893 
DistanceSensor_0.data_buffer[31]     FAB_CLK       DFN1     D       data_buffer_n31        9.461        -8.698 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.900
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -11.439

    Number of logic level(s):                14
    Starting point:                          LED_VERILOG_0.data_counter[16] / Q
    Ending point:                            LED_VERILOG_0.data_counter[15] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                        Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
LED_VERILOG_0.data_counter[16]              DFN1      Q        Out     0.737     0.737       -         
data_counter[16]                            Net       -        -       1.639     -           8         
LED_VERILOG_0.data_counter_RNIKI4G[9]       NOR2B     B        In      -         2.376       -         
LED_VERILOG_0.data_counter_RNIKI4G[9]       NOR2B     Y        Out     0.627     3.003       -         
un1_data_counter_1lto19_a1_1                Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIL2O61[6]      NOR3C     C        In      -         3.325       -         
LED_VERILOG_0.data_counter_RNIL2O61[6]      NOR3C     Y        Out     0.641     3.966       -         
un1_data_counter_1lto19_a1_2                Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIF7MG2[10]     AO1A      A        In      -         4.287       -         
LED_VERILOG_0.data_counter_RNIF7MG2[10]     AO1A      Y        Out     0.480     4.767       -         
un1_data_counter_1lto19_2_3                 Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     B        In      -         5.089       -         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     Y        Out     0.624     5.713       -         
data_counter_RNIVOER6[16]                   Net       -        -       1.669     -           9         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       S        In      -         7.381       -         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       Y        Out     0.396     7.777       -         
pwm_counter_RNIRG08F[2]                     Net       -        -       2.172     -           16        
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      B        In      -         9.950       -         
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      Y        Out     0.627     10.577      -         
DWACT_ADD_CI_0_TMP[0]                       Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     A        In      -         10.963      -         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     Y        Out     0.514     11.477      -         
DWACT_ADD_CI_0_g_array_1[0]                 Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     A        In      -         12.284      -         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     Y        Out     0.514     12.798      -         
DWACT_ADD_CI_0_g_array_2[0]                 Net       -        -       1.184     -           4         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     A        In      -         13.982      -         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     Y        Out     0.514     14.496      -         
DWACT_ADD_CI_0_g_array_3[0]                 Net       -        -       1.279     -           5         
LED_VERILOG_0.un1_data_counter_4.I_91       NOR2B     A        In      -         15.775      -         
LED_VERILOG_0.un1_data_counter_4.I_91       NOR2B     Y        Out     0.514     16.290      -         
DWACT_ADD_CI_0_g_array_10[0]                Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_110      NOR2B     A        In      -         17.096      -         
LED_VERILOG_0.un1_data_counter_4.I_110      NOR2B     Y        Out     0.514     17.610      -         
DWACT_ADD_CI_0_g_array_11_2[0]              Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_107      NOR2B     A        In      -         17.996      -         
LED_VERILOG_0.un1_data_counter_4.I_107      NOR2B     Y        Out     0.514     18.511      -         
DWACT_ADD_CI_0_g_array_12_6[0]              Net       -        -       0.322     -           1         
LED_VERILOG_0.un1_data_counter_4.I_68       XOR2      B        In      -         18.832      -         
LED_VERILOG_0.un1_data_counter_4.I_68       XOR2      Y        Out     0.937     19.769      -         
I_68                                        Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNO[15]          NOR2B     A        In      -         20.090      -         
LED_VERILOG_0.data_counter_RNO[15]          NOR2B     Y        Out     0.488     20.579      -         
data_counter_5[15]                          Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter[15]              DFN1      D        In      -         20.900      -         
=======================================================================================================
Total path delay (propagation time + setup) of 21.439 is 9.183(42.8%) logic and 12.256(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.900
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -11.439

    Number of logic level(s):                14
    Starting point:                          LED_VERILOG_0.data_counter[16] / Q
    Ending point:                            LED_VERILOG_0.data_counter[19] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                        Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
LED_VERILOG_0.data_counter[16]              DFN1      Q        Out     0.737     0.737       -         
data_counter[16]                            Net       -        -       1.639     -           8         
LED_VERILOG_0.data_counter_RNIKI4G[9]       NOR2B     B        In      -         2.376       -         
LED_VERILOG_0.data_counter_RNIKI4G[9]       NOR2B     Y        Out     0.627     3.003       -         
un1_data_counter_1lto19_a1_1                Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIL2O61[6]      NOR3C     C        In      -         3.325       -         
LED_VERILOG_0.data_counter_RNIL2O61[6]      NOR3C     Y        Out     0.641     3.966       -         
un1_data_counter_1lto19_a1_2                Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIF7MG2[10]     AO1A      A        In      -         4.287       -         
LED_VERILOG_0.data_counter_RNIF7MG2[10]     AO1A      Y        Out     0.480     4.767       -         
un1_data_counter_1lto19_2_3                 Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     B        In      -         5.089       -         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     Y        Out     0.624     5.713       -         
data_counter_RNIVOER6[16]                   Net       -        -       1.669     -           9         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       S        In      -         7.381       -         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       Y        Out     0.396     7.777       -         
pwm_counter_RNIRG08F[2]                     Net       -        -       2.172     -           16        
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      B        In      -         9.950       -         
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      Y        Out     0.627     10.577      -         
DWACT_ADD_CI_0_TMP[0]                       Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     A        In      -         10.963      -         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     Y        Out     0.514     11.477      -         
DWACT_ADD_CI_0_g_array_1[0]                 Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     A        In      -         12.284      -         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     Y        Out     0.514     12.798      -         
DWACT_ADD_CI_0_g_array_2[0]                 Net       -        -       1.184     -           4         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     A        In      -         13.982      -         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     Y        Out     0.514     14.496      -         
DWACT_ADD_CI_0_g_array_3[0]                 Net       -        -       1.279     -           5         
LED_VERILOG_0.un1_data_counter_4.I_99       NOR2B     A        In      -         15.775      -         
LED_VERILOG_0.un1_data_counter_4.I_99       NOR2B     Y        Out     0.514     16.290      -         
DWACT_ADD_CI_0_g_array_4[0]                 Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_98       NOR2B     A        In      -         17.096      -         
LED_VERILOG_0.un1_data_counter_4.I_98       NOR2B     Y        Out     0.514     17.610      -         
DWACT_ADD_CI_0_g_array_11_3[0]              Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_103      NOR2B     A        In      -         17.996      -         
LED_VERILOG_0.un1_data_counter_4.I_103      NOR2B     Y        Out     0.514     18.511      -         
DWACT_ADD_CI_0_g_array_12_8[0]              Net       -        -       0.322     -           1         
LED_VERILOG_0.un1_data_counter_4.I_77       XOR2      B        In      -         18.832      -         
LED_VERILOG_0.un1_data_counter_4.I_77       XOR2      Y        Out     0.937     19.769      -         
I_77                                        Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNO[19]          NOR2B     A        In      -         20.090      -         
LED_VERILOG_0.data_counter_RNO[19]          NOR2B     Y        Out     0.488     20.579      -         
data_counter_5[19]                          Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter[19]              DFN1      D        In      -         20.900      -         
=======================================================================================================
Total path delay (propagation time + setup) of 21.439 is 9.183(42.8%) logic and 12.256(57.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.326

    Number of logic level(s):                14
    Starting point:                          LED_VERILOG_0.data_counter[9] / Q
    Ending point:                            LED_VERILOG_0.data_counter[15] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                        Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
LED_VERILOG_0.data_counter[9]               DFN1      Q        Out     0.737     0.737       -         
data_counter[9]                             Net       -        -       1.526     -           7         
LED_VERILOG_0.data_counter_RNI5KJM[8]       NOR2B     B        In      -         2.263       -         
LED_VERILOG_0.data_counter_RNI5KJM[8]       NOR2B     Y        Out     0.627     2.890       -         
un1_data_counter_1lto19_a2_0                Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNI1U801[10]     OAI1      B        In      -         3.212       -         
LED_VERILOG_0.data_counter_RNI1U801[10]     OAI1      Y        Out     0.554     3.766       -         
un1_data_counter_1lto19_4_0                 Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIF7MG2[10]     AO1A      B        In      -         4.088       -         
LED_VERILOG_0.data_counter_RNIF7MG2[10]     AO1A      Y        Out     0.567     4.654       -         
un1_data_counter_1lto19_2_3                 Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     B        In      -         4.976       -         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     Y        Out     0.624     5.600       -         
data_counter_RNIVOER6[16]                   Net       -        -       1.669     -           9         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       S        In      -         7.268       -         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       Y        Out     0.396     7.664       -         
pwm_counter_RNIRG08F[2]                     Net       -        -       2.172     -           16        
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      B        In      -         9.837       -         
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      Y        Out     0.627     10.464      -         
DWACT_ADD_CI_0_TMP[0]                       Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     A        In      -         10.850      -         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     Y        Out     0.514     11.364      -         
DWACT_ADD_CI_0_g_array_1[0]                 Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     A        In      -         12.171      -         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     Y        Out     0.514     12.685      -         
DWACT_ADD_CI_0_g_array_2[0]                 Net       -        -       1.184     -           4         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     A        In      -         13.869      -         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     Y        Out     0.514     14.383      -         
DWACT_ADD_CI_0_g_array_3[0]                 Net       -        -       1.279     -           5         
LED_VERILOG_0.un1_data_counter_4.I_91       NOR2B     A        In      -         15.662      -         
LED_VERILOG_0.un1_data_counter_4.I_91       NOR2B     Y        Out     0.514     16.177      -         
DWACT_ADD_CI_0_g_array_10[0]                Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_110      NOR2B     A        In      -         16.983      -         
LED_VERILOG_0.un1_data_counter_4.I_110      NOR2B     Y        Out     0.514     17.498      -         
DWACT_ADD_CI_0_g_array_11_2[0]              Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_107      NOR2B     A        In      -         17.883      -         
LED_VERILOG_0.un1_data_counter_4.I_107      NOR2B     Y        Out     0.514     18.398      -         
DWACT_ADD_CI_0_g_array_12_6[0]              Net       -        -       0.322     -           1         
LED_VERILOG_0.un1_data_counter_4.I_68       XOR2      B        In      -         18.719      -         
LED_VERILOG_0.un1_data_counter_4.I_68       XOR2      Y        Out     0.937     19.656      -         
I_68                                        Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNO[15]          NOR2B     A        In      -         19.977      -         
LED_VERILOG_0.data_counter_RNO[15]          NOR2B     Y        Out     0.488     20.466      -         
data_counter_5[15]                          Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter[15]              DFN1      D        In      -         20.787      -         
=======================================================================================================
Total path delay (propagation time + setup) of 21.326 is 9.183(43.1%) logic and 12.143(56.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.787
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.326

    Number of logic level(s):                14
    Starting point:                          LED_VERILOG_0.data_counter[9] / Q
    Ending point:                            LED_VERILOG_0.data_counter[19] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                        Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
LED_VERILOG_0.data_counter[9]               DFN1      Q        Out     0.737     0.737       -         
data_counter[9]                             Net       -        -       1.526     -           7         
LED_VERILOG_0.data_counter_RNI5KJM[8]       NOR2B     B        In      -         2.263       -         
LED_VERILOG_0.data_counter_RNI5KJM[8]       NOR2B     Y        Out     0.627     2.890       -         
un1_data_counter_1lto19_a2_0                Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNI1U801[10]     OAI1      B        In      -         3.212       -         
LED_VERILOG_0.data_counter_RNI1U801[10]     OAI1      Y        Out     0.554     3.766       -         
un1_data_counter_1lto19_4_0                 Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIF7MG2[10]     AO1A      B        In      -         4.088       -         
LED_VERILOG_0.data_counter_RNIF7MG2[10]     AO1A      Y        Out     0.567     4.654       -         
un1_data_counter_1lto19_2_3                 Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     B        In      -         4.976       -         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     Y        Out     0.624     5.600       -         
data_counter_RNIVOER6[16]                   Net       -        -       1.669     -           9         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       S        In      -         7.268       -         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       Y        Out     0.396     7.664       -         
pwm_counter_RNIRG08F[2]                     Net       -        -       2.172     -           16        
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      B        In      -         9.837       -         
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      Y        Out     0.627     10.464      -         
DWACT_ADD_CI_0_TMP[0]                       Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     A        In      -         10.850      -         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     Y        Out     0.514     11.364      -         
DWACT_ADD_CI_0_g_array_1[0]                 Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     A        In      -         12.171      -         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     Y        Out     0.514     12.685      -         
DWACT_ADD_CI_0_g_array_2[0]                 Net       -        -       1.184     -           4         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     A        In      -         13.869      -         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     Y        Out     0.514     14.383      -         
DWACT_ADD_CI_0_g_array_3[0]                 Net       -        -       1.279     -           5         
LED_VERILOG_0.un1_data_counter_4.I_99       NOR2B     A        In      -         15.662      -         
LED_VERILOG_0.un1_data_counter_4.I_99       NOR2B     Y        Out     0.514     16.177      -         
DWACT_ADD_CI_0_g_array_4[0]                 Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_98       NOR2B     A        In      -         16.983      -         
LED_VERILOG_0.un1_data_counter_4.I_98       NOR2B     Y        Out     0.514     17.498      -         
DWACT_ADD_CI_0_g_array_11_3[0]              Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_103      NOR2B     A        In      -         17.883      -         
LED_VERILOG_0.un1_data_counter_4.I_103      NOR2B     Y        Out     0.514     18.398      -         
DWACT_ADD_CI_0_g_array_12_8[0]              Net       -        -       0.322     -           1         
LED_VERILOG_0.un1_data_counter_4.I_77       XOR2      B        In      -         18.719      -         
LED_VERILOG_0.un1_data_counter_4.I_77       XOR2      Y        Out     0.937     19.656      -         
I_77                                        Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNO[19]          NOR2B     A        In      -         19.977      -         
LED_VERILOG_0.data_counter_RNO[19]          NOR2B     Y        Out     0.488     20.466      -         
data_counter_5[19]                          Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter[19]              DFN1      D        In      -         20.787      -         
=======================================================================================================
Total path delay (propagation time + setup) of 21.326 is 9.183(43.1%) logic and 12.143(56.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      20.779
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -11.317

    Number of logic level(s):                14
    Starting point:                          LED_VERILOG_0.data_counter[2] / Q
    Ending point:                            LED_VERILOG_0.data_counter[15] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                        Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
LED_VERILOG_0.data_counter[2]               DFN1      Q        Out     0.580     0.580       -         
data_counter[2]                             Net       -        -       1.423     -           6         
LED_VERILOG_0.data_counter_RNI1NS11[0]      OR3C      C        In      -         2.004       -         
LED_VERILOG_0.data_counter_RNI1NS11[0]      OR3C      Y        Out     0.666     2.669       -         
un1_data_counter_1lto2                      Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIJMK82[3]      OA1A      A        In      -         2.991       -         
LED_VERILOG_0.data_counter_RNIJMK82[3]      OA1A      Y        Out     0.933     3.924       -         
un1_m6_0_a4_0_2                             Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNI99T83[3]      NOR3A     A        In      -         4.246       -         
LED_VERILOG_0.data_counter_RNI99T83[3]      NOR3A     Y        Out     0.664     4.910       -         
un1_N_5_0                                   Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     C        In      -         5.231       -         
LED_VERILOG_0.data_counter_RNIVOER6[16]     NOR3B     Y        Out     0.360     5.591       -         
data_counter_RNIVOER6[16]                   Net       -        -       1.669     -           9         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       S        In      -         7.259       -         
LED_VERILOG_0.pwm_counter_RNIRG08F[2]       MX2       Y        Out     0.396     7.656       -         
pwm_counter_RNIRG08F[2]                     Net       -        -       2.172     -           16        
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      B        In      -         9.828       -         
LED_VERILOG_0.un1_data_counter_4.I_1        AND2      Y        Out     0.627     10.455      -         
DWACT_ADD_CI_0_TMP[0]                       Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     A        In      -         10.841      -         
LED_VERILOG_0.un1_data_counter_4.I_83       NOR2B     Y        Out     0.514     11.356      -         
DWACT_ADD_CI_0_g_array_1[0]                 Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     A        In      -         12.162      -         
LED_VERILOG_0.un1_data_counter_4.I_104      NOR2B     Y        Out     0.514     12.676      -         
DWACT_ADD_CI_0_g_array_2[0]                 Net       -        -       1.184     -           4         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     A        In      -         13.860      -         
LED_VERILOG_0.un1_data_counter_4.I_86       NOR2B     Y        Out     0.514     14.374      -         
DWACT_ADD_CI_0_g_array_3[0]                 Net       -        -       1.279     -           5         
LED_VERILOG_0.un1_data_counter_4.I_91       NOR2B     A        In      -         15.654      -         
LED_VERILOG_0.un1_data_counter_4.I_91       NOR2B     Y        Out     0.514     16.168      -         
DWACT_ADD_CI_0_g_array_10[0]                Net       -        -       0.806     -           3         
LED_VERILOG_0.un1_data_counter_4.I_110      NOR2B     A        In      -         16.974      -         
LED_VERILOG_0.un1_data_counter_4.I_110      NOR2B     Y        Out     0.514     17.489      -         
DWACT_ADD_CI_0_g_array_11_2[0]              Net       -        -       0.386     -           2         
LED_VERILOG_0.un1_data_counter_4.I_107      NOR2B     A        In      -         17.875      -         
LED_VERILOG_0.un1_data_counter_4.I_107      NOR2B     Y        Out     0.514     18.389      -         
DWACT_ADD_CI_0_g_array_12_6[0]              Net       -        -       0.322     -           1         
LED_VERILOG_0.un1_data_counter_4.I_68       XOR2      B        In      -         18.711      -         
LED_VERILOG_0.un1_data_counter_4.I_68       XOR2      Y        Out     0.937     19.647      -         
I_68                                        Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter_RNO[15]          NOR2B     A        In      -         19.969      -         
LED_VERILOG_0.data_counter_RNO[15]          NOR2B     Y        Out     0.488     20.457      -         
data_counter_5[15]                          Net       -        -       0.322     -           1         
LED_VERILOG_0.data_counter[15]              DFN1      D        In      -         20.779      -         
=======================================================================================================
Total path delay (propagation time + setup) of 21.317 is 9.277(43.5%) logic and 12.041(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                                        Arrival          
Instance                   Reference     Type        Pin              Net                                  Time        Slack
                           Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]       0.000       0.238
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]       0.000       0.391
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     MSS01_0_MSS_MASTER_APB_PADDR[11]     0.000       1.267
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWRITE        CoreAPB3_0_APBmslave0_PWRITE         0.000       1.289
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      MSS01_0_MSS_MASTER_APB_PADDR[9]      0.000       1.343
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     MSS01_0_MSS_MASTER_APB_PADDR[10]     0.000       1.406
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[8]      MSS01_0_MSS_MASTER_APB_PADDR[8]      0.000       1.571
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          MSS01_0_MSS_MASTER_APB_PSELx         0.000       2.132
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPENABLE       CoreAPB3_0_APBmslave0_PENABLE        0.000       2.579
MSS01_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[4]      CoreAPB3_0_APBmslave0_PADDR[4]       0.000       2.994
============================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                        Required          
Instance                    Reference     Type       Pin     Net            Time         Slack
                            Clock                                                             
----------------------------------------------------------------------------------------------
LED_VERILOG_0.color[72]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[73]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[74]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[75]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[76]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[77]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[78]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[79]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[80]     System        DFN1E1     E       color_94_e     9.566        0.238
LED_VERILOG_0.color[81]     System        DFN1E1     E       color_94_e     9.566        0.238
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.434
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.566

    - Propagation time:                      9.328
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.238

    Number of logic level(s):                4
    Starting point:                          MSS01_0.MSS_ADLIB_INST / MSSPADDR[5]
    Ending point:                            LED_VERILOG_0.color[72] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                 Pin             Pin               Arrival     No. of    
Name                               Type        Name            Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
MSS01_0.MSS_ADLIB_INST             MSS_APB     MSSPADDR[5]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[5]     Net         -               -       1.526     -           7         
LED_VERILOG_0.un1_color105_2       AO1B        A               In      -         1.526       -         
LED_VERILOG_0.un1_color105_2       AO1B        Y               Out     0.502     2.028       -         
un1_color105_2                     Net         -               -       0.322     -           1         
LED_VERILOG_0.un1_color105_4       OR3         C               In      -         2.350       -         
LED_VERILOG_0.un1_color105_4       OR3         Y               Out     0.751     3.100       -         
un1_color105_4                     Net         -               -       0.386     -           2         
LED_VERILOG_0.color_142_e_0        NOR3A       C               In      -         3.486       -         
LED_VERILOG_0.color_142_e_0        NOR3A       Y               Out     0.716     4.202       -         
color_46_e_0                       Net         -               -       1.994     -           12        
LED_VERILOG_0.color_94_e           NOR3C       C               In      -         6.196       -         
LED_VERILOG_0.color_94_e           NOR3C       Y               Out     0.666     6.861       -         
color_94_e                         Net         -               -       2.466     -           24        
LED_VERILOG_0.color[72]            DFN1E1      E               In      -         9.328       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.762 is 3.069(31.4%) logic and 6.693(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 139MB)

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
Report for cell TOP.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    17      1.0       17.0
              AND3    18      1.0       18.0
               AO1     4      1.0        4.0
              AO1A     3      1.0        3.0
              AO1B     2      1.0        2.0
              AOI1     2      1.0        2.0
             AOI1B     1      1.0        1.0
               AX1     2      1.0        2.0
              AX1C    11      1.0       11.0
            CLKINT     3      0.0        0.0
               GND    10      0.0        0.0
               INV     4      1.0        4.0
            MSSINT     2      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   577      1.0      577.0
              NOR2     8      1.0        8.0
             NOR2A    30      1.0       30.0
             NOR2B    67      1.0       67.0
              NOR3     6      1.0        6.0
             NOR3A     5      1.0        5.0
             NOR3B    31      1.0       31.0
             NOR3C    61      1.0       61.0
               OA1     5      1.0        5.0
              OA1A     5      1.0        5.0
              OA1C    13      1.0       13.0
              OAI1     2      1.0        2.0
               OR2     5      1.0        5.0
              OR2B     6      1.0        6.0
               OR3     5      1.0        5.0
              OR3A     1      1.0        1.0
              OR3B    12      1.0       12.0
              OR3C     7      1.0        7.0
             RCOSC     1      0.0        0.0
               VCC    10      0.0        0.0
               XA1    17      1.0       17.0
              XA1A    14      1.0       14.0
              XA1B    20      1.0       20.0
              XOR2    38      1.0       38.0


              DFN1   118      1.0      118.0
            DFN1E0    13      1.0       13.0
            DFN1E1   616      1.0      616.0
                   -----          ----------
             TOTAL  1774              1746.0


  IO Cell usage:
              cell count
   BIBUF_OPEND_MSS     2
             INBUF     3
         INBUF_MSS     2
            OUTBUF     2
        OUTBUF_MSS     1
                   -----
             TOTAL    10


Core Cells         : 1746 of 4608 (38%)
IO Cells           : 10

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 139MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Apr 22 16:58:52 2019

###########################################################]
