module mux2_1(out, i0, i1, sel); 
    output logic out;
	 input  logic i0, i1, sel;      
	 logic i1_case, i0_case;
	 logic not_sel;
	 
	 not invert_sel(not_sel, sel);
	 and i1_method(i1_case, i1, sel);
	 and i0_method(i0_case, i0, not_sel);
	 
	 or out_method(out, i1_case, i0_case);
	 // assign out = (i1 & sel) | (i0 & ~sel);  
endmodule    

module mux2_1_testbench();
     logic i0, i1, sel;
	  logic out;

	  mux2_1 dut (.out, .i0, .i1, .sel);

	  initial begin 
			sel=0; i0=0; i1=0; #10;  
			sel=0; i0=0; i1=1; #10;  
			sel=0; i0=1; i1=0; #10;  
			sel=0; i0=1; i1=1; #10;  
			sel=1; i0=0; i1=0; #10;  
			sel=1; i0=0; i1=1; #10;  
			sel=1; i0=1; i1=0; #10;  
			sel=1; i0=1; i1=1; #10;  
		end    
endmodule 