This directory contains everything related to integer addition.
Specifically,
- work related to pipelined adders of reasonable size
	(IntAdderClassical, IntAdderAlternative, IntAdderShortLatency)
- work related to fast adder structures for very large adders
	(all the others)

All this is documented in Pasca's papers below:

Florent de Dinechin, Hong Diep Nguyen, and Bogdan Pasca. 
Pipelined FPGA adders. 
In Field-Programmable Logic and Applications, pages 422-427, 2010.

Hong Diep Nguyen, Bogdan Pasca, Thomas B. Preu√üer
FPGA-Specific Arithmetic Optimizations of Short-Latency Adders
Field Programmable Logic and Applications, Crete, Greece, 2011 
