

================================================================
== Vivado HLS Report for 'cnn_pool_d60x60_p2x2'
================================================================
* Date:           Sat Apr 03 19:15:30 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_pool_d60x60_p2x2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3676|  3676|  3677|  3677|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2|     2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    60|    60|         2|          1|          1|    60|    yes   |
        |- Loop 3  |     4|     4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |  3602|  3602|         4|          1|          1|  3600|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 4, States = { 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	15  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: StgValue_16 (16)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !65

ST_1: StgValue_17 (17)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !69

ST_1: StgValue_18 (18)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !73

ST_1: StgValue_19 (19)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !77

ST_1: StgValue_20 (20)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !81

ST_1: StgValue_21 (21)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !85

ST_1: StgValue_22 (22)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !89

ST_1: StgValue_23 (23)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !93

ST_1: StgValue_24 (24)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !97

ST_1: StgValue_25 (25)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !101

ST_1: StgValue_26 (26)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !105

ST_1: StgValue_27 (27)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !109

ST_1: StgValue_28 (28)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !113

ST_1: StgValue_29 (29)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !117

ST_1: StgValue_30 (30)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !121

ST_1: StgValue_31 (31)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cnn_pool_d60x60_p2x2_1) nounwind

ST_1: ctrl_read (32)  [1/1] 1.00ns
:16  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: lineBuffer_0 (33)  [1/1] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:93
:17  %lineBuffer_0 = alloca [60 x i32], align 4

ST_1: lineBuffer_1 (34)  [1/1] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:93
:18  %lineBuffer_1 = alloca [60 x i32], align 4

ST_1: StgValue_35 (35)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:88
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_36 (36)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:89
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_37 (37)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:90
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_38 (38)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:91
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_39 (39)  [1/1] 1.57ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:23  br label %1


 <State 2>: 3.25ns
ST_2: x (41)  [1/1] 0.00ns
:0  %x = phi i4 [ -6, %0 ], [ %x_1, %2 ]

ST_2: exitcond1 (42)  [1/1] 1.88ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:1  %exitcond1 = icmp eq i4 %x, -4

ST_2: StgValue_42 (43)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:2  br i1 %exitcond1, label %.preheader86.0.preheader, label %2

ST_2: empty_5 (50)  [2/2] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:103
:5  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: x_1 (55)  [1/1] 0.80ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:10  %x_1 = add i4 %x, 1


 <State 3>: 2.71ns
ST_3: x_cast (45)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:0  %x_cast = sext i4 %x to i6

ST_3: x_cast1 (46)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:1  %x_cast1 = zext i6 %x_cast to i32

ST_3: empty (47)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp_1 (48)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_49 (49)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:102
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (50)  [1/2] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:103
:5  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V (51)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:103
:6  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_addr (52)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:7  %lineBuffer_0_addr = getelementptr [60 x i32]* %lineBuffer_0, i32 0, i32 %x_cast1

ST_3: StgValue_53 (53)  [1/1] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:104
:8  store i32 %tmp_data_V, i32* %lineBuffer_0_addr, align 4

ST_3: empty_6 (54)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:105
:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)

ST_3: StgValue_55 (56)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:101
:11  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_56 (58)  [1/1] 1.57ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 3.31ns
ST_5: x1 (60)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
.preheader86.0:0  %x1 = phi i6 [ %x_2, %3 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (61)  [1/1] 1.94ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
.preheader86.0:1  %exitcond4 = icmp eq i6 %x1, -4

ST_5: x_2 (62)  [1/1] 1.72ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
.preheader86.0:2  %x_2 = add i6 %x1, 1

ST_5: StgValue_60 (63)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
.preheader86.0:3  br i1 %exitcond4, label %.preheader84.preheader, label %3

ST_5: empty_8 (69)  [2/2] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:111
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)


 <State 6>: 2.71ns
ST_6: x1_cast (65)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
:0  %x1_cast = zext i6 %x1 to i32

ST_6: empty_7 (66)  [1/1] 0.00ns
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)

ST_6: tmp_2 (67)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_65 (68)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:110
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (69)  [1/2] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:111
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_1 (70)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:111
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: lineBuffer_1_addr (71)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
:6  %lineBuffer_1_addr = getelementptr [60 x i32]* %lineBuffer_1, i32 0, i32 %x1_cast

ST_6: StgValue_69 (72)  [1/1] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:112
:7  store i32 %tmp_data_V_1, i32* %lineBuffer_1_addr, align 4

ST_6: empty_9 (73)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:113
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)

ST_6: StgValue_71 (74)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:109
:9  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: StgValue_72 (76)  [1/1] 1.57ns
.preheader84.preheader:0  br label %.preheader84


 <State 8>: 6.24ns
ST_8: indvar_flatten (78)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (79)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader84:1  %y3 = phi i2 [ %tmp_3_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_1_2_1 (80)  [1/1] 0.00ns
.preheader84:2  %window_1_2_1 = phi i32 [ %window_2_2_4, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (81)  [1/1] 0.00ns
.preheader84:3  %window_1_1_1 = phi i32 [ %window_2_2_5, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (82)  [1/1] 0.00ns
.preheader84:4  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (83)  [1/1] 1.62ns
.preheader84:5  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (84)  [1/1] 0.80ns
.preheader84:6  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_80 (85)  [1/1] 0.00ns
.preheader84:7  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: exitcond (88)  [1/1] 1.36ns  loc: cnn_pool_d60x60_p2x2/core.cpp:121
.preheader85:1  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (89)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:121
.preheader85:2  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (90)  [1/1] 0.80ns  loc: cnn_pool_d60x60_p2x2/core.cpp:120
.preheader85:3  %y9 = add i2 1, %y3

ST_8: tmp_3_mid2_v (91)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:4  %tmp_3_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_10 (92)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:5  %tmp_10 = trunc i2 %tmp_3_mid2_v to i1

ST_8: cond_mid1 (93)  [1/1] 1.36ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:6  %cond_mid1 = icmp eq i2 %y3, 0

ST_8: cond (94)  [1/1] 1.36ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:7  %cond = icmp eq i2 %y3, 1

ST_8: cond_mid2 (95)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:8  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

ST_8: x4_cast9_cast (96)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:121
.preheader85:9  %x4_cast9_cast = zext i2 %x4_mid2 to i4

ST_8: tmp_5 (99)  [1/1] 0.80ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:12  %tmp_5 = add i4 -5, %x4_cast9_cast

ST_8: tmp_5_cast1 (100)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:13  %tmp_5_cast1 = sext i4 %tmp_5 to i6

ST_8: tmp_5_cast (101)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:14  %tmp_5_cast = zext i6 %tmp_5_cast1 to i32

ST_8: lineBuffer_0_addr_1 (102)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:15  %lineBuffer_0_addr_1 = getelementptr [60 x i32]* %lineBuffer_0, i32 0, i32 %tmp_5_cast

ST_8: lineBuffer_1_addr_1 (103)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:16  %lineBuffer_1_addr_1 = getelementptr [60 x i32]* %lineBuffer_1, i32 0, i32 %tmp_5_cast

ST_8: lineBuffer_0_load (104)  [2/2] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:17  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_8: lineBuffer_1_load (105)  [2/2] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:18  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_8: cond1 (107)  [1/1] 1.36ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:20  %cond1 = icmp eq i2 %x4_mid2, 1

ST_8: x_3 (113)  [1/1] 0.80ns  loc: cnn_pool_d60x60_p2x2/core.cpp:121
.preheader85:26  %x_3 = add i2 1, %x4_mid2


 <State 9>: 5.45ns
ST_9: empty_10 (87)  [1/1] 0.00ns
.preheader85:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: tmp_4 (97)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:121
.preheader85:10  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_9: StgValue_101 (98)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:122
.preheader85:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: lineBuffer_0_load (104)  [1/2] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:17  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_9: lineBuffer_1_load (105)  [1/2] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:18  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_9: window_2_2_7 (106)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader85:19  %window_2_2_7 = select i1 %tmp_10, i32 %lineBuffer_0_load, i32 %lineBuffer_1_load

ST_9: window_2_2 (108)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123 (grouped into LUT with out node window_2_2_4)
.preheader85:21  %window_2_2 = select i1 %cond1, i32 %window_1_2_1, i32 %window_2_2_7

ST_9: window_2_2_1 (109)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123 (grouped into LUT with out node window_2_2_5)
.preheader85:22  %window_2_2_1 = select i1 %cond1, i32 %window_2_2_7, i32 %window_1_1_1

ST_9: window_2_2_4 (110)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123 (out node of the LUT)
.preheader85:23  %window_2_2_4 = select i1 %cond_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_9: window_2_2_5 (111)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123 (out node of the LUT)
.preheader85:24  %window_2_2_5 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_1_1_1

ST_9: empty_11 (112)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:124
.preheader85:25  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_9: StgValue_110 (114)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:121
.preheader85:27  br label %.preheader84


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (116)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (117)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (118)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (119)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_10: writeCount_1 (120)  [1/1] 0.00ns
.preheader83.preheader:4  %writeCount_1 = alloca i32

ST_10: readCount_1 (121)  [1/1] 0.00ns
.preheader83.preheader:5  %readCount_1 = alloca i32

ST_10: window_2_2_2 (122)  [1/1] 0.00ns
.preheader83.preheader:6  %window_2_2_2 = alloca i32

ST_10: tmp_9 (123)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:139
.preheader83.preheader:7  %tmp_9 = trunc i32 %ctrl_read to i1

ST_10: StgValue_119 (124)  [1/1] 1.57ns
.preheader83.preheader:8  store i32 62, i32* %readCount_1

ST_10: StgValue_120 (125)  [1/1] 1.57ns
.preheader83.preheader:9  store i32 0, i32* %writeCount_1

ST_10: StgValue_121 (126)  [1/1] 1.57ns  loc: cnn_pool_d60x60_p2x2/core.cpp:128
.preheader83.preheader:10  br label %.preheader82


 <State 11>: 6.02ns
ST_11: indvar_flatten6 (128)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i12 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88 ]

ST_11: y_assign (129)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:128
.preheader82:1  %y_assign = phi i6 [ 0, %.preheader83.preheader ], [ %y_assign_cast7_mid2_s, %._crit_edge88 ]

ST_11: x_assign (132)  [1/1] 0.00ns
.preheader82:4  %x_assign = phi i6 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88 ]

ST_11: exitcond_flatten8 (137)  [1/1] 2.14ns
.preheader82:9  %exitcond_flatten8 = icmp eq i12 %indvar_flatten6, -496

ST_11: indvar_flatten_next7 (138)  [1/1] 1.84ns
.preheader82:10  %indvar_flatten_next7 = add i12 %indvar_flatten6, 1

ST_11: empty_14 (144)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3600, i64 3600, i64 3600)

ST_11: exitcond2 (145)  [1/1] 1.94ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
.preheader83:1  %exitcond2 = icmp eq i6 %x_assign, -4

ST_11: x_assign_mid2 (146)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i6 0, i6 %x_assign

ST_11: y_s (147)  [1/1] 1.72ns  loc: cnn_pool_d60x60_p2x2/core.cpp:128
.preheader83:3  %y_s = add i6 1, %y_assign

ST_11: y_assign_cast7_mid2_s (148)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:128
.preheader83:4  %y_assign_cast7_mid2_s = select i1 %exitcond2, i6 %y_s, i6 %y_assign

ST_11: tmp_11 (149)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:128
.preheader83:5  %tmp_11 = trunc i6 %y_assign_cast7_mid2_s to i1

ST_11: tmp_12 (150)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
.preheader83:6  %tmp_12 = trunc i6 %x_assign_mid2 to i1

ST_11: x_assign_cast5 (151)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
.preheader83:7  %x_assign_cast5 = zext i6 %x_assign_mid2 to i32

ST_11: tmp_8 (152)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
.preheader83:8  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_136 (153)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:130
.preheader83:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp (154)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:47->cnn_pool_d60x60_p2x2/core.cpp:133
.preheader83:10  %tmp = and i1 %tmp_11, %tmp_12

ST_11: StgValue_138 (155)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:47->cnn_pool_d60x60_p2x2/core.cpp:133
.preheader83:11  br i1 %tmp, label %_ifconv1, label %._crit_edge

ST_11: readCount_1_load (183)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:158
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

ST_11: lineBuffer_0_addr_2 (184)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
._crit_edge:1  %lineBuffer_0_addr_2 = getelementptr [60 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast5

ST_11: windowRightCol_0 (185)  [2/2] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:151
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_11: lineBuffer_1_addr_2 (186)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [60 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast5

ST_11: windowRightCol_1 (187)  [2/2] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:153
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_11: tmp_7 (189)  [1/1] 2.52ns  loc: cnn_pool_d60x60_p2x2/core.cpp:158
._crit_edge:6  %tmp_7 = icmp slt i32 %readCount_1_load, 3600

ST_11: StgValue_145 (191)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:158
._crit_edge:8  br i1 %tmp_7, label %4, label %._crit_edge88

ST_11: empty_12 (193)  [2/2] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:159
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: readCount (195)  [1/1] 2.44ns  loc: cnn_pool_d60x60_p2x2/core.cpp:160
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_11: StgValue_148 (197)  [1/1] 1.57ns  loc: cnn_pool_d60x60_p2x2/core.cpp:160
:4  store i32 %readCount, i32* %readCount_1

ST_11: x_4 (203)  [1/1] 1.72ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
._crit_edge88:3  %x_4 = add i6 %x_assign_mid2, 1


 <State 12>: 8.22ns
ST_12: window_1_1 (130)  [1/1] 0.00ns
.preheader82:2  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %windowRightCol_1, %._crit_edge88 ]

ST_12: window_1_0 (131)  [1/1] 0.00ns
.preheader82:3  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88 ]

ST_12: window_0_0_read_as_1 (133)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:62->cnn_pool_d60x60_p2x2/core.cpp:139
.preheader82:5  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (134)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:62->cnn_pool_d60x60_p2x2/core.cpp:139
.preheader82:6  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load (135)  [1/1] 0.00ns
.preheader82:7  %window_0_1_load = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (136)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:62->cnn_pool_d60x60_p2x2/core.cpp:139
.preheader82:8  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: StgValue_156 (139)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:123
.preheader82:11  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_157 (140)  [1/1] 0.00ns
.preheader82:12  store i32 %window_0_1_load, i32* %window_0_0

ST_12: StgValue_158 (141)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:62->cnn_pool_d60x60_p2x2/core.cpp:139
.preheader82:13  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_159 (142)  [1/1] 0.00ns
.preheader82:14  br i1 %exitcond_flatten8, label %5, label %.preheader83

ST_12: tmp_4_0_1_i (159)  [1/1] 2.52ns  loc: cnn_pool_d60x60_p2x2/core.cpp:59->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:2  %tmp_4_0_1_i = icmp ugt i32 %window_0_0_load, %window_0_0_read_as_1

ST_12: maxValue_0_1_maxVal (160)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:59->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:3  %maxValue_0_1_maxVal = select i1 %tmp_4_0_1_i, i32 %window_0_0_load, i32 %window_0_0_read_as_1

ST_12: tmp_4_1_i (161)  [1/1] 2.52ns  loc: cnn_pool_d60x60_p2x2/core.cpp:59->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:4  %tmp_4_1_i = icmp ult i32 %maxValue_0_1_maxVal, %window_1_0_read_as_1

ST_12: maxValue_17_0_maxVal (162)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:59->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:5  %maxValue_17_0_maxVal = select i1 %tmp_4_1_i, i32 %window_1_0_read_as_1, i32 %maxValue_0_1_maxVal

ST_12: tmp3 (165)  [1/1] 1.97ns  loc: cnn_pool_d60x60_p2x2/core.cpp:62->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:8  %tmp3 = add i32 %window_0_0_read_as_1, %window_1_0_read_as_1

ST_12: tmp4 (166)  [1/1] 2.44ns  loc: cnn_pool_d60x60_p2x2/core.cpp:62->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:9  %tmp4 = add i32 %window_0_0_load, %window_1_0

ST_12: a_assign (167)  [1/1] 1.97ns  loc: cnn_pool_d60x60_p2x2/core.cpp:62->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:10  %a_assign = add i32 %tmp4, %tmp3

ST_12: tmp_13 (168)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:74->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:11  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign, i32 31)

ST_12: tmp_1_i_i (169)  [1/1] 2.44ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:74->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:12  %tmp_1_i_i = sub i32 0, %a_assign

ST_12: tmp_3 (170)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:77->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:13  %tmp_3 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_1_i_i, i32 2, i32 21)

ST_12: tmp_6 (171)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:77->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:14  %tmp_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %a_assign, i32 2, i32 21)

ST_12: result (172)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:74->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:15  %result = select i1 %tmp_13, i20 %tmp_3, i20 %tmp_6

ST_12: windowRightCol_0 (185)  [1/2] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:151
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_12: windowRightCol_1 (187)  [1/2] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:153
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_12: StgValue_174 (188)  [1/1] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:153
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr_2, align 4

ST_12: StgValue_175 (190)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:151
._crit_edge:7  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: empty_12 (193)  [1/2] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:159
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_12: tmp_data_V_4 (194)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:159
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_12: StgValue_178 (196)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:159
:3  store i32 %tmp_data_V_4, i32* %window_2_2_2

ST_12: StgValue_179 (198)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:161
:5  br label %._crit_edge88


 <State 13>: 5.26ns
ST_13: writeCount_1_load (157)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:137
_ifconv1:0  %writeCount_1_load = load i32* %writeCount_1

ST_13: writeCount (158)  [1/1] 2.44ns  loc: cnn_pool_d60x60_p2x2/core.cpp:137
_ifconv1:1  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_13: tmp_4_1_1_i (163)  [1/1] 2.52ns  loc: cnn_pool_d60x60_p2x2/core.cpp:59->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:6  %tmp_4_1_1_i = icmp ult i32 %maxValue_17_0_maxVal, %window_1_0

ST_13: sel_SEBB_i (164)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:59->cnn_pool_d60x60_p2x2/core.cpp:139 (out node of the LUT)
_ifconv1:7  %sel_SEBB_i = select i1 %tmp_4_1_1_i, i32 %window_1_0, i32 %maxValue_17_0_maxVal

ST_13: result_cast (173)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:77->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:16  %result_cast = zext i20 %result to i21

ST_13: tmp_4_i_i (174)  [1/1] 2.08ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:79->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139
_ifconv1:17  %tmp_4_i_i = sub i21 0, %result_cast

ST_13: result_1 (175)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:79->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:18  %result_1 = select i1 %tmp_13, i21 %tmp_4_i_i, i21 %result_cast

ST_13: result_1_cast (176)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/fixed_point.h:79->cnn_pool_d60x60_p2x2/core.cpp:69->cnn_pool_d60x60_p2x2/core.cpp:139 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:19  %result_1_cast = sext i21 %result_1 to i32

ST_13: tmp_data_V_2 (177)  [1/1] 1.37ns  loc: cnn_pool_d60x60_p2x2/core.cpp:147 (out node of the LUT)
_ifconv1:20  %tmp_data_V_2 = select i1 %tmp_9, i32 %result_1_cast, i32 %sel_SEBB_i

ST_13: tmp_last_V (178)  [1/1] 2.52ns  loc: cnn_pool_d60x60_p2x2/core.cpp:76->cnn_pool_d60x60_p2x2/core.cpp:145
_ifconv1:21  %tmp_last_V = icmp eq i32 %writeCount, 900

ST_13: StgValue_190 (179)  [2/2] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:147
_ifconv1:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_13: StgValue_191 (180)  [1/1] 1.57ns  loc: cnn_pool_d60x60_p2x2/core.cpp:75->cnn_pool_d60x60_p2x2/core.cpp:145
_ifconv1:23  store i32 %writeCount, i32* %writeCount_1

ST_13: window_2_2_6 (200)  [1/1] 0.00ns
._crit_edge88:0  %window_2_2_6 = load i32* %window_2_2_2

ST_13: StgValue_193 (201)  [1/1] 2.71ns  loc: cnn_pool_d60x60_p2x2/core.cpp:162
._crit_edge88:1  store i32 %window_2_2_6, i32* %lineBuffer_1_addr_2, align 4

ST_13: empty_13 (202)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:175
._crit_edge88:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_8)

ST_13: StgValue_195 (204)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:129
._crit_edge88:4  br label %.preheader82


 <State 14>: 0.00ns
ST_14: StgValue_196 (179)  [1/2] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:147
_ifconv1:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_14: StgValue_197 (181)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:148
_ifconv1:24  br label %._crit_edge


 <State 15>: 0.00ns
ST_15: StgValue_198 (206)  [1/1] 0.00ns  loc: cnn_pool_d60x60_p2x2/core.cpp:177
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16           (specbitsmap      ) [ 0000000000000000]
StgValue_17           (specbitsmap      ) [ 0000000000000000]
StgValue_18           (specbitsmap      ) [ 0000000000000000]
StgValue_19           (specbitsmap      ) [ 0000000000000000]
StgValue_20           (specbitsmap      ) [ 0000000000000000]
StgValue_21           (specbitsmap      ) [ 0000000000000000]
StgValue_22           (specbitsmap      ) [ 0000000000000000]
StgValue_23           (specbitsmap      ) [ 0000000000000000]
StgValue_24           (specbitsmap      ) [ 0000000000000000]
StgValue_25           (specbitsmap      ) [ 0000000000000000]
StgValue_26           (specbitsmap      ) [ 0000000000000000]
StgValue_27           (specbitsmap      ) [ 0000000000000000]
StgValue_28           (specbitsmap      ) [ 0000000000000000]
StgValue_29           (specbitsmap      ) [ 0000000000000000]
StgValue_30           (specbitsmap      ) [ 0000000000000000]
StgValue_31           (spectopmodule    ) [ 0000000000000000]
ctrl_read             (read             ) [ 0011111111100000]
lineBuffer_0          (alloca           ) [ 0011111111111110]
lineBuffer_1          (alloca           ) [ 0011111111111110]
StgValue_35           (specinterface    ) [ 0000000000000000]
StgValue_36           (specinterface    ) [ 0000000000000000]
StgValue_37           (specinterface    ) [ 0000000000000000]
StgValue_38           (specinterface    ) [ 0000000000000000]
StgValue_39           (br               ) [ 0111000000000000]
x                     (phi              ) [ 0011000000000000]
exitcond1             (icmp             ) [ 0011000000000000]
StgValue_42           (br               ) [ 0000000000000000]
x_1                   (add              ) [ 0111000000000000]
x_cast                (sext             ) [ 0000000000000000]
x_cast1               (zext             ) [ 0000000000000000]
empty                 (speclooptripcount) [ 0000000000000000]
tmp_1                 (specregionbegin  ) [ 0000000000000000]
StgValue_49           (specpipeline     ) [ 0000000000000000]
empty_5               (read             ) [ 0000000000000000]
tmp_data_V            (extractvalue     ) [ 0000000000000000]
lineBuffer_0_addr     (getelementptr    ) [ 0000000000000000]
StgValue_53           (store            ) [ 0000000000000000]
empty_6               (specregionend    ) [ 0000000000000000]
StgValue_55           (br               ) [ 0111000000000000]
StgValue_56           (br               ) [ 0000111000000000]
x1                    (phi              ) [ 0000011000000000]
exitcond4             (icmp             ) [ 0000011000000000]
x_2                   (add              ) [ 0000111000000000]
StgValue_60           (br               ) [ 0000000000000000]
x1_cast               (zext             ) [ 0000000000000000]
empty_7               (speclooptripcount) [ 0000000000000000]
tmp_2                 (specregionbegin  ) [ 0000000000000000]
StgValue_65           (specpipeline     ) [ 0000000000000000]
empty_8               (read             ) [ 0000000000000000]
tmp_data_V_1          (extractvalue     ) [ 0000000000000000]
lineBuffer_1_addr     (getelementptr    ) [ 0000000000000000]
StgValue_69           (store            ) [ 0000000000000000]
empty_9               (specregionend    ) [ 0000000000000000]
StgValue_71           (br               ) [ 0000111000000000]
StgValue_72           (br               ) [ 0000000111000000]
indvar_flatten        (phi              ) [ 0000000010000000]
y3                    (phi              ) [ 0000000010000000]
window_1_2_1          (phi              ) [ 0000000011111110]
window_1_1_1          (phi              ) [ 0000000011111110]
x4                    (phi              ) [ 0000000010000000]
exitcond_flatten      (icmp             ) [ 0000000011000000]
indvar_flatten_next   (add              ) [ 0000000111000000]
StgValue_80           (br               ) [ 0000000000000000]
exitcond              (icmp             ) [ 0000000000000000]
x4_mid2               (select           ) [ 0000000000000000]
y9                    (add              ) [ 0000000000000000]
tmp_3_mid2_v          (select           ) [ 0000000111000000]
tmp_10                (trunc            ) [ 0000000011000000]
cond_mid1             (icmp             ) [ 0000000000000000]
cond                  (icmp             ) [ 0000000000000000]
cond_mid2             (select           ) [ 0000000011000000]
x4_cast9_cast         (zext             ) [ 0000000000000000]
tmp_5                 (add              ) [ 0000000000000000]
tmp_5_cast1           (sext             ) [ 0000000000000000]
tmp_5_cast            (zext             ) [ 0000000000000000]
lineBuffer_0_addr_1   (getelementptr    ) [ 0000000011000000]
lineBuffer_1_addr_1   (getelementptr    ) [ 0000000011000000]
cond1                 (icmp             ) [ 0000000011000000]
x_3                   (add              ) [ 0000000111000000]
empty_10              (speclooptripcount) [ 0000000000000000]
tmp_4                 (specregionbegin  ) [ 0000000000000000]
StgValue_101          (specpipeline     ) [ 0000000000000000]
lineBuffer_0_load     (load             ) [ 0000000000000000]
lineBuffer_1_load     (load             ) [ 0000000000000000]
window_2_2_7          (select           ) [ 0000000000000000]
window_2_2            (select           ) [ 0000000000000000]
window_2_2_1          (select           ) [ 0000000000000000]
window_2_2_4          (select           ) [ 0000000111000000]
window_2_2_5          (select           ) [ 0000000111000000]
empty_11              (specregionend    ) [ 0000000000000000]
StgValue_110          (br               ) [ 0000000111000000]
window_0_0_read_as    (alloca           ) [ 0000000000011110]
window_0_0            (alloca           ) [ 0000000000011110]
window_0_1            (alloca           ) [ 0000000000011110]
window_1_0_read_as    (alloca           ) [ 0000000000011110]
writeCount_1          (alloca           ) [ 0000000000111110]
readCount_1           (alloca           ) [ 0000000000111110]
window_2_2_2          (alloca           ) [ 0000000000011110]
tmp_9                 (trunc            ) [ 0000000000011110]
StgValue_119          (store            ) [ 0000000000000000]
StgValue_120          (store            ) [ 0000000000000000]
StgValue_121          (br               ) [ 0000000000111110]
indvar_flatten6       (phi              ) [ 0000000000010010]
y_assign              (phi              ) [ 0000000000010010]
x_assign              (phi              ) [ 0000000000010010]
exitcond_flatten8     (icmp             ) [ 0000000000011110]
indvar_flatten_next7  (add              ) [ 0000000000111110]
empty_14              (speclooptripcount) [ 0000000000000000]
exitcond2             (icmp             ) [ 0000000000000000]
x_assign_mid2         (select           ) [ 0000000000000000]
y_s                   (add              ) [ 0000000000000000]
y_assign_cast7_mid2_s (select           ) [ 0000000000111110]
tmp_11                (trunc            ) [ 0000000000000000]
tmp_12                (trunc            ) [ 0000000000000000]
x_assign_cast5        (zext             ) [ 0000000000000000]
tmp_8                 (specregionbegin  ) [ 0000000000011100]
StgValue_136          (specpipeline     ) [ 0000000000000000]
tmp                   (and              ) [ 0000000000011110]
StgValue_138          (br               ) [ 0000000000000000]
readCount_1_load      (load             ) [ 0000000000000000]
lineBuffer_0_addr_2   (getelementptr    ) [ 0000000000011000]
lineBuffer_1_addr_2   (getelementptr    ) [ 0000000000011100]
tmp_7                 (icmp             ) [ 0000000000011110]
StgValue_145          (br               ) [ 0000000000000000]
readCount             (add              ) [ 0000000000000000]
StgValue_148          (store            ) [ 0000000000000000]
x_4                   (add              ) [ 0000000000111110]
window_1_1            (phi              ) [ 0000000000111110]
window_1_0            (phi              ) [ 0000000000011110]
window_0_0_read_as_1  (load             ) [ 0000000000000000]
window_0_0_load       (load             ) [ 0000000000000000]
window_0_1_load       (load             ) [ 0000000000000000]
window_1_0_read_as_1  (load             ) [ 0000000000000000]
StgValue_156          (store            ) [ 0000000000000000]
StgValue_157          (store            ) [ 0000000000000000]
StgValue_158          (store            ) [ 0000000000000000]
StgValue_159          (br               ) [ 0000000000000000]
tmp_4_0_1_i           (icmp             ) [ 0000000000000000]
maxValue_0_1_maxVal   (select           ) [ 0000000000000000]
tmp_4_1_i             (icmp             ) [ 0000000000000000]
maxValue_17_0_maxVal  (select           ) [ 0000000000010100]
tmp3                  (add              ) [ 0000000000000000]
tmp4                  (add              ) [ 0000000000000000]
a_assign              (add              ) [ 0000000000000000]
tmp_13                (bitselect        ) [ 0000000000010100]
tmp_1_i_i             (sub              ) [ 0000000000000000]
tmp_3                 (partselect       ) [ 0000000000000000]
tmp_6                 (partselect       ) [ 0000000000000000]
result                (select           ) [ 0000000000010100]
windowRightCol_0      (load             ) [ 0000000000000000]
windowRightCol_1      (load             ) [ 0000000000111110]
StgValue_174          (store            ) [ 0000000000000000]
StgValue_175          (store            ) [ 0000000000000000]
empty_12              (read             ) [ 0000000000000000]
tmp_data_V_4          (extractvalue     ) [ 0000000000000000]
StgValue_178          (store            ) [ 0000000000000000]
StgValue_179          (br               ) [ 0000000000000000]
writeCount_1_load     (load             ) [ 0000000000000000]
writeCount            (add              ) [ 0000000000000000]
tmp_4_1_1_i           (icmp             ) [ 0000000000000000]
sel_SEBB_i            (select           ) [ 0000000000000000]
result_cast           (zext             ) [ 0000000000000000]
tmp_4_i_i             (sub              ) [ 0000000000000000]
result_1              (select           ) [ 0000000000000000]
result_1_cast         (sext             ) [ 0000000000000000]
tmp_data_V_2          (select           ) [ 0000000000010010]
tmp_last_V            (icmp             ) [ 0000000000010010]
StgValue_191          (store            ) [ 0000000000000000]
window_2_2_6          (load             ) [ 0000000000000000]
StgValue_193          (store            ) [ 0000000000000000]
empty_13              (specregionend    ) [ 0000000000000000]
StgValue_195          (br               ) [ 0000000000111110]
StgValue_196          (write            ) [ 0000000000000000]
StgValue_197          (br               ) [ 0000000000000000]
StgValue_198          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_pool_d60x60_p2x2_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="lineBuffer_0_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lineBuffer_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="window_0_0_read_as_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="window_0_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="window_0_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="window_1_0_read_as_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="writeCount_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="readCount_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="window_2_2_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_2/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ctrl_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="54" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="4" slack="0"/>
<pin id="189" dir="0" index="4" bw="2" slack="0"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="0" index="6" bw="5" slack="0"/>
<pin id="192" dir="0" index="7" bw="6" slack="0"/>
<pin id="193" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="0" index="4" bw="2" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="5" slack="0"/>
<pin id="210" dir="0" index="7" bw="6" slack="0"/>
<pin id="211" dir="0" index="8" bw="32" slack="0"/>
<pin id="212" dir="0" index="9" bw="1" slack="0"/>
<pin id="213" dir="0" index="10" bw="1" slack="0"/>
<pin id="214" dir="0" index="11" bw="1" slack="0"/>
<pin id="215" dir="0" index="12" bw="1" slack="0"/>
<pin id="216" dir="0" index="13" bw="1" slack="0"/>
<pin id="217" dir="0" index="14" bw="1" slack="0"/>
<pin id="218" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_190/13 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lineBuffer_0_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="6" slack="1"/>
<pin id="283" dir="0" index="4" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_53/3 lineBuffer_0_load/8 windowRightCol_0/11 StgValue_174/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="lineBuffer_1_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="3" bw="6" slack="2"/>
<pin id="287" dir="0" index="4" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_69/6 lineBuffer_1_load/8 windowRightCol_1/11 StgValue_193/13 "/>
</bind>
</comp>

<comp id="254" class="1004" name="lineBuffer_0_addr_1_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_1/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lineBuffer_1_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_1/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="lineBuffer_0_addr_2_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_2/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="lineBuffer_1_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_2/11 "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="x_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="x1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="1"/>
<pin id="303" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="x1_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="313" class="1005" name="indvar_flatten_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar_flatten_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="324" class="1005" name="y3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="1"/>
<pin id="326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="y3_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="335" class="1005" name="window_1_2_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="window_1_2_1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="347" class="1005" name="window_1_1_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="window_1_1_1_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="359" class="1005" name="x4_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="x4_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="370" class="1005" name="indvar_flatten6_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="1"/>
<pin id="372" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="indvar_flatten6_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="12" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="381" class="1005" name="y_assign_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="1"/>
<pin id="383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="y_assign_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="392" class="1005" name="x_assign_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="1"/>
<pin id="394" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="x_assign_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="403" class="1005" name="window_1_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="window_1_1_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="3"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="414" class="1005" name="window_1_0_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="window_1_0_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="54" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_1/6 tmp_data_V_4/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="exitcond1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="x_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="x_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="1"/>
<pin id="446" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="x_cast1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast1/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="exitcond4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="x_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="x1_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x1_cast/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="exitcond_flatten_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="3" slack="0"/>
<pin id="472" dir="0" index="1" bw="3" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="indvar_flatten_next_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="exitcond_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="x4_mid2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="2" slack="0"/>
<pin id="492" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="y9_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="0"/>
<pin id="499" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_3_mid2_v_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="0" index="2" bw="2" slack="0"/>
<pin id="506" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_10_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="cond_mid1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_mid1/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="cond_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="cond_mid2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_mid2/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="x4_cast9_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x4_cast9_cast/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_5_cast1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast1/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_5_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="cond1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="2" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="x_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="2" slack="0"/>
<pin id="563" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="window_2_2_7_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="window_2_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="32" slack="1"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="window_2_2_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="32" slack="1"/>
<pin id="584" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="window_2_2_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="32" slack="1"/>
<pin id="591" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="window_2_2_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="32" slack="1"/>
<pin id="598" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_9_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="6"/>
<pin id="603" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="StgValue_119_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="StgValue_120_store_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/10 "/>
</bind>
</comp>

<comp id="614" class="1004" name="exitcond_flatten8_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="indvar_flatten_next7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="12" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/11 "/>
</bind>
</comp>

<comp id="626" class="1004" name="exitcond2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="0"/>
<pin id="628" dir="0" index="1" bw="3" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="x_assign_mid2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="640" class="1004" name="y_s_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="6" slack="0"/>
<pin id="643" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/11 "/>
</bind>
</comp>

<comp id="646" class="1004" name="y_assign_cast7_mid2_s_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_cast7_mid2_s/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_11_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_12_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="662" class="1004" name="x_assign_cast5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast5/11 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="674" class="1004" name="readCount_1_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/11 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_7_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="13" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="readCount_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="StgValue_148_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="1"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="x_4_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="700" class="1004" name="window_0_0_read_as_1_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="window_0_0_load_load_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="2"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="706" class="1004" name="window_0_1_load_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="2"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="709" class="1004" name="window_1_0_read_as_1_load_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="2"/>
<pin id="711" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="712" class="1004" name="StgValue_156_store_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="2"/>
<pin id="715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_156/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="StgValue_157_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="2"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/12 "/>
</bind>
</comp>

<comp id="722" class="1004" name="StgValue_158_store_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="2"/>
<pin id="725" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/12 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_4_0_1_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_0_1_i/12 "/>
</bind>
</comp>

<comp id="733" class="1004" name="maxValue_0_1_maxVal_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="0" index="2" bw="32" slack="0"/>
<pin id="737" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxValue_0_1_maxVal/12 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_4_1_i_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1_i/12 "/>
</bind>
</comp>

<comp id="747" class="1004" name="maxValue_17_0_maxVal_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="32" slack="0"/>
<pin id="751" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxValue_17_0_maxVal/12 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp4_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="767" class="1004" name="a_assign_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_13_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_1_i_i_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/12 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_3_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="20" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="0" index="2" bw="3" slack="0"/>
<pin id="791" dir="0" index="3" bw="6" slack="0"/>
<pin id="792" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_6_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="20" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="3" slack="0"/>
<pin id="801" dir="0" index="3" bw="6" slack="0"/>
<pin id="802" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="807" class="1004" name="result_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="20" slack="0"/>
<pin id="810" dir="0" index="2" bw="20" slack="0"/>
<pin id="811" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/12 "/>
</bind>
</comp>

<comp id="815" class="1004" name="StgValue_175_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="2"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="StgValue_178_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="2"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/12 "/>
</bind>
</comp>

<comp id="825" class="1004" name="writeCount_1_load_load_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="3"/>
<pin id="827" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/13 "/>
</bind>
</comp>

<comp id="828" class="1004" name="writeCount_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/13 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_4_1_1_i_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="0" index="1" bw="32" slack="1"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1_1_i/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sel_SEBB_i_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="1"/>
<pin id="842" dir="0" index="2" bw="32" slack="1"/>
<pin id="843" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_SEBB_i/13 "/>
</bind>
</comp>

<comp id="846" class="1004" name="result_cast_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="20" slack="1"/>
<pin id="848" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/13 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_4_i_i_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="20" slack="0"/>
<pin id="852" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i_i/13 "/>
</bind>
</comp>

<comp id="855" class="1004" name="result_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="1"/>
<pin id="857" dir="0" index="1" bw="21" slack="0"/>
<pin id="858" dir="0" index="2" bw="20" slack="0"/>
<pin id="859" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="862" class="1004" name="result_1_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="21" slack="0"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_1_cast/13 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_data_V_2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="3"/>
<pin id="868" dir="0" index="1" bw="21" slack="0"/>
<pin id="869" dir="0" index="2" bw="32" slack="0"/>
<pin id="870" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_2/13 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_last_V_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="11" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/13 "/>
</bind>
</comp>

<comp id="881" class="1004" name="StgValue_191_store_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="3"/>
<pin id="884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_191/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="window_2_2_6_load_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="3"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_6/13 "/>
</bind>
</comp>

<comp id="890" class="1005" name="ctrl_read_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="6"/>
<pin id="892" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="895" class="1005" name="exitcond1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="1"/>
<pin id="897" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="x_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="4" slack="0"/>
<pin id="901" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="exitcond4_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="908" class="1005" name="x_2_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="6" slack="0"/>
<pin id="910" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="913" class="1005" name="exitcond_flatten_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="917" class="1005" name="indvar_flatten_next_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="3" slack="0"/>
<pin id="919" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_3_mid2_v_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="2" slack="0"/>
<pin id="924" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_10_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="1"/>
<pin id="929" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="932" class="1005" name="cond_mid2_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_mid2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="lineBuffer_0_addr_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="6" slack="1"/>
<pin id="940" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="lineBuffer_1_addr_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="1"/>
<pin id="945" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_1 "/>
</bind>
</comp>

<comp id="948" class="1005" name="cond1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="x_3_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="2" slack="0"/>
<pin id="956" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="959" class="1005" name="window_2_2_4_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_4 "/>
</bind>
</comp>

<comp id="964" class="1005" name="window_2_2_5_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_5 "/>
</bind>
</comp>

<comp id="969" class="1005" name="window_0_0_read_as_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="2"/>
<pin id="971" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="975" class="1005" name="window_0_0_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="2"/>
<pin id="977" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="981" class="1005" name="window_0_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="2"/>
<pin id="983" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="987" class="1005" name="window_1_0_read_as_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="2"/>
<pin id="989" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="993" class="1005" name="writeCount_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="0"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="readCount_1_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="window_2_2_2_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="2"/>
<pin id="1009" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_2_2 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_9_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="2"/>
<pin id="1015" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="exitcond_flatten8_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="indvar_flatten_next7_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="12" slack="0"/>
<pin id="1024" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="y_assign_cast7_mid2_s_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="6" slack="0"/>
<pin id="1029" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_cast7_mid2_s "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmp_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1036" class="1005" name="lineBuffer_0_addr_2_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="6" slack="1"/>
<pin id="1038" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="lineBuffer_1_addr_2_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="6" slack="1"/>
<pin id="1044" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_7_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="x_4_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="6" slack="0"/>
<pin id="1054" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="maxValue_17_0_maxVal_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxValue_17_0_maxVal "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_13_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="result_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="20" slack="1"/>
<pin id="1070" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="1073" class="1005" name="windowRightCol_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="0"/>
<pin id="1075" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="windowRightCol_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_data_V_2_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_last_V_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="1"/>
<pin id="1085" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="219"><net_src comp="134" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="227"><net_src comp="136" pin="0"/><net_sink comp="202" pin=9"/></net>

<net id="228"><net_src comp="138" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="229"><net_src comp="98" pin="0"/><net_sink comp="202" pin=11"/></net>

<net id="230"><net_src comp="140" pin="0"/><net_sink comp="202" pin=13"/></net>

<net id="231"><net_src comp="76" pin="0"/><net_sink comp="202" pin=14"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="285"><net_src comp="249" pin="2"/><net_sink comp="238" pin=4"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="86" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="88" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="90" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="90" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="88" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="108" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="412"><net_src comp="335" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="423"><net_src comp="347" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="403" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="425"><net_src comp="417" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="184" pin="8"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="436"><net_src comp="293" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="293" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="289" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="457"><net_src comp="305" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="305" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="301" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="474"><net_src comp="317" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="92" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="317" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="94" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="363" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="96" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="88" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="363" pin="4"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="88" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="328" pin="4"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="482" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="328" pin="4"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="328" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="98" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="328" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="482" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="514" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="520" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="488" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="100" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="558"><net_src comp="488" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="88" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="88" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="488" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="238" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="249" pin="2"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="335" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="566" pin="3"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="566" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="586"><net_src comp="347" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="573" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="335" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="580" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="600"><net_src comp="347" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="608"><net_src comp="106" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="46" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="374" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="110" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="374" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="112" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="396" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="78" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="76" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="396" pin="4"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="80" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="385" pin="4"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="626" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="385" pin="4"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="632" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="632" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="672"><net_src comp="654" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="658" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="118" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="674" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="38" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="632" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="80" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="716"><net_src comp="417" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="706" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="703" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="703" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="700" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="703" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="700" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="733" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="709" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="709" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="733" pin="3"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="700" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="709" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="703" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="417" pin="4"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="755" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="778"><net_src comp="120" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="767" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="122" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="46" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="767" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="793"><net_src comp="124" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="126" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="128" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="803"><net_src comp="124" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="767" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="126" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="128" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="812"><net_src comp="773" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="787" pin="4"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="797" pin="4"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="238" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="426" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="38" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="414" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="834" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="414" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="853"><net_src comp="130" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="861"><net_src comp="846" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="855" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="839" pin="3"/><net_sink comp="866" pin=2"/></net>

<net id="873"><net_src comp="866" pin="3"/><net_sink comp="202" pin=8"/></net>

<net id="878"><net_src comp="828" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="132" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="880"><net_src comp="874" pin="2"/><net_sink comp="202" pin=12"/></net>

<net id="885"><net_src comp="828" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="893"><net_src comp="178" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="898"><net_src comp="432" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="438" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="907"><net_src comp="453" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="459" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="916"><net_src comp="470" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="476" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="925"><net_src comp="502" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="930"><net_src comp="510" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="935"><net_src comp="526" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="941"><net_src comp="254" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="946"><net_src comp="260" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="951"><net_src comp="554" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="957"><net_src comp="560" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="962"><net_src comp="587" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="967"><net_src comp="594" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="972"><net_src comp="150" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="978"><net_src comp="154" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="984"><net_src comp="158" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="990"><net_src comp="162" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="996"><net_src comp="166" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="998"><net_src comp="993" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="999"><net_src comp="993" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1003"><net_src comp="170" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1006"><net_src comp="1000" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1010"><net_src comp="174" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1016"><net_src comp="601" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1021"><net_src comp="614" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="620" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1030"><net_src comp="646" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1035"><net_src comp="668" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="268" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="238" pin=3"/></net>

<net id="1045"><net_src comp="275" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="249" pin=3"/></net>

<net id="1051"><net_src comp="677" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1055"><net_src comp="694" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1060"><net_src comp="747" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="1066"><net_src comp="773" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1071"><net_src comp="807" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1076"><net_src comp="249" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1081"><net_src comp="866" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="202" pin=8"/></net>

<net id="1086"><net_src comp="874" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="202" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {14 }
	Port: outStream_V_keep_V | {14 }
	Port: outStream_V_strb_V | {14 }
	Port: outStream_V_user_V | {14 }
	Port: outStream_V_last_V | {14 }
	Port: outStream_V_id_V | {14 }
	Port: outStream_V_dest_V | {14 }
 - Input state : 
	Port: cnn_pool_d60x60_p2x2 : inStream_V_data_V | {2 5 11 }
	Port: cnn_pool_d60x60_p2x2 : inStream_V_keep_V | {2 5 11 }
	Port: cnn_pool_d60x60_p2x2 : inStream_V_strb_V | {2 5 11 }
	Port: cnn_pool_d60x60_p2x2 : inStream_V_user_V | {2 5 11 }
	Port: cnn_pool_d60x60_p2x2 : inStream_V_last_V | {2 5 11 }
	Port: cnn_pool_d60x60_p2x2 : inStream_V_id_V | {2 5 11 }
	Port: cnn_pool_d60x60_p2x2 : inStream_V_dest_V | {2 5 11 }
	Port: cnn_pool_d60x60_p2x2 : ctrl | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_42 : 2
		x_1 : 1
	State 3
		x_cast1 : 1
		lineBuffer_0_addr : 2
		StgValue_53 : 3
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_60 : 2
	State 6
		lineBuffer_1_addr : 1
		StgValue_69 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_80 : 2
		exitcond : 1
		x4_mid2 : 2
		y9 : 1
		tmp_3_mid2_v : 2
		tmp_10 : 3
		cond_mid1 : 1
		cond : 1
		cond_mid2 : 2
		x4_cast9_cast : 3
		tmp_5 : 4
		tmp_5_cast1 : 5
		tmp_5_cast : 6
		lineBuffer_0_addr_1 : 7
		lineBuffer_1_addr_1 : 7
		lineBuffer_0_load : 8
		lineBuffer_1_load : 8
		cond1 : 3
		x_3 : 3
	State 9
		window_2_2_7 : 1
		window_2_2 : 2
		window_2_2_1 : 2
		window_2_2_4 : 3
		window_2_2_5 : 3
		empty_11 : 1
	State 10
		StgValue_119 : 1
		StgValue_120 : 1
	State 11
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		y_assign_cast7_mid2_s : 2
		tmp_11 : 3
		tmp_12 : 3
		x_assign_cast5 : 3
		tmp : 4
		StgValue_138 : 4
		lineBuffer_0_addr_2 : 4
		windowRightCol_0 : 5
		lineBuffer_1_addr_2 : 4
		windowRightCol_1 : 5
		tmp_7 : 1
		StgValue_145 : 2
		readCount : 1
		StgValue_148 : 2
		x_4 : 3
	State 12
		StgValue_156 : 1
		StgValue_157 : 1
		StgValue_158 : 1
		tmp_4_0_1_i : 1
		maxValue_0_1_maxVal : 2
		tmp_4_1_i : 3
		maxValue_17_0_maxVal : 4
		tmp3 : 1
		tmp4 : 1
		a_assign : 2
		tmp_13 : 3
		tmp_1_i_i : 3
		tmp_3 : 4
		tmp_6 : 3
		result : 5
		StgValue_174 : 1
		StgValue_175 : 1
		StgValue_178 : 1
	State 13
		writeCount : 1
		sel_SEBB_i : 1
		tmp_4_i_i : 1
		result_1 : 2
		result_1_cast : 3
		tmp_data_V_2 : 4
		tmp_last_V : 2
		StgValue_190 : 5
		StgValue_191 : 2
		StgValue_193 : 1
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        x4_mid2_fu_488        |    0    |    2    |
|          |      tmp_3_mid2_v_fu_502     |    0    |    2    |
|          |       cond_mid2_fu_526       |    0    |    1    |
|          |      window_2_2_7_fu_566     |    0    |    32   |
|          |       window_2_2_fu_573      |    0    |    32   |
|          |      window_2_2_1_fu_580     |    0    |    32   |
|          |      window_2_2_4_fu_587     |    0    |    32   |
|  select  |      window_2_2_5_fu_594     |    0    |    32   |
|          |     x_assign_mid2_fu_632     |    0    |    6    |
|          | y_assign_cast7_mid2_s_fu_646 |    0    |    6    |
|          |  maxValue_0_1_maxVal_fu_733  |    0    |    32   |
|          |  maxValue_17_0_maxVal_fu_747 |    0    |    32   |
|          |         result_fu_807        |    0    |    20   |
|          |       sel_SEBB_i_fu_839      |    0    |    32   |
|          |        result_1_fu_855       |    0    |    21   |
|          |      tmp_data_V_2_fu_866     |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |          x_1_fu_438          |    0    |    4    |
|          |          x_2_fu_459          |    0    |    6    |
|          |  indvar_flatten_next_fu_476  |    0    |    3    |
|          |           y9_fu_496          |    0    |    2    |
|          |         tmp_5_fu_538         |    0    |    4    |
|          |          x_3_fu_560          |    0    |    2    |
|    add   |  indvar_flatten_next7_fu_620 |    0    |    12   |
|          |          y_s_fu_640          |    0    |    6    |
|          |       readCount_fu_683       |    0    |    32   |
|          |          x_4_fu_694          |    0    |    6    |
|          |          tmp3_fu_755         |    0    |    16   |
|          |          tmp4_fu_761         |    0    |    32   |
|          |        a_assign_fu_767       |    0    |    16   |
|          |       writeCount_fu_828      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |       exitcond1_fu_432       |    0    |    2    |
|          |       exitcond4_fu_453       |    0    |    3    |
|          |    exitcond_flatten_fu_470   |    0    |    2    |
|          |        exitcond_fu_482       |    0    |    1    |
|          |       cond_mid1_fu_514       |    0    |    1    |
|          |          cond_fu_520         |    0    |    1    |
|   icmp   |         cond1_fu_554         |    0    |    1    |
|          |   exitcond_flatten8_fu_614   |    0    |    5    |
|          |       exitcond2_fu_626       |    0    |    3    |
|          |         tmp_7_fu_677         |    0    |    11   |
|          |      tmp_4_0_1_i_fu_727      |    0    |    11   |
|          |       tmp_4_1_i_fu_741       |    0    |    11   |
|          |      tmp_4_1_1_i_fu_834      |    0    |    11   |
|          |       tmp_last_V_fu_874      |    0    |    11   |
|----------|------------------------------|---------|---------|
|    sub   |       tmp_1_i_i_fu_781       |    0    |    32   |
|          |       tmp_4_i_i_fu_849       |    0    |    20   |
|----------|------------------------------|---------|---------|
|    and   |          tmp_fu_668          |    0    |    1    |
|----------|------------------------------|---------|---------|
|   read   |     ctrl_read_read_fu_178    |    0    |    0    |
|          |        grp_read_fu_184       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_202       |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|          grp_fu_426          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         x_cast_fu_444        |    0    |    0    |
|   sext   |      tmp_5_cast1_fu_544      |    0    |    0    |
|          |     result_1_cast_fu_862     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        x_cast1_fu_448        |    0    |    0    |
|          |        x1_cast_fu_465        |    0    |    0    |
|   zext   |     x4_cast9_cast_fu_534     |    0    |    0    |
|          |       tmp_5_cast_fu_548      |    0    |    0    |
|          |     x_assign_cast5_fu_662    |    0    |    0    |
|          |      result_cast_fu_846      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_10_fu_510        |    0    |    0    |
|   trunc  |         tmp_9_fu_601         |    0    |    0    |
|          |         tmp_11_fu_654        |    0    |    0    |
|          |         tmp_12_fu_658        |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_13_fu_773        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         tmp_3_fu_787         |    0    |    0    |
|          |         tmp_6_fu_797         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   646   |
|----------|------------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|lineBuffer_0|    2   |    0   |    0   |
|lineBuffer_1|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         cond1_reg_948        |    1   |
|       cond_mid2_reg_932      |    1   |
|       ctrl_read_reg_890      |   32   |
|       exitcond1_reg_895      |    1   |
|       exitcond4_reg_904      |    1   |
|  exitcond_flatten8_reg_1018  |    1   |
|   exitcond_flatten_reg_913   |    1   |
|    indvar_flatten6_reg_370   |   12   |
| indvar_flatten_next7_reg_1022|   12   |
|  indvar_flatten_next_reg_917 |    3   |
|    indvar_flatten_reg_313    |    3   |
|  lineBuffer_0_addr_1_reg_938 |    6   |
| lineBuffer_0_addr_2_reg_1036 |    6   |
|  lineBuffer_1_addr_1_reg_943 |    6   |
| lineBuffer_1_addr_2_reg_1042 |    6   |
| maxValue_17_0_maxVal_reg_1057|   32   |
|     readCount_1_reg_1000     |   32   |
|        result_reg_1068       |   20   |
|        tmp_10_reg_927        |    1   |
|        tmp_13_reg_1063       |    1   |
|     tmp_3_mid2_v_reg_922     |    2   |
|        tmp_7_reg_1048        |    1   |
|        tmp_9_reg_1013        |    1   |
|     tmp_data_V_2_reg_1078    |   32   |
|      tmp_last_V_reg_1083     |    1   |
|         tmp_reg_1032         |    1   |
|   windowRightCol_1_reg_1073  |   32   |
|  window_0_0_read_as_reg_969  |   32   |
|      window_0_0_reg_975      |   32   |
|      window_0_1_reg_981      |   32   |
|  window_1_0_read_as_reg_987  |   32   |
|      window_1_0_reg_414      |   32   |
|     window_1_1_1_reg_347     |   32   |
|      window_1_1_reg_403      |   32   |
|     window_1_2_1_reg_335     |   32   |
|     window_2_2_2_reg_1007    |   32   |
|     window_2_2_4_reg_959     |   32   |
|     window_2_2_5_reg_964     |   32   |
|     writeCount_1_reg_993     |   32   |
|          x1_reg_301          |    6   |
|          x4_reg_359          |    2   |
|          x_1_reg_899         |    4   |
|          x_2_reg_908         |    6   |
|          x_3_reg_954         |    2   |
|         x_4_reg_1052         |    6   |
|       x_assign_reg_392       |    6   |
|           x_reg_289          |    4   |
|          y3_reg_324          |    2   |
|y_assign_cast7_mid2_s_reg_1027|    6   |
|       y_assign_reg_381       |    6   |
+------------------------------+--------+
|             Total            |   682  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_202   |  p8  |   2  |  32  |   64   ||    32   |
|   grp_write_fu_202   |  p12 |   2  |   1  |    2   ||    1    |
|   grp_access_fu_238  |  p0  |   5  |   6  |   30   ||    6    |
|   grp_access_fu_249  |  p0  |   5  |   6  |   30   ||    6    |
|       x_reg_289      |  p0  |   2  |   4  |    8   ||    4    |
|      x1_reg_301      |  p0  |   2  |   6  |   12   ||    6    |
| window_1_2_1_reg_335 |  p0  |   2  |  32  |   64   ||    32   |
| window_1_1_1_reg_347 |  p0  |   2  |  32  |   64   ||    32   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   274  ||  13.304 ||   119   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   646  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |   13   |    -   |   119  |
|  Register |    -   |    -   |   682  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   13   |   682  |   765  |
+-----------+--------+--------+--------+--------+
