
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libsmartcols.so.1.1.0_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000000073a8 <.init>:
    73a8:	stp	x29, x30, [sp, #-16]!
    73ac:	mov	x29, sp
    73b0:	bl	83f0 <*ABS*@plt+0x20>
    73b4:	ldp	x29, x30, [sp], #16
    73b8:	ret

Disassembly of section .plt:

00000000000073c0 <mbrtowc@plt-0x20>:
    73c0:	stp	x16, x30, [sp, #-16]!
    73c4:	adrp	x16, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    73c8:	ldr	x17, [x16, #4088]
    73cc:	add	x16, x16, #0xff8
    73d0:	br	x17
    73d4:	nop
    73d8:	nop
    73dc:	nop

00000000000073e0 <mbrtowc@plt>:
    73e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    73e4:	ldr	x17, [x16]
    73e8:	add	x16, x16, #0x0
    73ec:	br	x17

00000000000073f0 <memcpy@plt>:
    73f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    73f4:	ldr	x17, [x16, #8]
    73f8:	add	x16, x16, #0x8
    73fc:	br	x17

0000000000007400 <getpwnam_r@plt>:
    7400:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7404:	ldr	x17, [x16, #16]
    7408:	add	x16, x16, #0x10
    740c:	br	x17

0000000000007410 <memmove@plt>:
    7410:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7414:	ldr	x17, [x16, #24]
    7418:	add	x16, x16, #0x18
    741c:	br	x17

0000000000007420 <scols_parse_version_string@plt>:
    7420:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7424:	ldr	x17, [x16, #32]
    7428:	add	x16, x16, #0x20
    742c:	br	x17

0000000000007430 <scols_column_set_whint@plt>:
    7430:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7434:	ldr	x17, [x16, #40]
    7438:	add	x16, x16, #0x28
    743c:	br	x17

0000000000007440 <getcwd@plt>:
    7440:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7444:	ldr	x17, [x16, #48]
    7448:	add	x16, x16, #0x30
    744c:	br	x17

0000000000007450 <scols_symbols_set_branch@plt>:
    7450:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7454:	ldr	x17, [x16, #56]
    7458:	add	x16, x16, #0x38
    745c:	br	x17

0000000000007460 <setuid@plt>:
    7460:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7464:	ldr	x17, [x16, #64]
    7468:	add	x16, x16, #0x40
    746c:	br	x17

0000000000007470 <strtok@plt>:
    7470:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7474:	ldr	x17, [x16, #72]
    7478:	add	x16, x16, #0x48
    747c:	br	x17

0000000000007480 <scols_table_remove_line@plt>:
    7480:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7484:	ldr	x17, [x16, #80]
    7488:	add	x16, x16, #0x50
    748c:	br	x17

0000000000007490 <scols_new_column@plt>:
    7490:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7494:	ldr	x17, [x16, #88]
    7498:	add	x16, x16, #0x58
    749c:	br	x17

00000000000074a0 <strtoul@plt>:
    74a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74a4:	ldr	x17, [x16, #96]
    74a8:	add	x16, x16, #0x60
    74ac:	br	x17

00000000000074b0 <strlen@plt>:
    74b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74b4:	ldr	x17, [x16, #104]
    74b8:	add	x16, x16, #0x68
    74bc:	br	x17

00000000000074c0 <scols_column_is_strict_width@plt>:
    74c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74c4:	ldr	x17, [x16, #112]
    74c8:	add	x16, x16, #0x70
    74cc:	br	x17

00000000000074d0 <__sched_cpufree@plt>:
    74d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74d4:	ldr	x17, [x16, #120]
    74d8:	add	x16, x16, #0x78
    74dc:	br	x17

00000000000074e0 <fputs@plt>:
    74e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74e4:	ldr	x17, [x16, #128]
    74e8:	add	x16, x16, #0x80
    74ec:	br	x17

00000000000074f0 <mbstowcs@plt>:
    74f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    74f4:	ldr	x17, [x16, #136]
    74f8:	add	x16, x16, #0x88
    74fc:	br	x17

0000000000007500 <exit@plt>:
    7500:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7504:	ldr	x17, [x16, #144]
    7508:	add	x16, x16, #0x90
    750c:	br	x17

0000000000007510 <scols_column_get_safechars@plt>:
    7510:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7514:	ldr	x17, [x16, #152]
    7518:	add	x16, x16, #0x98
    751c:	br	x17

0000000000007520 <scols_unref_symbols@plt>:
    7520:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7524:	ldr	x17, [x16, #160]
    7528:	add	x16, x16, #0xa0
    752c:	br	x17

0000000000007530 <raise@plt>:
    7530:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7534:	ldr	x17, [x16, #168]
    7538:	add	x16, x16, #0xa8
    753c:	br	x17

0000000000007540 <scols_line_refer_data@plt>:
    7540:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7544:	ldr	x17, [x16, #176]
    7548:	add	x16, x16, #0xb0
    754c:	br	x17

0000000000007550 <dup@plt>:
    7550:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7554:	ldr	x17, [x16, #184]
    7558:	add	x16, x16, #0xb8
    755c:	br	x17

0000000000007560 <__libc_current_sigrtmax@plt>:
    7560:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7564:	ldr	x17, [x16, #192]
    7568:	add	x16, x16, #0xc0
    756c:	br	x17

0000000000007570 <execl@plt>:
    7570:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7574:	ldr	x17, [x16, #200]
    7578:	add	x16, x16, #0xc8
    757c:	br	x17

0000000000007580 <scols_table_is_noheadings@plt>:
    7580:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7584:	ldr	x17, [x16, #208]
    7588:	add	x16, x16, #0xd0
    758c:	br	x17

0000000000007590 <scols_table_is_tree@plt>:
    7590:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7594:	ldr	x17, [x16, #216]
    7598:	add	x16, x16, #0xd8
    759c:	br	x17

00000000000075a0 <strtoimax@plt>:
    75a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75a4:	ldr	x17, [x16, #224]
    75a8:	add	x16, x16, #0xe0
    75ac:	br	x17

00000000000075b0 <scols_reset_iter@plt>:
    75b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75b4:	ldr	x17, [x16, #232]
    75b8:	add	x16, x16, #0xe8
    75bc:	br	x17

00000000000075c0 <getegid@plt>:
    75c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75c4:	ldr	x17, [x16, #240]
    75c8:	add	x16, x16, #0xf0
    75cc:	br	x17

00000000000075d0 <strtoll@plt>:
    75d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75d4:	ldr	x17, [x16, #248]
    75d8:	add	x16, x16, #0xf8
    75dc:	br	x17

00000000000075e0 <scols_table_add_column@plt>:
    75e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75e4:	ldr	x17, [x16, #256]
    75e8:	add	x16, x16, #0x100
    75ec:	br	x17

00000000000075f0 <strtod@plt>:
    75f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    75f4:	ldr	x17, [x16, #264]
    75f8:	add	x16, x16, #0x108
    75fc:	br	x17

0000000000007600 <geteuid@plt>:
    7600:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7604:	ldr	x17, [x16, #272]
    7608:	add	x16, x16, #0x110
    760c:	br	x17

0000000000007610 <secure_getenv@plt>:
    7610:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7614:	ldr	x17, [x16, #280]
    7618:	add	x16, x16, #0x118
    761c:	br	x17

0000000000007620 <scols_new_line@plt>:
    7620:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7624:	ldr	x17, [x16, #288]
    7628:	add	x16, x16, #0x120
    762c:	br	x17

0000000000007630 <ttyname@plt>:
    7630:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7634:	ldr	x17, [x16, #296]
    7638:	add	x16, x16, #0x128
    763c:	br	x17

0000000000007640 <localtime_r@plt>:
    7640:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7644:	ldr	x17, [x16, #304]
    7648:	add	x16, x16, #0x130
    764c:	br	x17

0000000000007650 <setenv@plt>:
    7650:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7654:	ldr	x17, [x16, #312]
    7658:	add	x16, x16, #0x138
    765c:	br	x17

0000000000007660 <readlink@plt>:
    7660:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7664:	ldr	x17, [x16, #320]
    7668:	add	x16, x16, #0x140
    766c:	br	x17

0000000000007670 <__cxa_finalize@plt>:
    7670:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7674:	ldr	x17, [x16, #328]
    7678:	add	x16, x16, #0x148
    767c:	br	x17

0000000000007680 <sprintf@plt>:
    7680:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7684:	ldr	x17, [x16, #336]
    7688:	add	x16, x16, #0x150
    768c:	br	x17

0000000000007690 <getuid@plt>:
    7690:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7694:	ldr	x17, [x16, #344]
    7698:	add	x16, x16, #0x158
    769c:	br	x17

00000000000076a0 <pipe@plt>:
    76a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76a4:	ldr	x17, [x16, #352]
    76a8:	add	x16, x16, #0x160
    76ac:	br	x17

00000000000076b0 <opendir@plt>:
    76b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76b4:	ldr	x17, [x16, #360]
    76b8:	add	x16, x16, #0x168
    76bc:	br	x17

00000000000076c0 <strftime@plt>:
    76c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76c4:	ldr	x17, [x16, #368]
    76c8:	add	x16, x16, #0x170
    76cc:	br	x17

00000000000076d0 <__cxa_atexit@plt>:
    76d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76d4:	ldr	x17, [x16, #376]
    76d8:	add	x16, x16, #0x178
    76dc:	br	x17

00000000000076e0 <fputc@plt>:
    76e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76e4:	ldr	x17, [x16, #384]
    76e8:	add	x16, x16, #0x180
    76ec:	br	x17

00000000000076f0 <scols_cell_get_data@plt>:
    76f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    76f4:	ldr	x17, [x16, #392]
    76f8:	add	x16, x16, #0x188
    76fc:	br	x17

0000000000007700 <qsort@plt>:
    7700:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7704:	ldr	x17, [x16, #400]
    7708:	add	x16, x16, #0x190
    770c:	br	x17

0000000000007710 <scols_cell_copy_content@plt>:
    7710:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7714:	ldr	x17, [x16, #408]
    7718:	add	x16, x16, #0x198
    771c:	br	x17

0000000000007720 <asprintf@plt>:
    7720:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7724:	ldr	x17, [x16, #416]
    7728:	add	x16, x16, #0x1a0
    772c:	br	x17

0000000000007730 <getpwuid_r@plt>:
    7730:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7734:	ldr	x17, [x16, #424]
    7738:	add	x16, x16, #0x1a8
    773c:	br	x17

0000000000007740 <fork@plt>:
    7740:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7744:	ldr	x17, [x16, #432]
    7748:	add	x16, x16, #0x1b0
    774c:	br	x17

0000000000007750 <strptime@plt>:
    7750:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7754:	ldr	x17, [x16, #440]
    7758:	add	x16, x16, #0x1b8
    775c:	br	x17

0000000000007760 <lseek@plt>:
    7760:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7764:	ldr	x17, [x16, #448]
    7768:	add	x16, x16, #0x1c0
    776c:	br	x17

0000000000007770 <scols_column_set_flags@plt>:
    7770:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7774:	ldr	x17, [x16, #456]
    7778:	add	x16, x16, #0x1c8
    777c:	br	x17

0000000000007780 <__ctype_tolower_loc@plt>:
    7780:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7784:	ldr	x17, [x16, #464]
    7788:	add	x16, x16, #0x1d0
    778c:	br	x17

0000000000007790 <snprintf@plt>:
    7790:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7794:	ldr	x17, [x16, #472]
    7798:	add	x16, x16, #0x1d8
    779c:	br	x17

00000000000077a0 <gnu_dev_makedev@plt>:
    77a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77a4:	ldr	x17, [x16, #480]
    77a8:	add	x16, x16, #0x1e0
    77ac:	br	x17

00000000000077b0 <localeconv@plt>:
    77b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77b4:	ldr	x17, [x16, #488]
    77b8:	add	x16, x16, #0x1e8
    77bc:	br	x17

00000000000077c0 <stpcpy@plt>:
    77c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77c4:	ldr	x17, [x16, #496]
    77c8:	add	x16, x16, #0x1f0
    77cc:	br	x17

00000000000077d0 <scols_table_get_stream@plt>:
    77d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77d4:	ldr	x17, [x16, #504]
    77d8:	add	x16, x16, #0x1f8
    77dc:	br	x17

00000000000077e0 <scols_table_set_termwidth@plt>:
    77e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77e4:	ldr	x17, [x16, #512]
    77e8:	add	x16, x16, #0x200
    77ec:	br	x17

00000000000077f0 <scols_line_alloc_cells@plt>:
    77f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    77f4:	ldr	x17, [x16, #520]
    77f8:	add	x16, x16, #0x208
    77fc:	br	x17

0000000000007800 <scols_symbols_set_group_horizontal@plt>:
    7800:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7804:	ldr	x17, [x16, #528]
    7808:	add	x16, x16, #0x210
    780c:	br	x17

0000000000007810 <scols_table_is_ascii@plt>:
    7810:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7814:	ldr	x17, [x16, #536]
    7818:	add	x16, x16, #0x218
    781c:	br	x17

0000000000007820 <fclose@plt>:
    7820:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7824:	ldr	x17, [x16, #544]
    7828:	add	x16, x16, #0x220
    782c:	br	x17

0000000000007830 <scols_table_print_range@plt>:
    7830:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7834:	ldr	x17, [x16, #552]
    7838:	add	x16, x16, #0x228
    783c:	br	x17

0000000000007840 <getpid@plt>:
    7840:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7844:	ldr	x17, [x16, #560]
    7848:	add	x16, x16, #0x230
    784c:	br	x17

0000000000007850 <nl_langinfo@plt>:
    7850:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7854:	ldr	x17, [x16, #568]
    7858:	add	x16, x16, #0x238
    785c:	br	x17

0000000000007860 <strtok_r@plt>:
    7860:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7864:	ldr	x17, [x16, #576]
    7868:	add	x16, x16, #0x240
    786c:	br	x17

0000000000007870 <fopen@plt>:
    7870:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7874:	ldr	x17, [x16, #584]
    7878:	add	x16, x16, #0x248
    787c:	br	x17

0000000000007880 <time@plt>:
    7880:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7884:	ldr	x17, [x16, #592]
    7888:	add	x16, x16, #0x250
    788c:	br	x17

0000000000007890 <scols_table_set_stream@plt>:
    7890:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7894:	ldr	x17, [x16, #600]
    7898:	add	x16, x16, #0x258
    789c:	br	x17

00000000000078a0 <scols_symbols_set_group_vertical@plt>:
    78a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78a4:	ldr	x17, [x16, #608]
    78a8:	add	x16, x16, #0x260
    78ac:	br	x17

00000000000078b0 <malloc@plt>:
    78b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78b4:	ldr	x17, [x16, #616]
    78b8:	add	x16, x16, #0x268
    78bc:	br	x17

00000000000078c0 <scols_ref_symbols@plt>:
    78c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78c4:	ldr	x17, [x16, #624]
    78c8:	add	x16, x16, #0x270
    78cc:	br	x17

00000000000078d0 <setsockopt@plt>:
    78d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78d4:	ldr	x17, [x16, #632]
    78d8:	add	x16, x16, #0x278
    78dc:	br	x17

00000000000078e0 <wcwidth@plt>:
    78e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78e4:	ldr	x17, [x16, #640]
    78e8:	add	x16, x16, #0x280
    78ec:	br	x17

00000000000078f0 <scols_copy_line@plt>:
    78f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    78f4:	ldr	x17, [x16, #648]
    78f8:	add	x16, x16, #0x288
    78fc:	br	x17

0000000000007900 <scols_table_set_columns_iter@plt>:
    7900:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7904:	ldr	x17, [x16, #656]
    7908:	add	x16, x16, #0x290
    790c:	br	x17

0000000000007910 <scols_line_get_parent@plt>:
    7910:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7914:	ldr	x17, [x16, #664]
    7918:	add	x16, x16, #0x298
    791c:	br	x17

0000000000007920 <open@plt>:
    7920:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7924:	ldr	x17, [x16, #672]
    7928:	add	x16, x16, #0x2a0
    792c:	br	x17

0000000000007930 <scols_table_get_line@plt>:
    7930:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7934:	ldr	x17, [x16, #680]
    7938:	add	x16, x16, #0x2a8
    793c:	br	x17

0000000000007940 <poll@plt>:
    7940:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7944:	ldr	x17, [x16, #688]
    7948:	add	x16, x16, #0x2b0
    794c:	br	x17

0000000000007950 <wcswidth@plt>:
    7950:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7954:	ldr	x17, [x16, #696]
    7958:	add	x16, x16, #0x2b8
    795c:	br	x17

0000000000007960 <__isoc99_fscanf@plt>:
    7960:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7964:	ldr	x17, [x16, #704]
    7968:	add	x16, x16, #0x2c0
    796c:	br	x17

0000000000007970 <getppid@plt>:
    7970:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7974:	ldr	x17, [x16, #712]
    7978:	add	x16, x16, #0x2c8
    797c:	br	x17

0000000000007980 <sigemptyset@plt>:
    7980:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7984:	ldr	x17, [x16, #720]
    7988:	add	x16, x16, #0x2d0
    798c:	br	x17

0000000000007990 <strncmp@plt>:
    7990:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7994:	ldr	x17, [x16, #728]
    7998:	add	x16, x16, #0x2d8
    799c:	br	x17

00000000000079a0 <__libc_current_sigrtmin@plt>:
    79a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79a4:	ldr	x17, [x16, #736]
    79a8:	add	x16, x16, #0x2e0
    79ac:	br	x17

00000000000079b0 <scols_column_set_color@plt>:
    79b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79b4:	ldr	x17, [x16, #744]
    79b8:	add	x16, x16, #0x2e8
    79bc:	br	x17

00000000000079c0 <fgetc@plt>:
    79c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79c4:	ldr	x17, [x16, #752]
    79c8:	add	x16, x16, #0x2f0
    79cc:	br	x17

00000000000079d0 <scols_column_is_customwrap@plt>:
    79d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79d4:	ldr	x17, [x16, #760]
    79d8:	add	x16, x16, #0x2f8
    79dc:	br	x17

00000000000079e0 <scols_column_get_header@plt>:
    79e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79e4:	ldr	x17, [x16, #768]
    79e8:	add	x16, x16, #0x300
    79ec:	br	x17

00000000000079f0 <memset@plt>:
    79f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    79f4:	ldr	x17, [x16, #776]
    79f8:	add	x16, x16, #0x308
    79fc:	br	x17

0000000000007a00 <fdopen@plt>:
    7a00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a04:	ldr	x17, [x16, #784]
    7a08:	add	x16, x16, #0x310
    7a0c:	br	x17

0000000000007a10 <gettimeofday@plt>:
    7a10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a14:	ldr	x17, [x16, #792]
    7a18:	add	x16, x16, #0x318
    7a1c:	br	x17

0000000000007a20 <gmtime_r@plt>:
    7a20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a24:	ldr	x17, [x16, #800]
    7a28:	add	x16, x16, #0x320
    7a2c:	br	x17

0000000000007a30 <scols_cell_refer_data@plt>:
    7a30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a34:	ldr	x17, [x16, #808]
    7a38:	add	x16, x16, #0x328
    7a3c:	br	x17

0000000000007a40 <random@plt>:
    7a40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a44:	ldr	x17, [x16, #816]
    7a48:	add	x16, x16, #0x330
    7a4c:	br	x17

0000000000007a50 <scols_cell_set_color@plt>:
    7a50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a54:	ldr	x17, [x16, #824]
    7a58:	add	x16, x16, #0x338
    7a5c:	br	x17

0000000000007a60 <scols_column_is_wrap@plt>:
    7a60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a64:	ldr	x17, [x16, #832]
    7a68:	add	x16, x16, #0x340
    7a6c:	br	x17

0000000000007a70 <calloc@plt>:
    7a70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a74:	ldr	x17, [x16, #840]
    7a78:	add	x16, x16, #0x348
    7a7c:	br	x17

0000000000007a80 <scols_table_is_maxout@plt>:
    7a80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a84:	ldr	x17, [x16, #848]
    7a88:	add	x16, x16, #0x350
    7a8c:	br	x17

0000000000007a90 <setmntent@plt>:
    7a90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7a94:	ldr	x17, [x16, #856]
    7a98:	add	x16, x16, #0x358
    7a9c:	br	x17

0000000000007aa0 <scols_unref_line@plt>:
    7aa0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7aa4:	ldr	x17, [x16, #864]
    7aa8:	add	x16, x16, #0x360
    7aac:	br	x17

0000000000007ab0 <endmntent@plt>:
    7ab0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ab4:	ldr	x17, [x16, #872]
    7ab8:	add	x16, x16, #0x368
    7abc:	br	x17

0000000000007ac0 <__xpg_basename@plt>:
    7ac0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ac4:	ldr	x17, [x16, #880]
    7ac8:	add	x16, x16, #0x370
    7acc:	br	x17

0000000000007ad0 <bsearch@plt>:
    7ad0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ad4:	ldr	x17, [x16, #888]
    7ad8:	add	x16, x16, #0x378
    7adc:	br	x17

0000000000007ae0 <strcasecmp@plt>:
    7ae0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ae4:	ldr	x17, [x16, #896]
    7ae8:	add	x16, x16, #0x380
    7aec:	br	x17

0000000000007af0 <readdir@plt>:
    7af0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7af4:	ldr	x17, [x16, #904]
    7af8:	add	x16, x16, #0x388
    7afc:	br	x17

0000000000007b00 <realloc@plt>:
    7b00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b04:	ldr	x17, [x16, #912]
    7b08:	add	x16, x16, #0x390
    7b0c:	br	x17

0000000000007b10 <scols_cell_set_data@plt>:
    7b10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b14:	ldr	x17, [x16, #920]
    7b18:	add	x16, x16, #0x398
    7b1c:	br	x17

0000000000007b20 <scols_new_table@plt>:
    7b20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b24:	ldr	x17, [x16, #928]
    7b28:	add	x16, x16, #0x3a0
    7b2c:	br	x17

0000000000007b30 <strdup@plt>:
    7b30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b34:	ldr	x17, [x16, #936]
    7b38:	add	x16, x16, #0x3a8
    7b3c:	br	x17

0000000000007b40 <closedir@plt>:
    7b40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b44:	ldr	x17, [x16, #944]
    7b48:	add	x16, x16, #0x3b0
    7b4c:	br	x17

0000000000007b50 <strerror@plt>:
    7b50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b54:	ldr	x17, [x16, #952]
    7b58:	add	x16, x16, #0x3b8
    7b5c:	br	x17

0000000000007b60 <scols_symbols_set_group_middle_child@plt>:
    7b60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b64:	ldr	x17, [x16, #960]
    7b68:	add	x16, x16, #0x3c0
    7b6c:	br	x17

0000000000007b70 <close@plt>:
    7b70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b74:	ldr	x17, [x16, #968]
    7b78:	add	x16, x16, #0x3c8
    7b7c:	br	x17

0000000000007b80 <sigaction@plt>:
    7b80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b84:	ldr	x17, [x16, #976]
    7b88:	add	x16, x16, #0x3d0
    7b8c:	br	x17

0000000000007b90 <__sched_cpualloc@plt>:
    7b90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7b94:	ldr	x17, [x16, #984]
    7b98:	add	x16, x16, #0x3d8
    7b9c:	br	x17

0000000000007ba0 <strrchr@plt>:
    7ba0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ba4:	ldr	x17, [x16, #992]
    7ba8:	add	x16, x16, #0x3e0
    7bac:	br	x17

0000000000007bb0 <__gmon_start__@plt>:
    7bb0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7bb4:	ldr	x17, [x16, #1000]
    7bb8:	add	x16, x16, #0x3e8
    7bbc:	br	x17

0000000000007bc0 <mktime@plt>:
    7bc0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7bc4:	ldr	x17, [x16, #1008]
    7bc8:	add	x16, x16, #0x3f0
    7bcc:	br	x17

0000000000007bd0 <fdopendir@plt>:
    7bd0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7bd4:	ldr	x17, [x16, #1016]
    7bd8:	add	x16, x16, #0x3f8
    7bdc:	br	x17

0000000000007be0 <write@plt>:
    7be0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7be4:	ldr	x17, [x16, #1024]
    7be8:	add	x16, x16, #0x400
    7bec:	br	x17

0000000000007bf0 <strtoumax@plt>:
    7bf0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7bf4:	ldr	x17, [x16, #1032]
    7bf8:	add	x16, x16, #0x408
    7bfc:	br	x17

0000000000007c00 <scols_symbols_set_group_middle_member@plt>:
    7c00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c04:	ldr	x17, [x16, #1040]
    7c08:	add	x16, x16, #0x410
    7c0c:	br	x17

0000000000007c10 <abort@plt>:
    7c10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c14:	ldr	x17, [x16, #1048]
    7c18:	add	x16, x16, #0x418
    7c1c:	br	x17

0000000000007c20 <mkostemp@plt>:
    7c20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c24:	ldr	x17, [x16, #1056]
    7c28:	add	x16, x16, #0x420
    7c2c:	br	x17

0000000000007c30 <setgid@plt>:
    7c30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c34:	ldr	x17, [x16, #1064]
    7c38:	add	x16, x16, #0x428
    7c3c:	br	x17

0000000000007c40 <access@plt>:
    7c40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c44:	ldr	x17, [x16, #1072]
    7c48:	add	x16, x16, #0x430
    7c4c:	br	x17

0000000000007c50 <scols_table_set_symbols@plt>:
    7c50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c54:	ldr	x17, [x16, #1080]
    7c58:	add	x16, x16, #0x438
    7c5c:	br	x17

0000000000007c60 <scols_line_free_cells@plt>:
    7c60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c64:	ldr	x17, [x16, #1088]
    7c68:	add	x16, x16, #0x440
    7c6c:	br	x17

0000000000007c70 <gnu_dev_major@plt>:
    7c70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c74:	ldr	x17, [x16, #1096]
    7c78:	add	x16, x16, #0x448
    7c7c:	br	x17

0000000000007c80 <scols_cell_get_alignment@plt>:
    7c80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c84:	ldr	x17, [x16, #1104]
    7c88:	add	x16, x16, #0x450
    7c8c:	br	x17

0000000000007c90 <scols_table_remove_columns@plt>:
    7c90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7c94:	ldr	x17, [x16, #1112]
    7c98:	add	x16, x16, #0x458
    7c9c:	br	x17

0000000000007ca0 <scols_line_set_data@plt>:
    7ca0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ca4:	ldr	x17, [x16, #1120]
    7ca8:	add	x16, x16, #0x460
    7cac:	br	x17

0000000000007cb0 <memcmp@plt>:
    7cb0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7cb4:	ldr	x17, [x16, #1128]
    7cb8:	add	x16, x16, #0x468
    7cbc:	br	x17

0000000000007cc0 <strsep@plt>:
    7cc0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7cc4:	ldr	x17, [x16, #1136]
    7cc8:	add	x16, x16, #0x470
    7ccc:	br	x17

0000000000007cd0 <execvp@plt>:
    7cd0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7cd4:	ldr	x17, [x16, #1144]
    7cd8:	add	x16, x16, #0x478
    7cdc:	br	x17

0000000000007ce0 <strcmp@plt>:
    7ce0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ce4:	ldr	x17, [x16, #1152]
    7ce8:	add	x16, x16, #0x480
    7cec:	br	x17

0000000000007cf0 <getpwuid@plt>:
    7cf0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7cf4:	ldr	x17, [x16, #1160]
    7cf8:	add	x16, x16, #0x488
    7cfc:	br	x17

0000000000007d00 <warn@plt>:
    7d00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d04:	ldr	x17, [x16, #1168]
    7d08:	add	x16, x16, #0x490
    7d0c:	br	x17

0000000000007d10 <__ctype_b_loc@plt>:
    7d10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d14:	ldr	x17, [x16, #1176]
    7d18:	add	x16, x16, #0x498
    7d1c:	br	x17

0000000000007d20 <rewinddir@plt>:
    7d20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d24:	ldr	x17, [x16, #1184]
    7d28:	add	x16, x16, #0x4a0
    7d2c:	br	x17

0000000000007d30 <strtol@plt>:
    7d30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d34:	ldr	x17, [x16, #1192]
    7d38:	add	x16, x16, #0x4a8
    7d3c:	br	x17

0000000000007d40 <wctomb@plt>:
    7d40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d44:	ldr	x17, [x16, #1200]
    7d48:	add	x16, x16, #0x4b0
    7d4c:	br	x17

0000000000007d50 <scols_column_is_right@plt>:
    7d50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d54:	ldr	x17, [x16, #1208]
    7d58:	add	x16, x16, #0x4b8
    7d5c:	br	x17

0000000000007d60 <scols_cell_get_color@plt>:
    7d60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d64:	ldr	x17, [x16, #1216]
    7d68:	add	x16, x16, #0x4c0
    7d6c:	br	x17

0000000000007d70 <scols_new_symbols@plt>:
    7d70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d74:	ldr	x17, [x16, #1224]
    7d78:	add	x16, x16, #0x4c8
    7d7c:	br	x17

0000000000007d80 <free@plt>:
    7d80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d84:	ldr	x17, [x16, #1232]
    7d88:	add	x16, x16, #0x4d0
    7d8c:	br	x17

0000000000007d90 <scols_get_library_version@plt>:
    7d90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7d94:	ldr	x17, [x16, #1240]
    7d98:	add	x16, x16, #0x4d8
    7d9c:	br	x17

0000000000007da0 <__ctype_get_mb_cur_max@plt>:
    7da0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7da4:	ldr	x17, [x16, #1248]
    7da8:	add	x16, x16, #0x4e0
    7dac:	br	x17

0000000000007db0 <getgid@plt>:
    7db0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7db4:	ldr	x17, [x16, #1256]
    7db8:	add	x16, x16, #0x4e8
    7dbc:	br	x17

0000000000007dc0 <mempcpy@plt>:
    7dc0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7dc4:	ldr	x17, [x16, #1264]
    7dc8:	add	x16, x16, #0x4f0
    7dcc:	br	x17

0000000000007dd0 <scols_symbols_set_title_padding@plt>:
    7dd0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7dd4:	ldr	x17, [x16, #1272]
    7dd8:	add	x16, x16, #0x4f8
    7ddc:	br	x17

0000000000007de0 <strncasecmp@plt>:
    7de0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7de4:	ldr	x17, [x16, #1280]
    7de8:	add	x16, x16, #0x500
    7dec:	br	x17

0000000000007df0 <scols_table_get_termwidth@plt>:
    7df0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7df4:	ldr	x17, [x16, #1288]
    7df8:	add	x16, x16, #0x508
    7dfc:	br	x17

0000000000007e00 <nanosleep@plt>:
    7e00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e04:	ldr	x17, [x16, #1296]
    7e08:	add	x16, x16, #0x510
    7e0c:	br	x17

0000000000007e10 <vasprintf@plt>:
    7e10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e14:	ldr	x17, [x16, #1304]
    7e18:	add	x16, x16, #0x518
    7e1c:	br	x17

0000000000007e20 <scols_symbols_set_group_last_member@plt>:
    7e20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e24:	ldr	x17, [x16, #1312]
    7e28:	add	x16, x16, #0x520
    7e2c:	br	x17

0000000000007e30 <scols_reset_cell@plt>:
    7e30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e34:	ldr	x17, [x16, #1320]
    7e38:	add	x16, x16, #0x528
    7e3c:	br	x17

0000000000007e40 <hasmntopt@plt>:
    7e40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e44:	ldr	x17, [x16, #1328]
    7e48:	add	x16, x16, #0x530
    7e4c:	br	x17

0000000000007e50 <scols_ref_line@plt>:
    7e50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e54:	ldr	x17, [x16, #1336]
    7e58:	add	x16, x16, #0x538
    7e5c:	br	x17

0000000000007e60 <connect@plt>:
    7e60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e64:	ldr	x17, [x16, #1344]
    7e68:	add	x16, x16, #0x540
    7e6c:	br	x17

0000000000007e70 <strndup@plt>:
    7e70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e74:	ldr	x17, [x16, #1352]
    7e78:	add	x16, x16, #0x548
    7e7c:	br	x17

0000000000007e80 <strspn@plt>:
    7e80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e84:	ldr	x17, [x16, #1360]
    7e88:	add	x16, x16, #0x550
    7e8c:	br	x17

0000000000007e90 <strchr@plt>:
    7e90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7e94:	ldr	x17, [x16, #1368]
    7e98:	add	x16, x16, #0x558
    7e9c:	br	x17

0000000000007ea0 <scols_table_is_json@plt>:
    7ea0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ea4:	ldr	x17, [x16, #1376]
    7ea8:	add	x16, x16, #0x560
    7eac:	br	x17

0000000000007eb0 <scols_table_is_minout@plt>:
    7eb0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7eb4:	ldr	x17, [x16, #1384]
    7eb8:	add	x16, x16, #0x568
    7ebc:	br	x17

0000000000007ec0 <__isoc99_vfscanf@plt>:
    7ec0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ec4:	ldr	x17, [x16, #1392]
    7ec8:	add	x16, x16, #0x570
    7ecc:	br	x17

0000000000007ed0 <scols_line_remove_child@plt>:
    7ed0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ed4:	ldr	x17, [x16, #1400]
    7ed8:	add	x16, x16, #0x578
    7edc:	br	x17

0000000000007ee0 <fwrite@plt>:
    7ee0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ee4:	ldr	x17, [x16, #1408]
    7ee8:	add	x16, x16, #0x580
    7eec:	br	x17

0000000000007ef0 <fcntl@plt>:
    7ef0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ef4:	ldr	x17, [x16, #1416]
    7ef8:	add	x16, x16, #0x588
    7efc:	br	x17

0000000000007f00 <socket@plt>:
    7f00:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f04:	ldr	x17, [x16, #1424]
    7f08:	add	x16, x16, #0x590
    7f0c:	br	x17

0000000000007f10 <fflush@plt>:
    7f10:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f14:	ldr	x17, [x16, #1432]
    7f18:	add	x16, x16, #0x598
    7f1c:	br	x17

0000000000007f20 <gnu_dev_minor@plt>:
    7f20:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f24:	ldr	x17, [x16, #1440]
    7f28:	add	x16, x16, #0x5a0
    7f2c:	br	x17

0000000000007f30 <strcpy@plt>:
    7f30:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f34:	ldr	x17, [x16, #1448]
    7f38:	add	x16, x16, #0x5a8
    7f3c:	br	x17

0000000000007f40 <dirfd@plt>:
    7f40:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f44:	ldr	x17, [x16, #1456]
    7f48:	add	x16, x16, #0x5b0
    7f4c:	br	x17

0000000000007f50 <scols_copy_column@plt>:
    7f50:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f54:	ldr	x17, [x16, #1464]
    7f58:	add	x16, x16, #0x5b8
    7f5c:	br	x17

0000000000007f60 <scols_table_next_line@plt>:
    7f60:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f64:	ldr	x17, [x16, #1472]
    7f68:	add	x16, x16, #0x5c0
    7f6c:	br	x17

0000000000007f70 <scols_unref_table@plt>:
    7f70:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f74:	ldr	x17, [x16, #1480]
    7f78:	add	x16, x16, #0x5c8
    7f7c:	br	x17

0000000000007f80 <scols_table_set_column_separator@plt>:
    7f80:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f84:	ldr	x17, [x16, #1488]
    7f88:	add	x16, x16, #0x5d0
    7f8c:	br	x17

0000000000007f90 <scols_column_is_tree@plt>:
    7f90:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7f94:	ldr	x17, [x16, #1496]
    7f98:	add	x16, x16, #0x5d8
    7f9c:	br	x17

0000000000007fa0 <warnx@plt>:
    7fa0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7fa4:	ldr	x17, [x16, #1504]
    7fa8:	add	x16, x16, #0x5e0
    7fac:	br	x17

0000000000007fb0 <read@plt>:
    7fb0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7fb4:	ldr	x17, [x16, #1512]
    7fb8:	add	x16, x16, #0x5e8
    7fbc:	br	x17

0000000000007fc0 <isatty@plt>:
    7fc0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7fc4:	ldr	x17, [x16, #1520]
    7fc8:	add	x16, x16, #0x5f0
    7fcc:	br	x17

0000000000007fd0 <jrand48@plt>:
    7fd0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7fd4:	ldr	x17, [x16, #1528]
    7fd8:	add	x16, x16, #0x5f8
    7fdc:	br	x17

0000000000007fe0 <wcstombs@plt>:
    7fe0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7fe4:	ldr	x17, [x16, #1536]
    7fe8:	add	x16, x16, #0x600
    7fec:	br	x17

0000000000007ff0 <scols_table_remove_lines@plt>:
    7ff0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    7ff4:	ldr	x17, [x16, #1544]
    7ff8:	add	x16, x16, #0x608
    7ffc:	br	x17

0000000000008000 <select@plt>:
    8000:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8004:	ldr	x17, [x16, #1552]
    8008:	add	x16, x16, #0x610
    800c:	br	x17

0000000000008010 <scols_symbols_set_right@plt>:
    8010:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8014:	ldr	x17, [x16, #1560]
    8018:	add	x16, x16, #0x618
    801c:	br	x17

0000000000008020 <scols_line_add_child@plt>:
    8020:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8024:	ldr	x17, [x16, #1568]
    8028:	add	x16, x16, #0x620
    802c:	br	x17

0000000000008030 <scols_symbols_set_group_last_child@plt>:
    8030:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8034:	ldr	x17, [x16, #1576]
    8038:	add	x16, x16, #0x628
    803c:	br	x17

0000000000008040 <__fxstat@plt>:
    8040:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8044:	ldr	x17, [x16, #1584]
    8048:	add	x16, x16, #0x630
    804c:	br	x17

0000000000008050 <strstr@plt>:
    8050:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8054:	ldr	x17, [x16, #1592]
    8058:	add	x16, x16, #0x638
    805c:	br	x17

0000000000008060 <scols_column_is_noextremes@plt>:
    8060:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8064:	ldr	x17, [x16, #1600]
    8068:	add	x16, x16, #0x640
    806c:	br	x17

0000000000008070 <scols_symbols_set_cell_padding@plt>:
    8070:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8074:	ldr	x17, [x16, #1608]
    8078:	add	x16, x16, #0x648
    807c:	br	x17

0000000000008080 <dcgettext@plt>:
    8080:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8084:	ldr	x17, [x16, #1616]
    8088:	add	x16, x16, #0x650
    808c:	br	x17

0000000000008090 <srandom@plt>:
    8090:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8094:	ldr	x17, [x16, #1624]
    8098:	add	x16, x16, #0x658
    809c:	br	x17

00000000000080a0 <realpath@plt>:
    80a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    80a4:	ldr	x17, [x16, #1632]
    80a8:	add	x16, x16, #0x660
    80ac:	br	x17

00000000000080b0 <scols_table_next_column@plt>:
    80b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    80b4:	ldr	x17, [x16, #1640]
    80b8:	add	x16, x16, #0x668
    80bc:	br	x17

00000000000080c0 <__isoc99_sscanf@plt>:
    80c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    80c4:	ldr	x17, [x16, #1648]
    80c8:	add	x16, x16, #0x670
    80cc:	br	x17

00000000000080d0 <vsnprintf@plt>:
    80d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    80d4:	ldr	x17, [x16, #1656]
    80d8:	add	x16, x16, #0x678
    80dc:	br	x17

00000000000080e0 <scols_table_is_export@plt>:
    80e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    80e4:	ldr	x17, [x16, #1664]
    80e8:	add	x16, x16, #0x680
    80ec:	br	x17

00000000000080f0 <scols_table_set_default_symbols@plt>:
    80f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    80f4:	ldr	x17, [x16, #1672]
    80f8:	add	x16, x16, #0x688
    80fc:	br	x17

0000000000008100 <scols_table_set_line_separator@plt>:
    8100:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8104:	ldr	x17, [x16, #1680]
    8108:	add	x16, x16, #0x690
    810c:	br	x17

0000000000008110 <getmntent@plt>:
    8110:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8114:	ldr	x17, [x16, #1688]
    8118:	add	x16, x16, #0x698
    811c:	br	x17

0000000000008120 <scols_column_is_trunc@plt>:
    8120:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8124:	ldr	x17, [x16, #1696]
    8128:	add	x16, x16, #0x6a0
    812c:	br	x17

0000000000008130 <dup2@plt>:
    8130:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8134:	ldr	x17, [x16, #1704]
    8138:	add	x16, x16, #0x6a8
    813c:	br	x17

0000000000008140 <scols_line_set_color@plt>:
    8140:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8144:	ldr	x17, [x16, #1712]
    8148:	add	x16, x16, #0x6b0
    814c:	br	x17

0000000000008150 <strncpy@plt>:
    8150:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8154:	ldr	x17, [x16, #1720]
    8158:	add	x16, x16, #0x6b8
    815c:	br	x17

0000000000008160 <errx@plt>:
    8160:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8164:	ldr	x17, [x16, #1728]
    8168:	add	x16, x16, #0x6c0
    816c:	br	x17

0000000000008170 <scols_column_is_hidden@plt>:
    8170:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8174:	ldr	x17, [x16, #1736]
    8178:	add	x16, x16, #0x6c8
    817c:	br	x17

0000000000008180 <getrandom@plt>:
    8180:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8184:	ldr	x17, [x16, #1744]
    8188:	add	x16, x16, #0x6d0
    818c:	br	x17

0000000000008190 <iswprint@plt>:
    8190:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8194:	ldr	x17, [x16, #1752]
    8198:	add	x16, x16, #0x6d8
    819c:	br	x17

00000000000081a0 <scols_table_add_line@plt>:
    81a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    81a4:	ldr	x17, [x16, #1760]
    81a8:	add	x16, x16, #0x6e0
    81ac:	br	x17

00000000000081b0 <umask@plt>:
    81b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    81b4:	ldr	x17, [x16, #1768]
    81b8:	add	x16, x16, #0x6e8
    81bc:	br	x17

00000000000081c0 <strcspn@plt>:
    81c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    81c4:	ldr	x17, [x16, #1776]
    81c8:	add	x16, x16, #0x6f0
    81cc:	br	x17

00000000000081d0 <faccessat@plt>:
    81d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    81d4:	ldr	x17, [x16, #1784]
    81d8:	add	x16, x16, #0x6f8
    81dc:	br	x17

00000000000081e0 <vfprintf@plt>:
    81e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    81e4:	ldr	x17, [x16, #1792]
    81e8:	add	x16, x16, #0x700
    81ec:	br	x17

00000000000081f0 <openat@plt>:
    81f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    81f4:	ldr	x17, [x16, #1800]
    81f8:	add	x16, x16, #0x708
    81fc:	br	x17

0000000000008200 <__assert_fail@plt>:
    8200:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8204:	ldr	x17, [x16, #1808]
    8208:	add	x16, x16, #0x710
    820c:	br	x17

0000000000008210 <__errno_location@plt>:
    8210:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8214:	ldr	x17, [x16, #1816]
    8218:	add	x16, x16, #0x718
    821c:	br	x17

0000000000008220 <tolower@plt>:
    8220:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8224:	ldr	x17, [x16, #1824]
    8228:	add	x16, x16, #0x720
    822c:	br	x17

0000000000008230 <uname@plt>:
    8230:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8234:	ldr	x17, [x16, #1832]
    8238:	add	x16, x16, #0x728
    823c:	br	x17

0000000000008240 <getenv@plt>:
    8240:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8244:	ldr	x17, [x16, #1840]
    8248:	add	x16, x16, #0x730
    824c:	br	x17

0000000000008250 <scols_symbols_set_group_first_member@plt>:
    8250:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8254:	ldr	x17, [x16, #1848]
    8258:	add	x16, x16, #0x738
    825c:	br	x17

0000000000008260 <__xstat@plt>:
    8260:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8264:	ldr	x17, [x16, #1856]
    8268:	add	x16, x16, #0x740
    826c:	br	x17

0000000000008270 <prctl@plt>:
    8270:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8274:	ldr	x17, [x16, #1864]
    8278:	add	x16, x16, #0x748
    827c:	br	x17

0000000000008280 <open_memstream@plt>:
    8280:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8284:	ldr	x17, [x16, #1872]
    8288:	add	x16, x16, #0x750
    828c:	br	x17

0000000000008290 <getgrgid@plt>:
    8290:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8294:	ldr	x17, [x16, #1880]
    8298:	add	x16, x16, #0x758
    829c:	br	x17

00000000000082a0 <scols_ref_column@plt>:
    82a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    82a4:	ldr	x17, [x16, #1888]
    82a8:	add	x16, x16, #0x760
    82ac:	br	x17

00000000000082b0 <scols_symbols_set_vertical@plt>:
    82b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    82b4:	ldr	x17, [x16, #1896]
    82b8:	add	x16, x16, #0x768
    82bc:	br	x17

00000000000082c0 <scols_unref_column@plt>:
    82c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    82c4:	ldr	x17, [x16, #1904]
    82c8:	add	x16, x16, #0x770
    82cc:	br	x17

00000000000082d0 <syscall@plt>:
    82d0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    82d4:	ldr	x17, [x16, #1912]
    82d8:	add	x16, x16, #0x778
    82dc:	br	x17

00000000000082e0 <waitpid@plt>:
    82e0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    82e4:	ldr	x17, [x16, #1920]
    82e8:	add	x16, x16, #0x780
    82ec:	br	x17

00000000000082f0 <unlink@plt>:
    82f0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    82f4:	ldr	x17, [x16, #1928]
    82f8:	add	x16, x16, #0x788
    82fc:	br	x17

0000000000008300 <getdtablesize@plt>:
    8300:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8304:	ldr	x17, [x16, #1936]
    8308:	add	x16, x16, #0x790
    830c:	br	x17

0000000000008310 <getlogin@plt>:
    8310:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8314:	ldr	x17, [x16, #1944]
    8318:	add	x16, x16, #0x798
    831c:	br	x17

0000000000008320 <mkdir@plt>:
    8320:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8324:	ldr	x17, [x16, #1952]
    8328:	add	x16, x16, #0x7a0
    832c:	br	x17

0000000000008330 <scols_line_get_cell@plt>:
    8330:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8334:	ldr	x17, [x16, #1960]
    8338:	add	x16, x16, #0x7a8
    833c:	br	x17

0000000000008340 <fprintf@plt>:
    8340:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8344:	ldr	x17, [x16, #1968]
    8348:	add	x16, x16, #0x7b0
    834c:	br	x17

0000000000008350 <fgets@plt>:
    8350:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8354:	ldr	x17, [x16, #1976]
    8358:	add	x16, x16, #0x7b8
    835c:	br	x17

0000000000008360 <scols_table_get_column@plt>:
    8360:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8364:	ldr	x17, [x16, #1984]
    8368:	add	x16, x16, #0x7c0
    836c:	br	x17

0000000000008370 <err@plt>:
    8370:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8374:	ldr	x17, [x16, #1992]
    8378:	add	x16, x16, #0x7c8
    837c:	br	x17

0000000000008380 <ioctl@plt>:
    8380:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8384:	ldr	x17, [x16, #2000]
    8388:	add	x16, x16, #0x7d0
    838c:	br	x17

0000000000008390 <scols_line_next_child@plt>:
    8390:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    8394:	ldr	x17, [x16, #2008]
    8398:	add	x16, x16, #0x7d8
    839c:	br	x17

00000000000083a0 <__fxstatat@plt>:
    83a0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    83a4:	ldr	x17, [x16, #2016]
    83a8:	add	x16, x16, #0x7e0
    83ac:	br	x17

00000000000083b0 <scols_table_remove_column@plt>:
    83b0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    83b4:	ldr	x17, [x16, #2024]
    83b8:	add	x16, x16, #0x7e8
    83bc:	br	x17

00000000000083c0 <readlinkat@plt>:
    83c0:	adrp	x16, 3f000 <mbrtowc@GLIBC_2.17>
    83c4:	ldr	x17, [x16, #2032]
    83c8:	add	x16, x16, #0x7f0
    83cc:	br	x17

00000000000083d0 <*ABS*@plt>:
    83d0:	stp	x2, x3, [sp, #-16]!
    83d4:	adrp	x2, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    83d8:	adrp	x3, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    83dc:	ldr	x2, [x2, #4064]
    83e0:	add	x3, x3, #0xfe8
    83e4:	br	x2
    83e8:	nop
    83ec:	nop

Disassembly of section .text:

00000000000083f0 <scols_new_iter@@SMARTCOLS_2.25-0xd4>:
    83f0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    83f4:	ldr	x0, [x0, #4040]
    83f8:	cbz	x0, 8400 <*ABS*@plt+0x30>
    83fc:	b	7bb0 <__gmon_start__@plt>
    8400:	ret
    8404:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
    8408:	add	x0, x0, #0x840
    840c:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
    8410:	add	x1, x1, #0x840
    8414:	cmp	x1, x0
    8418:	b.eq	8430 <*ABS*@plt+0x60>  // b.none
    841c:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8420:	ldr	x1, [x1, #4000]
    8424:	cbz	x1, 8430 <*ABS*@plt+0x60>
    8428:	mov	x16, x1
    842c:	br	x16
    8430:	ret
    8434:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
    8438:	add	x0, x0, #0x840
    843c:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
    8440:	add	x1, x1, #0x840
    8444:	sub	x1, x1, x0
    8448:	mov	x2, #0x2                   	// #2
    844c:	asr	x1, x1, #3
    8450:	sdiv	x1, x1, x2
    8454:	cbz	x1, 846c <*ABS*@plt+0x9c>
    8458:	adrp	x2, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    845c:	ldr	x2, [x2, #4056]
    8460:	cbz	x2, 846c <*ABS*@plt+0x9c>
    8464:	mov	x16, x2
    8468:	br	x16
    846c:	ret
    8470:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
    8474:	ldrb	w1, [x0, #2112]
    8478:	cbnz	w1, 84bc <*ABS*@plt+0xec>
    847c:	stp	x29, x30, [sp, #-32]!
    8480:	mov	x29, sp
    8484:	str	x19, [sp, #16]
    8488:	mov	x19, x0
    848c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8490:	ldr	x0, [x0, #4008]
    8494:	cbz	x0, 84a4 <*ABS*@plt+0xd4>
    8498:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
    849c:	ldr	x0, [x0, #2056]
    84a0:	bl	7670 <__cxa_finalize@plt>
    84a4:	bl	8404 <*ABS*@plt+0x34>
    84a8:	mov	w0, #0x1                   	// #1
    84ac:	strb	w0, [x19, #2112]
    84b0:	ldr	x19, [sp, #16]
    84b4:	ldp	x29, x30, [sp], #32
    84b8:	ret
    84bc:	ret
    84c0:	b	8434 <*ABS*@plt+0x64>

00000000000084c4 <scols_new_iter@@SMARTCOLS_2.25>:
    84c4:	stp	x29, x30, [sp, #-32]!
    84c8:	mov	x1, #0x18                  	// #24
    84cc:	mov	x29, sp
    84d0:	str	x19, [sp, #16]
    84d4:	mov	w19, w0
    84d8:	mov	x0, #0x1                   	// #1
    84dc:	bl	7a70 <calloc@plt>
    84e0:	cbz	x0, 84e8 <scols_new_iter@@SMARTCOLS_2.25+0x24>
    84e4:	str	w19, [x0, #16]
    84e8:	ldr	x19, [sp, #16]
    84ec:	ldp	x29, x30, [sp], #32
    84f0:	ret

00000000000084f4 <scols_free_iter@@SMARTCOLS_2.25>:
    84f4:	b	7d80 <free@plt>

00000000000084f8 <scols_reset_iter@@SMARTCOLS_2.25>:
    84f8:	cmn	w1, #0x1
    84fc:	b.ne	8504 <scols_reset_iter@@SMARTCOLS_2.25+0xc>  // b.any
    8500:	ldr	w1, [x0, #16]
    8504:	str	xzr, [x0, #16]
    8508:	stp	xzr, xzr, [x0]
    850c:	str	w1, [x0, #16]
    8510:	ret

0000000000008514 <scols_iter_get_direction@@SMARTCOLS_2.25>:
    8514:	ldr	w0, [x0, #16]
    8518:	ret
    851c:	cbz	x0, 8570 <scols_iter_get_direction@@SMARTCOLS_2.25+0x5c>
    8520:	stp	x29, x30, [sp, #-48]!
    8524:	mov	x29, sp
    8528:	stp	x19, x20, [sp, #16]
    852c:	mov	x20, x0
    8530:	mov	x19, x2
    8534:	str	x21, [sp, #32]
    8538:	mov	x21, x1
    853c:	cbz	x2, 8550 <scols_iter_get_direction@@SMARTCOLS_2.25+0x3c>
    8540:	mov	x0, x2
    8544:	bl	7b30 <strdup@plt>
    8548:	mov	x19, x0
    854c:	cbz	x0, 8578 <scols_iter_get_direction@@SMARTCOLS_2.25+0x64>
    8550:	ldr	x0, [x20, x21]
    8554:	bl	7d80 <free@plt>
    8558:	str	x19, [x20, x21]
    855c:	mov	w0, #0x0                   	// #0
    8560:	ldp	x19, x20, [sp, #16]
    8564:	ldr	x21, [sp, #32]
    8568:	ldp	x29, x30, [sp], #48
    856c:	ret
    8570:	mov	w0, #0xffffffea            	// #-22
    8574:	ret
    8578:	mov	w0, #0xfffffff4            	// #-12
    857c:	b	8560 <scols_iter_get_direction@@SMARTCOLS_2.25+0x4c>

0000000000008580 <scols_new_symbols@@SMARTCOLS_2.25>:
    8580:	stp	x29, x30, [sp, #-16]!
    8584:	mov	x1, #0x68                  	// #104
    8588:	mov	x0, #0x1                   	// #1
    858c:	mov	x29, sp
    8590:	bl	7a70 <calloc@plt>
    8594:	cbz	x0, 85a0 <scols_new_symbols@@SMARTCOLS_2.25+0x20>
    8598:	mov	w1, #0x1                   	// #1
    859c:	str	w1, [x0]
    85a0:	ldp	x29, x30, [sp], #16
    85a4:	ret

00000000000085a8 <scols_ref_symbols@@SMARTCOLS_2.25>:
    85a8:	cbz	x0, 85b8 <scols_ref_symbols@@SMARTCOLS_2.25+0x10>
    85ac:	ldr	w1, [x0]
    85b0:	add	w1, w1, #0x1
    85b4:	str	w1, [x0]
    85b8:	ret

00000000000085bc <scols_unref_symbols@@SMARTCOLS_2.25>:
    85bc:	cbz	x0, 8660 <scols_unref_symbols@@SMARTCOLS_2.25+0xa4>
    85c0:	stp	x29, x30, [sp, #-32]!
    85c4:	mov	x29, sp
    85c8:	str	x19, [sp, #16]
    85cc:	mov	x19, x0
    85d0:	ldr	w0, [x0]
    85d4:	sub	w0, w0, #0x1
    85d8:	str	w0, [x19]
    85dc:	cmp	w0, #0x0
    85e0:	b.gt	8654 <scols_unref_symbols@@SMARTCOLS_2.25+0x98>
    85e4:	ldr	x0, [x19, #8]
    85e8:	bl	7d80 <free@plt>
    85ec:	ldr	x0, [x19, #16]
    85f0:	bl	7d80 <free@plt>
    85f4:	ldr	x0, [x19, #24]
    85f8:	bl	7d80 <free@plt>
    85fc:	ldr	x0, [x19, #56]
    8600:	bl	7d80 <free@plt>
    8604:	ldr	x0, [x19, #64]
    8608:	bl	7d80 <free@plt>
    860c:	ldr	x0, [x19, #48]
    8610:	bl	7d80 <free@plt>
    8614:	ldr	x0, [x19, #32]
    8618:	bl	7d80 <free@plt>
    861c:	ldr	x0, [x19, #40]
    8620:	bl	7d80 <free@plt>
    8624:	ldr	x0, [x19, #72]
    8628:	bl	7d80 <free@plt>
    862c:	ldr	x0, [x19, #80]
    8630:	bl	7d80 <free@plt>
    8634:	ldr	x0, [x19, #88]
    8638:	bl	7d80 <free@plt>
    863c:	ldr	x0, [x19, #96]
    8640:	bl	7d80 <free@plt>
    8644:	mov	x0, x19
    8648:	ldr	x19, [sp, #16]
    864c:	ldp	x29, x30, [sp], #32
    8650:	b	7d80 <free@plt>
    8654:	ldr	x19, [sp, #16]
    8658:	ldp	x29, x30, [sp], #32
    865c:	ret
    8660:	ret

0000000000008664 <scols_symbols_set_branch@@SMARTCOLS_2.25>:
    8664:	mov	x2, x1
    8668:	mov	x1, #0x8                   	// #8
    866c:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

0000000000008670 <scols_symbols_set_vertical@@SMARTCOLS_2.25>:
    8670:	mov	x2, x1
    8674:	mov	x1, #0x10                  	// #16
    8678:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

000000000000867c <scols_symbols_set_right@@SMARTCOLS_2.25>:
    867c:	mov	x2, x1
    8680:	mov	x1, #0x18                  	// #24
    8684:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

0000000000008688 <scols_symbols_set_title_padding@@SMARTCOLS_2.28>:
    8688:	mov	x2, x1
    868c:	mov	x1, #0x58                  	// #88
    8690:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

0000000000008694 <scols_symbols_set_cell_padding@@SMARTCOLS_2.29>:
    8694:	mov	x2, x1
    8698:	mov	x1, #0x60                  	// #96
    869c:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

00000000000086a0 <scols_symbols_set_group_vertical@@SMARTCOLS_2.34>:
    86a0:	mov	x2, x1
    86a4:	mov	x1, #0x20                  	// #32
    86a8:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

00000000000086ac <scols_symbols_set_group_horizontal@@SMARTCOLS_2.34>:
    86ac:	mov	x2, x1
    86b0:	mov	x1, #0x28                  	// #40
    86b4:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

00000000000086b8 <scols_symbols_set_group_first_member@@SMARTCOLS_2.34>:
    86b8:	mov	x2, x1
    86bc:	mov	x1, #0x30                  	// #48
    86c0:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

00000000000086c4 <scols_symbols_set_group_last_member@@SMARTCOLS_2.34>:
    86c4:	mov	x2, x1
    86c8:	mov	x1, #0x38                  	// #56
    86cc:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

00000000000086d0 <scols_symbols_set_group_middle_member@@SMARTCOLS_2.34>:
    86d0:	mov	x2, x1
    86d4:	mov	x1, #0x40                  	// #64
    86d8:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

00000000000086dc <scols_symbols_set_group_last_child@@SMARTCOLS_2.34>:
    86dc:	mov	x2, x1
    86e0:	mov	x1, #0x48                  	// #72
    86e4:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

00000000000086e8 <scols_symbols_set_group_middle_child@@SMARTCOLS_2.34>:
    86e8:	mov	x2, x1
    86ec:	mov	x1, #0x50                  	// #80
    86f0:	b	851c <scols_iter_get_direction@@SMARTCOLS_2.25+0x8>

00000000000086f4 <scols_copy_symbols@@SMARTCOLS_2.25>:
    86f4:	stp	x29, x30, [sp, #-32]!
    86f8:	mov	x29, sp
    86fc:	stp	x19, x20, [sp, #16]
    8700:	cbnz	x0, 8724 <scols_copy_symbols@@SMARTCOLS_2.25+0x30>
    8704:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8708:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    870c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8710:	add	x3, x3, #0x1be
    8714:	add	x1, x1, #0x1a0
    8718:	add	x0, x0, #0x1bb
    871c:	mov	w2, #0x101                 	// #257
    8720:	bl	8200 <__assert_fail@plt>
    8724:	mov	x20, x0
    8728:	bl	7d70 <scols_new_symbols@plt>
    872c:	mov	x19, x0
    8730:	cbz	x0, 874c <scols_copy_symbols@@SMARTCOLS_2.25+0x58>
    8734:	ldr	x1, [x20, #8]
    8738:	bl	7450 <scols_symbols_set_branch@plt>
    873c:	cbz	w0, 875c <scols_copy_symbols@@SMARTCOLS_2.25+0x68>
    8740:	mov	x0, x19
    8744:	mov	x19, #0x0                   	// #0
    8748:	bl	7520 <scols_unref_symbols@plt>
    874c:	mov	x0, x19
    8750:	ldp	x19, x20, [sp, #16]
    8754:	ldp	x29, x30, [sp], #32
    8758:	ret
    875c:	ldr	x1, [x20, #16]
    8760:	mov	x0, x19
    8764:	bl	82b0 <scols_symbols_set_vertical@plt>
    8768:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    876c:	ldr	x1, [x20, #24]
    8770:	mov	x0, x19
    8774:	bl	8010 <scols_symbols_set_right@plt>
    8778:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    877c:	ldr	x1, [x20, #32]
    8780:	mov	x0, x19
    8784:	bl	78a0 <scols_symbols_set_group_vertical@plt>
    8788:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    878c:	ldr	x1, [x20, #40]
    8790:	mov	x0, x19
    8794:	bl	7800 <scols_symbols_set_group_horizontal@plt>
    8798:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    879c:	ldr	x1, [x20, #48]
    87a0:	mov	x0, x19
    87a4:	bl	8250 <scols_symbols_set_group_first_member@plt>
    87a8:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    87ac:	ldr	x1, [x20, #56]
    87b0:	mov	x0, x19
    87b4:	bl	7e20 <scols_symbols_set_group_last_member@plt>
    87b8:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    87bc:	ldr	x1, [x20, #64]
    87c0:	mov	x0, x19
    87c4:	bl	7c00 <scols_symbols_set_group_middle_member@plt>
    87c8:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    87cc:	ldr	x1, [x20, #80]
    87d0:	mov	x0, x19
    87d4:	bl	7b60 <scols_symbols_set_group_middle_child@plt>
    87d8:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    87dc:	ldr	x1, [x20, #72]
    87e0:	mov	x0, x19
    87e4:	bl	8030 <scols_symbols_set_group_last_child@plt>
    87e8:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    87ec:	ldr	x1, [x20, #88]
    87f0:	mov	x0, x19
    87f4:	bl	7dd0 <scols_symbols_set_title_padding@plt>
    87f8:	cbnz	w0, 8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    87fc:	ldr	x1, [x20, #96]
    8800:	mov	x0, x19
    8804:	bl	8070 <scols_symbols_set_cell_padding@plt>
    8808:	cbz	w0, 874c <scols_copy_symbols@@SMARTCOLS_2.25+0x58>
    880c:	b	8740 <scols_copy_symbols@@SMARTCOLS_2.25+0x4c>
    8810:	cbz	x0, 8864 <scols_copy_symbols@@SMARTCOLS_2.25+0x170>
    8814:	stp	x29, x30, [sp, #-48]!
    8818:	mov	x29, sp
    881c:	stp	x19, x20, [sp, #16]
    8820:	mov	x20, x0
    8824:	mov	x19, x2
    8828:	str	x21, [sp, #32]
    882c:	mov	x21, x1
    8830:	cbz	x2, 8844 <scols_copy_symbols@@SMARTCOLS_2.25+0x150>
    8834:	mov	x0, x2
    8838:	bl	7b30 <strdup@plt>
    883c:	mov	x19, x0
    8840:	cbz	x0, 886c <scols_copy_symbols@@SMARTCOLS_2.25+0x178>
    8844:	ldr	x0, [x20, x21]
    8848:	bl	7d80 <free@plt>
    884c:	str	x19, [x20, x21]
    8850:	mov	w0, #0x0                   	// #0
    8854:	ldp	x19, x20, [sp, #16]
    8858:	ldr	x21, [sp, #32]
    885c:	ldp	x29, x30, [sp], #48
    8860:	ret
    8864:	mov	w0, #0xffffffea            	// #-22
    8868:	ret
    886c:	mov	w0, #0xfffffff4            	// #-12
    8870:	b	8854 <scols_copy_symbols@@SMARTCOLS_2.25+0x160>
    8874:	stp	x29, x30, [sp, #-64]!
    8878:	mov	x29, sp
    887c:	str	x19, [sp, #16]
    8880:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8884:	cbz	x0, 88b0 <scols_copy_symbols@@SMARTCOLS_2.25+0x1bc>
    8888:	mov	x2, x0
    888c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8890:	ldr	x0, [x0, #4024]
    8894:	ldr	w0, [x0]
    8898:	tbnz	w0, #24, 88b0 <scols_copy_symbols@@SMARTCOLS_2.25+0x1bc>
    889c:	ldr	x0, [x19, #4016]
    88a0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    88a4:	add	x1, x1, #0x1d1
    88a8:	ldr	x0, [x0]
    88ac:	bl	8340 <fprintf@plt>
    88b0:	ldr	x19, [x19, #4016]
    88b4:	add	x0, sp, #0x40
    88b8:	stp	x0, x0, [sp, #32]
    88bc:	ldr	x1, [x19]
    88c0:	str	x0, [sp, #48]
    88c4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    88c8:	add	x0, x0, #0x1d8
    88cc:	stp	wzr, wzr, [sp, #56]
    88d0:	bl	74e0 <fputs@plt>
    88d4:	ldr	x1, [x19]
    88d8:	mov	w0, #0xa                   	// #10
    88dc:	bl	76e0 <fputc@plt>
    88e0:	ldr	x19, [sp, #16]
    88e4:	ldp	x29, x30, [sp], #64
    88e8:	ret

00000000000088ec <scols_reset_cell@@SMARTCOLS_2.25>:
    88ec:	cbz	x0, 8928 <scols_reset_cell@@SMARTCOLS_2.25+0x3c>
    88f0:	stp	x29, x30, [sp, #-32]!
    88f4:	mov	x29, sp
    88f8:	str	x19, [sp, #16]
    88fc:	mov	x19, x0
    8900:	ldr	x0, [x0]
    8904:	bl	7d80 <free@plt>
    8908:	ldr	x0, [x19, #8]
    890c:	bl	7d80 <free@plt>
    8910:	stp	xzr, xzr, [x19]
    8914:	mov	w0, #0x0                   	// #0
    8918:	stp	xzr, xzr, [x19, #16]
    891c:	ldr	x19, [sp, #16]
    8920:	ldp	x29, x30, [sp], #32
    8924:	ret
    8928:	mov	w0, #0xffffffea            	// #-22
    892c:	ret

0000000000008930 <scols_cell_set_data@@SMARTCOLS_2.25>:
    8930:	mov	x2, x1
    8934:	mov	x1, #0x0                   	// #0
    8938:	b	8810 <scols_copy_symbols@@SMARTCOLS_2.25+0x11c>

000000000000893c <scols_cell_refer_data@@SMARTCOLS_2.25>:
    893c:	cbz	x0, 8970 <scols_cell_refer_data@@SMARTCOLS_2.25+0x34>
    8940:	stp	x29, x30, [sp, #-32]!
    8944:	mov	x29, sp
    8948:	stp	x19, x20, [sp, #16]
    894c:	mov	x19, x0
    8950:	mov	x20, x1
    8954:	ldr	x0, [x0]
    8958:	bl	7d80 <free@plt>
    895c:	str	x20, [x19]
    8960:	mov	w0, #0x0                   	// #0
    8964:	ldp	x19, x20, [sp, #16]
    8968:	ldp	x29, x30, [sp], #32
    896c:	ret
    8970:	mov	w0, #0xffffffea            	// #-22
    8974:	ret

0000000000008978 <scols_cell_get_data@@SMARTCOLS_2.25>:
    8978:	cbz	x0, 8980 <scols_cell_get_data@@SMARTCOLS_2.25+0x8>
    897c:	ldr	x0, [x0]
    8980:	ret

0000000000008984 <scols_cell_set_userdata@@SMARTCOLS_2.25>:
    8984:	cbz	x0, 8994 <scols_cell_set_userdata@@SMARTCOLS_2.25+0x10>
    8988:	str	x1, [x0, #16]
    898c:	mov	w0, #0x0                   	// #0
    8990:	ret
    8994:	mov	w0, #0xffffffea            	// #-22
    8998:	b	8990 <scols_cell_set_userdata@@SMARTCOLS_2.25+0xc>

000000000000899c <scols_cell_get_userdata@@SMARTCOLS_2.25>:
    899c:	ldr	x0, [x0, #16]
    89a0:	ret

00000000000089a4 <scols_cmpstr_cells@@SMARTCOLS_2.25>:
    89a4:	cmp	x1, x0
    89a8:	b.ne	89c4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x20>  // b.any
    89ac:	mov	w0, #0x0                   	// #0
    89b0:	ret
    89b4:	mov	w0, #0x0                   	// #0
    89b8:	ldp	x19, x20, [sp, #16]
    89bc:	ldp	x29, x30, [sp], #32
    89c0:	ret
    89c4:	stp	x29, x30, [sp, #-32]!
    89c8:	mov	x29, sp
    89cc:	stp	x19, x20, [sp, #16]
    89d0:	mov	x20, x1
    89d4:	bl	76f0 <scols_cell_get_data@plt>
    89d8:	mov	x19, x0
    89dc:	mov	x0, x20
    89e0:	bl	76f0 <scols_cell_get_data@plt>
    89e4:	mov	x1, x0
    89e8:	orr	x0, x19, x0
    89ec:	cbz	x0, 89b4 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x10>
    89f0:	cbz	x19, 8a08 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x64>
    89f4:	cbz	x1, 8a10 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x6c>
    89f8:	mov	x0, x19
    89fc:	ldp	x19, x20, [sp, #16]
    8a00:	ldp	x29, x30, [sp], #32
    8a04:	b	7ce0 <strcmp@plt>
    8a08:	mov	w0, #0xffffffff            	// #-1
    8a0c:	b	89b8 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x14>
    8a10:	mov	w0, #0x1                   	// #1
    8a14:	b	89b8 <scols_cmpstr_cells@@SMARTCOLS_2.25+0x14>

0000000000008a18 <scols_cell_set_color@@SMARTCOLS_2.25>:
    8a18:	stp	x29, x30, [sp, #-32]!
    8a1c:	mov	x29, sp
    8a20:	stp	x19, x20, [sp, #16]
    8a24:	mov	x20, x0
    8a28:	mov	x19, x1
    8a2c:	cbz	x1, 8a54 <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    8a30:	bl	7d10 <__ctype_b_loc@plt>
    8a34:	ldrsb	x1, [x19]
    8a38:	ldr	x0, [x0]
    8a3c:	ldrh	w0, [x0, x1, lsl #1]
    8a40:	tbz	w0, #10, 8a54 <scols_cell_set_color@@SMARTCOLS_2.25+0x3c>
    8a44:	mov	x0, x19
    8a48:	bl	141c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bd8>
    8a4c:	mov	x19, x0
    8a50:	cbz	x0, 8a6c <scols_cell_set_color@@SMARTCOLS_2.25+0x54>
    8a54:	mov	x2, x19
    8a58:	mov	x0, x20
    8a5c:	ldp	x19, x20, [sp, #16]
    8a60:	mov	x1, #0x8                   	// #8
    8a64:	ldp	x29, x30, [sp], #32
    8a68:	b	8810 <scols_copy_symbols@@SMARTCOLS_2.25+0x11c>
    8a6c:	mov	w0, #0xffffffea            	// #-22
    8a70:	ldp	x19, x20, [sp, #16]
    8a74:	ldp	x29, x30, [sp], #32
    8a78:	ret

0000000000008a7c <scols_cell_get_color@@SMARTCOLS_2.25>:
    8a7c:	ldr	x0, [x0, #8]
    8a80:	ret

0000000000008a84 <scols_cell_set_flags@@SMARTCOLS_2.28>:
    8a84:	cbz	x0, 8a94 <scols_cell_set_flags@@SMARTCOLS_2.28+0x10>
    8a88:	str	w1, [x0, #24]
    8a8c:	mov	w0, #0x0                   	// #0
    8a90:	ret
    8a94:	mov	w0, #0xffffffea            	// #-22
    8a98:	b	8a90 <scols_cell_set_flags@@SMARTCOLS_2.28+0xc>

0000000000008a9c <scols_cell_get_flags@@SMARTCOLS_2.28>:
    8a9c:	ldr	w0, [x0, #24]
    8aa0:	ret

0000000000008aa4 <scols_cell_get_alignment@@SMARTCOLS_2.30>:
    8aa4:	ldr	w1, [x0, #24]
    8aa8:	mov	w0, #0x2                   	// #2
    8aac:	and	w2, w1, #0x1
    8ab0:	tst	x1, #0x2
    8ab4:	csel	w0, w2, w0, eq  // eq = none
    8ab8:	ret

0000000000008abc <scols_cell_copy_content@@SMARTCOLS_2.25>:
    8abc:	stp	x29, x30, [sp, #-48]!
    8ac0:	mov	x29, sp
    8ac4:	stp	x19, x20, [sp, #16]
    8ac8:	mov	x20, x1
    8acc:	str	x21, [sp, #32]
    8ad0:	mov	x21, x0
    8ad4:	mov	x0, x1
    8ad8:	bl	76f0 <scols_cell_get_data@plt>
    8adc:	mov	x1, x0
    8ae0:	mov	x0, x21
    8ae4:	bl	7b10 <scols_cell_set_data@plt>
    8ae8:	mov	w19, w0
    8aec:	cbnz	w0, 8b14 <scols_cell_copy_content@@SMARTCOLS_2.25+0x58>
    8af0:	mov	x0, x20
    8af4:	bl	7d60 <scols_cell_get_color@plt>
    8af8:	mov	x1, x0
    8afc:	mov	x0, x21
    8b00:	bl	7a50 <scols_cell_set_color@plt>
    8b04:	mov	w19, w0
    8b08:	cbnz	w0, 8b14 <scols_cell_copy_content@@SMARTCOLS_2.25+0x58>
    8b0c:	ldr	x0, [x20, #16]
    8b10:	str	x0, [x21, #16]
    8b14:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8b18:	ldr	x0, [x0, #4024]
    8b1c:	ldr	w0, [x0]
    8b20:	tbz	w0, #2, 8b68 <scols_cell_copy_content@@SMARTCOLS_2.25+0xac>
    8b24:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8b28:	ldr	x0, [x0, #4016]
    8b2c:	ldr	x21, [x0]
    8b30:	bl	7840 <getpid@plt>
    8b34:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8b38:	mov	w2, w0
    8b3c:	add	x4, x4, #0x1dd
    8b40:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8b44:	add	x3, x3, #0x1e2
    8b48:	mov	x0, x21
    8b4c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8b50:	add	x1, x1, #0x1ef
    8b54:	bl	8340 <fprintf@plt>
    8b58:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8b5c:	mov	x0, x20
    8b60:	add	x1, x1, #0x1d8
    8b64:	bl	8874 <scols_copy_symbols@@SMARTCOLS_2.25+0x180>
    8b68:	mov	w0, w19
    8b6c:	ldp	x19, x20, [sp, #16]
    8b70:	ldr	x21, [sp, #32]
    8b74:	ldp	x29, x30, [sp], #48
    8b78:	ret
    8b7c:	stp	x29, x30, [sp, #-272]!
    8b80:	mov	x29, sp
    8b84:	stp	x19, x20, [sp, #16]
    8b88:	mov	x20, x1
    8b8c:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8b90:	str	q0, [sp, #96]
    8b94:	str	q1, [sp, #112]
    8b98:	str	q2, [sp, #128]
    8b9c:	str	q3, [sp, #144]
    8ba0:	str	q4, [sp, #160]
    8ba4:	str	q5, [sp, #176]
    8ba8:	str	q6, [sp, #192]
    8bac:	str	q7, [sp, #208]
    8bb0:	stp	x2, x3, [sp, #224]
    8bb4:	stp	x4, x5, [sp, #240]
    8bb8:	stp	x6, x7, [sp, #256]
    8bbc:	cbz	x0, 8be8 <scols_cell_copy_content@@SMARTCOLS_2.25+0x12c>
    8bc0:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8bc4:	ldr	x1, [x1, #4024]
    8bc8:	ldr	w1, [x1]
    8bcc:	tbnz	w1, #24, 8be8 <scols_cell_copy_content@@SMARTCOLS_2.25+0x12c>
    8bd0:	ldr	x3, [x19, #4016]
    8bd4:	mov	x2, x0
    8bd8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8bdc:	add	x1, x1, #0x1d1
    8be0:	ldr	x0, [x3]
    8be4:	bl	8340 <fprintf@plt>
    8be8:	add	x0, sp, #0x110
    8bec:	stp	x0, x0, [sp, #64]
    8bf0:	add	x0, sp, #0xe0
    8bf4:	str	x0, [sp, #80]
    8bf8:	mov	w0, #0xffffffd0            	// #-48
    8bfc:	str	w0, [sp, #88]
    8c00:	mov	w0, #0xffffff80            	// #-128
    8c04:	str	w0, [sp, #92]
    8c08:	add	x2, sp, #0x20
    8c0c:	ldr	x19, [x19, #4016]
    8c10:	ldp	x0, x1, [sp, #64]
    8c14:	stp	x0, x1, [sp, #32]
    8c18:	ldp	x0, x1, [sp, #80]
    8c1c:	stp	x0, x1, [sp, #48]
    8c20:	ldr	x0, [x19]
    8c24:	mov	x1, x20
    8c28:	bl	81e0 <vfprintf@plt>
    8c2c:	ldr	x1, [x19]
    8c30:	mov	w0, #0xa                   	// #10
    8c34:	bl	76e0 <fputc@plt>
    8c38:	ldp	x19, x20, [sp, #16]
    8c3c:	ldp	x29, x30, [sp], #272
    8c40:	ret
    8c44:	cbz	x0, 8c98 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1dc>
    8c48:	stp	x29, x30, [sp, #-48]!
    8c4c:	mov	x29, sp
    8c50:	stp	x19, x20, [sp, #16]
    8c54:	mov	x20, x0
    8c58:	mov	x19, x2
    8c5c:	str	x21, [sp, #32]
    8c60:	mov	x21, x1
    8c64:	cbz	x2, 8c78 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1bc>
    8c68:	mov	x0, x2
    8c6c:	bl	7b30 <strdup@plt>
    8c70:	mov	x19, x0
    8c74:	cbz	x0, 8ca0 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1e4>
    8c78:	ldr	x0, [x20, x21]
    8c7c:	bl	7d80 <free@plt>
    8c80:	str	x19, [x20, x21]
    8c84:	mov	w0, #0x0                   	// #0
    8c88:	ldp	x19, x20, [sp, #16]
    8c8c:	ldr	x21, [sp, #32]
    8c90:	ldp	x29, x30, [sp], #48
    8c94:	ret
    8c98:	mov	w0, #0xffffffea            	// #-22
    8c9c:	ret
    8ca0:	mov	w0, #0xfffffff4            	// #-12
    8ca4:	b	8c88 <scols_cell_copy_content@@SMARTCOLS_2.25+0x1cc>

0000000000008ca8 <scols_new_column@@SMARTCOLS_2.25>:
    8ca8:	stp	x29, x30, [sp, #-32]!
    8cac:	mov	x1, #0xe8                  	// #232
    8cb0:	mov	x0, #0x1                   	// #1
    8cb4:	mov	x29, sp
    8cb8:	stp	x19, x20, [sp, #16]
    8cbc:	bl	7a70 <calloc@plt>
    8cc0:	mov	x19, x0
    8cc4:	cbz	x0, 8d2c <scols_new_column@@SMARTCOLS_2.25+0x84>
    8cc8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8ccc:	ldr	x0, [x0, #4024]
    8cd0:	ldr	w0, [x0]
    8cd4:	tbz	w0, #5, 8d1c <scols_new_column@@SMARTCOLS_2.25+0x74>
    8cd8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8cdc:	ldr	x0, [x0, #4016]
    8ce0:	ldr	x20, [x0]
    8ce4:	bl	7840 <getpid@plt>
    8ce8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8cec:	mov	w2, w0
    8cf0:	add	x4, x4, #0x1fd
    8cf4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8cf8:	add	x3, x3, #0x1e2
    8cfc:	mov	x0, x20
    8d00:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8d04:	add	x1, x1, #0x1ef
    8d08:	bl	8340 <fprintf@plt>
    8d0c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8d10:	mov	x0, x19
    8d14:	add	x1, x1, #0x203
    8d18:	bl	8b7c <scols_cell_copy_content@@SMARTCOLS_2.25+0xc0>
    8d1c:	mov	x0, x19
    8d20:	mov	w1, #0x1                   	// #1
    8d24:	str	w1, [x0], #200
    8d28:	stp	x0, x0, [x19, #200]
    8d2c:	mov	x0, x19
    8d30:	ldp	x19, x20, [sp, #16]
    8d34:	ldp	x29, x30, [sp], #32
    8d38:	ret

0000000000008d3c <scols_ref_column@@SMARTCOLS_2.25>:
    8d3c:	cbz	x0, 8d4c <scols_ref_column@@SMARTCOLS_2.25+0x10>
    8d40:	ldr	w1, [x0]
    8d44:	add	w1, w1, #0x1
    8d48:	str	w1, [x0]
    8d4c:	ret

0000000000008d50 <scols_unref_column@@SMARTCOLS_2.25>:
    8d50:	cbz	x0, 8e14 <scols_unref_column@@SMARTCOLS_2.25+0xc4>
    8d54:	stp	x29, x30, [sp, #-32]!
    8d58:	mov	x29, sp
    8d5c:	stp	x19, x20, [sp, #16]
    8d60:	mov	x19, x0
    8d64:	ldr	w0, [x0]
    8d68:	sub	w0, w0, #0x1
    8d6c:	str	w0, [x19]
    8d70:	cmp	w0, #0x0
    8d74:	b.gt	8e08 <scols_unref_column@@SMARTCOLS_2.25+0xb8>
    8d78:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8d7c:	ldr	x0, [x0, #4024]
    8d80:	ldr	w0, [x0]
    8d84:	tbz	w0, #5, 8dcc <scols_unref_column@@SMARTCOLS_2.25+0x7c>
    8d88:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8d8c:	ldr	x0, [x0, #4016]
    8d90:	ldr	x20, [x0]
    8d94:	bl	7840 <getpid@plt>
    8d98:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8d9c:	mov	w2, w0
    8da0:	add	x4, x4, #0x1fd
    8da4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8da8:	add	x3, x3, #0x1e2
    8dac:	mov	x0, x20
    8db0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8db4:	add	x1, x1, #0x1ef
    8db8:	bl	8340 <fprintf@plt>
    8dbc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8dc0:	mov	x0, x19
    8dc4:	add	x1, x1, #0x201
    8dc8:	bl	8b7c <scols_cell_copy_content@@SMARTCOLS_2.25+0xc0>
    8dcc:	ldp	x1, x0, [x19, #200]
    8dd0:	str	x0, [x1, #8]
    8dd4:	str	x1, [x0]
    8dd8:	add	x0, x19, #0xa8
    8ddc:	bl	7e30 <scols_reset_cell@plt>
    8de0:	ldr	x0, [x19, #88]
    8de4:	bl	7d80 <free@plt>
    8de8:	ldr	x0, [x19, #96]
    8dec:	bl	7d80 <free@plt>
    8df0:	ldr	x0, [x19, #120]
    8df4:	bl	7d80 <free@plt>
    8df8:	mov	x0, x19
    8dfc:	ldp	x19, x20, [sp, #16]
    8e00:	ldp	x29, x30, [sp], #32
    8e04:	b	7d80 <free@plt>
    8e08:	ldp	x19, x20, [sp, #16]
    8e0c:	ldp	x29, x30, [sp], #32
    8e10:	ret
    8e14:	ret

0000000000008e18 <scols_column_set_whint@@SMARTCOLS_2.25>:
    8e18:	cbz	x0, 8e28 <scols_column_set_whint@@SMARTCOLS_2.25+0x10>
    8e1c:	str	d0, [x0, #56]
    8e20:	mov	w0, #0x0                   	// #0
    8e24:	ret
    8e28:	mov	w0, #0xffffffea            	// #-22
    8e2c:	b	8e24 <scols_column_set_whint@@SMARTCOLS_2.25+0xc>

0000000000008e30 <scols_column_get_whint@@SMARTCOLS_2.25>:
    8e30:	ldr	d0, [x0, #56]
    8e34:	ret

0000000000008e38 <scols_column_set_flags@@SMARTCOLS_2.25>:
    8e38:	cbz	x0, 8efc <scols_column_set_flags@@SMARTCOLS_2.25+0xc4>
    8e3c:	stp	x29, x30, [sp, #-48]!
    8e40:	mov	x29, sp
    8e44:	stp	x19, x20, [sp, #16]
    8e48:	mov	x19, x0
    8e4c:	mov	w20, w1
    8e50:	ldr	x0, [x0, #216]
    8e54:	str	x21, [sp, #32]
    8e58:	cbz	x0, 8e78 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    8e5c:	ldr	w2, [x19, #80]
    8e60:	and	w1, w1, #0x2
    8e64:	tbnz	w2, #1, 8eec <scols_column_set_flags@@SMARTCOLS_2.25+0xb4>
    8e68:	cbz	w1, 8e78 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    8e6c:	ldr	x1, [x0, #24]
    8e70:	add	x1, x1, #0x1
    8e74:	str	x1, [x0, #24]
    8e78:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8e7c:	ldr	x0, [x0, #4024]
    8e80:	ldr	w0, [x0]
    8e84:	tbz	w0, #5, 8ed4 <scols_column_set_flags@@SMARTCOLS_2.25+0x9c>
    8e88:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8e8c:	ldr	x0, [x0, #4016]
    8e90:	ldr	x21, [x0]
    8e94:	bl	7840 <getpid@plt>
    8e98:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8e9c:	mov	w2, w0
    8ea0:	add	x4, x4, #0x1fd
    8ea4:	mov	x0, x21
    8ea8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8eac:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8eb0:	add	x3, x3, #0x1e2
    8eb4:	add	x1, x1, #0x1ef
    8eb8:	bl	8340 <fprintf@plt>
    8ebc:	ldr	w2, [x19, #80]
    8ec0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8ec4:	mov	w3, w20
    8ec8:	add	x1, x1, #0x209
    8ecc:	mov	x0, x19
    8ed0:	bl	8b7c <scols_cell_copy_content@@SMARTCOLS_2.25+0xc0>
    8ed4:	ldr	x21, [sp, #32]
    8ed8:	str	w20, [x19, #80]
    8edc:	mov	w0, #0x0                   	// #0
    8ee0:	ldp	x19, x20, [sp, #16]
    8ee4:	ldp	x29, x30, [sp], #48
    8ee8:	ret
    8eec:	cbnz	w1, 8e78 <scols_column_set_flags@@SMARTCOLS_2.25+0x40>
    8ef0:	ldr	x1, [x0, #24]
    8ef4:	sub	x1, x1, #0x1
    8ef8:	b	8e74 <scols_column_set_flags@@SMARTCOLS_2.25+0x3c>
    8efc:	mov	w0, #0xffffffea            	// #-22
    8f00:	ret

0000000000008f04 <scols_column_set_json_type@@SMARTCOLS_2.33>:
    8f04:	cbz	x0, 8f14 <scols_column_set_json_type@@SMARTCOLS_2.33+0x10>
    8f08:	str	w1, [x0, #76]
    8f0c:	mov	w0, #0x0                   	// #0
    8f10:	ret
    8f14:	mov	w0, #0xffffffea            	// #-22
    8f18:	b	8f10 <scols_column_set_json_type@@SMARTCOLS_2.33+0xc>

0000000000008f1c <scols_column_get_json_type@@SMARTCOLS_2.33>:
    8f1c:	cbz	x0, 8f28 <scols_column_get_json_type@@SMARTCOLS_2.33+0xc>
    8f20:	ldr	w0, [x0, #76]
    8f24:	ret
    8f28:	mov	w0, #0xffffffea            	// #-22
    8f2c:	b	8f24 <scols_column_get_json_type@@SMARTCOLS_2.33+0x8>

0000000000008f30 <scols_column_get_table@@SMARTCOLS_2.29>:
    8f30:	ldr	x0, [x0, #216]
    8f34:	ret

0000000000008f38 <scols_column_get_flags@@SMARTCOLS_2.25>:
    8f38:	ldr	w0, [x0, #80]
    8f3c:	ret

0000000000008f40 <scols_column_get_header@@SMARTCOLS_2.25>:
    8f40:	add	x0, x0, #0xa8
    8f44:	ret

0000000000008f48 <scols_column_set_color@@SMARTCOLS_2.25>:
    8f48:	stp	x29, x30, [sp, #-32]!
    8f4c:	mov	x29, sp
    8f50:	stp	x19, x20, [sp, #16]
    8f54:	mov	x20, x0
    8f58:	mov	x19, x1
    8f5c:	cbz	x1, 8f84 <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    8f60:	bl	7d10 <__ctype_b_loc@plt>
    8f64:	ldrsb	x1, [x19]
    8f68:	ldr	x0, [x0]
    8f6c:	ldrh	w0, [x0, x1, lsl #1]
    8f70:	tbz	w0, #10, 8f84 <scols_column_set_color@@SMARTCOLS_2.25+0x3c>
    8f74:	mov	x0, x19
    8f78:	bl	141c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bd8>
    8f7c:	mov	x19, x0
    8f80:	cbz	x0, 8f9c <scols_column_set_color@@SMARTCOLS_2.25+0x54>
    8f84:	mov	x2, x19
    8f88:	mov	x0, x20
    8f8c:	ldp	x19, x20, [sp, #16]
    8f90:	mov	x1, #0x58                  	// #88
    8f94:	ldp	x29, x30, [sp], #32
    8f98:	b	8c44 <scols_cell_copy_content@@SMARTCOLS_2.25+0x188>
    8f9c:	mov	w0, #0xffffffea            	// #-22
    8fa0:	ldp	x19, x20, [sp, #16]
    8fa4:	ldp	x29, x30, [sp], #32
    8fa8:	ret

0000000000008fac <scols_copy_column@@SMARTCOLS_2.25>:
    8fac:	stp	x29, x30, [sp, #-48]!
    8fb0:	mov	x29, sp
    8fb4:	stp	x19, x20, [sp, #16]
    8fb8:	str	x21, [sp, #32]
    8fbc:	cbnz	x0, 8fc8 <scols_copy_column@@SMARTCOLS_2.25+0x1c>
    8fc0:	mov	x19, #0x0                   	// #0
    8fc4:	b	909c <scols_copy_column@@SMARTCOLS_2.25+0xf0>
    8fc8:	mov	x20, x0
    8fcc:	bl	7490 <scols_new_column@plt>
    8fd0:	mov	x19, x0
    8fd4:	cbz	x0, 8fc0 <scols_copy_column@@SMARTCOLS_2.25+0x14>
    8fd8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8fdc:	ldr	x0, [x0, #4024]
    8fe0:	ldr	w0, [x0]
    8fe4:	tbz	w0, #5, 902c <scols_copy_column@@SMARTCOLS_2.25+0x80>
    8fe8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    8fec:	ldr	x0, [x0, #4016]
    8ff0:	ldr	x21, [x0]
    8ff4:	bl	7840 <getpid@plt>
    8ff8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    8ffc:	mov	w2, w0
    9000:	add	x4, x4, #0x1fd
    9004:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9008:	add	x3, x3, #0x1e2
    900c:	mov	x0, x21
    9010:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9014:	add	x1, x1, #0x1ef
    9018:	bl	8340 <fprintf@plt>
    901c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9020:	mov	x0, x20
    9024:	add	x1, x1, #0x1d8
    9028:	bl	8b7c <scols_cell_copy_content@@SMARTCOLS_2.25+0xc0>
    902c:	ldr	x1, [x20, #88]
    9030:	mov	x0, x19
    9034:	bl	79b0 <scols_column_set_color@plt>
    9038:	cbnz	w0, 90b0 <scols_copy_column@@SMARTCOLS_2.25+0x104>
    903c:	add	x1, x20, #0xa8
    9040:	add	x0, x19, #0xa8
    9044:	bl	7710 <scols_cell_copy_content@plt>
    9048:	cbnz	w0, 90b0 <scols_copy_column@@SMARTCOLS_2.25+0x104>
    904c:	ldr	x0, [x20, #16]
    9050:	ldrb	w1, [x20, #224]
    9054:	ldr	d0, [x20, #56]
    9058:	str	x0, [x19, #16]
    905c:	ldr	x0, [x20, #24]
    9060:	str	x0, [x19, #24]
    9064:	ldr	x0, [x20, #32]
    9068:	str	x0, [x19, #32]
    906c:	ldr	x0, [x20, #40]
    9070:	str	x0, [x19, #40]
    9074:	ldr	w0, [x20, #80]
    9078:	str	w0, [x19, #80]
    907c:	ldrb	w0, [x19, #224]
    9080:	str	d0, [x19, #56]
    9084:	bfxil	w0, w1, #0, #1
    9088:	strb	w0, [x19, #224]
    908c:	ldrb	w1, [x20, #224]
    9090:	ubfx	x1, x1, #1, #1
    9094:	bfi	w0, w1, #1, #1
    9098:	strb	w0, [x19, #224]
    909c:	mov	x0, x19
    90a0:	ldp	x19, x20, [sp, #16]
    90a4:	ldr	x21, [sp, #32]
    90a8:	ldp	x29, x30, [sp], #48
    90ac:	ret
    90b0:	mov	x0, x19
    90b4:	bl	82c0 <scols_unref_column@plt>
    90b8:	b	8fc0 <scols_copy_column@@SMARTCOLS_2.25+0x14>

00000000000090bc <scols_column_get_color@@SMARTCOLS_2.25>:
    90bc:	ldr	x0, [x0, #88]
    90c0:	ret

00000000000090c4 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29>:
    90c4:	mov	x0, x1
    90c8:	cbz	x1, 90ec <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x28>
    90cc:	stp	x29, x30, [sp, #-16]!
    90d0:	mov	w1, #0xa                   	// #10
    90d4:	mov	x29, sp
    90d8:	bl	7e90 <strchr@plt>
    90dc:	cbz	x0, 90e4 <scols_wrapnl_nextchunk@@SMARTCOLS_2.29+0x20>
    90e0:	strb	wzr, [x0], #1
    90e4:	ldp	x29, x30, [sp], #16
    90e8:	ret
    90ec:	ret

00000000000090f0 <scols_wrapnl_chunksize@@SMARTCOLS_2.29>:
    90f0:	stp	x29, x30, [sp, #-48]!
    90f4:	mov	x29, sp
    90f8:	stp	x19, x20, [sp, #16]
    90fc:	mov	x19, x1
    9100:	str	x21, [sp, #32]
    9104:	mov	x21, #0x0                   	// #0
    9108:	cbz	x19, 9114 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x24>
    910c:	ldrsb	w0, [x19]
    9110:	cbnz	w0, 9128 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x38>
    9114:	mov	x0, x21
    9118:	ldp	x19, x20, [sp, #16]
    911c:	ldr	x21, [sp, #32]
    9120:	ldp	x29, x30, [sp], #48
    9124:	ret
    9128:	mov	x0, x19
    912c:	mov	w1, #0xa                   	// #10
    9130:	bl	7e90 <strchr@plt>
    9134:	mov	x20, x0
    9138:	cbz	x0, 9160 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x70>
    913c:	add	x20, x20, #0x1
    9140:	sub	x1, x0, x19
    9144:	mov	x2, #0x0                   	// #0
    9148:	mov	x0, x19
    914c:	bl	146a4 <scols_init_debug@@SMARTCOLS_2.25+0x20b8>
    9150:	cmp	x21, x0
    9154:	mov	x19, x20
    9158:	csel	x21, x21, x0, cs  // cs = hs, nlast
    915c:	b	9108 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x18>
    9160:	mov	x0, x19
    9164:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
    9168:	b	9150 <scols_wrapnl_chunksize@@SMARTCOLS_2.29+0x60>

000000000000916c <scols_column_set_cmpfunc@@SMARTCOLS_2.25>:
    916c:	cbz	x0, 917c <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0x10>
    9170:	stp	x1, x2, [x0, #128]
    9174:	mov	w0, #0x0                   	// #0
    9178:	ret
    917c:	mov	w0, #0xffffffea            	// #-22
    9180:	b	9178 <scols_column_set_cmpfunc@@SMARTCOLS_2.25+0xc>

0000000000009184 <scols_column_set_wrapfunc@@SMARTCOLS_2.29>:
    9184:	cbz	x0, 9198 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x14>
    9188:	stp	x1, x2, [x0, #144]
    918c:	str	x3, [x0, #160]
    9190:	mov	w0, #0x0                   	// #0
    9194:	ret
    9198:	mov	w0, #0xffffffea            	// #-22
    919c:	b	9194 <scols_column_set_wrapfunc@@SMARTCOLS_2.29+0x10>

00000000000091a0 <scols_column_set_safechars@@SMARTCOLS_2.29>:
    91a0:	mov	x2, x1
    91a4:	mov	x1, #0x60                  	// #96
    91a8:	b	8c44 <scols_cell_copy_content@@SMARTCOLS_2.25+0x188>

00000000000091ac <scols_column_get_safechars@@SMARTCOLS_2.29>:
    91ac:	ldr	x0, [x0, #96]
    91b0:	ret

00000000000091b4 <scols_column_get_width@@SMARTCOLS_2.29>:
    91b4:	ldr	x0, [x0, #16]
    91b8:	ret

00000000000091bc <scols_column_is_hidden@@SMARTCOLS_2.27>:
    91bc:	ldr	w0, [x0, #80]
    91c0:	ubfx	x0, x0, #5, #1
    91c4:	ret

00000000000091c8 <scols_column_is_trunc@@SMARTCOLS_2.25>:
    91c8:	ldr	w0, [x0, #80]
    91cc:	and	w0, w0, #0x1
    91d0:	ret

00000000000091d4 <scols_column_is_tree@@SMARTCOLS_2.25>:
    91d4:	ldr	w0, [x0, #80]
    91d8:	ubfx	x0, x0, #1, #1
    91dc:	ret

00000000000091e0 <scols_column_is_right@@SMARTCOLS_2.25>:
    91e0:	ldr	w0, [x0, #80]
    91e4:	ubfx	x0, x0, #2, #1
    91e8:	ret

00000000000091ec <scols_column_is_strict_width@@SMARTCOLS_2.25>:
    91ec:	ldr	w0, [x0, #80]
    91f0:	ubfx	x0, x0, #3, #1
    91f4:	ret

00000000000091f8 <scols_column_is_noextremes@@SMARTCOLS_2.25>:
    91f8:	ldr	w0, [x0, #80]
    91fc:	ubfx	x0, x0, #4, #1
    9200:	ret

0000000000009204 <scols_column_is_wrap@@SMARTCOLS_2.28>:
    9204:	ldr	w0, [x0, #80]
    9208:	ubfx	x0, x0, #6, #1
    920c:	ret

0000000000009210 <scols_column_is_customwrap@@SMARTCOLS_2.29>:
    9210:	ldr	w2, [x0, #80]
    9214:	mov	x1, x0
    9218:	and	w0, w2, #0x40
    921c:	tbz	w2, #6, 9234 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x24>
    9220:	ldr	x0, [x1, #144]
    9224:	cbz	x0, 9238 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x28>
    9228:	ldr	x0, [x1, #152]
    922c:	cmp	x0, #0x0
    9230:	cset	w0, ne  // ne = any
    9234:	ret
    9238:	mov	w0, #0x0                   	// #0
    923c:	b	9234 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x24>
    9240:	stp	x29, x30, [sp, #-272]!
    9244:	mov	x29, sp
    9248:	stp	x19, x20, [sp, #16]
    924c:	mov	x20, x1
    9250:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9254:	str	q0, [sp, #96]
    9258:	str	q1, [sp, #112]
    925c:	str	q2, [sp, #128]
    9260:	str	q3, [sp, #144]
    9264:	str	q4, [sp, #160]
    9268:	str	q5, [sp, #176]
    926c:	str	q6, [sp, #192]
    9270:	str	q7, [sp, #208]
    9274:	stp	x2, x3, [sp, #224]
    9278:	stp	x4, x5, [sp, #240]
    927c:	stp	x6, x7, [sp, #256]
    9280:	cbz	x0, 92ac <scols_column_is_customwrap@@SMARTCOLS_2.29+0x9c>
    9284:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9288:	ldr	x1, [x1, #4024]
    928c:	ldr	w1, [x1]
    9290:	tbnz	w1, #24, 92ac <scols_column_is_customwrap@@SMARTCOLS_2.29+0x9c>
    9294:	ldr	x3, [x19, #4016]
    9298:	mov	x2, x0
    929c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    92a0:	add	x1, x1, #0x1d1
    92a4:	ldr	x0, [x3]
    92a8:	bl	8340 <fprintf@plt>
    92ac:	add	x0, sp, #0x110
    92b0:	stp	x0, x0, [sp, #64]
    92b4:	add	x0, sp, #0xe0
    92b8:	str	x0, [sp, #80]
    92bc:	mov	w0, #0xffffffd0            	// #-48
    92c0:	str	w0, [sp, #88]
    92c4:	mov	w0, #0xffffff80            	// #-128
    92c8:	str	w0, [sp, #92]
    92cc:	add	x2, sp, #0x20
    92d0:	ldr	x19, [x19, #4016]
    92d4:	ldp	x0, x1, [sp, #64]
    92d8:	stp	x0, x1, [sp, #32]
    92dc:	ldp	x0, x1, [sp, #80]
    92e0:	stp	x0, x1, [sp, #48]
    92e4:	ldr	x0, [x19]
    92e8:	mov	x1, x20
    92ec:	bl	81e0 <vfprintf@plt>
    92f0:	ldr	x1, [x19]
    92f4:	mov	w0, #0xa                   	// #10
    92f8:	bl	76e0 <fputc@plt>
    92fc:	ldp	x19, x20, [sp, #16]
    9300:	ldp	x29, x30, [sp], #272
    9304:	ret

0000000000009308 <scols_new_line@@SMARTCOLS_2.25>:
    9308:	stp	x29, x30, [sp, #-32]!
    930c:	mov	x1, #0x88                  	// #136
    9310:	mov	x0, #0x1                   	// #1
    9314:	mov	x29, sp
    9318:	stp	x19, x20, [sp, #16]
    931c:	bl	7a70 <calloc@plt>
    9320:	mov	x19, x0
    9324:	cbz	x0, 93a4 <scols_new_line@@SMARTCOLS_2.25+0x9c>
    9328:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    932c:	ldr	x0, [x0, #4024]
    9330:	ldr	w0, [x0]
    9334:	tbz	w0, #3, 937c <scols_new_line@@SMARTCOLS_2.25+0x74>
    9338:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    933c:	ldr	x0, [x0, #4016]
    9340:	ldr	x20, [x0]
    9344:	bl	7840 <getpid@plt>
    9348:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    934c:	mov	w2, w0
    9350:	add	x4, x4, #0x227
    9354:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9358:	add	x3, x3, #0x1e2
    935c:	mov	x0, x20
    9360:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9364:	add	x1, x1, #0x1ef
    9368:	bl	8340 <fprintf@plt>
    936c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9370:	mov	x0, x19
    9374:	add	x1, x1, #0x203
    9378:	bl	9240 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    937c:	mov	x0, x19
    9380:	mov	w1, #0x1                   	// #1
    9384:	str	w1, [x0], #48
    9388:	stp	x0, x0, [x19, #48]
    938c:	add	x0, x19, #0x50
    9390:	stp	x0, x0, [x19, #80]
    9394:	add	x0, x19, #0x40
    9398:	stp	x0, x0, [x19, #64]
    939c:	add	x0, x19, #0x60
    93a0:	stp	x0, x0, [x19, #96]
    93a4:	mov	x0, x19
    93a8:	ldp	x19, x20, [sp, #16]
    93ac:	ldp	x29, x30, [sp], #32
    93b0:	ret

00000000000093b4 <scols_ref_line@@SMARTCOLS_2.25>:
    93b4:	cbz	x0, 93c4 <scols_ref_line@@SMARTCOLS_2.25+0x10>
    93b8:	ldr	w1, [x0]
    93bc:	add	w1, w1, #0x1
    93c0:	str	w1, [x0]
    93c4:	ret

00000000000093c8 <scols_line_free_cells@@SMARTCOLS_2.25>:
    93c8:	cbz	x0, 946c <scols_line_free_cells@@SMARTCOLS_2.25+0xa4>
    93cc:	stp	x29, x30, [sp, #-32]!
    93d0:	mov	x29, sp
    93d4:	stp	x19, x20, [sp, #16]
    93d8:	mov	x19, x0
    93dc:	ldr	x0, [x0, #32]
    93e0:	cbz	x0, 9450 <scols_line_free_cells@@SMARTCOLS_2.25+0x88>
    93e4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    93e8:	ldr	x0, [x0, #4024]
    93ec:	ldr	w0, [x0]
    93f0:	tbz	w0, #3, 9438 <scols_line_free_cells@@SMARTCOLS_2.25+0x70>
    93f4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    93f8:	ldr	x0, [x0, #4016]
    93fc:	ldr	x20, [x0]
    9400:	bl	7840 <getpid@plt>
    9404:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9408:	mov	w2, w0
    940c:	add	x4, x4, #0x227
    9410:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9414:	add	x3, x3, #0x1e2
    9418:	mov	x0, x20
    941c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9420:	add	x1, x1, #0x1ef
    9424:	bl	8340 <fprintf@plt>
    9428:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    942c:	mov	x0, x19
    9430:	add	x1, x1, #0x22c
    9434:	bl	9240 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9438:	mov	x20, #0x0                   	// #0
    943c:	ldp	x0, x1, [x19, #32]
    9440:	cmp	x20, x1
    9444:	b.cc	945c <scols_line_free_cells@@SMARTCOLS_2.25+0x94>  // b.lo, b.ul, b.last
    9448:	bl	7d80 <free@plt>
    944c:	stp	xzr, xzr, [x19, #32]
    9450:	ldp	x19, x20, [sp, #16]
    9454:	ldp	x29, x30, [sp], #32
    9458:	ret
    945c:	add	x0, x0, x20, lsl #5
    9460:	add	x20, x20, #0x1
    9464:	bl	7e30 <scols_reset_cell@plt>
    9468:	b	943c <scols_line_free_cells@@SMARTCOLS_2.25+0x74>
    946c:	ret

0000000000009470 <scols_unref_line@@SMARTCOLS_2.25>:
    9470:	cbz	x0, 9544 <scols_unref_line@@SMARTCOLS_2.25+0xd4>
    9474:	stp	x29, x30, [sp, #-32]!
    9478:	mov	x29, sp
    947c:	stp	x19, x20, [sp, #16]
    9480:	mov	x19, x0
    9484:	ldr	w0, [x0]
    9488:	sub	w0, w0, #0x1
    948c:	str	w0, [x19]
    9490:	cmp	w0, #0x0
    9494:	b.gt	9538 <scols_unref_line@@SMARTCOLS_2.25+0xc8>
    9498:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    949c:	ldr	x0, [x0, #4024]
    94a0:	ldr	w0, [x0]
    94a4:	tbz	w0, #2, 94ec <scols_unref_line@@SMARTCOLS_2.25+0x7c>
    94a8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    94ac:	ldr	x0, [x0, #4016]
    94b0:	ldr	x20, [x0]
    94b4:	bl	7840 <getpid@plt>
    94b8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    94bc:	mov	w2, w0
    94c0:	add	x4, x4, #0x1dd
    94c4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    94c8:	add	x3, x3, #0x1e2
    94cc:	mov	x0, x20
    94d0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    94d4:	add	x1, x1, #0x1ef
    94d8:	bl	8340 <fprintf@plt>
    94dc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    94e0:	mov	x0, x19
    94e4:	add	x1, x1, #0x201
    94e8:	bl	9240 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    94ec:	ldp	x1, x0, [x19, #48]
    94f0:	str	x0, [x1, #8]
    94f4:	str	x1, [x0]
    94f8:	ldp	x1, x0, [x19, #80]
    94fc:	str	x0, [x1, #8]
    9500:	str	x1, [x0]
    9504:	ldp	x1, x0, [x19, #96]
    9508:	str	x0, [x1, #8]
    950c:	str	x1, [x0]
    9510:	ldr	x0, [x19, #128]
    9514:	bl	114e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1f44>
    9518:	mov	x0, x19
    951c:	bl	7c60 <scols_line_free_cells@plt>
    9520:	ldr	x0, [x19, #24]
    9524:	bl	7d80 <free@plt>
    9528:	mov	x0, x19
    952c:	ldp	x19, x20, [sp, #16]
    9530:	ldp	x29, x30, [sp], #32
    9534:	b	7d80 <free@plt>
    9538:	ldp	x19, x20, [sp, #16]
    953c:	ldp	x29, x30, [sp], #32
    9540:	ret
    9544:	ret

0000000000009548 <scols_line_alloc_cells@@SMARTCOLS_2.25>:
    9548:	cbz	x0, 9630 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xe8>
    954c:	stp	x29, x30, [sp, #-48]!
    9550:	mov	x29, sp
    9554:	stp	x19, x20, [sp, #16]
    9558:	mov	x20, x1
    955c:	mov	x19, x0
    9560:	ldr	x1, [x0, #40]
    9564:	str	x21, [sp, #32]
    9568:	cmp	x1, x20
    956c:	b.eq	9578 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x30>  // b.none
    9570:	cbnz	x20, 9580 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x38>
    9574:	bl	7c60 <scols_line_free_cells@plt>
    9578:	mov	w0, #0x0                   	// #0
    957c:	b	95f8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xb0>
    9580:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9584:	ldr	x0, [x0, #4024]
    9588:	ldr	w0, [x0]
    958c:	tbz	w0, #3, 95d8 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x90>
    9590:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9594:	ldr	x0, [x0, #4016]
    9598:	ldr	x21, [x0]
    959c:	bl	7840 <getpid@plt>
    95a0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    95a4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    95a8:	add	x4, x4, #0x227
    95ac:	add	x3, x3, #0x1e2
    95b0:	mov	w2, w0
    95b4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    95b8:	mov	x0, x21
    95bc:	add	x1, x1, #0x1ef
    95c0:	bl	8340 <fprintf@plt>
    95c4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    95c8:	mov	x2, x20
    95cc:	add	x1, x1, #0x237
    95d0:	mov	x0, x19
    95d4:	bl	9240 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    95d8:	ldr	x0, [x19, #32]
    95dc:	lsl	x1, x20, #5
    95e0:	bl	7b00 <realloc@plt>
    95e4:	mov	x21, x0
    95e8:	cbnz	x0, 9608 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xc0>
    95ec:	bl	8210 <__errno_location@plt>
    95f0:	ldr	w0, [x0]
    95f4:	neg	w0, w0
    95f8:	ldp	x19, x20, [sp, #16]
    95fc:	ldr	x21, [sp, #32]
    9600:	ldp	x29, x30, [sp], #48
    9604:	ret
    9608:	ldr	x0, [x19, #40]
    960c:	cmp	x20, x0
    9610:	b.ls	9628 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xe0>  // b.plast
    9614:	sub	x2, x20, x0
    9618:	mov	w1, #0x0                   	// #0
    961c:	add	x0, x21, x0, lsl #5
    9620:	lsl	x2, x2, #5
    9624:	bl	79f0 <memset@plt>
    9628:	stp	x21, x20, [x19, #32]
    962c:	b	9578 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x30>
    9630:	mov	w0, #0xffffffea            	// #-22
    9634:	ret
    9638:	cbz	x0, 9768 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x220>
    963c:	stp	x29, x30, [sp, #-80]!
    9640:	mov	x29, sp
    9644:	stp	x21, x22, [sp, #32]
    9648:	mov	x21, x0
    964c:	ldr	x0, [x0, #40]
    9650:	stp	x19, x20, [sp, #16]
    9654:	mov	x20, x1
    9658:	cmp	x0, x1
    965c:	b.ls	9770 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x228>  // b.plast
    9660:	mov	x19, x2
    9664:	cmp	x0, x2
    9668:	b.ls	9770 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x228>  // b.plast
    966c:	cmp	x1, x2
    9670:	b.eq	9760 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x218>  // b.none
    9674:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9678:	ldr	x0, [x0, #4024]
    967c:	ldr	w0, [x0]
    9680:	tbz	w0, #3, 96d0 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x188>
    9684:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9688:	ldr	x0, [x0, #4016]
    968c:	ldr	x22, [x0]
    9690:	bl	7840 <getpid@plt>
    9694:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9698:	add	x4, x4, #0x227
    969c:	mov	w2, w0
    96a0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    96a4:	mov	x0, x22
    96a8:	add	x3, x3, #0x1e2
    96ac:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    96b0:	add	x1, x1, #0x1ef
    96b4:	bl	8340 <fprintf@plt>
    96b8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    96bc:	mov	x3, x20
    96c0:	mov	x2, x19
    96c4:	add	x1, x1, #0x247
    96c8:	mov	x0, x21
    96cc:	bl	9240 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    96d0:	ldr	x3, [x21, #32]
    96d4:	add	x2, x19, #0x1
    96d8:	lsl	x1, x19, #5
    96dc:	add	x0, x3, x19, lsl #5
    96e0:	ldp	x4, x5, [x0]
    96e4:	stp	x4, x5, [sp, #48]
    96e8:	ldp	x4, x5, [x0, #16]
    96ec:	stp	x4, x5, [sp, #64]
    96f0:	ldr	x4, [x21, #40]
    96f4:	cmp	x2, x4
    96f8:	b.cs	9714 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x1cc>  // b.hs, b.nlast
    96fc:	mvn	x2, x19
    9700:	add	x1, x1, #0x20
    9704:	add	x2, x2, x4
    9708:	add	x1, x3, x1
    970c:	lsl	x2, x2, #5
    9710:	bl	7410 <memmove@plt>
    9714:	ldr	x2, [x21, #40]
    9718:	add	x0, x20, #0x1
    971c:	lsl	x19, x20, #5
    9720:	cmp	x0, x2
    9724:	b.cs	9748 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x200>  // b.hs, b.nlast
    9728:	ldr	x3, [x21, #32]
    972c:	mvn	x20, x20
    9730:	add	x2, x20, x2
    9734:	add	x0, x19, #0x20
    9738:	add	x1, x3, x19
    973c:	add	x0, x3, x0
    9740:	lsl	x2, x2, #5
    9744:	bl	7410 <memmove@plt>
    9748:	ldr	x0, [x21, #32]
    974c:	ldp	x2, x3, [sp, #48]
    9750:	add	x0, x0, x19
    9754:	stp	x2, x3, [x0]
    9758:	ldp	x2, x3, [sp, #64]
    975c:	stp	x2, x3, [x0, #16]
    9760:	mov	w0, #0x0                   	// #0
    9764:	b	9774 <scols_line_alloc_cells@@SMARTCOLS_2.25+0x22c>
    9768:	mov	w0, #0xffffffea            	// #-22
    976c:	ret
    9770:	mov	w0, #0xffffffea            	// #-22
    9774:	ldp	x19, x20, [sp, #16]
    9778:	ldp	x21, x22, [sp, #32]
    977c:	ldp	x29, x30, [sp], #80
    9780:	ret

0000000000009784 <scols_line_set_userdata@@SMARTCOLS_2.25>:
    9784:	cbz	x0, 9794 <scols_line_set_userdata@@SMARTCOLS_2.25+0x10>
    9788:	str	x1, [x0, #16]
    978c:	mov	w0, #0x0                   	// #0
    9790:	ret
    9794:	mov	w0, #0xffffffea            	// #-22
    9798:	b	9790 <scols_line_set_userdata@@SMARTCOLS_2.25+0xc>

000000000000979c <scols_line_get_userdata@@SMARTCOLS_2.25>:
    979c:	ldr	x0, [x0, #16]
    97a0:	ret

00000000000097a4 <scols_line_remove_child@@SMARTCOLS_2.25>:
    97a4:	cmp	x0, #0x0
    97a8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    97ac:	b.eq	9858 <scols_line_remove_child@@SMARTCOLS_2.25+0xb4>  // b.none
    97b0:	stp	x29, x30, [sp, #-48]!
    97b4:	mov	x29, sp
    97b8:	stp	x19, x20, [sp, #16]
    97bc:	mov	x20, x0
    97c0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    97c4:	mov	x19, x1
    97c8:	ldr	x0, [x0, #4024]
    97cc:	ldr	w0, [x0]
    97d0:	str	x21, [sp, #32]
    97d4:	tbz	w0, #3, 981c <scols_line_remove_child@@SMARTCOLS_2.25+0x78>
    97d8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    97dc:	ldr	x0, [x0, #4016]
    97e0:	ldr	x21, [x0]
    97e4:	bl	7840 <getpid@plt>
    97e8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    97ec:	mov	w2, w0
    97f0:	add	x4, x4, #0x227
    97f4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    97f8:	add	x3, x3, #0x1e2
    97fc:	mov	x0, x21
    9800:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9804:	add	x1, x1, #0x1ef
    9808:	bl	8340 <fprintf@plt>
    980c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9810:	mov	x0, x20
    9814:	add	x1, x1, #0x265
    9818:	bl	9240 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    981c:	ldp	x2, x1, [x19, #80]
    9820:	str	x1, [x2, #8]
    9824:	add	x0, x19, #0x50
    9828:	str	x2, [x1]
    982c:	stp	x0, x0, [x19, #80]
    9830:	mov	x0, x19
    9834:	str	xzr, [x19, #112]
    9838:	bl	7aa0 <scols_unref_line@plt>
    983c:	mov	x0, x20
    9840:	bl	7aa0 <scols_unref_line@plt>
    9844:	mov	w0, #0x0                   	// #0
    9848:	ldp	x19, x20, [sp, #16]
    984c:	ldr	x21, [sp, #32]
    9850:	ldp	x29, x30, [sp], #48
    9854:	ret
    9858:	mov	w0, #0xffffffea            	// #-22
    985c:	ret

0000000000009860 <scols_line_add_child@@SMARTCOLS_2.25>:
    9860:	cmp	x0, #0x0
    9864:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9868:	b.eq	9928 <scols_line_add_child@@SMARTCOLS_2.25+0xc8>  // b.none
    986c:	stp	x29, x30, [sp, #-48]!
    9870:	mov	x29, sp
    9874:	stp	x19, x20, [sp, #16]
    9878:	mov	x20, x0
    987c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9880:	mov	x19, x1
    9884:	ldr	x0, [x0, #4024]
    9888:	ldr	w0, [x0]
    988c:	str	x21, [sp, #32]
    9890:	tbz	w0, #3, 98d8 <scols_line_add_child@@SMARTCOLS_2.25+0x78>
    9894:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9898:	ldr	x0, [x0, #4016]
    989c:	ldr	x21, [x0]
    98a0:	bl	7840 <getpid@plt>
    98a4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    98a8:	mov	w2, w0
    98ac:	add	x4, x4, #0x227
    98b0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    98b4:	add	x3, x3, #0x1e2
    98b8:	mov	x0, x21
    98bc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    98c0:	add	x1, x1, #0x1ef
    98c4:	bl	8340 <fprintf@plt>
    98c8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    98cc:	mov	x0, x20
    98d0:	add	x1, x1, #0x272
    98d4:	bl	9240 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    98d8:	mov	x0, x19
    98dc:	bl	7e50 <scols_ref_line@plt>
    98e0:	mov	x0, x20
    98e4:	bl	7e50 <scols_ref_line@plt>
    98e8:	ldr	x0, [x19, #112]
    98ec:	cbz	x0, 98f8 <scols_line_add_child@@SMARTCOLS_2.25+0x98>
    98f0:	mov	x1, x19
    98f4:	bl	7ed0 <scols_line_remove_child@plt>
    98f8:	ldr	x0, [x20, #72]
    98fc:	add	x1, x19, #0x50
    9900:	ldr	x21, [sp, #32]
    9904:	str	x1, [x20, #72]
    9908:	add	x2, x20, #0x40
    990c:	stp	x2, x0, [x19, #80]
    9910:	str	x1, [x0]
    9914:	mov	w0, #0x0                   	// #0
    9918:	str	x20, [x19, #112]
    991c:	ldp	x19, x20, [sp, #16]
    9920:	ldp	x29, x30, [sp], #48
    9924:	ret
    9928:	mov	w0, #0xffffffea            	// #-22
    992c:	ret

0000000000009930 <scols_line_get_parent@@SMARTCOLS_2.25>:
    9930:	cbz	x0, 9938 <scols_line_get_parent@@SMARTCOLS_2.25+0x8>
    9934:	ldr	x0, [x0, #112]
    9938:	ret

000000000000993c <scols_line_has_children@@SMARTCOLS_2.25>:
    993c:	cbz	x0, 9954 <scols_line_has_children@@SMARTCOLS_2.25+0x18>
    9940:	add	x1, x0, #0x40
    9944:	ldr	x0, [x0, #64]
    9948:	cmp	x0, x1
    994c:	cset	w0, ne  // ne = any
    9950:	ret
    9954:	mov	w0, #0x0                   	// #0
    9958:	b	9950 <scols_line_has_children@@SMARTCOLS_2.25+0x14>

000000000000995c <scols_line_next_child@@SMARTCOLS_2.25>:
    995c:	cmp	x0, #0x0
    9960:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9964:	b.eq	99c0 <scols_line_next_child@@SMARTCOLS_2.25+0x64>  // b.none
    9968:	cbz	x2, 99c0 <scols_line_next_child@@SMARTCOLS_2.25+0x64>
    996c:	ldr	x3, [x1, #8]
    9970:	str	xzr, [x2]
    9974:	cbnz	x3, 9990 <scols_line_next_child@@SMARTCOLS_2.25+0x34>
    9978:	ldp	x3, x4, [x0, #64]
    997c:	add	x0, x0, #0x40
    9980:	ldr	w5, [x1, #16]
    9984:	cmp	w5, #0x0
    9988:	csel	x3, x3, x4, eq  // eq = none
    998c:	stp	x3, x0, [x1]
    9990:	ldp	x0, x3, [x1]
    9994:	cmp	x0, x3
    9998:	b.eq	99c8 <scols_line_next_child@@SMARTCOLS_2.25+0x6c>  // b.none
    999c:	sub	x3, x0, #0x50
    99a0:	str	x3, [x2]
    99a4:	ldp	x2, x0, [x0]
    99a8:	ldr	w3, [x1, #16]
    99ac:	cmp	w3, #0x0
    99b0:	csel	x2, x2, x0, eq  // eq = none
    99b4:	mov	w0, #0x0                   	// #0
    99b8:	str	x2, [x1]
    99bc:	ret
    99c0:	mov	w0, #0xffffffea            	// #-22
    99c4:	b	99bc <scols_line_next_child@@SMARTCOLS_2.25+0x60>
    99c8:	mov	w0, #0x1                   	// #1
    99cc:	b	99bc <scols_line_next_child@@SMARTCOLS_2.25+0x60>
    99d0:	cmp	x0, #0x0
    99d4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    99d8:	b.eq	9a3c <scols_line_next_child@@SMARTCOLS_2.25+0xe0>  // b.none
    99dc:	cbz	x2, 9a3c <scols_line_next_child@@SMARTCOLS_2.25+0xe0>
    99e0:	ldr	x0, [x0, #128]
    99e4:	cbz	x0, 9a3c <scols_line_next_child@@SMARTCOLS_2.25+0xe0>
    99e8:	ldr	x3, [x1, #8]
    99ec:	str	xzr, [x2]
    99f0:	cbnz	x3, 9a0c <scols_line_next_child@@SMARTCOLS_2.25+0xb0>
    99f4:	ldp	x3, x4, [x0, #32]
    99f8:	add	x0, x0, #0x20
    99fc:	ldr	w5, [x1, #16]
    9a00:	cmp	w5, #0x0
    9a04:	csel	x3, x3, x4, eq  // eq = none
    9a08:	stp	x3, x0, [x1]
    9a0c:	ldp	x0, x3, [x1]
    9a10:	cmp	x0, x3
    9a14:	b.eq	9a44 <scols_line_next_child@@SMARTCOLS_2.25+0xe8>  // b.none
    9a18:	sub	x3, x0, #0x50
    9a1c:	str	x3, [x2]
    9a20:	ldp	x2, x0, [x0]
    9a24:	ldr	w3, [x1, #16]
    9a28:	cmp	w3, #0x0
    9a2c:	csel	x2, x2, x0, eq  // eq = none
    9a30:	mov	w0, #0x0                   	// #0
    9a34:	str	x2, [x1]
    9a38:	ret
    9a3c:	mov	w0, #0xffffffea            	// #-22
    9a40:	b	9a38 <scols_line_next_child@@SMARTCOLS_2.25+0xdc>
    9a44:	mov	w0, #0x1                   	// #1
    9a48:	b	9a38 <scols_line_next_child@@SMARTCOLS_2.25+0xdc>

0000000000009a4c <scols_line_is_ancestor@@SMARTCOLS_2.30>:
    9a4c:	stp	x29, x30, [sp, #-32]!
    9a50:	mov	x29, sp
    9a54:	str	x19, [sp, #16]
    9a58:	mov	x19, x0
    9a5c:	mov	x0, x1
    9a60:	cbnz	x0, 9a70 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x24>
    9a64:	ldr	x19, [sp, #16]
    9a68:	ldp	x29, x30, [sp], #32
    9a6c:	ret
    9a70:	cmp	x0, x19
    9a74:	b.eq	9a80 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x34>  // b.none
    9a78:	bl	7910 <scols_line_get_parent@plt>
    9a7c:	b	9a60 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x14>
    9a80:	mov	w0, #0x1                   	// #1
    9a84:	b	9a64 <scols_line_is_ancestor@@SMARTCOLS_2.30+0x18>

0000000000009a88 <scols_line_set_color@@SMARTCOLS_2.25>:
    9a88:	stp	x29, x30, [sp, #-32]!
    9a8c:	mov	x29, sp
    9a90:	stp	x19, x20, [sp, #16]
    9a94:	mov	x20, x0
    9a98:	mov	x19, x1
    9a9c:	cbz	x1, 9b04 <scols_line_set_color@@SMARTCOLS_2.25+0x7c>
    9aa0:	bl	7d10 <__ctype_b_loc@plt>
    9aa4:	ldrsb	x1, [x19]
    9aa8:	ldr	x0, [x0]
    9aac:	ldrh	w0, [x0, x1, lsl #1]
    9ab0:	tbz	w0, #3, 9adc <scols_line_set_color@@SMARTCOLS_2.25+0x54>
    9ab4:	mov	x0, x19
    9ab8:	bl	141c4 <scols_init_debug@@SMARTCOLS_2.25+0x1bd8>
    9abc:	mov	x19, x0
    9ac0:	cbnz	x0, 9adc <scols_line_set_color@@SMARTCOLS_2.25+0x54>
    9ac4:	mov	w0, #0xffffffea            	// #-22
    9ac8:	ldp	x19, x20, [sp, #16]
    9acc:	ldp	x29, x30, [sp], #32
    9ad0:	ret
    9ad4:	mov	w0, #0xfffffff4            	// #-12
    9ad8:	b	9ac8 <scols_line_set_color@@SMARTCOLS_2.25+0x40>
    9adc:	cbz	x20, 9ac4 <scols_line_set_color@@SMARTCOLS_2.25+0x3c>
    9ae0:	mov	x0, x19
    9ae4:	bl	7b30 <strdup@plt>
    9ae8:	mov	x19, x0
    9aec:	cbz	x0, 9ad4 <scols_line_set_color@@SMARTCOLS_2.25+0x4c>
    9af0:	ldr	x0, [x20, #24]
    9af4:	bl	7d80 <free@plt>
    9af8:	str	x19, [x20, #24]
    9afc:	mov	w0, #0x0                   	// #0
    9b00:	b	9ac8 <scols_line_set_color@@SMARTCOLS_2.25+0x40>
    9b04:	cbnz	x0, 9af0 <scols_line_set_color@@SMARTCOLS_2.25+0x68>
    9b08:	b	9ac4 <scols_line_set_color@@SMARTCOLS_2.25+0x3c>

0000000000009b0c <scols_line_get_color@@SMARTCOLS_2.25>:
    9b0c:	ldr	x0, [x0, #24]
    9b10:	ret

0000000000009b14 <scols_line_get_ncells@@SMARTCOLS_2.25>:
    9b14:	ldr	x0, [x0, #40]
    9b18:	ret

0000000000009b1c <scols_line_get_cell@@SMARTCOLS_2.25>:
    9b1c:	cbz	x0, 9b34 <scols_line_get_cell@@SMARTCOLS_2.25+0x18>
    9b20:	ldr	x2, [x0, #40]
    9b24:	cmp	x2, x1
    9b28:	b.ls	9b38 <scols_line_get_cell@@SMARTCOLS_2.25+0x1c>  // b.plast
    9b2c:	ldr	x0, [x0, #32]
    9b30:	add	x0, x0, x1, lsl #5
    9b34:	ret
    9b38:	mov	x0, #0x0                   	// #0
    9b3c:	b	9b34 <scols_line_get_cell@@SMARTCOLS_2.25+0x18>

0000000000009b40 <scols_line_get_column_cell@@SMARTCOLS_2.25>:
    9b40:	cmp	x0, #0x0
    9b44:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    9b48:	b.eq	9b54 <scols_line_get_column_cell@@SMARTCOLS_2.25+0x14>  // b.none
    9b4c:	ldr	x1, [x1, #8]
    9b50:	b	8330 <scols_line_get_cell@plt>
    9b54:	mov	x0, #0x0                   	// #0
    9b58:	ret

0000000000009b5c <scols_line_set_data@@SMARTCOLS_2.25>:
    9b5c:	stp	x29, x30, [sp, #-32]!
    9b60:	mov	x29, sp
    9b64:	str	x19, [sp, #16]
    9b68:	mov	x19, x2
    9b6c:	bl	8330 <scols_line_get_cell@plt>
    9b70:	cbz	x0, 9b84 <scols_line_set_data@@SMARTCOLS_2.25+0x28>
    9b74:	mov	x1, x19
    9b78:	ldr	x19, [sp, #16]
    9b7c:	ldp	x29, x30, [sp], #32
    9b80:	b	7b10 <scols_cell_set_data@plt>
    9b84:	mov	w0, #0xffffffea            	// #-22
    9b88:	ldr	x19, [sp, #16]
    9b8c:	ldp	x29, x30, [sp], #32
    9b90:	ret

0000000000009b94 <scols_line_set_column_data@@SMARTCOLS_2.28>:
    9b94:	ldr	x1, [x1, #8]
    9b98:	b	7ca0 <scols_line_set_data@plt>

0000000000009b9c <scols_line_refer_data@@SMARTCOLS_2.25>:
    9b9c:	stp	x29, x30, [sp, #-32]!
    9ba0:	mov	x29, sp
    9ba4:	str	x19, [sp, #16]
    9ba8:	mov	x19, x2
    9bac:	bl	8330 <scols_line_get_cell@plt>
    9bb0:	cbz	x0, 9bc4 <scols_line_refer_data@@SMARTCOLS_2.25+0x28>
    9bb4:	mov	x1, x19
    9bb8:	ldr	x19, [sp, #16]
    9bbc:	ldp	x29, x30, [sp], #32
    9bc0:	b	7a30 <scols_cell_refer_data@plt>
    9bc4:	mov	w0, #0xffffffea            	// #-22
    9bc8:	ldr	x19, [sp, #16]
    9bcc:	ldp	x29, x30, [sp], #32
    9bd0:	ret

0000000000009bd4 <scols_line_refer_column_data@@SMARTCOLS_2.28>:
    9bd4:	ldr	x1, [x1, #8]
    9bd8:	b	7540 <scols_line_refer_data@plt>

0000000000009bdc <scols_copy_line@@SMARTCOLS_2.25>:
    9bdc:	stp	x29, x30, [sp, #-48]!
    9be0:	mov	x29, sp
    9be4:	stp	x19, x20, [sp, #16]
    9be8:	str	x21, [sp, #32]
    9bec:	cbnz	x0, 9bf8 <scols_copy_line@@SMARTCOLS_2.25+0x1c>
    9bf0:	mov	x19, #0x0                   	// #0
    9bf4:	b	9ca0 <scols_copy_line@@SMARTCOLS_2.25+0xc4>
    9bf8:	mov	x20, x0
    9bfc:	bl	7620 <scols_new_line@plt>
    9c00:	mov	x19, x0
    9c04:	cbz	x0, 9bf0 <scols_copy_line@@SMARTCOLS_2.25+0x14>
    9c08:	ldr	x1, [x20, #24]
    9c0c:	bl	8140 <scols_line_set_color@plt>
    9c10:	cbnz	w0, 9cd4 <scols_copy_line@@SMARTCOLS_2.25+0xf8>
    9c14:	ldr	x1, [x20, #40]
    9c18:	mov	x0, x19
    9c1c:	bl	77f0 <scols_line_alloc_cells@plt>
    9c20:	cbnz	w0, 9cd4 <scols_copy_line@@SMARTCOLS_2.25+0xf8>
    9c24:	ldr	x0, [x20, #16]
    9c28:	str	x0, [x19, #16]
    9c2c:	ldr	x0, [x20, #40]
    9c30:	str	x0, [x19, #40]
    9c34:	ldr	x0, [x20, #8]
    9c38:	str	x0, [x19, #8]
    9c3c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9c40:	ldr	x0, [x0, #4024]
    9c44:	ldr	w0, [x0]
    9c48:	tbz	w0, #3, 9c90 <scols_copy_line@@SMARTCOLS_2.25+0xb4>
    9c4c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9c50:	ldr	x0, [x0, #4016]
    9c54:	ldr	x21, [x0]
    9c58:	bl	7840 <getpid@plt>
    9c5c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9c60:	mov	w2, w0
    9c64:	add	x4, x4, #0x227
    9c68:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9c6c:	add	x3, x3, #0x1e2
    9c70:	mov	x0, x21
    9c74:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9c78:	add	x1, x1, #0x1ef
    9c7c:	bl	8340 <fprintf@plt>
    9c80:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9c84:	mov	x0, x20
    9c88:	add	x1, x1, #0x1d8
    9c8c:	bl	9240 <scols_column_is_customwrap@@SMARTCOLS_2.29+0x30>
    9c90:	mov	x21, #0x0                   	// #0
    9c94:	ldr	x0, [x19, #40]
    9c98:	cmp	x0, x21
    9c9c:	b.hi	9cb4 <scols_copy_line@@SMARTCOLS_2.25+0xd8>  // b.pmore
    9ca0:	mov	x0, x19
    9ca4:	ldp	x19, x20, [sp, #16]
    9ca8:	ldr	x21, [sp, #32]
    9cac:	ldp	x29, x30, [sp], #48
    9cb0:	ret
    9cb4:	ldr	x0, [x19, #32]
    9cb8:	ldr	x1, [x20, #32]
    9cbc:	add	x0, x0, x21, lsl #5
    9cc0:	add	x1, x1, x21, lsl #5
    9cc4:	bl	7710 <scols_cell_copy_content@plt>
    9cc8:	cbnz	w0, 9cd4 <scols_copy_line@@SMARTCOLS_2.25+0xf8>
    9ccc:	add	x21, x21, #0x1
    9cd0:	b	9c94 <scols_copy_line@@SMARTCOLS_2.25+0xb8>
    9cd4:	mov	x0, x19
    9cd8:	bl	7aa0 <scols_unref_line@plt>
    9cdc:	b	9bf0 <scols_copy_line@@SMARTCOLS_2.25+0x14>
    9ce0:	stp	x29, x30, [sp, #-80]!
    9ce4:	mov	x29, sp
    9ce8:	stp	x19, x20, [sp, #16]
    9cec:	mov	x20, x2
    9cf0:	mov	x19, x3
    9cf4:	stp	x21, x22, [sp, #32]
    9cf8:	mov	x22, x0
    9cfc:	add	x21, sp, #0x40
    9d00:	str	x23, [sp, #48]
    9d04:	mov	x23, x1
    9d08:	cmp	x20, #0x0
    9d0c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    9d10:	b.ne	9d38 <scols_copy_line@@SMARTCOLS_2.25+0x15c>  // b.any
    9d14:	cmp	x20, #0x0
    9d18:	csel	x19, x19, x20, eq  // eq = none
    9d1c:	ldr	x23, [sp, #48]
    9d20:	str	x19, [x21]
    9d24:	ldp	x19, x20, [sp, #16]
    9d28:	ldp	x21, x22, [sp, #32]
    9d2c:	ldr	x0, [sp, #64]
    9d30:	ldp	x29, x30, [sp], #80
    9d34:	ret
    9d38:	mov	x2, x23
    9d3c:	mov	x1, x19
    9d40:	mov	x0, x20
    9d44:	blr	x22
    9d48:	cmp	w0, #0x0
    9d4c:	b.gt	9d60 <scols_copy_line@@SMARTCOLS_2.25+0x184>
    9d50:	str	x20, [x21]
    9d54:	ldr	x20, [x20]
    9d58:	ldr	x21, [x21]
    9d5c:	b	9d08 <scols_copy_line@@SMARTCOLS_2.25+0x12c>
    9d60:	str	x19, [x21]
    9d64:	ldr	x19, [x19]
    9d68:	b	9d58 <scols_copy_line@@SMARTCOLS_2.25+0x17c>
    9d6c:	stp	x29, x30, [sp, #-272]!
    9d70:	mov	x29, sp
    9d74:	stp	x19, x20, [sp, #16]
    9d78:	mov	x20, x1
    9d7c:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9d80:	str	q0, [sp, #96]
    9d84:	str	q1, [sp, #112]
    9d88:	str	q2, [sp, #128]
    9d8c:	str	q3, [sp, #144]
    9d90:	str	q4, [sp, #160]
    9d94:	str	q5, [sp, #176]
    9d98:	str	q6, [sp, #192]
    9d9c:	str	q7, [sp, #208]
    9da0:	stp	x2, x3, [sp, #224]
    9da4:	stp	x4, x5, [sp, #240]
    9da8:	stp	x6, x7, [sp, #256]
    9dac:	cbz	x0, 9dd8 <scols_copy_line@@SMARTCOLS_2.25+0x1fc>
    9db0:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    9db4:	ldr	x1, [x1, #4024]
    9db8:	ldr	w1, [x1]
    9dbc:	tbnz	w1, #24, 9dd8 <scols_copy_line@@SMARTCOLS_2.25+0x1fc>
    9dc0:	ldr	x3, [x19, #4016]
    9dc4:	mov	x2, x0
    9dc8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9dcc:	add	x1, x1, #0x1d1
    9dd0:	ldr	x0, [x3]
    9dd4:	bl	8340 <fprintf@plt>
    9dd8:	add	x0, sp, #0x110
    9ddc:	stp	x0, x0, [sp, #64]
    9de0:	add	x0, sp, #0xe0
    9de4:	str	x0, [sp, #80]
    9de8:	mov	w0, #0xffffffd0            	// #-48
    9dec:	str	w0, [sp, #88]
    9df0:	mov	w0, #0xffffff80            	// #-128
    9df4:	str	w0, [sp, #92]
    9df8:	add	x2, sp, #0x20
    9dfc:	ldr	x19, [x19, #4016]
    9e00:	ldp	x0, x1, [sp, #64]
    9e04:	stp	x0, x1, [sp, #32]
    9e08:	ldp	x0, x1, [sp, #80]
    9e0c:	stp	x0, x1, [sp, #48]
    9e10:	ldr	x0, [x19]
    9e14:	mov	x1, x20
    9e18:	bl	81e0 <vfprintf@plt>
    9e1c:	ldr	x1, [x19]
    9e20:	mov	w0, #0xa                   	// #10
    9e24:	bl	76e0 <fputc@plt>
    9e28:	ldp	x19, x20, [sp, #16]
    9e2c:	ldp	x29, x30, [sp], #272
    9e30:	ret
    9e34:	cbz	x0, 9e88 <scols_copy_line@@SMARTCOLS_2.25+0x2ac>
    9e38:	stp	x29, x30, [sp, #-48]!
    9e3c:	mov	x29, sp
    9e40:	stp	x19, x20, [sp, #16]
    9e44:	mov	x20, x0
    9e48:	mov	x19, x2
    9e4c:	str	x21, [sp, #32]
    9e50:	mov	x21, x1
    9e54:	cbz	x2, 9e68 <scols_copy_line@@SMARTCOLS_2.25+0x28c>
    9e58:	mov	x0, x2
    9e5c:	bl	7b30 <strdup@plt>
    9e60:	mov	x19, x0
    9e64:	cbz	x0, 9e90 <scols_copy_line@@SMARTCOLS_2.25+0x2b4>
    9e68:	ldr	x0, [x20, x21]
    9e6c:	bl	7d80 <free@plt>
    9e70:	str	x19, [x20, x21]
    9e74:	mov	w0, #0x0                   	// #0
    9e78:	ldp	x19, x20, [sp, #16]
    9e7c:	ldr	x21, [sp, #32]
    9e80:	ldp	x29, x30, [sp], #48
    9e84:	ret
    9e88:	mov	w0, #0xffffffea            	// #-22
    9e8c:	ret
    9e90:	mov	w0, #0xfffffff4            	// #-12
    9e94:	b	9e78 <scols_copy_line@@SMARTCOLS_2.25+0x29c>
    9e98:	stp	x29, x30, [sp, #-48]!
    9e9c:	mov	x29, sp
    9ea0:	stp	x19, x20, [sp, #16]
    9ea4:	str	x21, [sp, #32]
    9ea8:	cbnz	x0, 9ecc <scols_copy_line@@SMARTCOLS_2.25+0x2f0>
    9eac:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9eb0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9eb4:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
    9eb8:	add	x3, x3, #0x53b
    9ebc:	add	x1, x1, #0x27c
    9ec0:	add	x0, x0, #0xd7c
    9ec4:	mov	w2, #0x5a9                 	// #1449
    9ec8:	bl	8200 <__assert_fail@plt>
    9ecc:	mov	x20, x1
    9ed0:	cbnz	x1, 9ef4 <scols_copy_line@@SMARTCOLS_2.25+0x318>
    9ed4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9ed8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9edc:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9ee0:	add	x3, x3, #0x53b
    9ee4:	add	x1, x1, #0x27c
    9ee8:	add	x0, x0, #0x586
    9eec:	mov	w2, #0x5aa                 	// #1450
    9ef0:	b	9ec8 <scols_copy_line@@SMARTCOLS_2.25+0x2ec>
    9ef4:	mov	x19, x2
    9ef8:	cbnz	x2, 9f1c <scols_copy_line@@SMARTCOLS_2.25+0x340>
    9efc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9f00:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9f04:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9f08:	add	x3, x3, #0x53b
    9f0c:	add	x1, x1, #0x27c
    9f10:	add	x0, x0, #0x295
    9f14:	mov	w2, #0x5ab                 	// #1451
    9f18:	b	9ec8 <scols_copy_line@@SMARTCOLS_2.25+0x2ec>
    9f1c:	ldr	x1, [x2, #8]
    9f20:	sub	x0, x0, #0x30
    9f24:	bl	8330 <scols_line_get_cell@plt>
    9f28:	mov	x21, x0
    9f2c:	ldr	x1, [x19, #8]
    9f30:	sub	x0, x20, #0x30
    9f34:	bl	8330 <scols_line_get_cell@plt>
    9f38:	mov	x1, x0
    9f3c:	mov	x0, x21
    9f40:	ldr	x21, [sp, #32]
    9f44:	ldp	x3, x2, [x19, #128]
    9f48:	ldp	x19, x20, [sp, #16]
    9f4c:	ldp	x29, x30, [sp], #48
    9f50:	mov	x16, x3
    9f54:	br	x16
    9f58:	stp	x29, x30, [sp, #-48]!
    9f5c:	mov	x29, sp
    9f60:	stp	x19, x20, [sp, #16]
    9f64:	str	x21, [sp, #32]
    9f68:	cbnz	x0, 9f90 <scols_copy_line@@SMARTCOLS_2.25+0x3b4>
    9f6c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9f70:	add	x3, x3, #0x53b
    9f74:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9f78:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
    9f7c:	add	x3, x3, #0x18
    9f80:	add	x1, x1, #0x27c
    9f84:	add	x0, x0, #0xd7c
    9f88:	mov	w2, #0x5bc                 	// #1468
    9f8c:	bl	8200 <__assert_fail@plt>
    9f90:	mov	x20, x1
    9f94:	cbnz	x1, 9fbc <scols_copy_line@@SMARTCOLS_2.25+0x3e0>
    9f98:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9f9c:	add	x3, x3, #0x53b
    9fa0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9fa4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9fa8:	add	x3, x3, #0x18
    9fac:	add	x1, x1, #0x27c
    9fb0:	add	x0, x0, #0x586
    9fb4:	mov	w2, #0x5bd                 	// #1469
    9fb8:	b	9f8c <scols_copy_line@@SMARTCOLS_2.25+0x3b0>
    9fbc:	mov	x19, x2
    9fc0:	cbnz	x2, 9fe8 <scols_copy_line@@SMARTCOLS_2.25+0x40c>
    9fc4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9fc8:	add	x3, x3, #0x53b
    9fcc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9fd0:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    9fd4:	add	x3, x3, #0x18
    9fd8:	add	x1, x1, #0x27c
    9fdc:	add	x0, x0, #0x295
    9fe0:	mov	w2, #0x5be                 	// #1470
    9fe4:	b	9f8c <scols_copy_line@@SMARTCOLS_2.25+0x3b0>
    9fe8:	ldr	x1, [x2, #8]
    9fec:	sub	x0, x0, #0x50
    9ff0:	bl	8330 <scols_line_get_cell@plt>
    9ff4:	mov	x21, x0
    9ff8:	ldr	x1, [x19, #8]
    9ffc:	sub	x0, x20, #0x50
    a000:	bl	8330 <scols_line_get_cell@plt>
    a004:	mov	x1, x0
    a008:	mov	x0, x21
    a00c:	ldr	x21, [sp, #32]
    a010:	ldp	x3, x2, [x19, #128]
    a014:	ldp	x19, x20, [sp, #16]
    a018:	ldp	x29, x30, [sp], #48
    a01c:	mov	x16, x3
    a020:	br	x16
    a024:	stp	x29, x30, [sp, #-272]!
    a028:	mov	x29, sp
    a02c:	stp	x21, x22, [sp, #32]
    a030:	mov	x22, x0
    a034:	mov	x21, #0x0                   	// #0
    a038:	stp	x25, x26, [sp, #64]
    a03c:	add	x25, sp, #0x68
    a040:	mov	x0, x25
    a044:	stp	x19, x20, [sp, #16]
    a048:	stp	x23, x24, [sp, #48]
    a04c:	mov	x23, x1
    a050:	mov	x24, x2
    a054:	mov	w1, #0x0                   	// #0
    a058:	mov	x2, #0xa8                  	// #168
    a05c:	str	x27, [sp, #80]
    a060:	bl	79f0 <memset@plt>
    a064:	ldr	x0, [x22, #8]
    a068:	str	xzr, [x0]
    a06c:	ldr	x19, [x22]
    a070:	cbnz	x19, a0e8 <scols_copy_line@@SMARTCOLS_2.25+0x50c>
    a074:	mov	x20, #0x0                   	// #0
    a078:	cmp	x21, x20
    a07c:	b.ne	a14c <scols_copy_line@@SMARTCOLS_2.25+0x570>  // b.any
    a080:	ldr	x21, [x25, x21, lsl #3]
    a084:	mov	x20, x22
    a088:	cmp	x21, #0x0
    a08c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
    a090:	b.ne	a170 <scols_copy_line@@SMARTCOLS_2.25+0x594>  // b.any
    a094:	cmp	x21, #0x0
    a098:	csel	x19, x19, x21, eq  // eq = none
    a09c:	str	x19, [x20]
    a0a0:	ldr	x1, [x20]
    a0a4:	mov	x2, x24
    a0a8:	mov	x0, x1
    a0ac:	blr	x23
    a0b0:	mov	x0, x20
    a0b4:	ldr	x20, [x20]
    a0b8:	str	x0, [x20, #8]
    a0bc:	ldr	x0, [x20]
    a0c0:	cbnz	x0, a0a0 <scols_copy_line@@SMARTCOLS_2.25+0x4c4>
    a0c4:	ldp	x23, x24, [sp, #48]
    a0c8:	ldp	x25, x26, [sp, #64]
    a0cc:	ldr	x27, [sp, #80]
    a0d0:	str	x22, [x20]
    a0d4:	str	x20, [x22, #8]
    a0d8:	ldp	x19, x20, [sp, #16]
    a0dc:	ldp	x21, x22, [sp, #32]
    a0e0:	ldp	x29, x30, [sp], #272
    a0e4:	ret
    a0e8:	mov	x26, x25
    a0ec:	mov	x20, #0x0                   	// #0
    a0f0:	ldr	x27, [x19]
    a0f4:	str	xzr, [x19]
    a0f8:	ldr	x2, [x26]
    a0fc:	cbnz	x2, a124 <scols_copy_line@@SMARTCOLS_2.25+0x548>
    a100:	cmp	x20, x21
    a104:	b.ls	a118 <scols_copy_line@@SMARTCOLS_2.25+0x53c>  // b.plast
    a108:	cmp	x20, #0x14
    a10c:	b.ne	a144 <scols_copy_line@@SMARTCOLS_2.25+0x568>  // b.any
    a110:	mov	x21, #0x13                  	// #19
    a114:	mov	x20, x21
    a118:	str	x19, [x25, x20, lsl #3]
    a11c:	mov	x19, x27
    a120:	b	a070 <scols_copy_line@@SMARTCOLS_2.25+0x494>
    a124:	mov	x3, x19
    a128:	mov	x1, x24
    a12c:	mov	x0, x23
    a130:	add	x20, x20, #0x1
    a134:	bl	9ce0 <scols_copy_line@@SMARTCOLS_2.25+0x104>
    a138:	mov	x19, x0
    a13c:	str	xzr, [x26], #8
    a140:	b	a0f8 <scols_copy_line@@SMARTCOLS_2.25+0x51c>
    a144:	mov	x21, x20
    a148:	b	a118 <scols_copy_line@@SMARTCOLS_2.25+0x53c>
    a14c:	ldr	x2, [x25, x20, lsl #3]
    a150:	cbz	x2, a168 <scols_copy_line@@SMARTCOLS_2.25+0x58c>
    a154:	mov	x3, x19
    a158:	mov	x1, x24
    a15c:	mov	x0, x23
    a160:	bl	9ce0 <scols_copy_line@@SMARTCOLS_2.25+0x104>
    a164:	mov	x19, x0
    a168:	add	x20, x20, #0x1
    a16c:	b	a078 <scols_copy_line@@SMARTCOLS_2.25+0x49c>
    a170:	mov	x2, x24
    a174:	mov	x1, x19
    a178:	mov	x0, x21
    a17c:	blr	x23
    a180:	cmp	w0, #0x0
    a184:	b.gt	a19c <scols_copy_line@@SMARTCOLS_2.25+0x5c0>
    a188:	str	x21, [x20]
    a18c:	str	x20, [x21, #8]
    a190:	ldr	x21, [x21]
    a194:	ldr	x20, [x20]
    a198:	b	a088 <scols_copy_line@@SMARTCOLS_2.25+0x4ac>
    a19c:	str	x19, [x20]
    a1a0:	str	x20, [x19, #8]
    a1a4:	ldr	x19, [x19]
    a1a8:	b	a194 <scols_copy_line@@SMARTCOLS_2.25+0x5b8>
    a1ac:	stp	x29, x30, [sp, #-32]!
    a1b0:	mov	x29, sp
    a1b4:	stp	x19, x20, [sp, #16]
    a1b8:	cbz	x1, a1e4 <scols_copy_line@@SMARTCOLS_2.25+0x608>
    a1bc:	ldp	x4, x3, [x0, #48]
    a1c0:	str	x3, [x4, #8]
    a1c4:	add	x2, x0, #0x30
    a1c8:	str	x4, [x3]
    a1cc:	mov	x3, x1
    a1d0:	str	x2, [x0, #48]
    a1d4:	ldr	x4, [x3, #48]!
    a1d8:	str	x2, [x4, #8]
    a1dc:	stp	x4, x3, [x0, #48]
    a1e0:	str	x2, [x1, #48]
    a1e4:	ldr	x19, [x0, #64]
    a1e8:	add	x20, x0, #0x40
    a1ec:	cmp	x20, x19
    a1f0:	b.eq	a208 <scols_copy_line@@SMARTCOLS_2.25+0x62c>  // b.none
    a1f4:	mov	x1, x0
    a1f8:	sub	x0, x19, #0x50
    a1fc:	bl	a1ac <scols_copy_line@@SMARTCOLS_2.25+0x5d0>
    a200:	ldr	x19, [x19]
    a204:	b	a1ec <scols_copy_line@@SMARTCOLS_2.25+0x610>
    a208:	ldp	x19, x20, [sp, #16]
    a20c:	ldp	x29, x30, [sp], #32
    a210:	ret
    a214:	stp	x29, x30, [sp, #-48]!
    a218:	mov	x29, sp
    a21c:	stp	x21, x22, [sp, #32]
    a220:	add	x22, x0, #0x40
    a224:	ldr	x21, [x0, #64]
    a228:	stp	x19, x20, [sp, #16]
    a22c:	mov	x19, x0
    a230:	mov	x20, x1
    a234:	cmp	x22, x21
    a238:	b.eq	a274 <scols_copy_line@@SMARTCOLS_2.25+0x698>  // b.none
    a23c:	sub	x0, x21, #0x50
    a240:	mov	x1, x20
    a244:	bl	a214 <scols_copy_line@@SMARTCOLS_2.25+0x638>
    a248:	ldr	x21, [x21]
    a24c:	cmp	x22, x21
    a250:	b.ne	a23c <scols_copy_line@@SMARTCOLS_2.25+0x660>  // b.any
    a254:	ldr	x0, [x19, #64]
    a258:	cmp	x22, x0
    a25c:	b.eq	a274 <scols_copy_line@@SMARTCOLS_2.25+0x698>  // b.none
    a260:	adrp	x1, 9000 <scols_copy_column@@SMARTCOLS_2.25+0x54>
    a264:	mov	x2, x20
    a268:	add	x1, x1, #0xf58
    a26c:	mov	x0, x22
    a270:	bl	a024 <scols_copy_line@@SMARTCOLS_2.25+0x448>
    a274:	ldr	x0, [x19, #128]
    a278:	cbz	x0, a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x6e4>
    a27c:	ldr	x2, [x0, #16]
    a280:	add	x1, x19, #0x60
    a284:	cmp	x2, x1
    a288:	b.ne	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x6e4>  // b.any
    a28c:	ldr	x21, [x0, #32]
    a290:	ldr	x0, [x19, #128]
    a294:	add	x1, x0, #0x20
    a298:	cmp	x21, x1
    a29c:	b.ne	a2d4 <scols_copy_line@@SMARTCOLS_2.25+0x6f8>  // b.any
    a2a0:	ldr	x0, [x0, #32]
    a2a4:	cmp	x21, x0
    a2a8:	b.eq	a2c0 <scols_copy_line@@SMARTCOLS_2.25+0x6e4>  // b.none
    a2ac:	adrp	x1, 9000 <scols_copy_column@@SMARTCOLS_2.25+0x54>
    a2b0:	mov	x2, x20
    a2b4:	add	x1, x1, #0xf58
    a2b8:	mov	x0, x21
    a2bc:	bl	a024 <scols_copy_line@@SMARTCOLS_2.25+0x448>
    a2c0:	mov	w0, #0x0                   	// #0
    a2c4:	ldp	x19, x20, [sp, #16]
    a2c8:	ldp	x21, x22, [sp, #32]
    a2cc:	ldp	x29, x30, [sp], #48
    a2d0:	ret
    a2d4:	sub	x0, x21, #0x50
    a2d8:	mov	x1, x20
    a2dc:	bl	a214 <scols_copy_line@@SMARTCOLS_2.25+0x638>
    a2e0:	ldr	x21, [x21]
    a2e4:	b	a290 <scols_copy_line@@SMARTCOLS_2.25+0x6b4>
    a2e8:	stp	x29, x30, [sp, #-64]!
    a2ec:	mov	x29, sp
    a2f0:	str	x19, [sp, #16]
    a2f4:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a2f8:	add	x0, sp, #0x40
    a2fc:	stp	x0, x0, [sp, #32]
    a300:	ldr	x19, [x19, #4016]
    a304:	str	x0, [sp, #48]
    a308:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a30c:	add	x0, x0, #0x298
    a310:	stp	wzr, wzr, [sp, #56]
    a314:	ldr	x1, [x19]
    a318:	bl	74e0 <fputs@plt>
    a31c:	ldr	x1, [x19]
    a320:	mov	w0, #0xa                   	// #10
    a324:	bl	76e0 <fputc@plt>
    a328:	ldr	x19, [sp, #16]
    a32c:	ldp	x29, x30, [sp], #64
    a330:	ret

000000000000a334 <scols_new_table@@SMARTCOLS_2.25>:
    a334:	stp	x29, x30, [sp, #-64]!
    a338:	mov	x1, #0x100                 	// #256
    a33c:	mov	x0, #0x1                   	// #1
    a340:	mov	x29, sp
    a344:	stp	x19, x20, [sp, #16]
    a348:	str	x21, [sp, #32]
    a34c:	bl	7a70 <calloc@plt>
    a350:	mov	x19, x0
    a354:	cbz	x0, a4b8 <scols_new_table@@SMARTCOLS_2.25+0x184>
    a358:	mov	w0, #0x1                   	// #1
    a35c:	str	w0, [x19]
    a360:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a364:	add	x1, sp, #0x3c
    a368:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a36c:	ldr	x0, [x0, #4032]
    a370:	ldr	x0, [x0]
    a374:	str	x0, [x19, #72]
    a378:	add	x0, sp, #0x38
    a37c:	bl	1905c <scols_init_debug@@SMARTCOLS_2.25+0x6a70>
    a380:	ldr	w0, [sp, #56]
    a384:	mov	w1, #0x50                  	// #80
    a388:	cmp	w0, #0x0
    a38c:	csel	w0, w0, w1, gt
    a390:	mov	w1, #0x18                  	// #24
    a394:	sxtw	x0, w0
    a398:	str	x0, [x19, #40]
    a39c:	ldr	w0, [sp, #60]
    a3a0:	cmp	w0, #0x0
    a3a4:	csel	w0, w0, w1, gt
    a3a8:	sxtw	x0, w0
    a3ac:	str	x0, [x19, #48]
    a3b0:	add	x0, x19, #0x70
    a3b4:	stp	x0, x0, [x19, #112]
    a3b8:	add	x0, x19, #0x60
    a3bc:	stp	x0, x0, [x19, #96]
    a3c0:	add	x0, x19, #0x80
    a3c4:	stp	x0, x0, [x19, #128]
    a3c8:	ldr	x0, [x20, #4024]
    a3cc:	ldr	w0, [x0]
    a3d0:	tbz	w0, #4, a418 <scols_new_table@@SMARTCOLS_2.25+0xe4>
    a3d4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a3d8:	ldr	x0, [x0, #4016]
    a3dc:	ldr	x21, [x0]
    a3e0:	bl	7840 <getpid@plt>
    a3e4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a3e8:	mov	w2, w0
    a3ec:	add	x4, x4, #0x2a0
    a3f0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a3f4:	add	x3, x3, #0x1e2
    a3f8:	mov	x0, x21
    a3fc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a400:	add	x1, x1, #0x1ef
    a404:	bl	8340 <fprintf@plt>
    a408:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a40c:	mov	x0, x19
    a410:	add	x1, x1, #0x203
    a414:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    a418:	ldr	x0, [x20, #4024]
    a41c:	ldr	w0, [x0]
    a420:	tbz	w0, #1, a4b8 <scols_new_table@@SMARTCOLS_2.25+0x184>
    a424:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a428:	add	x0, x0, #0x2a4
    a42c:	bl	8240 <getenv@plt>
    a430:	mov	x21, x0
    a434:	cbz	x0, a4b8 <scols_new_table@@SMARTCOLS_2.25+0x184>
    a438:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    a43c:	add	x1, x1, #0xf03
    a440:	bl	7ce0 <strcmp@plt>
    a444:	cbz	w0, a45c <scols_new_table@@SMARTCOLS_2.25+0x128>
    a448:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a44c:	mov	x0, x21
    a450:	add	x1, x1, #0x8f9
    a454:	bl	7ce0 <strcmp@plt>
    a458:	cbnz	w0, a4b8 <scols_new_table@@SMARTCOLS_2.25+0x184>
    a45c:	ldr	x20, [x20, #4024]
    a460:	ldr	w0, [x20]
    a464:	tbz	w0, #1, a4ac <scols_new_table@@SMARTCOLS_2.25+0x178>
    a468:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a46c:	ldr	x0, [x0, #4016]
    a470:	ldr	x20, [x0]
    a474:	bl	7840 <getpid@plt>
    a478:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a47c:	mov	w2, w0
    a480:	add	x4, x4, #0x2bf
    a484:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a488:	add	x3, x3, #0x1e2
    a48c:	mov	x0, x20
    a490:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a494:	add	x1, x1, #0x1ef
    a498:	bl	8340 <fprintf@plt>
    a49c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a4a0:	mov	x0, x19
    a4a4:	add	x1, x1, #0x2c4
    a4a8:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    a4ac:	ldrb	w0, [x19, #248]
    a4b0:	orr	w0, w0, #0x8
    a4b4:	strb	w0, [x19, #248]
    a4b8:	mov	x0, x19
    a4bc:	ldp	x19, x20, [sp, #16]
    a4c0:	ldr	x21, [sp, #32]
    a4c4:	ldp	x29, x30, [sp], #64
    a4c8:	ret

000000000000a4cc <scols_ref_table@@SMARTCOLS_2.25>:
    a4cc:	cbz	x0, a4dc <scols_ref_table@@SMARTCOLS_2.25+0x10>
    a4d0:	ldr	w1, [x0]
    a4d4:	add	w1, w1, #0x1
    a4d8:	str	w1, [x0]
    a4dc:	ret
    a4e0:	cmp	x0, #0x0
    a4e4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    a4e8:	b.eq	a544 <scols_ref_table@@SMARTCOLS_2.25+0x78>  // b.none
    a4ec:	cbz	x2, a544 <scols_ref_table@@SMARTCOLS_2.25+0x78>
    a4f0:	ldr	x3, [x1, #8]
    a4f4:	str	xzr, [x2]
    a4f8:	cbnz	x3, a514 <scols_ref_table@@SMARTCOLS_2.25+0x48>
    a4fc:	ldp	x3, x4, [x0, #128]
    a500:	add	x0, x0, #0x80
    a504:	ldr	w5, [x1, #16]
    a508:	cmp	w5, #0x0
    a50c:	csel	x3, x3, x4, eq  // eq = none
    a510:	stp	x3, x0, [x1]
    a514:	ldp	x0, x3, [x1]
    a518:	cmp	x0, x3
    a51c:	b.eq	a54c <scols_ref_table@@SMARTCOLS_2.25+0x80>  // b.none
    a520:	sub	x3, x0, #0x30
    a524:	str	x3, [x2]
    a528:	ldp	x2, x0, [x0]
    a52c:	ldr	w3, [x1, #16]
    a530:	cmp	w3, #0x0
    a534:	csel	x2, x2, x0, eq  // eq = none
    a538:	mov	w0, #0x0                   	// #0
    a53c:	str	x2, [x1]
    a540:	ret
    a544:	mov	w0, #0xffffffea            	// #-22
    a548:	b	a540 <scols_ref_table@@SMARTCOLS_2.25+0x74>
    a54c:	mov	w0, #0x1                   	// #1
    a550:	b	a540 <scols_ref_table@@SMARTCOLS_2.25+0x74>

000000000000a554 <scols_table_set_name@@SMARTCOLS_2.27>:
    a554:	mov	x2, x1
    a558:	mov	x1, #0x8                   	// #8
    a55c:	b	9e34 <scols_copy_line@@SMARTCOLS_2.25+0x258>

000000000000a560 <scols_table_get_name@@SMARTCOLS_2.29>:
    a560:	ldr	x0, [x0, #8]
    a564:	ret

000000000000a568 <scols_table_get_title@@SMARTCOLS_2.28>:
    a568:	add	x0, x0, #0xb8
    a56c:	ret

000000000000a570 <scols_table_remove_column@@SMARTCOLS_2.25>:
    a570:	cmp	x0, #0x0
    a574:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    a578:	b.eq	a64c <scols_table_remove_column@@SMARTCOLS_2.25+0xdc>  // b.none
    a57c:	stp	x29, x30, [sp, #-48]!
    a580:	mov	x29, sp
    a584:	stp	x19, x20, [sp, #16]
    a588:	mov	x20, x0
    a58c:	mov	x19, x1
    a590:	add	x0, x0, #0x70
    a594:	ldr	x1, [x20, #112]
    a598:	str	x21, [sp, #32]
    a59c:	cmp	x1, x0
    a5a0:	b.ne	a654 <scols_table_remove_column@@SMARTCOLS_2.25+0xe4>  // b.any
    a5a4:	ldr	w0, [x19, #80]
    a5a8:	tbz	w0, #1, a5b8 <scols_table_remove_column@@SMARTCOLS_2.25+0x48>
    a5ac:	ldr	x0, [x20, #24]
    a5b0:	sub	x0, x0, #0x1
    a5b4:	str	x0, [x20, #24]
    a5b8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a5bc:	ldr	x0, [x0, #4024]
    a5c0:	ldr	w0, [x0]
    a5c4:	tbz	w0, #4, a60c <scols_table_remove_column@@SMARTCOLS_2.25+0x9c>
    a5c8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a5cc:	ldr	x0, [x0, #4016]
    a5d0:	ldr	x21, [x0]
    a5d4:	bl	7840 <getpid@plt>
    a5d8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a5dc:	mov	w2, w0
    a5e0:	add	x4, x4, #0x2a0
    a5e4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a5e8:	add	x3, x3, #0x1e2
    a5ec:	mov	x0, x21
    a5f0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a5f4:	add	x1, x1, #0x1ef
    a5f8:	bl	8340 <fprintf@plt>
    a5fc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a600:	mov	x0, x20
    a604:	add	x1, x1, #0x2da
    a608:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    a60c:	ldp	x2, x1, [x19, #200]
    a610:	str	x1, [x2, #8]
    a614:	add	x0, x19, #0xc8
    a618:	str	x2, [x1]
    a61c:	stp	x0, x0, [x19, #200]
    a620:	ldr	x0, [x20, #16]
    a624:	sub	x0, x0, #0x1
    a628:	str	x0, [x20, #16]
    a62c:	str	xzr, [x19, #216]
    a630:	mov	x0, x19
    a634:	bl	82c0 <scols_unref_column@plt>
    a638:	mov	w0, #0x0                   	// #0
    a63c:	ldp	x19, x20, [sp, #16]
    a640:	ldr	x21, [sp, #32]
    a644:	ldp	x29, x30, [sp], #48
    a648:	ret
    a64c:	mov	w0, #0xffffffea            	// #-22
    a650:	ret
    a654:	mov	w0, #0xffffffea            	// #-22
    a658:	b	a63c <scols_table_remove_column@@SMARTCOLS_2.25+0xcc>

000000000000a65c <scols_table_remove_columns@@SMARTCOLS_2.25>:
    a65c:	cbz	x0, a704 <scols_table_remove_columns@@SMARTCOLS_2.25+0xa8>
    a660:	stp	x29, x30, [sp, #-32]!
    a664:	mov	x29, sp
    a668:	stp	x19, x20, [sp, #16]
    a66c:	mov	x19, x0
    a670:	add	x0, x0, #0x70
    a674:	ldr	x1, [x19, #112]
    a678:	cmp	x1, x0
    a67c:	b.ne	a70c <scols_table_remove_columns@@SMARTCOLS_2.25+0xb0>  // b.any
    a680:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a684:	ldr	x0, [x0, #4024]
    a688:	ldr	w0, [x0]
    a68c:	tbz	w0, #4, a6d4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x78>
    a690:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a694:	ldr	x0, [x0, #4016]
    a698:	ldr	x20, [x0]
    a69c:	bl	7840 <getpid@plt>
    a6a0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a6a4:	mov	w2, w0
    a6a8:	add	x4, x4, #0x2a0
    a6ac:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a6b0:	add	x3, x3, #0x1e2
    a6b4:	mov	x0, x20
    a6b8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a6bc:	add	x1, x1, #0x1ef
    a6c0:	bl	8340 <fprintf@plt>
    a6c4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a6c8:	mov	x0, x19
    a6cc:	add	x1, x1, #0x2e8
    a6d0:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    a6d4:	add	x20, x19, #0x60
    a6d8:	ldr	x1, [x19, #96]
    a6dc:	cmp	x1, x20
    a6e0:	b.ne	a6f4 <scols_table_remove_columns@@SMARTCOLS_2.25+0x98>  // b.any
    a6e4:	mov	w0, #0x0                   	// #0
    a6e8:	ldp	x19, x20, [sp, #16]
    a6ec:	ldp	x29, x30, [sp], #32
    a6f0:	ret
    a6f4:	sub	x1, x1, #0xc8
    a6f8:	mov	x0, x19
    a6fc:	bl	83b0 <scols_table_remove_column@plt>
    a700:	b	a6d8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x7c>
    a704:	mov	w0, #0xffffffea            	// #-22
    a708:	ret
    a70c:	mov	w0, #0xffffffea            	// #-22
    a710:	b	a6e8 <scols_table_remove_columns@@SMARTCOLS_2.25+0x8c>

000000000000a714 <scols_table_next_column@@SMARTCOLS_2.25>:
    a714:	cmp	x0, #0x0
    a718:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    a71c:	b.eq	a778 <scols_table_next_column@@SMARTCOLS_2.25+0x64>  // b.none
    a720:	cbz	x2, a778 <scols_table_next_column@@SMARTCOLS_2.25+0x64>
    a724:	ldr	x3, [x1, #8]
    a728:	str	xzr, [x2]
    a72c:	cbnz	x3, a748 <scols_table_next_column@@SMARTCOLS_2.25+0x34>
    a730:	ldp	x3, x4, [x0, #96]
    a734:	add	x0, x0, #0x60
    a738:	ldr	w5, [x1, #16]
    a73c:	cmp	w5, #0x0
    a740:	csel	x3, x3, x4, eq  // eq = none
    a744:	stp	x3, x0, [x1]
    a748:	ldp	x0, x3, [x1]
    a74c:	cmp	x0, x3
    a750:	b.eq	a780 <scols_table_next_column@@SMARTCOLS_2.25+0x6c>  // b.none
    a754:	sub	x3, x0, #0xc8
    a758:	str	x3, [x2]
    a75c:	ldp	x2, x0, [x0]
    a760:	ldr	w3, [x1, #16]
    a764:	cmp	w3, #0x0
    a768:	csel	x2, x2, x0, eq  // eq = none
    a76c:	mov	w0, #0x0                   	// #0
    a770:	str	x2, [x1]
    a774:	ret
    a778:	mov	w0, #0xffffffea            	// #-22
    a77c:	b	a774 <scols_table_next_column@@SMARTCOLS_2.25+0x60>
    a780:	mov	w0, #0x1                   	// #1
    a784:	b	a774 <scols_table_next_column@@SMARTCOLS_2.25+0x60>

000000000000a788 <scols_table_set_columns_iter@@SMARTCOLS_2.35>:
    a788:	cmp	x0, #0x0
    a78c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    a790:	b.eq	a7b8 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>  // b.none
    a794:	cbz	x2, a7b8 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>
    a798:	ldr	x3, [x2, #216]
    a79c:	cmp	x3, x0
    a7a0:	b.ne	a7b8 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x30>  // b.any
    a7a4:	add	x3, x3, #0x60
    a7a8:	add	x2, x2, #0xc8
    a7ac:	mov	w0, #0x0                   	// #0
    a7b0:	stp	x2, x3, [x1]
    a7b4:	ret
    a7b8:	mov	w0, #0xffffffea            	// #-22
    a7bc:	b	a7b4 <scols_table_set_columns_iter@@SMARTCOLS_2.35+0x2c>

000000000000a7c0 <scols_table_get_ncols@@SMARTCOLS_2.25>:
    a7c0:	ldr	x0, [x0, #16]
    a7c4:	ret

000000000000a7c8 <scols_table_get_nlines@@SMARTCOLS_2.25>:
    a7c8:	ldr	x0, [x0, #32]
    a7cc:	ret

000000000000a7d0 <scols_table_set_stream@@SMARTCOLS_2.25>:
    a7d0:	stp	x29, x30, [sp, #-48]!
    a7d4:	mov	x29, sp
    a7d8:	stp	x19, x20, [sp, #16]
    a7dc:	str	x21, [sp, #32]
    a7e0:	cbnz	x0, a808 <scols_table_set_stream@@SMARTCOLS_2.25+0x38>
    a7e4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a7e8:	add	x3, x3, #0x53b
    a7ec:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a7f0:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a7f4:	add	x3, x3, #0x33
    a7f8:	add	x1, x1, #0x27c
    a7fc:	add	x0, x0, #0x2fb
    a800:	mov	w2, #0x219                 	// #537
    a804:	bl	8200 <__assert_fail@plt>
    a808:	mov	x19, x0
    a80c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a810:	mov	x20, x1
    a814:	ldr	x0, [x0, #4024]
    a818:	ldr	w0, [x0]
    a81c:	tbz	w0, #4, a864 <scols_table_set_stream@@SMARTCOLS_2.25+0x94>
    a820:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a824:	ldr	x0, [x0, #4016]
    a828:	ldr	x21, [x0]
    a82c:	bl	7840 <getpid@plt>
    a830:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a834:	mov	w2, w0
    a838:	add	x4, x4, #0x2a0
    a83c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a840:	add	x3, x3, #0x1e2
    a844:	mov	x0, x21
    a848:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a84c:	add	x1, x1, #0x1ef
    a850:	bl	8340 <fprintf@plt>
    a854:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a858:	mov	x0, x19
    a85c:	add	x1, x1, #0x2fe
    a860:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    a864:	ldr	x21, [sp, #32]
    a868:	str	x20, [x19, #72]
    a86c:	mov	w0, #0x0                   	// #0
    a870:	ldp	x19, x20, [sp, #16]
    a874:	ldp	x29, x30, [sp], #48
    a878:	ret

000000000000a87c <scols_table_get_stream@@SMARTCOLS_2.25>:
    a87c:	ldr	x0, [x0, #72]
    a880:	ret

000000000000a884 <scols_table_reduce_termwidth@@SMARTCOLS_2.25>:
    a884:	cbz	x0, a910 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x8c>
    a888:	stp	x29, x30, [sp, #-48]!
    a88c:	mov	x29, sp
    a890:	stp	x19, x20, [sp, #16]
    a894:	mov	x19, x0
    a898:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a89c:	mov	x20, x1
    a8a0:	ldr	x0, [x0, #4024]
    a8a4:	ldr	w0, [x0]
    a8a8:	str	x21, [sp, #32]
    a8ac:	tbz	w0, #4, a8f8 <scols_table_reduce_termwidth@@SMARTCOLS_2.25+0x74>
    a8b0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a8b4:	ldr	x0, [x0, #4016]
    a8b8:	ldr	x21, [x0]
    a8bc:	bl	7840 <getpid@plt>
    a8c0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a8c4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a8c8:	add	x4, x4, #0x2a0
    a8cc:	add	x3, x3, #0x1e2
    a8d0:	mov	w2, w0
    a8d4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a8d8:	mov	x0, x21
    a8dc:	add	x1, x1, #0x1ef
    a8e0:	bl	8340 <fprintf@plt>
    a8e4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    a8e8:	mov	x2, x20
    a8ec:	add	x1, x1, #0x319
    a8f0:	mov	x0, x19
    a8f4:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    a8f8:	ldr	x21, [sp, #32]
    a8fc:	str	x20, [x19, #56]
    a900:	mov	w0, #0x0                   	// #0
    a904:	ldp	x19, x20, [sp, #16]
    a908:	ldp	x29, x30, [sp], #48
    a90c:	ret
    a910:	mov	w0, #0xffffffea            	// #-22
    a914:	ret

000000000000a918 <scols_table_get_column@@SMARTCOLS_2.25>:
    a918:	cbnz	x0, a924 <scols_table_get_column@@SMARTCOLS_2.25+0xc>
    a91c:	mov	x0, #0x0                   	// #0
    a920:	ret
    a924:	stp	x29, x30, [sp, #-80]!
    a928:	mov	x29, sp
    a92c:	stp	x19, x20, [sp, #16]
    a930:	mov	x19, x0
    a934:	mov	x20, x1
    a938:	ldr	x0, [x0, #16]
    a93c:	stp	x21, x22, [sp, #32]
    a940:	cmp	x0, x1
    a944:	b.ls	a970 <scols_table_get_column@@SMARTCOLS_2.25+0x58>  // b.plast
    a948:	add	x22, sp, #0x30
    a94c:	add	x21, sp, #0x38
    a950:	mov	x0, x21
    a954:	mov	w1, #0x0                   	// #0
    a958:	bl	75b0 <scols_reset_iter@plt>
    a95c:	mov	x2, x22
    a960:	mov	x1, x21
    a964:	mov	x0, x19
    a968:	bl	80b0 <scols_table_next_column@plt>
    a96c:	cbz	w0, a984 <scols_table_get_column@@SMARTCOLS_2.25+0x6c>
    a970:	mov	x0, #0x0                   	// #0
    a974:	ldp	x19, x20, [sp, #16]
    a978:	ldp	x21, x22, [sp, #32]
    a97c:	ldp	x29, x30, [sp], #80
    a980:	ret
    a984:	ldr	x0, [sp, #48]
    a988:	ldr	x1, [x0, #8]
    a98c:	cmp	x1, x20
    a990:	b.ne	a95c <scols_table_get_column@@SMARTCOLS_2.25+0x44>  // b.any
    a994:	b	a974 <scols_table_get_column@@SMARTCOLS_2.25+0x5c>

000000000000a998 <scols_table_add_line@@SMARTCOLS_2.25>:
    a998:	cmp	x0, #0x0
    a99c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    a9a0:	b.eq	aa80 <scols_table_add_line@@SMARTCOLS_2.25+0xe8>  // b.none
    a9a4:	stp	x29, x30, [sp, #-48]!
    a9a8:	mov	x29, sp
    a9ac:	stp	x19, x20, [sp, #16]
    a9b0:	mov	x20, x0
    a9b4:	mov	x19, x1
    a9b8:	ldr	x0, [x1, #48]
    a9bc:	stp	x21, x22, [sp, #32]
    a9c0:	add	x21, x1, #0x30
    a9c4:	cmp	x21, x0
    a9c8:	b.ne	aa88 <scols_table_add_line@@SMARTCOLS_2.25+0xf0>  // b.any
    a9cc:	ldr	x0, [x1, #40]
    a9d0:	ldr	x1, [x20, #16]
    a9d4:	cmp	x1, x0
    a9d8:	b.hi	aa64 <scols_table_add_line@@SMARTCOLS_2.25+0xcc>  // b.pmore
    a9dc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a9e0:	ldr	x0, [x0, #4024]
    a9e4:	ldr	w0, [x0]
    a9e8:	tbz	w0, #4, aa30 <scols_table_add_line@@SMARTCOLS_2.25+0x98>
    a9ec:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    a9f0:	ldr	x0, [x0, #4016]
    a9f4:	ldr	x22, [x0]
    a9f8:	bl	7840 <getpid@plt>
    a9fc:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aa00:	mov	w2, w0
    aa04:	add	x4, x4, #0x2a0
    aa08:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aa0c:	add	x3, x3, #0x1e2
    aa10:	mov	x0, x22
    aa14:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aa18:	add	x1, x1, #0x1ef
    aa1c:	bl	8340 <fprintf@plt>
    aa20:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aa24:	mov	x0, x20
    aa28:	add	x1, x1, #0x334
    aa2c:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    aa30:	ldr	x0, [x20, #120]
    aa34:	str	x21, [x20, #120]
    aa38:	add	x1, x20, #0x70
    aa3c:	stp	x1, x0, [x19, #48]
    aa40:	str	x21, [x0]
    aa44:	ldr	x0, [x20, #32]
    aa48:	add	x1, x0, #0x1
    aa4c:	str	x1, [x20, #32]
    aa50:	str	x0, [x19, #8]
    aa54:	mov	x0, x19
    aa58:	bl	7e50 <scols_ref_line@plt>
    aa5c:	mov	w0, #0x0                   	// #0
    aa60:	b	aa70 <scols_table_add_line@@SMARTCOLS_2.25+0xd8>
    aa64:	mov	x0, x19
    aa68:	bl	77f0 <scols_line_alloc_cells@plt>
    aa6c:	cbz	w0, a9dc <scols_table_add_line@@SMARTCOLS_2.25+0x44>
    aa70:	ldp	x19, x20, [sp, #16]
    aa74:	ldp	x21, x22, [sp, #32]
    aa78:	ldp	x29, x30, [sp], #48
    aa7c:	ret
    aa80:	mov	w0, #0xffffffea            	// #-22
    aa84:	ret
    aa88:	mov	w0, #0xffffffea            	// #-22
    aa8c:	b	aa70 <scols_table_add_line@@SMARTCOLS_2.25+0xd8>

000000000000aa90 <scols_table_remove_line@@SMARTCOLS_2.25>:
    aa90:	cmp	x0, #0x0
    aa94:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    aa98:	b.eq	ab44 <scols_table_remove_line@@SMARTCOLS_2.25+0xb4>  // b.none
    aa9c:	stp	x29, x30, [sp, #-48]!
    aaa0:	mov	x29, sp
    aaa4:	stp	x19, x20, [sp, #16]
    aaa8:	mov	x20, x0
    aaac:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    aab0:	mov	x19, x1
    aab4:	ldr	x0, [x0, #4024]
    aab8:	ldr	w0, [x0]
    aabc:	str	x21, [sp, #32]
    aac0:	tbz	w0, #4, ab08 <scols_table_remove_line@@SMARTCOLS_2.25+0x78>
    aac4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    aac8:	ldr	x0, [x0, #4016]
    aacc:	ldr	x21, [x0]
    aad0:	bl	7840 <getpid@plt>
    aad4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aad8:	mov	w2, w0
    aadc:	add	x4, x4, #0x2a0
    aae0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aae4:	add	x3, x3, #0x1e2
    aae8:	mov	x0, x21
    aaec:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aaf0:	add	x1, x1, #0x1ef
    aaf4:	bl	8340 <fprintf@plt>
    aaf8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aafc:	mov	x0, x20
    ab00:	add	x1, x1, #0x33d
    ab04:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    ab08:	ldp	x2, x1, [x19, #48]
    ab0c:	str	x1, [x2, #8]
    ab10:	add	x0, x19, #0x30
    ab14:	str	x2, [x1]
    ab18:	stp	x0, x0, [x19, #48]
    ab1c:	ldr	x0, [x20, #32]
    ab20:	sub	x0, x0, #0x1
    ab24:	str	x0, [x20, #32]
    ab28:	mov	x0, x19
    ab2c:	bl	7aa0 <scols_unref_line@plt>
    ab30:	mov	w0, #0x0                   	// #0
    ab34:	ldp	x19, x20, [sp, #16]
    ab38:	ldr	x21, [sp, #32]
    ab3c:	ldp	x29, x30, [sp], #48
    ab40:	ret
    ab44:	mov	w0, #0xffffffea            	// #-22
    ab48:	ret

000000000000ab4c <scols_table_remove_lines@@SMARTCOLS_2.25>:
    ab4c:	cbz	x0, abfc <scols_table_remove_lines@@SMARTCOLS_2.25+0xb0>
    ab50:	stp	x29, x30, [sp, #-48]!
    ab54:	mov	x29, sp
    ab58:	stp	x19, x20, [sp, #16]
    ab5c:	mov	x19, x0
    ab60:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ab64:	ldr	x0, [x0, #4024]
    ab68:	ldr	w0, [x0]
    ab6c:	str	x21, [sp, #32]
    ab70:	tbz	w0, #4, abb8 <scols_table_remove_lines@@SMARTCOLS_2.25+0x6c>
    ab74:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ab78:	ldr	x0, [x0, #4016]
    ab7c:	ldr	x20, [x0]
    ab80:	bl	7840 <getpid@plt>
    ab84:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ab88:	mov	w2, w0
    ab8c:	add	x4, x4, #0x2a0
    ab90:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ab94:	add	x3, x3, #0x1e2
    ab98:	mov	x0, x20
    ab9c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    aba0:	add	x1, x1, #0x1ef
    aba4:	bl	8340 <fprintf@plt>
    aba8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    abac:	mov	x0, x19
    abb0:	add	x1, x1, #0x349
    abb4:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    abb8:	add	x21, x19, #0x70
    abbc:	ldr	x20, [x19, #112]
    abc0:	cmp	x20, x21
    abc4:	b.ne	abd8 <scols_table_remove_lines@@SMARTCOLS_2.25+0x8c>  // b.any
    abc8:	ldp	x19, x20, [sp, #16]
    abcc:	ldr	x21, [sp, #32]
    abd0:	ldp	x29, x30, [sp], #48
    abd4:	ret
    abd8:	ldr	x0, [x20, #64]
    abdc:	sub	x20, x20, #0x30
    abe0:	cbz	x0, abec <scols_table_remove_lines@@SMARTCOLS_2.25+0xa0>
    abe4:	mov	x1, x20
    abe8:	bl	7ed0 <scols_line_remove_child@plt>
    abec:	mov	x1, x20
    abf0:	mov	x0, x19
    abf4:	bl	7480 <scols_table_remove_line@plt>
    abf8:	b	abbc <scols_table_remove_lines@@SMARTCOLS_2.25+0x70>
    abfc:	ret

000000000000ac00 <scols_unref_table@@SMARTCOLS_2.25>:
    ac00:	cbz	x0, ad64 <scols_unref_table@@SMARTCOLS_2.25+0x164>
    ac04:	stp	x29, x30, [sp, #-48]!
    ac08:	mov	x29, sp
    ac0c:	stp	x19, x20, [sp, #16]
    ac10:	mov	x19, x0
    ac14:	ldr	w0, [x0]
    ac18:	stp	x21, x22, [sp, #32]
    ac1c:	sub	w0, w0, #0x1
    ac20:	str	w0, [x19]
    ac24:	cmp	w0, #0x0
    ac28:	b.gt	ad54 <scols_unref_table@@SMARTCOLS_2.25+0x154>
    ac2c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ac30:	mov	x21, x0
    ac34:	ldr	x1, [x0, #4024]
    ac38:	ldr	w1, [x1]
    ac3c:	tbz	w1, #4, ac84 <scols_unref_table@@SMARTCOLS_2.25+0x84>
    ac40:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ac44:	ldr	x1, [x1, #4016]
    ac48:	ldr	x20, [x1]
    ac4c:	bl	7840 <getpid@plt>
    ac50:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ac54:	mov	w2, w0
    ac58:	add	x4, x4, #0x2a0
    ac5c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ac60:	add	x3, x3, #0x1e2
    ac64:	mov	x0, x20
    ac68:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ac6c:	add	x1, x1, #0x1ef
    ac70:	bl	8340 <fprintf@plt>
    ac74:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ac78:	mov	x0, x19
    ac7c:	add	x1, x1, #0x35a
    ac80:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    ac84:	add	x22, x19, #0x80
    ac88:	ldr	x20, [x19, #128]
    ac8c:	cmp	x20, x22
    ac90:	b.ne	ad34 <scols_unref_table@@SMARTCOLS_2.25+0x134>  // b.any
    ac94:	mov	x0, x19
    ac98:	bl	7ff0 <scols_table_remove_lines@plt>
    ac9c:	mov	x0, x19
    aca0:	bl	7c90 <scols_table_remove_columns@plt>
    aca4:	ldr	x0, [x19, #176]
    aca8:	bl	7520 <scols_unref_symbols@plt>
    acac:	add	x0, x19, #0xb8
    acb0:	bl	7e30 <scols_reset_cell@plt>
    acb4:	ldr	x0, [x19, #144]
    acb8:	bl	7d80 <free@plt>
    acbc:	ldr	x0, [x19, #88]
    acc0:	bl	7d80 <free@plt>
    acc4:	ldr	x0, [x19, #80]
    acc8:	bl	7d80 <free@plt>
    accc:	ldr	x0, [x19, #8]
    acd0:	bl	7d80 <free@plt>
    acd4:	mov	x0, x19
    acd8:	bl	7d80 <free@plt>
    acdc:	ldr	x0, [x21, #4024]
    ace0:	ldr	w0, [x0]
    ace4:	tbz	w0, #4, ad54 <scols_unref_table@@SMARTCOLS_2.25+0x154>
    ace8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    acec:	ldr	x0, [x0, #4016]
    acf0:	ldr	x19, [x0]
    acf4:	bl	7840 <getpid@plt>
    acf8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    acfc:	mov	w2, w0
    ad00:	add	x4, x4, #0x2a0
    ad04:	mov	x0, x19
    ad08:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ad0c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ad10:	add	x3, x3, #0x1e2
    ad14:	add	x1, x1, #0x1ef
    ad18:	bl	8340 <fprintf@plt>
    ad1c:	ldp	x19, x20, [sp, #16]
    ad20:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ad24:	ldp	x21, x22, [sp, #32]
    ad28:	add	x0, x0, #0x298
    ad2c:	ldp	x29, x30, [sp], #48
    ad30:	b	a2e8 <scols_copy_line@@SMARTCOLS_2.25+0x70c>
    ad34:	sub	x20, x20, #0x30
    ad38:	mov	x0, x20
    ad3c:	bl	11418 <scols_get_library_version@@SMARTCOLS_2.25+0x1e78>
    ad40:	mov	x0, x20
    ad44:	bl	11594 <scols_get_library_version@@SMARTCOLS_2.25+0x1ff4>
    ad48:	mov	x0, x20
    ad4c:	bl	114e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1f44>
    ad50:	b	ac88 <scols_unref_table@@SMARTCOLS_2.25+0x88>
    ad54:	ldp	x19, x20, [sp, #16]
    ad58:	ldp	x21, x22, [sp, #32]
    ad5c:	ldp	x29, x30, [sp], #48
    ad60:	ret
    ad64:	ret

000000000000ad68 <scols_table_next_line@@SMARTCOLS_2.25>:
    ad68:	cmp	x0, #0x0
    ad6c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    ad70:	b.eq	adcc <scols_table_next_line@@SMARTCOLS_2.25+0x64>  // b.none
    ad74:	cbz	x2, adcc <scols_table_next_line@@SMARTCOLS_2.25+0x64>
    ad78:	ldr	x3, [x1, #8]
    ad7c:	str	xzr, [x2]
    ad80:	cbnz	x3, ad9c <scols_table_next_line@@SMARTCOLS_2.25+0x34>
    ad84:	ldp	x3, x4, [x0, #112]
    ad88:	add	x0, x0, #0x70
    ad8c:	ldr	w5, [x1, #16]
    ad90:	cmp	w5, #0x0
    ad94:	csel	x3, x3, x4, eq  // eq = none
    ad98:	stp	x3, x0, [x1]
    ad9c:	ldp	x0, x3, [x1]
    ada0:	cmp	x0, x3
    ada4:	b.eq	add4 <scols_table_next_line@@SMARTCOLS_2.25+0x6c>  // b.none
    ada8:	sub	x3, x0, #0x30
    adac:	str	x3, [x2]
    adb0:	ldp	x2, x0, [x0]
    adb4:	ldr	w3, [x1, #16]
    adb8:	cmp	w3, #0x0
    adbc:	csel	x2, x2, x0, eq  // eq = none
    adc0:	mov	w0, #0x0                   	// #0
    adc4:	str	x2, [x1]
    adc8:	ret
    adcc:	mov	w0, #0xffffffea            	// #-22
    add0:	b	adc8 <scols_table_next_line@@SMARTCOLS_2.25+0x60>
    add4:	mov	w0, #0x1                   	// #1
    add8:	b	adc8 <scols_table_next_line@@SMARTCOLS_2.25+0x60>

000000000000addc <scols_table_add_column@@SMARTCOLS_2.25>:
    addc:	cmp	x0, #0x0
    ade0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    ade4:	b.eq	af10 <scols_table_add_column@@SMARTCOLS_2.25+0x134>  // b.none
    ade8:	stp	x29, x30, [sp, #-80]!
    adec:	mov	x29, sp
    adf0:	stp	x19, x20, [sp, #16]
    adf4:	mov	x19, x0
    adf8:	mov	x20, x1
    adfc:	ldr	x0, [x1, #216]
    ae00:	stp	x21, x22, [sp, #32]
    ae04:	cbnz	x0, af18 <scols_table_add_column@@SMARTCOLS_2.25+0x13c>
    ae08:	ldr	x0, [x1, #200]
    ae0c:	add	x21, x1, #0xc8
    ae10:	cmp	x21, x0
    ae14:	b.ne	af18 <scols_table_add_column@@SMARTCOLS_2.25+0x13c>  // b.any
    ae18:	ldr	w0, [x1, #80]
    ae1c:	tbz	w0, #1, ae2c <scols_table_add_column@@SMARTCOLS_2.25+0x50>
    ae20:	ldr	x0, [x19, #24]
    ae24:	add	x0, x0, #0x1
    ae28:	str	x0, [x19, #24]
    ae2c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ae30:	ldr	x0, [x0, #4024]
    ae34:	ldr	w0, [x0]
    ae38:	tbz	w0, #4, ae80 <scols_table_add_column@@SMARTCOLS_2.25+0xa4>
    ae3c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ae40:	ldr	x0, [x0, #4016]
    ae44:	ldr	x22, [x0]
    ae48:	bl	7840 <getpid@plt>
    ae4c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ae50:	mov	w2, w0
    ae54:	add	x4, x4, #0x2a0
    ae58:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ae5c:	add	x3, x3, #0x1e2
    ae60:	mov	x0, x22
    ae64:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ae68:	add	x1, x1, #0x1ef
    ae6c:	bl	8340 <fprintf@plt>
    ae70:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ae74:	mov	x0, x19
    ae78:	add	x1, x1, #0x365
    ae7c:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    ae80:	ldr	x0, [x19, #104]
    ae84:	str	x21, [x19, #104]
    ae88:	add	x1, x19, #0x60
    ae8c:	stp	x1, x0, [x20, #200]
    ae90:	str	x21, [x0]
    ae94:	ldr	x0, [x19, #16]
    ae98:	add	x1, x0, #0x1
    ae9c:	str	x1, [x19, #16]
    aea0:	str	x0, [x20, #8]
    aea4:	mov	x0, x20
    aea8:	str	x19, [x20, #216]
    aeac:	bl	82a0 <scols_ref_column@plt>
    aeb0:	ldr	x1, [x19, #112]
    aeb4:	add	x0, x19, #0x70
    aeb8:	cmp	x1, x0
    aebc:	b.ne	aed4 <scols_table_add_column@@SMARTCOLS_2.25+0xf8>  // b.any
    aec0:	mov	w0, #0x0                   	// #0
    aec4:	ldp	x19, x20, [sp, #16]
    aec8:	ldp	x21, x22, [sp, #32]
    aecc:	ldp	x29, x30, [sp], #80
    aed0:	ret
    aed4:	add	x21, sp, #0x30
    aed8:	add	x20, sp, #0x38
    aedc:	mov	x0, x20
    aee0:	mov	w1, #0x0                   	// #0
    aee4:	bl	75b0 <scols_reset_iter@plt>
    aee8:	mov	x2, x21
    aeec:	mov	x1, x20
    aef0:	mov	x0, x19
    aef4:	bl	7f60 <scols_table_next_line@plt>
    aef8:	cbnz	w0, aec0 <scols_table_add_column@@SMARTCOLS_2.25+0xe4>
    aefc:	ldr	x1, [x19, #16]
    af00:	ldr	x0, [sp, #48]
    af04:	bl	77f0 <scols_line_alloc_cells@plt>
    af08:	cbz	w0, aee8 <scols_table_add_column@@SMARTCOLS_2.25+0x10c>
    af0c:	b	aec4 <scols_table_add_column@@SMARTCOLS_2.25+0xe8>
    af10:	mov	w0, #0xffffffea            	// #-22
    af14:	ret
    af18:	mov	w0, #0xffffffea            	// #-22
    af1c:	b	aec4 <scols_table_add_column@@SMARTCOLS_2.25+0xe8>

000000000000af20 <scols_table_new_column@@SMARTCOLS_2.25>:
    af20:	stp	x29, x30, [sp, #-64]!
    af24:	mov	x29, sp
    af28:	stp	x19, x20, [sp, #16]
    af2c:	stp	x21, x22, [sp, #32]
    af30:	str	d8, [sp, #48]
    af34:	cbnz	x0, af40 <scols_table_new_column@@SMARTCOLS_2.25+0x20>
    af38:	mov	x19, #0x0                   	// #0
    af3c:	b	b000 <scols_table_new_column@@SMARTCOLS_2.25+0xe0>
    af40:	mov	x20, x0
    af44:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    af48:	fmov	d8, d0
    af4c:	mov	x22, x1
    af50:	ldr	x0, [x0, #4024]
    af54:	mov	w21, w2
    af58:	ldr	w0, [x0]
    af5c:	tbz	w0, #4, afb0 <scols_table_new_column@@SMARTCOLS_2.25+0x90>
    af60:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    af64:	ldr	x0, [x0, #4016]
    af68:	ldr	x19, [x0]
    af6c:	bl	7840 <getpid@plt>
    af70:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    af74:	mov	w2, w0
    af78:	add	x4, x4, #0x2a0
    af7c:	mov	x0, x19
    af80:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    af84:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    af88:	add	x3, x3, #0x1e2
    af8c:	add	x1, x1, #0x1ef
    af90:	bl	8340 <fprintf@plt>
    af94:	fmov	d0, d8
    af98:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    af9c:	mov	w3, w21
    afa0:	mov	x2, x22
    afa4:	add	x1, x1, #0x370
    afa8:	mov	x0, x20
    afac:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    afb0:	bl	7490 <scols_new_column@plt>
    afb4:	mov	x19, x0
    afb8:	cbz	x0, af38 <scols_table_new_column@@SMARTCOLS_2.25+0x18>
    afbc:	bl	79e0 <scols_column_get_header@plt>
    afc0:	cbz	x0, b018 <scols_table_new_column@@SMARTCOLS_2.25+0xf8>
    afc4:	mov	x1, x22
    afc8:	bl	7b10 <scols_cell_set_data@plt>
    afcc:	cbnz	w0, b018 <scols_table_new_column@@SMARTCOLS_2.25+0xf8>
    afd0:	fmov	d0, d8
    afd4:	mov	x0, x19
    afd8:	bl	7430 <scols_column_set_whint@plt>
    afdc:	mov	w1, w21
    afe0:	mov	x0, x19
    afe4:	bl	7770 <scols_column_set_flags@plt>
    afe8:	mov	x1, x19
    afec:	mov	x0, x20
    aff0:	bl	75e0 <scols_table_add_column@plt>
    aff4:	cbnz	w0, b018 <scols_table_new_column@@SMARTCOLS_2.25+0xf8>
    aff8:	mov	x0, x19
    affc:	bl	82c0 <scols_unref_column@plt>
    b000:	mov	x0, x19
    b004:	ldr	d8, [sp, #48]
    b008:	ldp	x19, x20, [sp, #16]
    b00c:	ldp	x21, x22, [sp, #32]
    b010:	ldp	x29, x30, [sp], #64
    b014:	ret
    b018:	mov	x0, x19
    b01c:	bl	82c0 <scols_unref_column@plt>
    b020:	b	af38 <scols_table_new_column@@SMARTCOLS_2.25+0x18>

000000000000b024 <scols_table_move_column@@SMARTCOLS_2.30>:
    b024:	cmp	x0, #0x0
    b028:	ccmp	x2, #0x0, #0x4, ne  // ne = any
    b02c:	b.eq	b198 <scols_table_move_column@@SMARTCOLS_2.30+0x174>  // b.none
    b030:	stp	x29, x30, [sp, #-112]!
    b034:	mov	x29, sp
    b038:	stp	x19, x20, [sp, #16]
    b03c:	mov	x20, x1
    b040:	mov	x19, x2
    b044:	stp	x21, x22, [sp, #32]
    b048:	mov	x21, x0
    b04c:	stp	x23, x24, [sp, #48]
    b050:	ldr	x1, [x2, #8]
    b054:	cbz	x20, b080 <scols_table_move_column@@SMARTCOLS_2.30+0x5c>
    b058:	ldr	x0, [x20, #8]
    b05c:	add	x0, x0, #0x1
    b060:	cmp	x0, x1
    b064:	b.ne	b084 <scols_table_move_column@@SMARTCOLS_2.30+0x60>  // b.any
    b068:	mov	w0, #0x0                   	// #0
    b06c:	ldp	x19, x20, [sp, #16]
    b070:	ldp	x21, x22, [sp, #32]
    b074:	ldp	x23, x24, [sp, #48]
    b078:	ldp	x29, x30, [sp], #112
    b07c:	ret
    b080:	cbz	x1, b068 <scols_table_move_column@@SMARTCOLS_2.30+0x44>
    b084:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b088:	ldr	x0, [x0, #4024]
    b08c:	ldr	w0, [x0]
    b090:	tbz	w0, #4, b0e4 <scols_table_move_column@@SMARTCOLS_2.30+0xc0>
    b094:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b098:	ldr	x0, [x0, #4016]
    b09c:	ldr	x22, [x0]
    b0a0:	bl	7840 <getpid@plt>
    b0a4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b0a8:	mov	w2, w0
    b0ac:	add	x4, x4, #0x2a0
    b0b0:	mov	x0, x22
    b0b4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b0b8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b0bc:	add	x3, x3, #0x1e2
    b0c0:	add	x1, x1, #0x1ef
    b0c4:	bl	8340 <fprintf@plt>
    b0c8:	ldr	x2, [x19, #8]
    b0cc:	cbz	x20, b180 <scols_table_move_column@@SMARTCOLS_2.30+0x15c>
    b0d0:	ldr	x3, [x20, #8]
    b0d4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b0d8:	mov	x0, x21
    b0dc:	add	x1, x1, #0x397
    b0e0:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b0e4:	ldp	x2, x0, [x19, #200]
    b0e8:	cmp	x20, #0x0
    b0ec:	ldr	x23, [x19, #8]
    b0f0:	str	x0, [x2, #8]
    b0f4:	add	x1, x19, #0xc8
    b0f8:	add	x24, sp, #0x48
    b0fc:	mov	x22, #0x0                   	// #0
    b100:	str	x2, [x0]
    b104:	add	x2, x20, #0xc8
    b108:	add	x0, x21, #0x60
    b10c:	str	x1, [x19, #200]
    b110:	csel	x0, x0, x2, eq  // eq = none
    b114:	add	x20, sp, #0x58
    b118:	ldr	x2, [x0]
    b11c:	str	x1, [x2, #8]
    b120:	stp	x2, x0, [x19, #200]
    b124:	str	x1, [x0]
    b128:	mov	x0, x20
    b12c:	mov	w1, #0x0                   	// #0
    b130:	bl	75b0 <scols_reset_iter@plt>
    b134:	mov	x2, x24
    b138:	mov	x1, x20
    b13c:	mov	x0, x21
    b140:	bl	80b0 <scols_table_next_column@plt>
    b144:	cbz	w0, b188 <scols_table_move_column@@SMARTCOLS_2.30+0x164>
    b148:	add	x22, sp, #0x50
    b14c:	mov	x0, x20
    b150:	mov	w1, #0x0                   	// #0
    b154:	bl	75b0 <scols_reset_iter@plt>
    b158:	mov	x2, x22
    b15c:	mov	x1, x20
    b160:	mov	x0, x21
    b164:	bl	7f60 <scols_table_next_line@plt>
    b168:	cbnz	w0, b068 <scols_table_move_column@@SMARTCOLS_2.30+0x44>
    b16c:	ldr	x1, [x19, #8]
    b170:	mov	x2, x23
    b174:	ldr	x0, [sp, #80]
    b178:	bl	9638 <scols_line_alloc_cells@@SMARTCOLS_2.25+0xf0>
    b17c:	b	b158 <scols_table_move_column@@SMARTCOLS_2.30+0x134>
    b180:	mov	x3, #0x0                   	// #0
    b184:	b	b0d4 <scols_table_move_column@@SMARTCOLS_2.30+0xb0>
    b188:	ldr	x0, [sp, #72]
    b18c:	str	x22, [x0, #8]
    b190:	add	x22, x22, #0x1
    b194:	b	b134 <scols_table_move_column@@SMARTCOLS_2.30+0x110>
    b198:	mov	w0, #0xffffffea            	// #-22
    b19c:	ret

000000000000b1a0 <scols_table_new_line@@SMARTCOLS_2.25>:
    b1a0:	stp	x29, x30, [sp, #-48]!
    b1a4:	mov	x29, sp
    b1a8:	stp	x19, x20, [sp, #16]
    b1ac:	str	x21, [sp, #32]
    b1b0:	cbnz	x0, b1cc <scols_table_new_line@@SMARTCOLS_2.25+0x2c>
    b1b4:	mov	x19, #0x0                   	// #0
    b1b8:	mov	x0, x19
    b1bc:	ldp	x19, x20, [sp, #16]
    b1c0:	ldr	x21, [sp, #32]
    b1c4:	ldp	x29, x30, [sp], #48
    b1c8:	ret
    b1cc:	mov	x21, x0
    b1d0:	mov	x20, x1
    b1d4:	bl	7620 <scols_new_line@plt>
    b1d8:	mov	x19, x0
    b1dc:	cbz	x0, b1b4 <scols_table_new_line@@SMARTCOLS_2.25+0x14>
    b1e0:	mov	x1, x0
    b1e4:	mov	x0, x21
    b1e8:	bl	81a0 <scols_table_add_line@plt>
    b1ec:	cbz	w0, b1fc <scols_table_new_line@@SMARTCOLS_2.25+0x5c>
    b1f0:	mov	x0, x19
    b1f4:	bl	7aa0 <scols_unref_line@plt>
    b1f8:	b	b1b4 <scols_table_new_line@@SMARTCOLS_2.25+0x14>
    b1fc:	cbz	x20, b20c <scols_table_new_line@@SMARTCOLS_2.25+0x6c>
    b200:	mov	x1, x19
    b204:	mov	x0, x20
    b208:	bl	8020 <scols_line_add_child@plt>
    b20c:	mov	x0, x19
    b210:	bl	7aa0 <scols_unref_line@plt>
    b214:	b	b1b8 <scols_table_new_line@@SMARTCOLS_2.25+0x18>

000000000000b218 <scols_table_get_line@@SMARTCOLS_2.25>:
    b218:	stp	x29, x30, [sp, #-80]!
    b21c:	mov	x29, sp
    b220:	stp	x19, x20, [sp, #16]
    b224:	mov	x19, x0
    b228:	stp	x21, x22, [sp, #32]
    b22c:	cbz	x0, b284 <scols_table_get_line@@SMARTCOLS_2.25+0x6c>
    b230:	ldr	x0, [x0, #32]
    b234:	mov	x20, x1
    b238:	cmp	x0, x1
    b23c:	b.ls	b298 <scols_table_get_line@@SMARTCOLS_2.25+0x80>  // b.plast
    b240:	add	x22, sp, #0x30
    b244:	add	x21, sp, #0x38
    b248:	mov	x0, x21
    b24c:	mov	w1, #0x0                   	// #0
    b250:	bl	75b0 <scols_reset_iter@plt>
    b254:	mov	x2, x22
    b258:	mov	x1, x21
    b25c:	mov	x0, x19
    b260:	bl	7f60 <scols_table_next_line@plt>
    b264:	cbz	w0, b270 <scols_table_get_line@@SMARTCOLS_2.25+0x58>
    b268:	mov	x0, #0x0                   	// #0
    b26c:	b	b280 <scols_table_get_line@@SMARTCOLS_2.25+0x68>
    b270:	ldr	x0, [sp, #48]
    b274:	ldr	x1, [x0, #8]
    b278:	cmp	x20, x1
    b27c:	b.ne	b254 <scols_table_get_line@@SMARTCOLS_2.25+0x3c>  // b.any
    b280:	mov	x19, x0
    b284:	mov	x0, x19
    b288:	ldp	x19, x20, [sp, #16]
    b28c:	ldp	x21, x22, [sp, #32]
    b290:	ldp	x29, x30, [sp], #80
    b294:	ret
    b298:	mov	x19, #0x0                   	// #0
    b29c:	b	b284 <scols_table_get_line@@SMARTCOLS_2.25+0x6c>

000000000000b2a0 <scols_table_set_symbols@@SMARTCOLS_2.25>:
    b2a0:	cbz	x0, b39c <scols_table_set_symbols@@SMARTCOLS_2.25+0xfc>
    b2a4:	stp	x29, x30, [sp, #-48]!
    b2a8:	mov	x29, sp
    b2ac:	stp	x19, x20, [sp, #16]
    b2b0:	mov	x19, x0
    b2b4:	mov	x20, x1
    b2b8:	ldr	x0, [x0, #176]
    b2bc:	str	x21, [sp, #32]
    b2c0:	cbz	x0, b324 <scols_table_set_symbols@@SMARTCOLS_2.25+0x84>
    b2c4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b2c8:	ldr	x0, [x0, #4024]
    b2cc:	ldr	w0, [x0]
    b2d0:	tbz	w0, #4, b318 <scols_table_set_symbols@@SMARTCOLS_2.25+0x78>
    b2d4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b2d8:	ldr	x0, [x0, #4016]
    b2dc:	ldr	x21, [x0]
    b2e0:	bl	7840 <getpid@plt>
    b2e4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b2e8:	mov	w2, w0
    b2ec:	add	x4, x4, #0x2a0
    b2f0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b2f4:	add	x3, x3, #0x1e2
    b2f8:	mov	x0, x21
    b2fc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b300:	add	x1, x1, #0x1ef
    b304:	bl	8340 <fprintf@plt>
    b308:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b30c:	mov	x0, x19
    b310:	add	x1, x1, #0x3b2
    b314:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b318:	ldr	x0, [x19, #176]
    b31c:	bl	7520 <scols_unref_symbols@plt>
    b320:	str	xzr, [x19, #176]
    b324:	cbz	x20, b388 <scols_table_set_symbols@@SMARTCOLS_2.25+0xe8>
    b328:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b32c:	ldr	x0, [x0, #4024]
    b330:	ldr	w0, [x0]
    b334:	tbz	w0, #4, b37c <scols_table_set_symbols@@SMARTCOLS_2.25+0xdc>
    b338:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b33c:	ldr	x0, [x0, #4016]
    b340:	ldr	x21, [x0]
    b344:	bl	7840 <getpid@plt>
    b348:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b34c:	mov	w2, w0
    b350:	add	x4, x4, #0x2a0
    b354:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b358:	add	x3, x3, #0x1e2
    b35c:	mov	x0, x21
    b360:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b364:	add	x1, x1, #0x1ef
    b368:	bl	8340 <fprintf@plt>
    b36c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b370:	mov	x0, x19
    b374:	add	x1, x1, #0x3cb
    b378:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b37c:	str	x20, [x19, #176]
    b380:	mov	x0, x20
    b384:	bl	78c0 <scols_ref_symbols@plt>
    b388:	mov	w0, #0x0                   	// #0
    b38c:	ldp	x19, x20, [sp, #16]
    b390:	ldr	x21, [sp, #32]
    b394:	ldp	x29, x30, [sp], #48
    b398:	ret
    b39c:	mov	w0, #0xffffffea            	// #-22
    b3a0:	ret

000000000000b3a4 <scols_table_get_symbols@@SMARTCOLS_2.29>:
    b3a4:	ldr	x0, [x0, #176]
    b3a8:	ret

000000000000b3ac <scols_table_enable_nolinesep@@SMARTCOLS_2.28>:
    b3ac:	cbz	x0, b45c <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0xb0>
    b3b0:	stp	x29, x30, [sp, #-48]!
    b3b4:	mov	x29, sp
    b3b8:	stp	x19, x20, [sp, #16]
    b3bc:	mov	x19, x0
    b3c0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b3c4:	mov	w20, w1
    b3c8:	ldr	x0, [x0, #4024]
    b3cc:	ldr	w0, [x0]
    b3d0:	str	x21, [sp, #32]
    b3d4:	tbz	w0, #4, b434 <scols_table_enable_nolinesep@@SMARTCOLS_2.28+0x88>
    b3d8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b3dc:	ldr	x0, [x0, #4016]
    b3e0:	ldr	x21, [x0]
    b3e4:	bl	7840 <getpid@plt>
    b3e8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b3ec:	mov	w2, w0
    b3f0:	add	x4, x4, #0x2a0
    b3f4:	mov	x0, x21
    b3f8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b3fc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b400:	add	x3, x3, #0x1e2
    b404:	add	x1, x1, #0x1ef
    b408:	bl	8340 <fprintf@plt>
    b40c:	cmp	w20, #0x0
    b410:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b414:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b418:	add	x0, x0, #0x3d7
    b41c:	add	x2, x2, #0x2d3
    b420:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b424:	csel	x2, x2, x0, ne  // ne = any
    b428:	add	x1, x1, #0x3df
    b42c:	mov	x0, x19
    b430:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b434:	ldrb	w0, [x19, #249]
    b438:	cmp	w20, #0x0
    b43c:	cset	w1, ne  // ne = any
    b440:	bfi	w0, w1, #5, #1
    b444:	strb	w0, [x19, #249]
    b448:	mov	w0, #0x0                   	// #0
    b44c:	ldp	x19, x20, [sp, #16]
    b450:	ldr	x21, [sp, #32]
    b454:	ldp	x29, x30, [sp], #48
    b458:	ret
    b45c:	mov	w0, #0xffffffea            	// #-22
    b460:	ret

000000000000b464 <scols_table_is_nolinesep@@SMARTCOLS_2.29>:
    b464:	ldrb	w0, [x0, #249]
    b468:	ubfx	x0, x0, #5, #1
    b46c:	ret

000000000000b470 <scols_table_enable_colors@@SMARTCOLS_2.25>:
    b470:	cbz	x0, b518 <scols_table_enable_colors@@SMARTCOLS_2.25+0xa8>
    b474:	stp	x29, x30, [sp, #-48]!
    b478:	mov	x29, sp
    b47c:	stp	x19, x20, [sp, #16]
    b480:	mov	x19, x0
    b484:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b488:	mov	w20, w1
    b48c:	ldr	x0, [x0, #4024]
    b490:	ldr	w0, [x0]
    b494:	str	x21, [sp, #32]
    b498:	tbz	w0, #4, b4f8 <scols_table_enable_colors@@SMARTCOLS_2.25+0x88>
    b49c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b4a0:	ldr	x0, [x0, #4016]
    b4a4:	ldr	x21, [x0]
    b4a8:	bl	7840 <getpid@plt>
    b4ac:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b4b0:	mov	w2, w0
    b4b4:	add	x4, x4, #0x2a0
    b4b8:	mov	x0, x21
    b4bc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b4c0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b4c4:	add	x3, x3, #0x1e2
    b4c8:	add	x1, x1, #0x1ef
    b4cc:	bl	8340 <fprintf@plt>
    b4d0:	cmp	w20, #0x0
    b4d4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b4d8:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b4dc:	add	x0, x0, #0x3d7
    b4e0:	add	x2, x2, #0x2d3
    b4e4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b4e8:	csel	x2, x2, x0, ne  // ne = any
    b4ec:	add	x1, x1, #0x3ed
    b4f0:	mov	x0, x19
    b4f4:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b4f8:	ldrb	w0, [x19, #248]
    b4fc:	ldr	x21, [sp, #32]
    b500:	bfi	w0, w20, #1, #1
    b504:	strb	w0, [x19, #248]
    b508:	mov	w0, #0x0                   	// #0
    b50c:	ldp	x19, x20, [sp, #16]
    b510:	ldp	x29, x30, [sp], #48
    b514:	ret
    b518:	mov	w0, #0xffffffea            	// #-22
    b51c:	ret

000000000000b520 <scols_table_enable_raw@@SMARTCOLS_2.25>:
    b520:	stp	x29, x30, [sp, #-48]!
    b524:	mov	x29, sp
    b528:	stp	x19, x20, [sp, #16]
    b52c:	str	x21, [sp, #32]
    b530:	cbz	x0, b5e0 <scols_table_enable_raw@@SMARTCOLS_2.25+0xc0>
    b534:	mov	x20, x0
    b538:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b53c:	mov	w19, w1
    b540:	ldr	x0, [x0, #4024]
    b544:	ldr	w0, [x0]
    b548:	tbz	w0, #4, b5a8 <scols_table_enable_raw@@SMARTCOLS_2.25+0x88>
    b54c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b550:	ldr	x0, [x0, #4016]
    b554:	ldr	x21, [x0]
    b558:	bl	7840 <getpid@plt>
    b55c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b560:	mov	w2, w0
    b564:	add	x4, x4, #0x2a0
    b568:	mov	x0, x21
    b56c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b570:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b574:	add	x3, x3, #0x1e2
    b578:	add	x1, x1, #0x1ef
    b57c:	bl	8340 <fprintf@plt>
    b580:	cmp	w19, #0x0
    b584:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b588:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b58c:	add	x0, x0, #0x3d7
    b590:	add	x2, x2, #0x2d3
    b594:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b598:	csel	x2, x2, x0, ne  // ne = any
    b59c:	add	x1, x1, #0x3f8
    b5a0:	mov	x0, x20
    b5a4:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b5a8:	cbz	w19, b5cc <scols_table_enable_raw@@SMARTCOLS_2.25+0xac>
    b5ac:	mov	w0, #0x1                   	// #1
    b5b0:	mov	w19, #0x0                   	// #0
    b5b4:	str	w0, [x20, #224]
    b5b8:	mov	w0, w19
    b5bc:	ldp	x19, x20, [sp, #16]
    b5c0:	ldr	x21, [sp, #32]
    b5c4:	ldp	x29, x30, [sp], #48
    b5c8:	ret
    b5cc:	ldr	w0, [x20, #224]
    b5d0:	cmp	w0, #0x1
    b5d4:	b.ne	b5b8 <scols_table_enable_raw@@SMARTCOLS_2.25+0x98>  // b.any
    b5d8:	str	wzr, [x20, #224]
    b5dc:	b	b5b8 <scols_table_enable_raw@@SMARTCOLS_2.25+0x98>
    b5e0:	mov	w19, #0xffffffea            	// #-22
    b5e4:	b	b5b8 <scols_table_enable_raw@@SMARTCOLS_2.25+0x98>

000000000000b5e8 <scols_table_enable_json@@SMARTCOLS_2.27>:
    b5e8:	stp	x29, x30, [sp, #-48]!
    b5ec:	mov	x29, sp
    b5f0:	stp	x19, x20, [sp, #16]
    b5f4:	str	x21, [sp, #32]
    b5f8:	cbz	x0, b6a8 <scols_table_enable_json@@SMARTCOLS_2.27+0xc0>
    b5fc:	mov	x20, x0
    b600:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b604:	mov	w19, w1
    b608:	ldr	x0, [x0, #4024]
    b60c:	ldr	w0, [x0]
    b610:	tbz	w0, #4, b670 <scols_table_enable_json@@SMARTCOLS_2.27+0x88>
    b614:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b618:	ldr	x0, [x0, #4016]
    b61c:	ldr	x21, [x0]
    b620:	bl	7840 <getpid@plt>
    b624:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b628:	mov	w2, w0
    b62c:	add	x4, x4, #0x2a0
    b630:	mov	x0, x21
    b634:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b638:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b63c:	add	x3, x3, #0x1e2
    b640:	add	x1, x1, #0x1ef
    b644:	bl	8340 <fprintf@plt>
    b648:	cmp	w19, #0x0
    b64c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b650:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b654:	add	x0, x0, #0x3d7
    b658:	add	x2, x2, #0x2d3
    b65c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b660:	csel	x2, x2, x0, ne  // ne = any
    b664:	add	x1, x1, #0x400
    b668:	mov	x0, x20
    b66c:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b670:	cbz	w19, b694 <scols_table_enable_json@@SMARTCOLS_2.27+0xac>
    b674:	mov	w0, #0x3                   	// #3
    b678:	mov	w19, #0x0                   	// #0
    b67c:	str	w0, [x20, #224]
    b680:	mov	w0, w19
    b684:	ldp	x19, x20, [sp, #16]
    b688:	ldr	x21, [sp, #32]
    b68c:	ldp	x29, x30, [sp], #48
    b690:	ret
    b694:	ldr	w0, [x20, #224]
    b698:	cmp	w0, #0x3
    b69c:	b.ne	b680 <scols_table_enable_json@@SMARTCOLS_2.27+0x98>  // b.any
    b6a0:	str	wzr, [x20, #224]
    b6a4:	b	b680 <scols_table_enable_json@@SMARTCOLS_2.27+0x98>
    b6a8:	mov	w19, #0xffffffea            	// #-22
    b6ac:	b	b680 <scols_table_enable_json@@SMARTCOLS_2.27+0x98>

000000000000b6b0 <scols_table_enable_export@@SMARTCOLS_2.25>:
    b6b0:	stp	x29, x30, [sp, #-48]!
    b6b4:	mov	x29, sp
    b6b8:	stp	x19, x20, [sp, #16]
    b6bc:	str	x21, [sp, #32]
    b6c0:	cbz	x0, b770 <scols_table_enable_export@@SMARTCOLS_2.25+0xc0>
    b6c4:	mov	x20, x0
    b6c8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b6cc:	mov	w19, w1
    b6d0:	ldr	x0, [x0, #4024]
    b6d4:	ldr	w0, [x0]
    b6d8:	tbz	w0, #4, b738 <scols_table_enable_export@@SMARTCOLS_2.25+0x88>
    b6dc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b6e0:	ldr	x0, [x0, #4016]
    b6e4:	ldr	x21, [x0]
    b6e8:	bl	7840 <getpid@plt>
    b6ec:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b6f0:	mov	w2, w0
    b6f4:	add	x4, x4, #0x2a0
    b6f8:	mov	x0, x21
    b6fc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b700:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b704:	add	x3, x3, #0x1e2
    b708:	add	x1, x1, #0x1ef
    b70c:	bl	8340 <fprintf@plt>
    b710:	cmp	w19, #0x0
    b714:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b718:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b71c:	add	x0, x0, #0x3d7
    b720:	add	x2, x2, #0x2d3
    b724:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b728:	csel	x2, x2, x0, ne  // ne = any
    b72c:	add	x1, x1, #0x409
    b730:	mov	x0, x20
    b734:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b738:	cbz	w19, b75c <scols_table_enable_export@@SMARTCOLS_2.25+0xac>
    b73c:	mov	w0, #0x2                   	// #2
    b740:	mov	w19, #0x0                   	// #0
    b744:	str	w0, [x20, #224]
    b748:	mov	w0, w19
    b74c:	ldp	x19, x20, [sp, #16]
    b750:	ldr	x21, [sp, #32]
    b754:	ldp	x29, x30, [sp], #48
    b758:	ret
    b75c:	ldr	w0, [x20, #224]
    b760:	cmp	w0, #0x2
    b764:	b.ne	b748 <scols_table_enable_export@@SMARTCOLS_2.25+0x98>  // b.any
    b768:	str	wzr, [x20, #224]
    b76c:	b	b748 <scols_table_enable_export@@SMARTCOLS_2.25+0x98>
    b770:	mov	w19, #0xffffffea            	// #-22
    b774:	b	b748 <scols_table_enable_export@@SMARTCOLS_2.25+0x98>

000000000000b778 <scols_table_enable_ascii@@SMARTCOLS_2.25>:
    b778:	cbz	x0, b828 <scols_table_enable_ascii@@SMARTCOLS_2.25+0xb0>
    b77c:	stp	x29, x30, [sp, #-48]!
    b780:	mov	x29, sp
    b784:	stp	x19, x20, [sp, #16]
    b788:	mov	x19, x0
    b78c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b790:	mov	w20, w1
    b794:	ldr	x0, [x0, #4024]
    b798:	ldr	w0, [x0]
    b79c:	str	x21, [sp, #32]
    b7a0:	tbz	w0, #4, b800 <scols_table_enable_ascii@@SMARTCOLS_2.25+0x88>
    b7a4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b7a8:	ldr	x0, [x0, #4016]
    b7ac:	ldr	x21, [x0]
    b7b0:	bl	7840 <getpid@plt>
    b7b4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b7b8:	mov	w2, w0
    b7bc:	add	x4, x4, #0x2a0
    b7c0:	mov	x0, x21
    b7c4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b7c8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b7cc:	add	x3, x3, #0x1e2
    b7d0:	add	x1, x1, #0x1ef
    b7d4:	bl	8340 <fprintf@plt>
    b7d8:	cmp	w20, #0x0
    b7dc:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b7e0:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b7e4:	add	x0, x0, #0x3d7
    b7e8:	add	x2, x2, #0x2d3
    b7ec:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b7f0:	csel	x2, x2, x0, ne  // ne = any
    b7f4:	add	x1, x1, #0x414
    b7f8:	mov	x0, x19
    b7fc:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b800:	ldrb	w0, [x19, #248]
    b804:	cmp	w20, #0x0
    b808:	cset	w1, ne  // ne = any
    b80c:	ldr	x21, [sp, #32]
    b810:	bfxil	w0, w1, #0, #1
    b814:	strb	w0, [x19, #248]
    b818:	mov	w0, #0x0                   	// #0
    b81c:	ldp	x19, x20, [sp, #16]
    b820:	ldp	x29, x30, [sp], #48
    b824:	ret
    b828:	mov	w0, #0xffffffea            	// #-22
    b82c:	ret

000000000000b830 <scols_table_enable_noheadings@@SMARTCOLS_2.25>:
    b830:	cbz	x0, b8e0 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0xb0>
    b834:	stp	x29, x30, [sp, #-48]!
    b838:	mov	x29, sp
    b83c:	stp	x19, x20, [sp, #16]
    b840:	mov	x19, x0
    b844:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b848:	mov	w20, w1
    b84c:	ldr	x0, [x0, #4024]
    b850:	ldr	w0, [x0]
    b854:	str	x21, [sp, #32]
    b858:	tbz	w0, #4, b8b8 <scols_table_enable_noheadings@@SMARTCOLS_2.25+0x88>
    b85c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b860:	ldr	x0, [x0, #4016]
    b864:	ldr	x21, [x0]
    b868:	bl	7840 <getpid@plt>
    b86c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b870:	mov	w2, w0
    b874:	add	x4, x4, #0x2a0
    b878:	mov	x0, x21
    b87c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b880:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b884:	add	x3, x3, #0x1e2
    b888:	add	x1, x1, #0x1ef
    b88c:	bl	8340 <fprintf@plt>
    b890:	cmp	w20, #0x0
    b894:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b898:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b89c:	add	x0, x0, #0x3d7
    b8a0:	add	x2, x2, #0x2d3
    b8a4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b8a8:	csel	x2, x2, x0, ne  // ne = any
    b8ac:	add	x1, x1, #0x41e
    b8b0:	mov	x0, x19
    b8b4:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b8b8:	ldrb	w0, [x19, #249]
    b8bc:	cmp	w20, #0x0
    b8c0:	cset	w1, ne  // ne = any
    b8c4:	bfi	w0, w1, #3, #1
    b8c8:	strb	w0, [x19, #249]
    b8cc:	mov	w0, #0x0                   	// #0
    b8d0:	ldp	x19, x20, [sp, #16]
    b8d4:	ldr	x21, [sp, #32]
    b8d8:	ldp	x29, x30, [sp], #48
    b8dc:	ret
    b8e0:	mov	w0, #0xffffffea            	// #-22
    b8e4:	ret

000000000000b8e8 <scols_table_enable_header_repeat@@SMARTCOLS_2.31>:
    b8e8:	cbz	x0, b998 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0xb0>
    b8ec:	stp	x29, x30, [sp, #-48]!
    b8f0:	mov	x29, sp
    b8f4:	stp	x19, x20, [sp, #16]
    b8f8:	mov	x19, x0
    b8fc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b900:	mov	w20, w1
    b904:	ldr	x0, [x0, #4024]
    b908:	ldr	w0, [x0]
    b90c:	str	x21, [sp, #32]
    b910:	tbz	w0, #4, b970 <scols_table_enable_header_repeat@@SMARTCOLS_2.31+0x88>
    b914:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b918:	ldr	x0, [x0, #4016]
    b91c:	ldr	x21, [x0]
    b920:	bl	7840 <getpid@plt>
    b924:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b928:	mov	w2, w0
    b92c:	add	x4, x4, #0x2a0
    b930:	mov	x0, x21
    b934:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b938:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b93c:	add	x3, x3, #0x1e2
    b940:	add	x1, x1, #0x1ef
    b944:	bl	8340 <fprintf@plt>
    b948:	cmp	w20, #0x0
    b94c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b950:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b954:	add	x0, x0, #0x3d7
    b958:	add	x2, x2, #0x2d3
    b95c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b960:	csel	x2, x2, x0, ne  // ne = any
    b964:	add	x1, x1, #0x42c
    b968:	mov	x0, x19
    b96c:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    b970:	ldrb	w0, [x19, #248]
    b974:	cmp	w20, #0x0
    b978:	cset	w1, ne  // ne = any
    b97c:	ldr	x21, [sp, #32]
    b980:	bfi	w0, w1, #7, #1
    b984:	strb	w0, [x19, #248]
    b988:	mov	w0, #0x0                   	// #0
    b98c:	ldp	x19, x20, [sp, #16]
    b990:	ldp	x29, x30, [sp], #48
    b994:	ret
    b998:	mov	w0, #0xffffffea            	// #-22
    b99c:	ret

000000000000b9a0 <scols_table_enable_maxout@@SMARTCOLS_2.25>:
    b9a0:	cbz	x0, ba58 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xb8>
    b9a4:	stp	x29, x30, [sp, #-48]!
    b9a8:	mov	x29, sp
    b9ac:	stp	x19, x20, [sp, #16]
    b9b0:	mov	x19, x0
    b9b4:	ldrb	w0, [x0, #248]
    b9b8:	str	x21, [sp, #32]
    b9bc:	tbnz	w0, #6, ba60 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xc0>
    b9c0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b9c4:	mov	w20, w1
    b9c8:	ldr	x0, [x0, #4024]
    b9cc:	ldr	w0, [x0]
    b9d0:	tbz	w0, #4, ba30 <scols_table_enable_maxout@@SMARTCOLS_2.25+0x90>
    b9d4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    b9d8:	ldr	x0, [x0, #4016]
    b9dc:	ldr	x21, [x0]
    b9e0:	bl	7840 <getpid@plt>
    b9e4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b9e8:	mov	w2, w0
    b9ec:	add	x4, x4, #0x2a0
    b9f0:	mov	x0, x21
    b9f4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b9f8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    b9fc:	add	x3, x3, #0x1e2
    ba00:	add	x1, x1, #0x1ef
    ba04:	bl	8340 <fprintf@plt>
    ba08:	cmp	w20, #0x0
    ba0c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ba10:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ba14:	add	x0, x0, #0x3d7
    ba18:	add	x2, x2, #0x2d3
    ba1c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ba20:	csel	x2, x2, x0, ne  // ne = any
    ba24:	add	x1, x1, #0x43e
    ba28:	mov	x0, x19
    ba2c:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    ba30:	ldrb	w0, [x19, #248]
    ba34:	cmp	w20, #0x0
    ba38:	cset	w1, ne  // ne = any
    ba3c:	bfi	w0, w1, #5, #1
    ba40:	strb	w0, [x19, #248]
    ba44:	mov	w0, #0x0                   	// #0
    ba48:	ldp	x19, x20, [sp, #16]
    ba4c:	ldr	x21, [sp, #32]
    ba50:	ldp	x29, x30, [sp], #48
    ba54:	ret
    ba58:	mov	w0, #0xffffffea            	// #-22
    ba5c:	ret
    ba60:	mov	w0, #0xffffffea            	// #-22
    ba64:	b	ba48 <scols_table_enable_maxout@@SMARTCOLS_2.25+0xa8>

000000000000ba68 <scols_table_enable_minout@@SMARTCOLS_2.35>:
    ba68:	cbz	x0, bb20 <scols_table_enable_minout@@SMARTCOLS_2.35+0xb8>
    ba6c:	stp	x29, x30, [sp, #-48]!
    ba70:	mov	x29, sp
    ba74:	stp	x19, x20, [sp, #16]
    ba78:	mov	x19, x0
    ba7c:	ldrb	w0, [x0, #248]
    ba80:	str	x21, [sp, #32]
    ba84:	tbnz	w0, #5, bb28 <scols_table_enable_minout@@SMARTCOLS_2.35+0xc0>
    ba88:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ba8c:	mov	w20, w1
    ba90:	ldr	x0, [x0, #4024]
    ba94:	ldr	w0, [x0]
    ba98:	tbz	w0, #4, baf8 <scols_table_enable_minout@@SMARTCOLS_2.35+0x90>
    ba9c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    baa0:	ldr	x0, [x0, #4016]
    baa4:	ldr	x21, [x0]
    baa8:	bl	7840 <getpid@plt>
    baac:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bab0:	mov	w2, w0
    bab4:	add	x4, x4, #0x2a0
    bab8:	mov	x0, x21
    babc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bac0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bac4:	add	x3, x3, #0x1e2
    bac8:	add	x1, x1, #0x1ef
    bacc:	bl	8340 <fprintf@plt>
    bad0:	cmp	w20, #0x0
    bad4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bad8:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    badc:	add	x0, x0, #0x3d7
    bae0:	add	x2, x2, #0x2d3
    bae4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bae8:	csel	x2, x2, x0, ne  // ne = any
    baec:	add	x1, x1, #0x449
    baf0:	mov	x0, x19
    baf4:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    baf8:	ldrb	w0, [x19, #248]
    bafc:	cmp	w20, #0x0
    bb00:	cset	w1, ne  // ne = any
    bb04:	bfi	w0, w1, #6, #1
    bb08:	strb	w0, [x19, #248]
    bb0c:	mov	w0, #0x0                   	// #0
    bb10:	ldp	x19, x20, [sp, #16]
    bb14:	ldr	x21, [sp, #32]
    bb18:	ldp	x29, x30, [sp], #48
    bb1c:	ret
    bb20:	mov	w0, #0xffffffea            	// #-22
    bb24:	ret
    bb28:	mov	w0, #0xffffffea            	// #-22
    bb2c:	b	bb10 <scols_table_enable_minout@@SMARTCOLS_2.35+0xa8>

000000000000bb30 <scols_table_enable_nowrap@@SMARTCOLS_2.28>:
    bb30:	cbz	x0, bbe0 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0xb0>
    bb34:	stp	x29, x30, [sp, #-48]!
    bb38:	mov	x29, sp
    bb3c:	stp	x19, x20, [sp, #16]
    bb40:	mov	x19, x0
    bb44:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    bb48:	mov	w20, w1
    bb4c:	ldr	x0, [x0, #4024]
    bb50:	ldr	w0, [x0]
    bb54:	str	x21, [sp, #32]
    bb58:	tbz	w0, #4, bbb8 <scols_table_enable_nowrap@@SMARTCOLS_2.28+0x88>
    bb5c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    bb60:	ldr	x0, [x0, #4016]
    bb64:	ldr	x21, [x0]
    bb68:	bl	7840 <getpid@plt>
    bb6c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bb70:	mov	w2, w0
    bb74:	add	x4, x4, #0x2a0
    bb78:	mov	x0, x21
    bb7c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bb80:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bb84:	add	x3, x3, #0x1e2
    bb88:	add	x1, x1, #0x1ef
    bb8c:	bl	8340 <fprintf@plt>
    bb90:	cmp	w20, #0x0
    bb94:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bb98:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bb9c:	add	x0, x0, #0x3d7
    bba0:	add	x2, x2, #0x2d3
    bba4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bba8:	csel	x2, x2, x0, ne  // ne = any
    bbac:	add	x1, x1, #0x454
    bbb0:	mov	x0, x19
    bbb4:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    bbb8:	ldrb	w0, [x19, #249]
    bbbc:	cmp	w20, #0x0
    bbc0:	cset	w1, ne  // ne = any
    bbc4:	bfi	w0, w1, #6, #1
    bbc8:	strb	w0, [x19, #249]
    bbcc:	mov	w0, #0x0                   	// #0
    bbd0:	ldp	x19, x20, [sp, #16]
    bbd4:	ldr	x21, [sp, #32]
    bbd8:	ldp	x29, x30, [sp], #48
    bbdc:	ret
    bbe0:	mov	w0, #0xffffffea            	// #-22
    bbe4:	ret

000000000000bbe8 <scols_table_is_nowrap@@SMARTCOLS_2.29>:
    bbe8:	ldrb	w0, [x0, #249]
    bbec:	ubfx	x0, x0, #6, #1
    bbf0:	ret

000000000000bbf4 <scols_table_enable_noencoding@@SMARTCOLS_2.31>:
    bbf4:	cbz	x0, bca4 <scols_table_enable_noencoding@@SMARTCOLS_2.31+0xb0>
    bbf8:	stp	x29, x30, [sp, #-48]!
    bbfc:	mov	x29, sp
    bc00:	stp	x19, x20, [sp, #16]
    bc04:	mov	x19, x0
    bc08:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    bc0c:	mov	w20, w1
    bc10:	ldr	x0, [x0, #4024]
    bc14:	ldr	w0, [x0]
    bc18:	str	x21, [sp, #32]
    bc1c:	tbz	w0, #4, bc7c <scols_table_enable_noencoding@@SMARTCOLS_2.31+0x88>
    bc20:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    bc24:	ldr	x0, [x0, #4016]
    bc28:	ldr	x21, [x0]
    bc2c:	bl	7840 <getpid@plt>
    bc30:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bc34:	mov	w2, w0
    bc38:	add	x4, x4, #0x2a0
    bc3c:	mov	x0, x21
    bc40:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bc44:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bc48:	add	x3, x3, #0x1e2
    bc4c:	add	x1, x1, #0x1ef
    bc50:	bl	8340 <fprintf@plt>
    bc54:	cmp	w20, #0x0
    bc58:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bc5c:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bc60:	add	x0, x0, #0x3d7
    bc64:	add	x2, x2, #0x2d3
    bc68:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bc6c:	csel	x2, x2, x0, ne  // ne = any
    bc70:	add	x1, x1, #0x45f
    bc74:	mov	x0, x19
    bc78:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    bc7c:	ldrb	w0, [x19, #249]
    bc80:	cmp	w20, #0x0
    bc84:	cset	w1, ne  // ne = any
    bc88:	bfi	w0, w1, #4, #1
    bc8c:	strb	w0, [x19, #249]
    bc90:	mov	w0, #0x0                   	// #0
    bc94:	ldp	x19, x20, [sp, #16]
    bc98:	ldr	x21, [sp, #32]
    bc9c:	ldp	x29, x30, [sp], #48
    bca0:	ret
    bca4:	mov	w0, #0xffffffea            	// #-22
    bca8:	ret

000000000000bcac <scols_table_is_noencoding@@SMARTCOLS_2.31>:
    bcac:	ldrb	w0, [x0, #249]
    bcb0:	ubfx	x0, x0, #4, #1
    bcb4:	ret

000000000000bcb8 <scols_table_colors_wanted@@SMARTCOLS_2.25>:
    bcb8:	ldrb	w0, [x0, #248]
    bcbc:	ubfx	x0, x0, #1, #1
    bcc0:	ret

000000000000bcc4 <scols_table_is_empty@@SMARTCOLS_2.25>:
    bcc4:	ldr	x0, [x0, #32]
    bcc8:	cmp	x0, #0x0
    bccc:	cset	w0, eq  // eq = none
    bcd0:	ret

000000000000bcd4 <scols_table_is_ascii@@SMARTCOLS_2.25>:
    bcd4:	ldrb	w0, [x0, #248]
    bcd8:	and	w0, w0, #0x1
    bcdc:	ret

000000000000bce0 <scols_table_set_default_symbols@@SMARTCOLS_2.29>:
    bce0:	stp	x29, x30, [sp, #-48]!
    bce4:	mov	x29, sp
    bce8:	stp	x19, x20, [sp, #16]
    bcec:	stp	x21, x22, [sp, #32]
    bcf0:	cbz	x0, bf04 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x224>
    bcf4:	mov	x20, x0
    bcf8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    bcfc:	ldr	x0, [x0, #4024]
    bd00:	ldr	w0, [x0]
    bd04:	tbz	w0, #4, bd4c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x6c>
    bd08:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    bd0c:	ldr	x0, [x0, #4016]
    bd10:	ldr	x19, [x0]
    bd14:	bl	7840 <getpid@plt>
    bd18:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bd1c:	mov	w2, w0
    bd20:	add	x4, x4, #0x2a0
    bd24:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bd28:	add	x3, x3, #0x1e2
    bd2c:	mov	x0, x19
    bd30:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bd34:	add	x1, x1, #0x1ef
    bd38:	bl	8340 <fprintf@plt>
    bd3c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bd40:	mov	x0, x20
    bd44:	add	x1, x1, #0x46c
    bd48:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    bd4c:	bl	7d70 <scols_new_symbols@plt>
    bd50:	mov	x19, x0
    bd54:	cbz	x0, bf0c <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x22c>
    bd58:	mov	x0, x20
    bd5c:	bl	7810 <scols_table_is_ascii@plt>
    bd60:	cbnz	w0, be68 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x188>
    bd64:	mov	w0, #0xe                   	// #14
    bd68:	bl	7850 <nl_langinfo@plt>
    bd6c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bd70:	add	x1, x1, #0x484
    bd74:	bl	7ce0 <strcmp@plt>
    bd78:	cbnz	w0, be68 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x188>
    bd7c:	mov	x0, x19
    bd80:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bd84:	add	x1, x1, #0x48a
    bd88:	bl	7450 <scols_symbols_set_branch@plt>
    bd8c:	mov	x0, x19
    bd90:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bd94:	add	x1, x1, #0x491
    bd98:	bl	82b0 <scols_symbols_set_vertical@plt>
    bd9c:	mov	x0, x19
    bda0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bda4:	add	x1, x1, #0x496
    bda8:	bl	8010 <scols_symbols_set_right@plt>
    bdac:	mov	x0, x19
    bdb0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bdb4:	add	x1, x1, #0x4c2
    bdb8:	bl	7800 <scols_symbols_set_group_horizontal@plt>
    bdbc:	mov	x0, x19
    bdc0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bdc4:	add	x1, x1, #0x49d
    bdc8:	bl	78a0 <scols_symbols_set_group_vertical@plt>
    bdcc:	mov	x0, x19
    bdd0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bdd4:	add	x1, x1, #0x4a1
    bdd8:	bl	8250 <scols_symbols_set_group_first_member@plt>
    bddc:	mov	x0, x19
    bde0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bde4:	add	x1, x1, #0x4ab
    bde8:	bl	7e20 <scols_symbols_set_group_last_member@plt>
    bdec:	mov	x0, x19
    bdf0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bdf4:	add	x1, x1, #0x4b5
    bdf8:	bl	7c00 <scols_symbols_set_group_middle_member@plt>
    bdfc:	mov	x0, x19
    be00:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    be04:	add	x1, x1, #0x4bf
    be08:	bl	8030 <scols_symbols_set_group_last_child@plt>
    be0c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    be10:	add	x1, x1, #0x4c6
    be14:	mov	x0, x19
    be18:	adrp	x21, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    be1c:	bl	7b60 <scols_symbols_set_group_middle_child@plt>
    be20:	add	x21, x21, #0x84e
    be24:	mov	x1, x21
    be28:	mov	x0, x19
    be2c:	bl	7dd0 <scols_symbols_set_title_padding@plt>
    be30:	mov	x1, x21
    be34:	mov	x0, x19
    be38:	bl	8070 <scols_symbols_set_cell_padding@plt>
    be3c:	mov	x1, x19
    be40:	mov	x0, x20
    be44:	bl	7c50 <scols_table_set_symbols@plt>
    be48:	mov	w20, w0
    be4c:	mov	x0, x19
    be50:	bl	7520 <scols_unref_symbols@plt>
    be54:	mov	w0, w20
    be58:	ldp	x19, x20, [sp, #16]
    be5c:	ldp	x21, x22, [sp, #32]
    be60:	ldp	x29, x30, [sp], #48
    be64:	ret
    be68:	adrp	x21, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    be6c:	add	x21, x21, #0x4cd
    be70:	mov	x1, x21
    be74:	mov	x0, x19
    be78:	bl	7450 <scols_symbols_set_branch@plt>
    be7c:	adrp	x22, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    be80:	mov	x0, x19
    be84:	add	x22, x22, #0x4d3
    be88:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    be8c:	add	x1, x1, #0x4d0
    be90:	bl	82b0 <scols_symbols_set_vertical@plt>
    be94:	mov	x1, x22
    be98:	mov	x0, x19
    be9c:	bl	8010 <scols_symbols_set_right@plt>
    bea0:	mov	x0, x19
    bea4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bea8:	add	x1, x1, #0xb9b
    beac:	bl	7800 <scols_symbols_set_group_horizontal@plt>
    beb0:	mov	x0, x19
    beb4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    beb8:	add	x1, x1, #0x4d6
    bebc:	bl	78a0 <scols_symbols_set_group_vertical@plt>
    bec0:	mov	x0, x19
    bec4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bec8:	add	x1, x1, #0x4d8
    becc:	bl	8250 <scols_symbols_set_group_first_member@plt>
    bed0:	mov	x0, x19
    bed4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bed8:	add	x1, x1, #0x4dc
    bedc:	bl	7e20 <scols_symbols_set_group_last_member@plt>
    bee0:	mov	x0, x19
    bee4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    bee8:	add	x1, x1, #0x4e0
    beec:	bl	7c00 <scols_symbols_set_group_middle_member@plt>
    bef0:	mov	x1, x22
    bef4:	mov	x0, x19
    bef8:	bl	8030 <scols_symbols_set_group_last_child@plt>
    befc:	mov	x1, x21
    bf00:	b	be14 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x134>
    bf04:	mov	w20, #0xffffffea            	// #-22
    bf08:	b	be54 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x174>
    bf0c:	mov	w20, #0xfffffff4            	// #-12
    bf10:	b	be54 <scols_table_set_default_symbols@@SMARTCOLS_2.29+0x174>

000000000000bf14 <scols_table_is_noheadings@@SMARTCOLS_2.25>:
    bf14:	ldrb	w0, [x0, #249]
    bf18:	ubfx	x0, x0, #3, #1
    bf1c:	ret

000000000000bf20 <scols_table_is_header_repeat@@SMARTCOLS_2.31>:
    bf20:	ldrb	w0, [x0, #248]
    bf24:	ubfx	x0, x0, #7, #1
    bf28:	ret

000000000000bf2c <scols_table_is_export@@SMARTCOLS_2.25>:
    bf2c:	ldr	w0, [x0, #224]
    bf30:	cmp	w0, #0x2
    bf34:	cset	w0, eq  // eq = none
    bf38:	ret

000000000000bf3c <scols_table_is_raw@@SMARTCOLS_2.25>:
    bf3c:	ldr	w0, [x0, #224]
    bf40:	cmp	w0, #0x1
    bf44:	cset	w0, eq  // eq = none
    bf48:	ret

000000000000bf4c <scols_table_is_json@@SMARTCOLS_2.27>:
    bf4c:	ldr	w0, [x0, #224]
    bf50:	cmp	w0, #0x3
    bf54:	cset	w0, eq  // eq = none
    bf58:	ret

000000000000bf5c <scols_table_is_maxout@@SMARTCOLS_2.25>:
    bf5c:	ldrb	w0, [x0, #248]
    bf60:	ubfx	x0, x0, #5, #1
    bf64:	ret

000000000000bf68 <scols_table_is_minout@@SMARTCOLS_2.35>:
    bf68:	ldrb	w0, [x0, #248]
    bf6c:	ubfx	x0, x0, #6, #1
    bf70:	ret

000000000000bf74 <scols_table_is_tree@@SMARTCOLS_2.25>:
    bf74:	ldr	x0, [x0, #24]
    bf78:	cmp	x0, #0x0
    bf7c:	cset	w0, ne  // ne = any
    bf80:	ret

000000000000bf84 <scols_table_set_column_separator@@SMARTCOLS_2.25>:
    bf84:	mov	x2, x1
    bf88:	mov	x1, #0x50                  	// #80
    bf8c:	b	9e34 <scols_copy_line@@SMARTCOLS_2.25+0x258>

000000000000bf90 <scols_table_set_line_separator@@SMARTCOLS_2.25>:
    bf90:	mov	x2, x1
    bf94:	mov	x1, #0x58                  	// #88
    bf98:	b	9e34 <scols_copy_line@@SMARTCOLS_2.25+0x258>

000000000000bf9c <scols_copy_table@@SMARTCOLS_2.25>:
    bf9c:	stp	x29, x30, [sp, #-112]!
    bfa0:	mov	x29, sp
    bfa4:	stp	x19, x20, [sp, #16]
    bfa8:	stp	x21, x22, [sp, #32]
    bfac:	str	x23, [sp, #48]
    bfb0:	cbnz	x0, bfd0 <scols_copy_table@@SMARTCOLS_2.25+0x34>
    bfb4:	mov	x19, #0x0                   	// #0
    bfb8:	mov	x0, x19
    bfbc:	ldp	x19, x20, [sp, #16]
    bfc0:	ldp	x21, x22, [sp, #32]
    bfc4:	ldr	x23, [sp, #48]
    bfc8:	ldp	x29, x30, [sp], #112
    bfcc:	ret
    bfd0:	mov	x20, x0
    bfd4:	bl	7b20 <scols_new_table@plt>
    bfd8:	mov	x19, x0
    bfdc:	cbz	x0, bfb4 <scols_copy_table@@SMARTCOLS_2.25+0x18>
    bfe0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    bfe4:	ldr	x0, [x0, #4024]
    bfe8:	ldr	w0, [x0]
    bfec:	tbz	w0, #4, c034 <scols_copy_table@@SMARTCOLS_2.25+0x98>
    bff0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    bff4:	ldr	x0, [x0, #4016]
    bff8:	ldr	x21, [x0]
    bffc:	bl	7840 <getpid@plt>
    c000:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c004:	mov	w2, w0
    c008:	add	x4, x4, #0x2a0
    c00c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c010:	add	x3, x3, #0x1e2
    c014:	mov	x0, x21
    c018:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c01c:	add	x1, x1, #0x1ef
    c020:	bl	8340 <fprintf@plt>
    c024:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c028:	mov	x0, x20
    c02c:	add	x1, x1, #0x1d8
    c030:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    c034:	ldr	x1, [x20, #176]
    c038:	cbz	x1, c044 <scols_copy_table@@SMARTCOLS_2.25+0xa8>
    c03c:	mov	x0, x19
    c040:	bl	7c50 <scols_table_set_symbols@plt>
    c044:	add	x21, sp, #0x50
    c048:	add	x22, sp, #0x58
    c04c:	mov	x0, x22
    c050:	mov	w1, #0x0                   	// #0
    c054:	bl	75b0 <scols_reset_iter@plt>
    c058:	mov	x2, x21
    c05c:	mov	x1, x22
    c060:	mov	x0, x20
    c064:	bl	80b0 <scols_table_next_column@plt>
    c068:	cbz	w0, c0b4 <scols_copy_table@@SMARTCOLS_2.25+0x118>
    c06c:	add	x23, sp, #0x48
    c070:	mov	x0, x22
    c074:	mov	w1, #0x0                   	// #0
    c078:	bl	75b0 <scols_reset_iter@plt>
    c07c:	mov	x2, x23
    c080:	mov	x1, x22
    c084:	mov	x0, x20
    c088:	bl	7f60 <scols_table_next_line@plt>
    c08c:	cbz	w0, c0ec <scols_copy_table@@SMARTCOLS_2.25+0x150>
    c090:	ldr	x1, [x20, #80]
    c094:	mov	x0, x19
    c098:	bl	7f80 <scols_table_set_column_separator@plt>
    c09c:	cbnz	w0, c0c8 <scols_copy_table@@SMARTCOLS_2.25+0x12c>
    c0a0:	ldr	x1, [x20, #88]
    c0a4:	mov	x0, x19
    c0a8:	bl	8100 <scols_table_set_line_separator@plt>
    c0ac:	cbz	w0, bfb8 <scols_copy_table@@SMARTCOLS_2.25+0x1c>
    c0b0:	b	c0c8 <scols_copy_table@@SMARTCOLS_2.25+0x12c>
    c0b4:	ldr	x0, [sp, #80]
    c0b8:	bl	7f50 <scols_copy_column@plt>
    c0bc:	str	x0, [sp, #80]
    c0c0:	mov	x1, x0
    c0c4:	cbnz	x0, c0d4 <scols_copy_table@@SMARTCOLS_2.25+0x138>
    c0c8:	mov	x0, x19
    c0cc:	bl	7f70 <scols_unref_table@plt>
    c0d0:	b	bfb4 <scols_copy_table@@SMARTCOLS_2.25+0x18>
    c0d4:	mov	x0, x19
    c0d8:	bl	75e0 <scols_table_add_column@plt>
    c0dc:	cbnz	w0, c0c8 <scols_copy_table@@SMARTCOLS_2.25+0x12c>
    c0e0:	ldr	x0, [sp, #80]
    c0e4:	bl	82c0 <scols_unref_column@plt>
    c0e8:	b	c058 <scols_copy_table@@SMARTCOLS_2.25+0xbc>
    c0ec:	ldr	x0, [sp, #72]
    c0f0:	bl	78f0 <scols_copy_line@plt>
    c0f4:	mov	x21, x0
    c0f8:	cbz	x0, c0c8 <scols_copy_table@@SMARTCOLS_2.25+0x12c>
    c0fc:	mov	x1, x0
    c100:	mov	x0, x19
    c104:	bl	81a0 <scols_table_add_line@plt>
    c108:	cbnz	w0, c0c8 <scols_copy_table@@SMARTCOLS_2.25+0x12c>
    c10c:	ldr	x0, [sp, #72]
    c110:	ldr	x0, [x0, #112]
    c114:	cbz	x0, c130 <scols_copy_table@@SMARTCOLS_2.25+0x194>
    c118:	ldr	x1, [x0, #8]
    c11c:	mov	x0, x19
    c120:	bl	7930 <scols_table_get_line@plt>
    c124:	cbz	x0, c130 <scols_copy_table@@SMARTCOLS_2.25+0x194>
    c128:	mov	x1, x21
    c12c:	bl	8020 <scols_line_add_child@plt>
    c130:	mov	x0, x21
    c134:	bl	7aa0 <scols_unref_line@plt>
    c138:	b	c07c <scols_copy_table@@SMARTCOLS_2.25+0xe0>

000000000000c13c <scols_table_get_column_separator@@SMARTCOLS_2.25>:
    c13c:	ldr	x0, [x0, #80]
    c140:	ret

000000000000c144 <scols_table_get_line_separator@@SMARTCOLS_2.25>:
    c144:	ldr	x0, [x0, #88]
    c148:	ret

000000000000c14c <scols_sort_table@@SMARTCOLS_2.25>:
    c14c:	cmp	x0, #0x0
    c150:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    c154:	b.eq	c244 <scols_sort_table@@SMARTCOLS_2.25+0xf8>  // b.none
    c158:	stp	x29, x30, [sp, #-80]!
    c15c:	mov	x29, sp
    c160:	stp	x19, x20, [sp, #16]
    c164:	mov	x19, x0
    c168:	mov	x20, x1
    c16c:	ldr	x0, [x1, #128]
    c170:	stp	x21, x22, [sp, #32]
    c174:	cbz	x0, c24c <scols_sort_table@@SMARTCOLS_2.25+0x100>
    c178:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c17c:	ldr	x0, [x0, #4024]
    c180:	ldr	w0, [x0]
    c184:	tbz	w0, #4, c1cc <scols_sort_table@@SMARTCOLS_2.25+0x80>
    c188:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c18c:	ldr	x0, [x0, #4016]
    c190:	ldr	x21, [x0]
    c194:	bl	7840 <getpid@plt>
    c198:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c19c:	mov	w2, w0
    c1a0:	add	x4, x4, #0x2a0
    c1a4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c1a8:	add	x3, x3, #0x1e2
    c1ac:	mov	x0, x21
    c1b0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c1b4:	add	x1, x1, #0x1ef
    c1b8:	bl	8340 <fprintf@plt>
    c1bc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c1c0:	mov	x0, x19
    c1c4:	add	x1, x1, #0x4e4
    c1c8:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    c1cc:	ldr	x1, [x19, #112]
    c1d0:	add	x0, x19, #0x70
    c1d4:	cmp	x0, x1
    c1d8:	b.eq	c1ec <scols_sort_table@@SMARTCOLS_2.25+0xa0>  // b.none
    c1dc:	adrp	x1, 9000 <scols_copy_column@@SMARTCOLS_2.25+0x54>
    c1e0:	mov	x2, x20
    c1e4:	add	x1, x1, #0xe98
    c1e8:	bl	a024 <scols_copy_line@@SMARTCOLS_2.25+0x448>
    c1ec:	mov	x0, x19
    c1f0:	bl	7590 <scols_table_is_tree@plt>
    c1f4:	cbz	w0, c224 <scols_sort_table@@SMARTCOLS_2.25+0xd8>
    c1f8:	add	x22, sp, #0x30
    c1fc:	add	x21, sp, #0x38
    c200:	mov	x0, x21
    c204:	mov	w1, #0x0                   	// #0
    c208:	bl	75b0 <scols_reset_iter@plt>
    c20c:	mov	x2, x22
    c210:	mov	x1, x21
    c214:	mov	x0, x19
    c218:	bl	7f60 <scols_table_next_line@plt>
    c21c:	cbz	w0, c234 <scols_sort_table@@SMARTCOLS_2.25+0xe8>
    c220:	mov	w0, #0x0                   	// #0
    c224:	ldp	x19, x20, [sp, #16]
    c228:	ldp	x21, x22, [sp, #32]
    c22c:	ldp	x29, x30, [sp], #80
    c230:	ret
    c234:	ldr	x0, [sp, #48]
    c238:	mov	x1, x20
    c23c:	bl	a214 <scols_copy_line@@SMARTCOLS_2.25+0x638>
    c240:	b	c20c <scols_sort_table@@SMARTCOLS_2.25+0xc0>
    c244:	mov	w0, #0xffffffea            	// #-22
    c248:	ret
    c24c:	mov	w0, #0xffffffea            	// #-22
    c250:	b	c224 <scols_sort_table@@SMARTCOLS_2.25+0xd8>

000000000000c254 <scols_sort_table_by_tree@@SMARTCOLS_2.30>:
    c254:	cbz	x0, c310 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xbc>
    c258:	stp	x29, x30, [sp, #-80]!
    c25c:	mov	x29, sp
    c260:	stp	x19, x20, [sp, #16]
    c264:	mov	x19, x0
    c268:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c26c:	ldr	x0, [x0, #4024]
    c270:	ldr	w0, [x0]
    c274:	str	x21, [sp, #32]
    c278:	tbz	w0, #4, c2c0 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x6c>
    c27c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c280:	ldr	x0, [x0, #4016]
    c284:	ldr	x20, [x0]
    c288:	bl	7840 <getpid@plt>
    c28c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c290:	mov	w2, w0
    c294:	add	x4, x4, #0x2a0
    c298:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c29c:	add	x3, x3, #0x1e2
    c2a0:	mov	x0, x20
    c2a4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c2a8:	add	x1, x1, #0x1ef
    c2ac:	bl	8340 <fprintf@plt>
    c2b0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c2b4:	mov	x0, x19
    c2b8:	add	x1, x1, #0x4f2
    c2bc:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    c2c0:	add	x21, sp, #0x30
    c2c4:	add	x20, sp, #0x38
    c2c8:	mov	x0, x20
    c2cc:	mov	w1, #0x0                   	// #0
    c2d0:	bl	75b0 <scols_reset_iter@plt>
    c2d4:	mov	x2, x21
    c2d8:	mov	x1, x20
    c2dc:	mov	x0, x19
    c2e0:	bl	7f60 <scols_table_next_line@plt>
    c2e4:	cbz	w0, c2fc <scols_sort_table_by_tree@@SMARTCOLS_2.30+0xa8>
    c2e8:	mov	w0, #0x0                   	// #0
    c2ec:	ldp	x19, x20, [sp, #16]
    c2f0:	ldr	x21, [sp, #32]
    c2f4:	ldp	x29, x30, [sp], #80
    c2f8:	ret
    c2fc:	ldr	x0, [sp, #48]
    c300:	ldr	x1, [x0, #112]
    c304:	cbnz	x1, c2d4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x80>
    c308:	bl	a1ac <scols_copy_line@@SMARTCOLS_2.25+0x5d0>
    c30c:	b	c2d4 <scols_sort_table_by_tree@@SMARTCOLS_2.30+0x80>
    c310:	mov	w0, #0xffffffea            	// #-22
    c314:	ret

000000000000c318 <scols_table_set_termforce@@SMARTCOLS_2.29>:
    c318:	cbz	x0, c328 <scols_table_set_termforce@@SMARTCOLS_2.29+0x10>
    c31c:	str	w1, [x0, #64]
    c320:	mov	w0, #0x0                   	// #0
    c324:	ret
    c328:	mov	w0, #0xffffffea            	// #-22
    c32c:	b	c324 <scols_table_set_termforce@@SMARTCOLS_2.29+0xc>

000000000000c330 <scols_table_get_termforce@@SMARTCOLS_2.29>:
    c330:	ldr	w0, [x0, #64]
    c334:	ret

000000000000c338 <scols_table_set_termwidth@@SMARTCOLS_2.29>:
    c338:	stp	x29, x30, [sp, #-48]!
    c33c:	mov	x29, sp
    c340:	stp	x19, x20, [sp, #16]
    c344:	mov	x19, x0
    c348:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c34c:	mov	x20, x1
    c350:	ldr	x0, [x0, #4024]
    c354:	ldr	w0, [x0]
    c358:	str	x21, [sp, #32]
    c35c:	tbz	w0, #4, c3a8 <scols_table_set_termwidth@@SMARTCOLS_2.29+0x70>
    c360:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c364:	ldr	x0, [x0, #4016]
    c368:	ldr	x21, [x0]
    c36c:	bl	7840 <getpid@plt>
    c370:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c374:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c378:	add	x4, x4, #0x2a0
    c37c:	add	x3, x3, #0x1e2
    c380:	mov	w2, w0
    c384:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c388:	mov	x0, x21
    c38c:	add	x1, x1, #0x1ef
    c390:	bl	8340 <fprintf@plt>
    c394:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c398:	mov	x2, x20
    c39c:	add	x1, x1, #0x508
    c3a0:	mov	x0, x19
    c3a4:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    c3a8:	ldr	x21, [sp, #32]
    c3ac:	str	x20, [x19, #40]
    c3b0:	mov	w0, #0x0                   	// #0
    c3b4:	ldp	x19, x20, [sp, #16]
    c3b8:	ldp	x29, x30, [sp], #48
    c3bc:	ret

000000000000c3c0 <scols_table_get_termwidth@@SMARTCOLS_2.29>:
    c3c0:	ldr	x0, [x0, #40]
    c3c4:	ret

000000000000c3c8 <scols_table_set_termheight@@SMARTCOLS_2.31>:
    c3c8:	stp	x29, x30, [sp, #-48]!
    c3cc:	mov	x29, sp
    c3d0:	stp	x19, x20, [sp, #16]
    c3d4:	mov	x19, x0
    c3d8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c3dc:	mov	x20, x1
    c3e0:	ldr	x0, [x0, #4024]
    c3e4:	ldr	w0, [x0]
    c3e8:	str	x21, [sp, #32]
    c3ec:	tbz	w0, #4, c438 <scols_table_set_termheight@@SMARTCOLS_2.31+0x70>
    c3f0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c3f4:	ldr	x0, [x0, #4016]
    c3f8:	ldr	x21, [x0]
    c3fc:	bl	7840 <getpid@plt>
    c400:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c404:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c408:	add	x4, x4, #0x2a0
    c40c:	add	x3, x3, #0x1e2
    c410:	mov	w2, w0
    c414:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c418:	mov	x0, x21
    c41c:	add	x1, x1, #0x1ef
    c420:	bl	8340 <fprintf@plt>
    c424:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c428:	mov	x2, x20
    c42c:	add	x1, x1, #0x521
    c430:	mov	x0, x19
    c434:	bl	9d6c <scols_copy_line@@SMARTCOLS_2.25+0x190>
    c438:	ldr	x21, [sp, #32]
    c43c:	str	x20, [x19, #48]
    c440:	mov	w0, #0x0                   	// #0
    c444:	ldp	x19, x20, [sp, #16]
    c448:	ldp	x29, x30, [sp], #48
    c44c:	ret

000000000000c450 <scols_table_get_termheight@@SMARTCOLS_2.31>:
    c450:	ldr	x0, [x0, #48]
    c454:	ret
    c458:	cbz	x0, c478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28>
    c45c:	ldr	x1, [x0, #112]
    c460:	cbz	x1, c478 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28>
    c464:	ldr	x1, [x1, #72]
    c468:	add	x0, x0, #0x50
    c46c:	cmp	x1, x0
    c470:	cset	w0, eq  // eq = none
    c474:	ret
    c478:	mov	w0, #0x0                   	// #0
    c47c:	b	c474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24>
    c480:	stp	x29, x30, [sp, #-272]!
    c484:	mov	x29, sp
    c488:	stp	x19, x20, [sp, #16]
    c48c:	mov	x20, x1
    c490:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c494:	str	q0, [sp, #96]
    c498:	str	q1, [sp, #112]
    c49c:	str	q2, [sp, #128]
    c4a0:	str	q3, [sp, #144]
    c4a4:	str	q4, [sp, #160]
    c4a8:	str	q5, [sp, #176]
    c4ac:	str	q6, [sp, #192]
    c4b0:	str	q7, [sp, #208]
    c4b4:	stp	x2, x3, [sp, #224]
    c4b8:	stp	x4, x5, [sp, #240]
    c4bc:	stp	x6, x7, [sp, #256]
    c4c0:	cbz	x0, c4ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x9c>
    c4c4:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c4c8:	ldr	x1, [x1, #4024]
    c4cc:	ldr	w1, [x1]
    c4d0:	tbnz	w1, #24, c4ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x9c>
    c4d4:	ldr	x3, [x19, #4016]
    c4d8:	mov	x2, x0
    c4dc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c4e0:	add	x1, x1, #0x1d1
    c4e4:	ldr	x0, [x3]
    c4e8:	bl	8340 <fprintf@plt>
    c4ec:	add	x0, sp, #0x110
    c4f0:	stp	x0, x0, [sp, #64]
    c4f4:	add	x0, sp, #0xe0
    c4f8:	str	x0, [sp, #80]
    c4fc:	mov	w0, #0xffffffd0            	// #-48
    c500:	str	w0, [sp, #88]
    c504:	mov	w0, #0xffffff80            	// #-128
    c508:	str	w0, [sp, #92]
    c50c:	add	x2, sp, #0x20
    c510:	ldr	x19, [x19, #4016]
    c514:	ldp	x0, x1, [sp, #64]
    c518:	stp	x0, x1, [sp, #32]
    c51c:	ldp	x0, x1, [sp, #80]
    c520:	stp	x0, x1, [sp, #48]
    c524:	ldr	x0, [x19]
    c528:	mov	x1, x20
    c52c:	bl	81e0 <vfprintf@plt>
    c530:	ldr	x1, [x19]
    c534:	mov	w0, #0xa                   	// #10
    c538:	bl	76e0 <fputc@plt>
    c53c:	ldp	x19, x20, [sp, #16]
    c540:	ldp	x29, x30, [sp], #272
    c544:	ret
    c548:	stp	x29, x30, [sp, #-80]!
    c54c:	mov	x29, sp
    c550:	stp	x23, x24, [sp, #48]
    c554:	adrp	x23, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c558:	adrp	x24, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c55c:	add	x23, x23, #0x594
    c560:	add	x24, x24, #0x790
    c564:	str	x25, [sp, #64]
    c568:	mov	w25, #0x5c                  	// #92
    c56c:	stp	x19, x20, [sp, #16]
    c570:	mov	x19, x1
    c574:	stp	x21, x22, [sp, #32]
    c578:	mov	x21, x0
    c57c:	mov	w22, w2
    c580:	mov	w0, #0x22                  	// #34
    c584:	bl	76e0 <fputc@plt>
    c588:	cbz	x21, c594 <scols_table_get_termheight@@SMARTCOLS_2.31+0x144>
    c58c:	ldrsb	w0, [x21]
    c590:	cbnz	w0, c5b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x164>
    c594:	mov	x1, x19
    c598:	mov	w0, #0x22                  	// #34
    c59c:	ldp	x19, x20, [sp, #16]
    c5a0:	ldp	x21, x22, [sp, #32]
    c5a4:	ldp	x23, x24, [sp, #48]
    c5a8:	ldr	x25, [sp, #64]
    c5ac:	ldp	x29, x30, [sp], #80
    c5b0:	b	76e0 <fputc@plt>
    c5b4:	and	w20, w0, #0xff
    c5b8:	cmp	w20, #0x22
    c5bc:	ccmp	w20, w25, #0x4, ne  // ne = any
    c5c0:	b.ne	c5e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x194>  // b.any
    c5c4:	mov	x1, x19
    c5c8:	mov	w0, #0x5c                  	// #92
    c5cc:	bl	76e0 <fputc@plt>
    c5d0:	mov	x1, x19
    c5d4:	mov	w0, w20
    c5d8:	bl	76e0 <fputc@plt>
    c5dc:	add	x21, x21, #0x1
    c5e0:	b	c588 <scols_table_get_termheight@@SMARTCOLS_2.31+0x138>
    c5e4:	cmp	w20, #0x1f
    c5e8:	b.ls	c60c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bc>  // b.plast
    c5ec:	cmn	w22, #0x1
    c5f0:	b.ne	c604 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b4>  // b.any
    c5f4:	bl	7780 <__ctype_tolower_loc@plt>
    c5f8:	ubfiz	x20, x20, #2, #8
    c5fc:	ldr	x0, [x0]
    c600:	ldr	w0, [x0, x20]
    c604:	mov	x1, x19
    c608:	b	c5d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x188>
    c60c:	sub	w1, w0, #0x8
    c610:	cmp	w1, #0x5
    c614:	b.hi	c67c <scols_table_get_termheight@@SMARTCOLS_2.31+0x22c>  // b.pmore
    c618:	ldrb	w0, [x24, w1, uxtw]
    c61c:	adr	x1, c628 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d8>
    c620:	add	x0, x1, w0, sxtb #2
    c624:	br	x0
    c628:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c62c:	mov	x1, x19
    c630:	add	x0, x0, #0x585
    c634:	bl	74e0 <fputs@plt>
    c638:	b	c5dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c>
    c63c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c640:	mov	x1, x19
    c644:	add	x0, x0, #0x588
    c648:	b	c634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e4>
    c64c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c650:	mov	x1, x19
    c654:	add	x0, x0, #0x58b
    c658:	b	c634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e4>
    c65c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c660:	mov	x1, x19
    c664:	add	x0, x0, #0x58e
    c668:	b	c634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e4>
    c66c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c670:	mov	x1, x19
    c674:	add	x0, x0, #0x591
    c678:	b	c634 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e4>
    c67c:	mov	w2, w20
    c680:	mov	x1, x23
    c684:	mov	x0, x19
    c688:	bl	8340 <fprintf@plt>
    c68c:	b	c5dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c>
    c690:	stp	x29, x30, [sp, #-48]!
    c694:	mov	x29, sp
    c698:	stp	x19, x20, [sp, #16]
    c69c:	str	x21, [sp, #32]
    c6a0:	cbnz	x1, c6c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x274>
    c6a4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c6a8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c6ac:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c6b0:	add	x3, x3, #0x79f
    c6b4:	add	x1, x1, #0x59d
    c6b8:	add	x0, x0, #0x5b6
    c6bc:	mov	w2, #0x63                  	// #99
    c6c0:	bl	8200 <__assert_fail@plt>
    c6c4:	mov	x20, x2
    c6c8:	cbnz	x2, c6ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x29c>
    c6cc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c6d0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c6d4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c6d8:	add	x3, x3, #0x79f
    c6dc:	add	x1, x1, #0x59d
    c6e0:	add	x0, x0, #0x5b9
    c6e4:	mov	w2, #0x64                  	// #100
    c6e8:	b	c6c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x270>
    c6ec:	mov	x19, x1
    c6f0:	ldr	x1, [x1, #112]
    c6f4:	cbz	x1, c744 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f4>
    c6f8:	mov	x21, x0
    c6fc:	bl	c690 <scols_table_get_termheight@@SMARTCOLS_2.31+0x240>
    c700:	cbnz	w0, c748 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2f8>
    c704:	mov	x0, x19
    c708:	bl	c458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    c70c:	cbnz	w0, c728 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d8>
    c710:	ldr	x0, [x21, #176]
    c714:	ldr	x1, [x0, #16]
    c718:	cbnz	x1, c730 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e0>
    c71c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c720:	add	x1, x1, #0x4d0
    c724:	b	c730 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2e0>
    c728:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c72c:	add	x1, x1, #0x84d
    c730:	mov	x0, x20
    c734:	ldp	x19, x20, [sp, #16]
    c738:	ldr	x21, [sp, #32]
    c73c:	ldp	x29, x30, [sp], #48
    c740:	b	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    c744:	mov	w0, #0x0                   	// #0
    c748:	ldp	x19, x20, [sp, #16]
    c74c:	ldr	x21, [sp, #32]
    c750:	ldp	x29, x30, [sp], #48
    c754:	ret
    c758:	stp	x29, x30, [sp, #-48]!
    c75c:	mov	x29, sp
    c760:	stp	x19, x20, [sp, #16]
    c764:	mov	x20, x0
    c768:	mov	x19, x1
    c76c:	stp	x21, x22, [sp, #32]
    c770:	mov	x21, x2
    c774:	cbz	x1, c818 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c8>
    c778:	ldrsb	w0, [x1]
    c77c:	cbz	w0, c814 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c4>
    c780:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c784:	ldr	x0, [x0, #4024]
    c788:	ldr	w0, [x0]
    c78c:	tbz	w0, #5, c7d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x384>
    c790:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c794:	ldr	x0, [x0, #4016]
    c798:	ldr	x22, [x0]
    c79c:	bl	7840 <getpid@plt>
    c7a0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c7a4:	mov	w2, w0
    c7a8:	add	x4, x4, #0x1fd
    c7ac:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c7b0:	add	x3, x3, #0x1e2
    c7b4:	mov	x0, x22
    c7b8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c7bc:	add	x1, x1, #0x1ef
    c7c0:	bl	8340 <fprintf@plt>
    c7c4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c7c8:	mov	x0, x20
    c7cc:	add	x1, x1, #0x5bd
    c7d0:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    c7d4:	cbnz	x21, c7fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ac>
    c7d8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c7dc:	add	x3, x3, #0x79f
    c7e0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c7e4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c7e8:	add	x3, x3, #0x19
    c7ec:	add	x1, x1, #0x59d
    c7f0:	add	x0, x0, #0x5d2
    c7f4:	mov	w2, #0x156                 	// #342
    c7f8:	bl	8200 <__assert_fail@plt>
    c7fc:	mov	x0, x19
    c800:	bl	7b30 <strdup@plt>
    c804:	mov	x19, x0
    c808:	cbnz	x0, c818 <scols_table_get_termheight@@SMARTCOLS_2.31+0x3c8>
    c80c:	mov	w0, #0xfffffff4            	// #-12
    c810:	b	c82c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3dc>
    c814:	mov	x19, #0x0                   	// #0
    c818:	ldr	x0, [x20, #120]
    c81c:	bl	7d80 <free@plt>
    c820:	stp	x19, x21, [x20, #104]
    c824:	mov	w0, #0x0                   	// #0
    c828:	str	x19, [x20, #120]
    c82c:	ldp	x19, x20, [sp, #16]
    c830:	ldp	x21, x22, [sp, #32]
    c834:	ldp	x29, x30, [sp], #48
    c838:	ret
    c83c:	stp	x29, x30, [sp, #-48]!
    c840:	mov	x29, sp
    c844:	stp	x19, x20, [sp, #16]
    c848:	mov	x19, x0
    c84c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c850:	mov	x20, x1
    c854:	ldr	x0, [x0, #4024]
    c858:	ldr	w0, [x0]
    c85c:	str	x21, [sp, #32]
    c860:	tbz	w0, #5, c8b0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x460>
    c864:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    c868:	ldr	x0, [x0, #4016]
    c86c:	ldr	x21, [x0]
    c870:	bl	7840 <getpid@plt>
    c874:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c878:	mov	w2, w0
    c87c:	add	x4, x4, #0x1fd
    c880:	mov	x0, x21
    c884:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c888:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c88c:	add	x3, x3, #0x1e2
    c890:	add	x1, x1, #0x1ef
    c894:	bl	8340 <fprintf@plt>
    c898:	ldr	x2, [x19, #112]
    c89c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    c8a0:	mov	x3, x20
    c8a4:	add	x1, x1, #0x5d5
    c8a8:	mov	x0, x19
    c8ac:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    c8b0:	ldr	x1, [x19, #112]
    c8b4:	cmp	x1, x20
    c8b8:	b.hi	c8e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x490>  // b.pmore
    c8bc:	ldr	x0, [x19, #120]
    c8c0:	bl	7d80 <free@plt>
    c8c4:	stp	xzr, xzr, [x19, #104]
    c8c8:	str	xzr, [x19, #120]
    c8cc:	mov	w0, #0x0                   	// #0
    c8d0:	ldp	x19, x20, [sp, #16]
    c8d4:	ldr	x21, [sp, #32]
    c8d8:	ldp	x29, x30, [sp], #48
    c8dc:	ret
    c8e0:	ldr	x0, [x19, #104]
    c8e4:	sub	x1, x1, x20
    c8e8:	add	x0, x0, x20
    c8ec:	stp	x0, x1, [x19, #104]
    c8f0:	b	c8cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x47c>
    c8f4:	ldr	x2, [x0, #216]
    c8f8:	add	x1, x0, #0xc8
    c8fc:	ldr	x2, [x2, #104]
    c900:	cmp	x2, x1
    c904:	b.eq	c944 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4f4>  // b.none
    c908:	stp	x29, x30, [sp, #-32]!
    c90c:	mov	x29, sp
    c910:	str	x19, [sp, #16]
    c914:	ldr	x19, [x0, #200]
    c918:	sub	x19, x19, #0xc8
    c91c:	mov	x0, x19
    c920:	bl	8170 <scols_column_is_hidden@plt>
    c924:	cbz	w0, c938 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4e8>
    c928:	mov	x0, x19
    c92c:	bl	c8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    c930:	cmp	w0, #0x0
    c934:	cset	w0, ne  // ne = any
    c938:	ldr	x19, [sp, #16]
    c93c:	ldp	x29, x30, [sp], #32
    c940:	ret
    c944:	mov	w0, #0x1                   	// #1
    c948:	ret
    c94c:	stp	x29, x30, [sp, #-96]!
    c950:	cmp	x0, #0x0
    c954:	ccmp	x1, #0x0, #0x4, ne  // ne = any
    c958:	mov	x29, sp
    c95c:	stp	x19, x20, [sp, #16]
    c960:	mov	x19, x0
    c964:	stp	x21, x22, [sp, #32]
    c968:	str	x1, [sp, #56]
    c96c:	b.ne	c984 <scols_table_get_termheight@@SMARTCOLS_2.31+0x534>  // b.any
    c970:	mov	w0, #0x0                   	// #0
    c974:	ldp	x19, x20, [sp, #16]
    c978:	ldp	x21, x22, [sp, #32]
    c97c:	ldp	x29, x30, [sp], #96
    c980:	ret
    c984:	mov	x21, x2
    c988:	mov	x0, x1
    c98c:	bl	c8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    c990:	cbz	w0, c99c <scols_table_get_termheight@@SMARTCOLS_2.31+0x54c>
    c994:	mov	w0, #0x1                   	// #1
    c998:	b	c974 <scols_table_get_termheight@@SMARTCOLS_2.31+0x524>
    c99c:	cbz	x21, c970 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>
    c9a0:	add	x20, sp, #0x48
    c9a4:	mov	w1, #0x0                   	// #0
    c9a8:	mov	x0, x20
    c9ac:	bl	75b0 <scols_reset_iter@plt>
    c9b0:	ldr	x2, [sp, #56]
    c9b4:	mov	x1, x20
    c9b8:	mov	x0, x19
    c9bc:	add	x22, sp, #0x38
    c9c0:	bl	7900 <scols_table_set_columns_iter@plt>
    c9c4:	mov	x2, x22
    c9c8:	mov	x1, x20
    c9cc:	mov	x0, x19
    c9d0:	bl	80b0 <scols_table_next_column@plt>
    c9d4:	mov	x2, x22
    c9d8:	mov	x1, x20
    c9dc:	mov	x0, x19
    c9e0:	bl	80b0 <scols_table_next_column@plt>
    c9e4:	cbnz	w0, c994 <scols_table_get_termheight@@SMARTCOLS_2.31+0x544>
    c9e8:	ldr	x0, [sp, #56]
    c9ec:	bl	8170 <scols_column_is_hidden@plt>
    c9f0:	cbnz	w0, c9d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x584>
    c9f4:	ldr	x0, [sp, #56]
    c9f8:	bl	7f90 <scols_column_is_tree@plt>
    c9fc:	cbnz	w0, c970 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>
    ca00:	ldr	x0, [sp, #56]
    ca04:	ldr	x1, [x0, #8]
    ca08:	mov	x0, x21
    ca0c:	bl	8330 <scols_line_get_cell@plt>
    ca10:	cbz	x0, c9d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x584>
    ca14:	bl	76f0 <scols_cell_get_data@plt>
    ca18:	cbz	x0, c9d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x584>
    ca1c:	ldrsb	w0, [x0]
    ca20:	cbz	w0, c9d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x584>
    ca24:	b	c970 <scols_table_get_termheight@@SMARTCOLS_2.31+0x520>
    ca28:	stp	x29, x30, [sp, #-112]!
    ca2c:	mov	x29, sp
    ca30:	stp	x19, x20, [sp, #16]
    ca34:	mov	x19, x0
    ca38:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ca3c:	stp	x21, x22, [sp, #32]
    ca40:	mov	x20, x2
    ca44:	mov	x21, x1
    ca48:	ldr	x0, [x0, #4024]
    ca4c:	stp	x23, x24, [sp, #48]
    ca50:	mov	x22, x3
    ca54:	str	xzr, [sp, #72]
    ca58:	ldr	w0, [x0]
    ca5c:	tbz	w0, #5, caa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x654>
    ca60:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ca64:	ldr	x0, [x0, #4016]
    ca68:	ldr	x23, [x0]
    ca6c:	bl	7840 <getpid@plt>
    ca70:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ca74:	mov	w2, w0
    ca78:	add	x4, x4, #0x1fd
    ca7c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ca80:	add	x3, x3, #0x1e2
    ca84:	mov	x0, x23
    ca88:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ca8c:	add	x1, x1, #0x1ef
    ca90:	bl	8340 <fprintf@plt>
    ca94:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ca98:	mov	x0, x21
    ca9c:	add	x1, x1, #0x5f2
    caa0:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    caa4:	cbz	x20, cb04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b4>
    caa8:	mov	x0, x21
    caac:	bl	7f90 <scols_column_is_tree@plt>
    cab0:	cbz	w0, cb04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b4>
    cab4:	ldr	x0, [x20, #112]
    cab8:	cbnz	x0, cb70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x720>
    cabc:	ldr	x1, [x20, #64]
    cac0:	add	x0, x20, #0x40
    cac4:	cmp	x1, x0
    cac8:	b.eq	cb04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b4>  // b.none
    cacc:	ldr	x0, [x19, #176]
    cad0:	ldr	x0, [x0, #16]
    cad4:	cbnz	x0, cae0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x690>
    cad8:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cadc:	add	x0, x0, #0x4d0
    cae0:	ldr	x1, [x19, #72]
    cae4:	bl	74e0 <fputs@plt>
    cae8:	ldr	x0, [x19, #176]
    caec:	ldr	x0, [x0, #16]
    caf0:	cbnz	x0, cafc <scols_table_get_termheight@@SMARTCOLS_2.31+0x6ac>
    caf4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    caf8:	add	x0, x0, #0x4d0
    cafc:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
    cb00:	str	x0, [sp, #72]
    cb04:	mov	x0, x19
    cb08:	bl	7eb0 <scols_table_is_minout@plt>
    cb0c:	cbnz	w0, cc34 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7e4>
    cb10:	mov	x0, x19
    cb14:	bl	7a80 <scols_table_is_maxout@plt>
    cb18:	cbnz	w0, cb28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6d8>
    cb1c:	mov	x0, x21
    cb20:	bl	c8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    cb24:	cbnz	w0, cc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7f8>
    cb28:	adrp	x20, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    cb2c:	adrp	x22, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cb30:	add	x20, x20, #0xad3
    cb34:	add	x22, x22, #0x84e
    cb38:	ldr	x1, [x21, #16]
    cb3c:	ldr	x0, [sp, #72]
    cb40:	cmp	x1, x0
    cb44:	b.hi	cc5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x80c>  // b.pmore
    cb48:	mov	x0, x21
    cb4c:	bl	c8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    cb50:	cbnz	w0, cc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7f8>
    cb54:	ldr	x0, [x19, #80]
    cb58:	cbnz	x0, cb64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x714>
    cb5c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cb60:	add	x0, x0, #0x84e
    cb64:	ldr	x1, [x19, #72]
    cb68:	bl	74e0 <fputs@plt>
    cb6c:	b	cc48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7f8>
    cb70:	mov	x0, x22
    cb74:	bl	f680 <scols_get_library_version@@SMARTCOLS_2.25+0xe0>
    cb78:	mov	x22, x0
    cb7c:	cbz	x0, cb04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b4>
    cb80:	mov	x2, x0
    cb84:	mov	x1, x20
    cb88:	mov	x0, x19
    cb8c:	bl	c690 <scols_table_get_termheight@@SMARTCOLS_2.31+0x240>
    cb90:	ldr	x1, [x20, #64]
    cb94:	add	x0, x20, #0x40
    cb98:	cmp	x1, x0
    cb9c:	b.eq	cbc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x778>  // b.none
    cba0:	add	x24, sp, #0x50
    cba4:	add	x23, sp, #0x58
    cba8:	mov	x0, x23
    cbac:	mov	w1, #0x0                   	// #0
    cbb0:	bl	75b0 <scols_reset_iter@plt>
    cbb4:	mov	x2, x24
    cbb8:	mov	x1, x23
    cbbc:	mov	x0, x19
    cbc0:	bl	80b0 <scols_table_next_column@plt>
    cbc4:	cbz	w0, cbfc <scols_table_get_termheight@@SMARTCOLS_2.31+0x7ac>
    cbc8:	add	x2, sp, #0x48
    cbcc:	mov	x1, x22
    cbd0:	mov	x0, x19
    cbd4:	mov	x3, #0x0                   	// #0
    cbd8:	bl	f914 <scols_get_library_version@@SMARTCOLS_2.25+0x374>
    cbdc:	cbz	x0, cbf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7a0>
    cbe0:	ldr	x1, [sp, #72]
    cbe4:	cbz	x1, cbf0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7a0>
    cbe8:	ldr	x1, [x19, #72]
    cbec:	bl	74e0 <fputs@plt>
    cbf0:	mov	x0, x22
    cbf4:	bl	f71c <scols_get_library_version@@SMARTCOLS_2.25+0x17c>
    cbf8:	b	cb04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6b4>
    cbfc:	ldr	x0, [sp, #80]
    cc00:	bl	8170 <scols_column_is_hidden@plt>
    cc04:	cbnz	w0, cbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x764>
    cc08:	ldr	x0, [sp, #80]
    cc0c:	ldr	x0, [x0, #104]
    cc10:	cbz	x0, cbb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x764>
    cc14:	ldr	x0, [x19, #176]
    cc18:	ldr	x1, [x0, #16]
    cc1c:	cbnz	x1, cc28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x7d8>
    cc20:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cc24:	add	x1, x1, #0x4d0
    cc28:	mov	x0, x22
    cc2c:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    cc30:	b	cbc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x778>
    cc34:	mov	x2, x20
    cc38:	mov	x1, x21
    cc3c:	mov	x0, x19
    cc40:	bl	c94c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4fc>
    cc44:	cbz	w0, cb10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6c0>
    cc48:	ldp	x19, x20, [sp, #16]
    cc4c:	ldp	x21, x22, [sp, #32]
    cc50:	ldp	x23, x24, [sp, #48]
    cc54:	ldp	x29, x30, [sp], #112
    cc58:	ret
    cc5c:	ldrb	w0, [x19, #248]
    cc60:	tbnz	w0, #3, cc8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x83c>
    cc64:	ldr	x0, [x19, #176]
    cc68:	ldr	x0, [x0, #96]
    cc6c:	cmp	x0, #0x0
    cc70:	csel	x0, x0, x22, ne  // ne = any
    cc74:	ldr	x1, [x19, #72]
    cc78:	bl	74e0 <fputs@plt>
    cc7c:	ldr	x0, [sp, #72]
    cc80:	add	x0, x0, #0x1
    cc84:	str	x0, [sp, #72]
    cc88:	b	cb38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x6e8>
    cc8c:	mov	x0, x20
    cc90:	b	cc74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x824>
    cc94:	stp	x29, x30, [sp, #-128]!
    cc98:	mov	x29, sp
    cc9c:	stp	x19, x20, [sp, #16]
    cca0:	stp	x21, x22, [sp, #32]
    cca4:	stp	x23, x24, [sp, #48]
    cca8:	stp	x25, x26, [sp, #64]
    ccac:	stp	x27, x28, [sp, #80]
    ccb0:	str	xzr, [sp, #120]
    ccb4:	cbnz	x0, ccdc <scols_table_get_termheight@@SMARTCOLS_2.31+0x88c>
    ccb8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ccbc:	add	x3, x3, #0x79f
    ccc0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ccc4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ccc8:	add	x3, x3, #0x2a
    cccc:	add	x1, x1, #0x59d
    ccd0:	add	x0, x0, #0x2fb
    ccd4:	mov	w2, #0x1bd                 	// #445
    ccd8:	bl	8200 <__assert_fail@plt>
    ccdc:	mov	x20, x1
    cce0:	cbnz	x1, cd08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8b8>
    cce4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cce8:	add	x3, x3, #0x79f
    ccec:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ccf0:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ccf4:	add	x3, x3, #0x2a
    ccf8:	add	x1, x1, #0x59d
    ccfc:	add	x0, x0, #0x295
    cd00:	mov	w2, #0x1be                 	// #446
    cd04:	b	ccd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x888>
    cd08:	mov	x19, x0
    cd0c:	mov	x26, x2
    cd10:	mov	x22, x3
    cd14:	mov	x27, x4
    cd18:	mov	x0, x4
    cd1c:	bl	f8f4 <scols_get_library_version@@SMARTCOLS_2.25+0x354>
    cd20:	mov	x21, x0
    cd24:	cbnz	x0, cd30 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8e0>
    cd28:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    cd2c:	add	x21, x21, #0xb01
    cd30:	mov	x0, x20
    cd34:	bl	c8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    cd38:	mov	w25, w0
    cd3c:	ldr	w0, [x19, #224]
    cd40:	cmp	w0, #0x2
    cd44:	b.eq	cddc <scols_table_get_termheight@@SMARTCOLS_2.31+0x98c>  // b.none
    cd48:	cmp	w0, #0x3
    cd4c:	b.eq	ce98 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa48>  // b.none
    cd50:	cmp	w0, #0x1
    cd54:	b.ne	cf70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb20>  // b.any
    cd58:	ldr	x23, [x19, #72]
    cd5c:	adrp	x22, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cd60:	add	x22, x22, #0x612
    cd64:	mov	w24, #0x4002                	// #16386
    cd68:	ldrsb	w20, [x21]
    cd6c:	cbnz	w20, cd8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x93c>
    cd70:	cbnz	w25, d394 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf44>
    cd74:	ldr	x0, [x19, #80]
    cd78:	cbnz	x0, cd84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x934>
    cd7c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cd80:	add	x0, x0, #0x84e
    cd84:	ldr	x1, [x19, #72]
    cd88:	b	cf08 <scols_table_get_termheight@@SMARTCOLS_2.31+0xab8>
    cd8c:	bl	7d10 <__ctype_b_loc@plt>
    cd90:	ldr	x0, [x0]
    cd94:	ubfiz	x1, x20, #1, #8
    cd98:	and	w2, w20, #0xff
    cd9c:	ldrh	w0, [x0, x1]
    cda0:	tbnz	w0, #0, cdb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x968>
    cda4:	cmp	w20, #0x5c
    cda8:	b.eq	cdb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x968>  // b.none
    cdac:	and	w0, w0, w24
    cdb0:	cmp	w0, #0x4, lsl #12
    cdb4:	b.eq	cdcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x97c>  // b.none
    cdb8:	mov	x1, x22
    cdbc:	mov	x0, x23
    cdc0:	bl	8340 <fprintf@plt>
    cdc4:	add	x21, x21, #0x1
    cdc8:	b	cd68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x918>
    cdcc:	mov	x1, x23
    cdd0:	mov	w0, w20
    cdd4:	bl	76e0 <fputc@plt>
    cdd8:	b	cdc4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x974>
    cddc:	ldr	x22, [x19, #72]
    cde0:	add	x0, x20, #0xa8
    cde4:	bl	76f0 <scols_cell_get_data@plt>
    cde8:	mov	x2, x0
    cdec:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cdf0:	mov	x0, x22
    cdf4:	add	x1, x1, #0x619
    cdf8:	bl	8340 <fprintf@plt>
    cdfc:	ldr	x20, [x19, #72]
    ce00:	mov	x24, #0x5                   	// #5
    ce04:	adrp	x22, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ce08:	mov	w23, #0x4002                	// #16386
    ce0c:	add	x22, x22, #0x612
    ce10:	mov	x1, x20
    ce14:	movk	x24, #0x4400, lsl #48
    ce18:	mov	w0, #0x22                  	// #34
    ce1c:	bl	76e0 <fputc@plt>
    ce20:	ldrsb	w26, [x21]
    ce24:	cbnz	w26, ce38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9e8>
    ce28:	mov	x1, x20
    ce2c:	mov	w0, #0x22                  	// #34
    ce30:	bl	76e0 <fputc@plt>
    ce34:	b	cd70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x920>
    ce38:	and	w27, w26, #0xff
    ce3c:	sub	w0, w27, #0x22
    ce40:	and	w0, w0, #0xff
    ce44:	cmp	w0, #0x3e
    ce48:	b.hi	ce54 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa04>  // b.pmore
    ce4c:	lsr	x0, x24, x0
    ce50:	tbnz	w0, #0, ce70 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa20>
    ce54:	bl	7d10 <__ctype_b_loc@plt>
    ce58:	ldr	x0, [x0]
    ce5c:	ubfiz	x1, x27, #1, #8
    ce60:	ldrh	w0, [x0, x1]
    ce64:	and	w0, w23, w0
    ce68:	cmp	w0, #0x4, lsl #12
    ce6c:	b.eq	ce88 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa38>  // b.none
    ce70:	mov	w2, w27
    ce74:	mov	x1, x22
    ce78:	mov	x0, x20
    ce7c:	bl	8340 <fprintf@plt>
    ce80:	add	x21, x21, #0x1
    ce84:	b	ce20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x9d0>
    ce88:	mov	x1, x20
    ce8c:	mov	w0, w26
    ce90:	bl	76e0 <fputc@plt>
    ce94:	b	ce80 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa30>
    ce98:	add	x0, x20, #0xa8
    ce9c:	bl	76f0 <scols_cell_get_data@plt>
    cea0:	ldr	x1, [x19, #72]
    cea4:	mov	w2, #0xffffffff            	// #-1
    cea8:	bl	c548 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf8>
    ceac:	ldr	x1, [x19, #72]
    ceb0:	mov	w0, #0x3a                  	// #58
    ceb4:	bl	76e0 <fputc@plt>
    ceb8:	ldr	w0, [x20, #76]
    cebc:	cmp	w0, #0x1
    cec0:	b.eq	cf10 <scols_table_get_termheight@@SMARTCOLS_2.31+0xac0>  // b.none
    cec4:	cmp	w0, #0x2
    cec8:	b.eq	cf24 <scols_table_get_termheight@@SMARTCOLS_2.31+0xad4>  // b.none
    cecc:	cbnz	w0, cef8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa8>
    ced0:	ldrsb	w0, [x21]
    ced4:	ldr	x1, [x19, #72]
    ced8:	cbnz	w0, ceec <scols_table_get_termheight@@SMARTCOLS_2.31+0xa9c>
    cedc:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cee0:	add	x0, x0, #0x61d
    cee4:	bl	74e0 <fputs@plt>
    cee8:	b	cef8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xaa8>
    ceec:	mov	x0, x21
    cef0:	mov	w2, #0x0                   	// #0
    cef4:	bl	c548 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf8>
    cef8:	cbnz	w25, d394 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf44>
    cefc:	ldr	x1, [x19, #72]
    cf00:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cf04:	add	x0, x0, #0x622
    cf08:	bl	74e0 <fputs@plt>
    cf0c:	b	d394 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf44>
    cf10:	ldrsb	w0, [x21]
    cf14:	ldr	x1, [x19, #72]
    cf18:	cbz	w0, cedc <scols_table_get_termheight@@SMARTCOLS_2.31+0xa8c>
    cf1c:	mov	x0, x21
    cf20:	b	cee4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa94>
    cf24:	ldrsb	w0, [x21]
    cf28:	cbz	w0, cf58 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb08>
    cf2c:	cmp	w0, #0x30
    cf30:	b.eq	cf64 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb14>  // b.none
    cf34:	and	w1, w0, #0xffffffdf
    cf38:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cf3c:	cmp	w1, #0x4e
    cf40:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cf44:	add	x1, x2, #0x60d
    cf48:	add	x0, x0, #0x607
    cf4c:	csel	x0, x0, x1, eq  // eq = none
    cf50:	ldr	x1, [x19, #72]
    cf54:	b	cee4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xa94>
    cf58:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cf5c:	add	x0, x0, #0x607
    cf60:	b	cf50 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb00>
    cf64:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    cf68:	add	x0, x1, #0x607
    cf6c:	b	cf50 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb00>
    cf70:	ldrb	w0, [x19, #248]
    cf74:	tbz	w0, #1, d158 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd08>
    cf78:	cbz	x22, cf80 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb30>
    cf7c:	ldr	x22, [x22, #8]
    cf80:	cmp	x26, #0x0
    cf84:	ccmp	x22, #0x0, #0x0, ne  // ne = any
    cf88:	b.ne	cf90 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb40>  // b.any
    cf8c:	ldr	x22, [x26, #24]
    cf90:	cbnz	x22, cf98 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb48>
    cf94:	ldr	x22, [x20, #88]
    cf98:	mov	x0, x20
    cf9c:	add	x28, sp, #0x78
    cfa0:	bl	7510 <scols_column_get_safechars@plt>
    cfa4:	mov	x2, x28
    cfa8:	mov	x3, x0
    cfac:	mov	x1, x27
    cfb0:	mov	x0, x19
    cfb4:	bl	f914 <scols_get_library_version@@SMARTCOLS_2.25+0x374>
    cfb8:	mov	x21, x0
    cfbc:	cbnz	x0, cfc8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb78>
    cfc0:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    cfc4:	add	x21, x21, #0xb01
    cfc8:	mov	x0, x21
    cfcc:	bl	74b0 <strlen@plt>
    cfd0:	mov	x23, x0
    cfd4:	ldrsb	w0, [x21]
    cfd8:	ldr	x24, [x20, #16]
    cfdc:	cbz	w0, d038 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbe8>
    cfe0:	mov	x0, x20
    cfe4:	bl	79d0 <scols_column_is_customwrap@plt>
    cfe8:	cbz	w0, d038 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbe8>
    cfec:	ldp	x3, x2, [x20, #152]
    cff0:	mov	x1, x21
    cff4:	mov	x0, x20
    cff8:	blr	x3
    cffc:	mov	x1, x0
    d000:	cbz	x0, d038 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbe8>
    d004:	sub	x3, x0, x21
    d008:	mov	x0, x20
    d00c:	sub	x2, x23, x3
    d010:	str	x3, [sp, #104]
    d014:	bl	c758 <scols_table_get_termheight@@SMARTCOLS_2.31+0x308>
    d018:	ldr	x3, [sp, #104]
    d01c:	mov	x0, x21
    d020:	mov	x2, #0x0                   	// #0
    d024:	mov	x1, x3
    d028:	bl	146a4 <scols_init_debug@@SMARTCOLS_2.25+0x20b8>
    d02c:	str	x0, [sp, #120]
    d030:	ldr	x3, [sp, #104]
    d034:	mov	x23, x3
    d038:	cbz	w25, d064 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc14>
    d03c:	ldr	x0, [sp, #120]
    d040:	cmp	x24, x0
    d044:	b.ls	d064 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc14>  // b.plast
    d048:	mov	x0, x19
    d04c:	bl	7a80 <scols_table_is_maxout@plt>
    d050:	cbnz	w0, d064 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc14>
    d054:	mov	x0, x20
    d058:	bl	7d50 <scols_column_is_right@plt>
    d05c:	cbnz	w0, d064 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc14>
    d060:	ldr	x24, [sp, #120]
    d064:	ldr	x0, [sp, #120]
    d068:	cmp	x0, x24
    d06c:	b.ls	d090 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc40>  // b.plast
    d070:	mov	x0, x20
    d074:	bl	8120 <scols_column_is_trunc@plt>
    d078:	cbz	w0, d090 <scols_table_get_termheight@@SMARTCOLS_2.31+0xc40>
    d07c:	mov	x1, x28
    d080:	mov	x0, x21
    d084:	str	x24, [sp, #120]
    d088:	bl	14cd4 <scols_init_debug@@SMARTCOLS_2.25+0x26e8>
    d08c:	mov	x23, x0
    d090:	ldr	x0, [sp, #120]
    d094:	cmp	x0, x24
    d098:	b.ls	d160 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd10>  // b.plast
    d09c:	mov	x0, x20
    d0a0:	bl	7a60 <scols_column_is_wrap@plt>
    d0a4:	cbz	w0, d160 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd10>
    d0a8:	mov	x0, x20
    d0ac:	bl	79d0 <scols_column_is_customwrap@plt>
    d0b0:	cbnz	w0, d160 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd10>
    d0b4:	mov	x2, x23
    d0b8:	mov	x1, x21
    d0bc:	mov	x0, x20
    d0c0:	bl	c758 <scols_table_get_termheight@@SMARTCOLS_2.31+0x308>
    d0c4:	mov	x1, x28
    d0c8:	mov	x0, x21
    d0cc:	str	x24, [sp, #120]
    d0d0:	bl	14cd4 <scols_init_debug@@SMARTCOLS_2.25+0x26e8>
    d0d4:	mov	x23, x0
    d0d8:	sub	x0, x0, #0x1
    d0dc:	cmn	x0, #0x3
    d0e0:	b.hi	d160 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd10>  // b.pmore
    d0e4:	mov	x1, x23
    d0e8:	mov	x0, x20
    d0ec:	bl	c83c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ec>
    d0f0:	ldrsb	w0, [x21]
    d0f4:	cbz	w0, d16c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd1c>
    d0f8:	mov	x0, x20
    d0fc:	bl	7d50 <scols_column_is_right@plt>
    d100:	cbz	w0, d308 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb8>
    d104:	cbz	x22, d114 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcc4>
    d108:	ldr	x1, [x19, #72]
    d10c:	mov	x0, x22
    d110:	bl	74e0 <fputs@plt>
    d114:	ldr	x23, [sp, #120]
    d118:	adrp	x28, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    d11c:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d120:	add	x28, x28, #0xad3
    d124:	add	x2, x2, #0x84e
    d128:	cmp	x23, x24
    d12c:	b.cc	d2d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe80>  // b.lo, b.ul, b.last
    d130:	ldr	x1, [x19, #72]
    d134:	mov	x0, x21
    d138:	bl	74e0 <fputs@plt>
    d13c:	cbz	x22, d150 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd00>
    d140:	ldr	x1, [x19, #72]
    d144:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d148:	add	x0, x0, #0x625
    d14c:	bl	74e0 <fputs@plt>
    d150:	str	x24, [sp, #120]
    d154:	b	d16c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd1c>
    d158:	mov	x22, #0x0                   	// #0
    d15c:	b	cf98 <scols_table_get_termheight@@SMARTCOLS_2.31+0xb48>
    d160:	cmn	x23, #0x1
    d164:	b.ne	d0f0 <scols_table_get_termheight@@SMARTCOLS_2.31+0xca0>  // b.any
    d168:	str	xzr, [sp, #120]
    d16c:	mov	x0, x19
    d170:	bl	7eb0 <scols_table_is_minout@plt>
    d174:	cbnz	w0, d380 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf30>
    d178:	mov	x0, x19
    d17c:	bl	7a80 <scols_table_is_maxout@plt>
    d180:	cbz	w0, d3b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf64>
    d184:	ldr	x21, [sp, #120]
    d188:	adrp	x22, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    d18c:	adrp	x23, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d190:	add	x22, x22, #0xad3
    d194:	add	x23, x23, #0x84e
    d198:	cmp	x21, x24
    d19c:	b.cc	d3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0xf6c>  // b.lo, b.ul, b.last
    d1a0:	ldr	x0, [sp, #120]
    d1a4:	cmp	x0, x24
    d1a8:	b.ls	cd70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x920>  // b.plast
    d1ac:	mov	x0, x20
    d1b0:	bl	8120 <scols_column_is_trunc@plt>
    d1b4:	cbnz	w0, cd70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x920>
    d1b8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    d1bc:	mov	x21, x0
    d1c0:	ldr	x1, [x0, #4024]
    d1c4:	ldr	w1, [x1]
    d1c8:	tbz	w1, #5, d218 <scols_table_get_termheight@@SMARTCOLS_2.31+0xdc8>
    d1cc:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    d1d0:	ldr	x1, [x1, #4016]
    d1d4:	ldr	x22, [x1]
    d1d8:	bl	7840 <getpid@plt>
    d1dc:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d1e0:	mov	w2, w0
    d1e4:	add	x4, x4, #0x1fd
    d1e8:	mov	x0, x22
    d1ec:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d1f0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d1f4:	add	x3, x3, #0x1e2
    d1f8:	add	x1, x1, #0x1ef
    d1fc:	bl	8340 <fprintf@plt>
    d200:	ldr	x2, [sp, #120]
    d204:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d208:	mov	x3, x24
    d20c:	add	x1, x1, #0x62a
    d210:	mov	x0, x20
    d214:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    d218:	mov	x0, x27
    d21c:	bl	f900 <scols_get_library_version@@SMARTCOLS_2.25+0x360>
    d220:	mov	x22, x0
    d224:	ldr	x0, [x21, #4024]
    d228:	ldr	w0, [x0]
    d22c:	tbz	w0, #3, d274 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe24>
    d230:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    d234:	ldr	x0, [x0, #4016]
    d238:	ldr	x21, [x0]
    d23c:	bl	7840 <getpid@plt>
    d240:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d244:	mov	w2, w0
    d248:	add	x4, x4, #0x227
    d24c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d250:	add	x3, x3, #0x1e2
    d254:	mov	x0, x21
    d258:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d25c:	add	x1, x1, #0x1ef
    d260:	bl	8340 <fprintf@plt>
    d264:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d268:	mov	x0, x26
    d26c:	add	x1, x1, #0x64e
    d270:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    d274:	ldr	x0, [x19, #88]
    d278:	cbnz	x0, d284 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe34>
    d27c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    d280:	add	x0, x1, #0x81
    d284:	ldr	x1, [x19, #72]
    d288:	mov	x21, #0x0                   	// #0
    d28c:	bl	74e0 <fputs@plt>
    d290:	ldr	x0, [x19, #232]
    d294:	add	x0, x0, #0x1
    d298:	str	x0, [x19, #232]
    d29c:	mov	x1, x21
    d2a0:	mov	x0, x19
    d2a4:	bl	8360 <scols_table_get_column@plt>
    d2a8:	mov	x1, x0
    d2ac:	mov	x3, x22
    d2b0:	mov	x0, x19
    d2b4:	mov	x2, x26
    d2b8:	bl	ca28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5d8>
    d2bc:	ldr	x0, [x20, #8]
    d2c0:	add	x21, x21, #0x1
    d2c4:	cmp	x21, x0
    d2c8:	b.ls	d29c <scols_table_get_termheight@@SMARTCOLS_2.31+0xe4c>  // b.plast
    d2cc:	b	d394 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf44>
    d2d0:	ldrb	w0, [x19, #248]
    d2d4:	tbnz	w0, #3, d300 <scols_table_get_termheight@@SMARTCOLS_2.31+0xeb0>
    d2d8:	ldr	x0, [x19, #176]
    d2dc:	ldr	x0, [x0, #96]
    d2e0:	cmp	x0, #0x0
    d2e4:	csel	x0, x0, x2, ne  // ne = any
    d2e8:	ldr	x1, [x19, #72]
    d2ec:	str	x2, [sp, #104]
    d2f0:	add	x23, x23, #0x1
    d2f4:	bl	74e0 <fputs@plt>
    d2f8:	ldr	x2, [sp, #104]
    d2fc:	b	d128 <scols_table_get_termheight@@SMARTCOLS_2.31+0xcd8>
    d300:	mov	x0, x28
    d304:	b	d2e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0xe98>
    d308:	cbz	x22, d374 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf24>
    d30c:	mov	x0, x27
    d310:	bl	f9dc <scols_get_library_version@@SMARTCOLS_2.25+0x43c>
    d314:	mov	x28, x0
    d318:	mov	x0, x20
    d31c:	bl	7f90 <scols_column_is_tree@plt>
    d320:	cbz	w0, d348 <scols_table_get_termheight@@SMARTCOLS_2.31+0xef8>
    d324:	cmp	x28, #0x0
    d328:	ccmp	x28, x23, #0x2, ne  // ne = any
    d32c:	b.cs	d348 <scols_table_get_termheight@@SMARTCOLS_2.31+0xef8>  // b.hs, b.nlast
    d330:	ldr	x3, [x19, #72]
    d334:	mov	x0, x21
    d338:	mov	x2, x28
    d33c:	add	x21, x21, x28
    d340:	mov	x1, #0x1                   	// #1
    d344:	bl	7ee0 <fwrite@plt>
    d348:	ldr	x1, [x19, #72]
    d34c:	mov	x0, x22
    d350:	bl	74e0 <fputs@plt>
    d354:	ldr	x1, [x19, #72]
    d358:	mov	x0, x21
    d35c:	bl	74e0 <fputs@plt>
    d360:	ldr	x1, [x19, #72]
    d364:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d368:	add	x0, x0, #0x625
    d36c:	bl	74e0 <fputs@plt>
    d370:	b	d16c <scols_table_get_termheight@@SMARTCOLS_2.31+0xd1c>
    d374:	mov	x0, x21
    d378:	ldr	x1, [x19, #72]
    d37c:	b	d36c <scols_table_get_termheight@@SMARTCOLS_2.31+0xf1c>
    d380:	mov	x2, x26
    d384:	mov	x1, x20
    d388:	mov	x0, x19
    d38c:	bl	c94c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4fc>
    d390:	cbz	w0, d178 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd28>
    d394:	mov	w0, #0x0                   	// #0
    d398:	ldp	x19, x20, [sp, #16]
    d39c:	ldp	x21, x22, [sp, #32]
    d3a0:	ldp	x23, x24, [sp, #48]
    d3a4:	ldp	x25, x26, [sp, #64]
    d3a8:	ldp	x27, x28, [sp, #80]
    d3ac:	ldp	x29, x30, [sp], #128
    d3b0:	ret
    d3b4:	cbz	w25, d184 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd34>
    d3b8:	b	d394 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf44>
    d3bc:	ldrb	w0, [x19, #248]
    d3c0:	tbnz	w0, #3, d3e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf94>
    d3c4:	ldr	x0, [x19, #176]
    d3c8:	ldr	x0, [x0, #96]
    d3cc:	cmp	x0, #0x0
    d3d0:	csel	x0, x0, x23, ne  // ne = any
    d3d4:	ldr	x1, [x19, #72]
    d3d8:	add	x21, x21, #0x1
    d3dc:	bl	74e0 <fputs@plt>
    d3e0:	b	d198 <scols_table_get_termheight@@SMARTCOLS_2.31+0xd48>
    d3e4:	mov	x0, x22
    d3e8:	b	d3d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0xf84>
    d3ec:	stp	x29, x30, [sp, #-96]!
    d3f0:	mov	x29, sp
    d3f4:	stp	x19, x20, [sp, #16]
    d3f8:	stp	x21, x22, [sp, #32]
    d3fc:	stp	x23, x24, [sp, #48]
    d400:	stp	x25, x26, [sp, #64]
    d404:	stp	x27, x28, [sp, #80]
    d408:	cbnz	x0, d430 <scols_table_get_termheight@@SMARTCOLS_2.31+0xfe0>
    d40c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d410:	add	x3, x3, #0x79f
    d414:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d418:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d41c:	add	x3, x3, #0x35
    d420:	add	x1, x1, #0x59d
    d424:	add	x0, x0, #0x2fb
    d428:	mov	w2, #0x25c                 	// #604
    d42c:	bl	8200 <__assert_fail@plt>
    d430:	mov	x23, x1
    d434:	cbnz	x1, d45c <scols_table_get_termheight@@SMARTCOLS_2.31+0x100c>
    d438:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d43c:	add	x3, x3, #0x79f
    d440:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d444:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d448:	add	x3, x3, #0x35
    d44c:	add	x1, x1, #0x59d
    d450:	add	x0, x0, #0x5b6
    d454:	mov	w2, #0x25d                 	// #605
    d458:	b	d42c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfdc>
    d45c:	mov	x24, x2
    d460:	cbnz	x2, d488 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1038>
    d464:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d468:	add	x3, x3, #0x79f
    d46c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d470:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d474:	add	x3, x3, #0x35
    d478:	add	x1, x1, #0x59d
    d47c:	add	x0, x0, #0x295
    d480:	mov	w2, #0x25e                 	// #606
    d484:	b	d42c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfdc>
    d488:	mov	x20, x3
    d48c:	cbnz	x3, d4b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1064>
    d490:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d494:	add	x3, x3, #0x79f
    d498:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d49c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d4a0:	add	x3, x3, #0x35
    d4a4:	add	x1, x1, #0x59d
    d4a8:	add	x0, x0, #0x5b9
    d4ac:	mov	w2, #0x25f                 	// #607
    d4b0:	b	d42c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfdc>
    d4b4:	mov	x19, x0
    d4b8:	ldr	x1, [x2, #8]
    d4bc:	ldr	x0, [x0, #16]
    d4c0:	cmp	x1, x0
    d4c4:	b.ls	d4ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x109c>  // b.plast
    d4c8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d4cc:	add	x3, x3, #0x79f
    d4d0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d4d4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d4d8:	add	x3, x3, #0x35
    d4dc:	add	x1, x1, #0x59d
    d4e0:	add	x0, x0, #0x66b
    d4e4:	mov	w2, #0x260                 	// #608
    d4e8:	b	d42c <scols_table_get_termheight@@SMARTCOLS_2.31+0xfdc>
    d4ec:	mov	x0, x3
    d4f0:	bl	f7a0 <scols_get_library_version@@SMARTCOLS_2.25+0x200>
    d4f4:	ldr	x1, [x24, #8]
    d4f8:	mov	x0, x23
    d4fc:	bl	8330 <scols_line_get_cell@plt>
    d500:	mov	x22, x0
    d504:	cbz	x0, d510 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10c0>
    d508:	bl	76f0 <scols_cell_get_data@plt>
    d50c:	mov	x22, x0
    d510:	mov	x0, x24
    d514:	bl	7f90 <scols_column_is_tree@plt>
    d518:	mov	w21, w0
    d51c:	cbnz	w0, d548 <scols_table_get_termheight@@SMARTCOLS_2.31+0x10f8>
    d520:	cbz	x22, d908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14b8>
    d524:	mov	x1, x22
    d528:	mov	x0, x20
    d52c:	ldp	x19, x20, [sp, #16]
    d530:	ldp	x21, x22, [sp, #32]
    d534:	ldp	x23, x24, [sp, #48]
    d538:	ldp	x25, x26, [sp, #64]
    d53c:	ldp	x27, x28, [sp, #80]
    d540:	ldp	x29, x30, [sp], #96
    d544:	b	f8a4 <scols_get_library_version@@SMARTCOLS_2.25+0x304>
    d548:	mov	x0, x19
    d54c:	bl	7ea0 <scols_table_is_json@plt>
    d550:	cbnz	w0, d774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1324>
    d554:	ldrb	w0, [x24, #224]
    d558:	tbz	w0, #1, d774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1324>
    d55c:	ldrb	w0, [x19, #248]
    d560:	tbnz	w0, #3, d57c <scols_table_get_termheight@@SMARTCOLS_2.31+0x112c>
    d564:	ldr	x0, [x19, #176]
    d568:	ldr	x21, [x0, #96]
    d56c:	cbnz	x21, d584 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1134>
    d570:	adrp	x21, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d574:	add	x21, x21, #0x84e
    d578:	b	d584 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1134>
    d57c:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    d580:	add	x21, x21, #0xad3
    d584:	ldr	x1, [x19, #128]
    d588:	add	x0, x19, #0x80
    d58c:	cmp	x1, x0
    d590:	b.eq	d774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1324>  // b.none
    d594:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    d598:	ldr	x0, [x0, #4024]
    d59c:	ldr	w0, [x0]
    d5a0:	tbz	w0, #3, d5e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1198>
    d5a4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    d5a8:	ldr	x0, [x0, #4016]
    d5ac:	ldr	x25, [x0]
    d5b0:	bl	7840 <getpid@plt>
    d5b4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d5b8:	mov	w2, w0
    d5bc:	add	x4, x4, #0x227
    d5c0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d5c4:	add	x3, x3, #0x1e2
    d5c8:	mov	x0, x25
    d5cc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d5d0:	add	x1, x1, #0x1ef
    d5d4:	bl	8340 <fprintf@plt>
    d5d8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d5dc:	mov	x0, x23
    d5e0:	add	x1, x1, #0x683
    d5e4:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    d5e8:	ldrb	w0, [x19, #248]
    d5ec:	tbnz	w0, #4, d774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1324>
    d5f0:	adrp	x28, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d5f4:	adrp	x27, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d5f8:	add	x28, x28, #0x798
    d5fc:	add	x27, x27, #0x4d6
    d600:	mov	x26, #0x0                   	// #0
    d604:	mov	x25, #0x0                   	// #0
    d608:	ldr	x0, [x19, #152]
    d60c:	cmp	x25, x0
    d610:	b.cc	d624 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11d4>  // b.lo, b.ul, b.last
    d614:	mov	x1, x21
    d618:	mov	x0, x20
    d61c:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d620:	b	d774 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1324>
    d624:	ldr	x0, [x19, #144]
    d628:	ldr	x0, [x0, x25, lsl #3]
    d62c:	add	x25, x25, #0x3
    d630:	cbnz	x0, d66c <scols_table_get_termheight@@SMARTCOLS_2.31+0x121c>
    d634:	ldrb	w0, [x19, #248]
    d638:	tbnz	w0, #3, d654 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1204>
    d63c:	ldr	x0, [x19, #176]
    d640:	ldr	x2, [x0, #96]
    d644:	cbnz	x2, d65c <scols_table_get_termheight@@SMARTCOLS_2.31+0x120c>
    d648:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d64c:	add	x2, x2, #0x84e
    d650:	b	d65c <scols_table_get_termheight@@SMARTCOLS_2.31+0x120c>
    d654:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    d658:	add	x2, x2, #0xad3
    d65c:	mov	x1, #0x3                   	// #3
    d660:	mov	x0, x20
    d664:	bl	f850 <scols_get_library_version@@SMARTCOLS_2.25+0x2b0>
    d668:	b	d608 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11b8>
    d66c:	ldr	w0, [x0, #64]
    d670:	sub	w0, w0, #0x1
    d674:	cmp	w0, #0x6
    d678:	b.hi	d608 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11b8>  // b.pmore
    d67c:	ldrb	w0, [x28, w0, uxtw]
    d680:	adr	x1, d68c <scols_table_get_termheight@@SMARTCOLS_2.31+0x123c>
    d684:	add	x0, x1, w0, sxtb #2
    d688:	br	x0
    d68c:	ldr	x0, [x19, #176]
    d690:	ldr	x1, [x0, #48]
    d694:	cbnz	x1, d6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1250>
    d698:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d69c:	add	x1, x1, #0x4d8
    d6a0:	mov	x0, x20
    d6a4:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d6a8:	b	d608 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11b8>
    d6ac:	ldr	x0, [x19, #176]
    d6b0:	ldr	x1, [x0, #64]
    d6b4:	cbnz	x1, d6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1250>
    d6b8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d6bc:	add	x1, x1, #0x4e0
    d6c0:	b	d6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1250>
    d6c4:	ldr	x0, [x19, #176]
    d6c8:	ldr	x1, [x0, #56]
    d6cc:	cbnz	x1, d6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1250>
    d6d0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d6d4:	add	x1, x1, #0x667
    d6d8:	b	d6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1250>
    d6dc:	ldr	x0, [x19, #176]
    d6e0:	ldr	x1, [x0, #32]
    d6e4:	mov	x0, x20
    d6e8:	cmp	x1, #0x0
    d6ec:	csel	x1, x1, x27, ne  // ne = any
    d6f0:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d6f4:	mov	x2, x21
    d6f8:	mov	x1, #0x2                   	// #2
    d6fc:	b	d660 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1210>
    d700:	mov	x1, x21
    d704:	mov	x0, x20
    d708:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d70c:	ldr	x0, [x19, #176]
    d710:	ldr	x1, [x0, #80]
    d714:	cbnz	x1, d720 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12d0>
    d718:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d71c:	add	x1, x1, #0x4cd
    d720:	mov	x0, x20
    d724:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d728:	ldr	x1, [x19, #152]
    d72c:	mov	x0, x25
    d730:	cmp	x0, x1
    d734:	b.cc	d78c <scols_table_get_termheight@@SMARTCOLS_2.31+0x133c>  // b.lo, b.ul, b.last
    d738:	ldr	x0, [x19, #176]
    d73c:	add	x1, x26, #0x1
    d740:	ldr	x2, [x0, #40]
    d744:	cbnz	x2, d750 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1300>
    d748:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d74c:	add	x2, x2, #0xb9b
    d750:	mov	x0, x20
    d754:	bl	f850 <scols_get_library_version@@SMARTCOLS_2.25+0x2b0>
    d758:	mov	w0, #0x1                   	// #1
    d75c:	ldr	x1, [x19, #176]
    d760:	ldr	x21, [x1, #40]
    d764:	cbnz	x21, d770 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1320>
    d768:	adrp	x21, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d76c:	add	x21, x21, #0xb9b
    d770:	cbz	w0, d608 <scols_table_get_termheight@@SMARTCOLS_2.31+0x11b8>
    d774:	ldr	x0, [x23, #112]
    d778:	cbnz	x0, d84c <scols_table_get_termheight@@SMARTCOLS_2.31+0x13fc>
    d77c:	ldrb	w0, [x24, #224]
    d780:	tbnz	w0, #1, d860 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1410>
    d784:	mov	w21, #0x0                   	// #0
    d788:	b	d8c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>
    d78c:	ldr	x2, [x19, #144]
    d790:	ldr	x2, [x2, x0, lsl #3]
    d794:	cbnz	x2, d818 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13c8>
    d798:	add	x26, x26, #0x1
    d79c:	add	x0, x0, #0x1
    d7a0:	b	d730 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e0>
    d7a4:	ldrb	w0, [x19, #248]
    d7a8:	tbnz	w0, #3, d7c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1374>
    d7ac:	ldr	x0, [x19, #176]
    d7b0:	ldr	x1, [x0, #96]
    d7b4:	cbnz	x1, d7cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x137c>
    d7b8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d7bc:	add	x1, x1, #0x84e
    d7c0:	b	d7cc <scols_table_get_termheight@@SMARTCOLS_2.31+0x137c>
    d7c4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    d7c8:	add	x1, x1, #0xad3
    d7cc:	mov	x0, x20
    d7d0:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d7d4:	ldr	x0, [x19, #176]
    d7d8:	ldr	x1, [x0, #72]
    d7dc:	cbnz	x1, d7e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1398>
    d7e0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d7e4:	add	x1, x1, #0x4d3
    d7e8:	mov	x0, x20
    d7ec:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d7f0:	ldr	x1, [x19, #152]
    d7f4:	mov	x0, x25
    d7f8:	cmp	x0, x1
    d7fc:	b.cs	d738 <scols_table_get_termheight@@SMARTCOLS_2.31+0x12e8>  // b.hs, b.nlast
    d800:	ldr	x2, [x19, #144]
    d804:	ldr	x2, [x2, x0, lsl #3]
    d808:	cbnz	x2, d818 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13c8>
    d80c:	add	x26, x26, #0x1
    d810:	add	x0, x0, #0x1
    d814:	b	d7f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x13a8>
    d818:	mov	w0, #0x0                   	// #0
    d81c:	b	d75c <scols_table_get_termheight@@SMARTCOLS_2.31+0x130c>
    d820:	mov	x1, x21
    d824:	mov	x0, x20
    d828:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d82c:	ldr	x0, [x19, #176]
    d830:	ldr	x1, [x0, #32]
    d834:	mov	x0, x20
    d838:	cmp	x1, #0x0
    d83c:	csel	x1, x1, x27, ne  // ne = any
    d840:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d844:	mov	x1, x21
    d848:	b	d6a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1250>
    d84c:	mov	x0, x19
    d850:	bl	7ea0 <scols_table_is_json@plt>
    d854:	cbz	w0, d87c <scols_table_get_termheight@@SMARTCOLS_2.31+0x142c>
    d858:	ldr	x0, [x23, #112]
    d85c:	cbz	x0, d77c <scols_table_get_termheight@@SMARTCOLS_2.31+0x132c>
    d860:	mov	x0, x19
    d864:	bl	7ea0 <scols_table_is_json@plt>
    d868:	mov	w21, w0
    d86c:	cbnz	w0, d784 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1334>
    d870:	mov	x0, x20
    d874:	bl	f8e0 <scols_get_library_version@@SMARTCOLS_2.25+0x340>
    d878:	b	d8c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>
    d87c:	ldr	x1, [x23, #112]
    d880:	mov	x2, x20
    d884:	mov	x0, x19
    d888:	bl	c690 <scols_table_get_termheight@@SMARTCOLS_2.31+0x240>
    d88c:	mov	w21, w0
    d890:	cbnz	w0, d8c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1474>
    d894:	mov	x0, x23
    d898:	bl	c458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    d89c:	ldr	x1, [x19, #176]
    d8a0:	cbz	w0, d8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14a4>
    d8a4:	ldr	x1, [x1, #24]
    d8a8:	cbnz	x1, d8b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1464>
    d8ac:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d8b0:	add	x1, x1, #0x4d3
    d8b4:	mov	x0, x20
    d8b8:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d8bc:	mov	w21, w0
    d8c0:	cbz	w0, d858 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1408>
    d8c4:	cmp	w21, #0x0
    d8c8:	ccmp	x22, #0x0, #0x4, eq  // eq = none
    d8cc:	b.eq	d908 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14b8>  // b.none
    d8d0:	mov	x1, x22
    d8d4:	mov	x0, x20
    d8d8:	ldp	x19, x20, [sp, #16]
    d8dc:	ldp	x21, x22, [sp, #32]
    d8e0:	ldp	x23, x24, [sp, #48]
    d8e4:	ldp	x25, x26, [sp, #64]
    d8e8:	ldp	x27, x28, [sp, #80]
    d8ec:	ldp	x29, x30, [sp], #96
    d8f0:	b	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    d8f4:	ldr	x1, [x1, #8]
    d8f8:	cbnz	x1, d8b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1464>
    d8fc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d900:	add	x1, x1, #0x4cd
    d904:	b	d8b4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1464>
    d908:	mov	w0, w21
    d90c:	ldp	x19, x20, [sp, #16]
    d910:	ldp	x21, x22, [sp, #32]
    d914:	ldp	x23, x24, [sp, #48]
    d918:	ldp	x25, x26, [sp, #64]
    d91c:	ldp	x27, x28, [sp, #80]
    d920:	ldp	x29, x30, [sp], #96
    d924:	ret
    d928:	stp	x29, x30, [sp, #-192]!
    d92c:	mov	x29, sp
    d930:	stp	x19, x20, [sp, #16]
    d934:	stp	x21, x22, [sp, #32]
    d938:	stp	x23, x24, [sp, #48]
    d93c:	stp	x25, x26, [sp, #64]
    d940:	stp	x27, x28, [sp, #80]
    d944:	cbnz	x1, d96c <scols_table_get_termheight@@SMARTCOLS_2.31+0x151c>
    d948:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d94c:	add	x3, x3, #0x79f
    d950:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d954:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d958:	add	x3, x3, #0x46
    d95c:	add	x1, x1, #0x59d
    d960:	add	x0, x0, #0x5b6
    d964:	mov	w2, #0x290                 	// #656
    d968:	bl	8200 <__assert_fail@plt>
    d96c:	mov	x19, x0
    d970:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    d974:	mov	x21, x1
    d978:	str	x0, [sp, #104]
    d97c:	ldr	x1, [x0, #4024]
    d980:	mov	x25, x2
    d984:	ldr	w1, [x1]
    d988:	tbz	w1, #3, d9d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1580>
    d98c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    d990:	ldr	x0, [x0, #4016]
    d994:	ldr	x20, [x0]
    d998:	bl	7840 <getpid@plt>
    d99c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d9a0:	mov	w2, w0
    d9a4:	add	x4, x4, #0x227
    d9a8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d9ac:	add	x3, x3, #0x1e2
    d9b0:	mov	x0, x20
    d9b4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d9b8:	add	x1, x1, #0x1ef
    d9bc:	bl	8340 <fprintf@plt>
    d9c0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    d9c4:	mov	x0, x21
    d9c8:	add	x1, x1, #0x699
    d9cc:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    d9d0:	add	x28, sp, #0x98
    d9d4:	mov	w22, #0x0                   	// #0
    d9d8:	mov	w23, #0x1                   	// #1
    d9dc:	add	x26, sp, #0xa8
    d9e0:	mov	x0, x26
    d9e4:	mov	w1, #0x0                   	// #0
    d9e8:	bl	75b0 <scols_reset_iter@plt>
    d9ec:	mov	x2, x28
    d9f0:	mov	x1, x26
    d9f4:	mov	x0, x19
    d9f8:	bl	80b0 <scols_table_next_column@plt>
    d9fc:	cbz	w0, da48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15f8>
    da00:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    da04:	add	x0, x0, #0xad3
    da08:	mov	w20, #0x0                   	// #0
    da0c:	str	x0, [sp, #120]
    da10:	add	x0, sp, #0xa0
    da14:	str	x0, [sp, #128]
    da18:	cmp	w20, #0x0
    da1c:	and	w22, w22, #0x1
    da20:	csel	w22, w22, wzr, eq  // eq = none
    da24:	cbnz	w22, daac <scols_table_get_termheight@@SMARTCOLS_2.31+0x165c>
    da28:	mov	w0, #0x0                   	// #0
    da2c:	ldp	x19, x20, [sp, #16]
    da30:	ldp	x21, x22, [sp, #32]
    da34:	ldp	x23, x24, [sp, #48]
    da38:	ldp	x25, x26, [sp, #64]
    da3c:	ldp	x27, x28, [sp, #80]
    da40:	ldp	x29, x30, [sp], #192
    da44:	ret
    da48:	ldr	x0, [sp, #152]
    da4c:	bl	8170 <scols_column_is_hidden@plt>
    da50:	cbnz	w0, d9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x159c>
    da54:	ldr	x2, [sp, #152]
    da58:	mov	x3, x25
    da5c:	mov	x1, x21
    da60:	mov	x0, x19
    da64:	bl	d3ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xf9c>
    da68:	cbnz	w0, da28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15d8>
    da6c:	ldr	x20, [sp, #152]
    da70:	mov	x0, x21
    da74:	ldr	x1, [x20, #8]
    da78:	bl	8330 <scols_line_get_cell@plt>
    da7c:	mov	x3, x0
    da80:	mov	x4, x25
    da84:	mov	x2, x21
    da88:	mov	x1, x20
    da8c:	mov	x0, x19
    da90:	bl	cc94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x844>
    da94:	cbnz	w0, da28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15d8>
    da98:	ldr	x0, [sp, #152]
    da9c:	ldr	x0, [x0, #104]
    daa0:	cmp	x0, #0x0
    daa4:	csel	w22, w22, w23, eq  // eq = none
    daa8:	b	d9ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x159c>
    daac:	ldr	x0, [sp, #104]
    dab0:	ldr	x0, [x0, #4024]
    dab4:	ldr	w0, [x0]
    dab8:	tbz	w0, #3, db00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16b0>
    dabc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    dac0:	ldr	x0, [x0, #4016]
    dac4:	ldr	x20, [x0]
    dac8:	bl	7840 <getpid@plt>
    dacc:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dad0:	mov	w2, w0
    dad4:	add	x4, x4, #0x227
    dad8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dadc:	add	x3, x3, #0x1e2
    dae0:	mov	x0, x20
    dae4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dae8:	add	x1, x1, #0x1ef
    daec:	bl	8340 <fprintf@plt>
    daf0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    daf4:	mov	x0, x21
    daf8:	add	x1, x1, #0x6a7
    dafc:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    db00:	ldr	x0, [x19, #88]
    db04:	cbnz	x0, db10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16c0>
    db08:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    db0c:	add	x0, x0, #0x81
    db10:	ldr	x1, [x19, #72]
    db14:	mov	w22, #0x0                   	// #0
    db18:	bl	74e0 <fputs@plt>
    db1c:	ldr	x0, [x19, #232]
    db20:	mov	w1, #0x0                   	// #0
    db24:	add	x0, x0, #0x1
    db28:	str	x0, [x19, #232]
    db2c:	mov	x0, x26
    db30:	bl	75b0 <scols_reset_iter@plt>
    db34:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    db38:	add	x0, x0, #0x84e
    db3c:	str	x0, [sp, #112]
    db40:	mov	w20, #0x0                   	// #0
    db44:	mov	x2, x28
    db48:	mov	x1, x26
    db4c:	mov	x0, x19
    db50:	bl	80b0 <scols_table_next_column@plt>
    db54:	cbnz	w0, da18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15c8>
    db58:	ldr	x0, [sp, #152]
    db5c:	bl	8170 <scols_column_is_hidden@plt>
    db60:	cbnz	w0, db44 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16f4>
    db64:	ldr	x20, [sp, #152]
    db68:	ldr	x0, [x20, #104]
    db6c:	cbz	x0, dd8c <scols_table_get_termheight@@SMARTCOLS_2.31+0x193c>
    db70:	ldr	x1, [x20, #8]
    db74:	mov	x0, x21
    db78:	bl	8330 <scols_line_get_cell@plt>
    db7c:	ldrb	w1, [x19, #248]
    db80:	tbz	w1, #1, dbb8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1768>
    db84:	cbz	x0, db90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1740>
    db88:	ldr	x24, [x0, #8]
    db8c:	cbnz	x24, db9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x174c>
    db90:	ldr	x24, [x21, #24]
    db94:	cbnz	x24, db9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x174c>
    db98:	ldr	x24, [x20, #88]
    db9c:	ldr	x0, [x20, #104]
    dba0:	ldr	x27, [x20, #16]
    dba4:	str	x27, [sp, #160]
    dba8:	cbz	x0, dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c4>
    dbac:	cbnz	x27, dbc0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1770>
    dbb0:	mov	w20, #0xffffffea            	// #-22
    dbb4:	b	da18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15c8>
    dbb8:	mov	x24, #0x0                   	// #0
    dbbc:	b	db9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x174c>
    dbc0:	ldr	x0, [sp, #104]
    dbc4:	ldr	x0, [x0, #4024]
    dbc8:	ldr	w0, [x0]
    dbcc:	tbz	w0, #5, dc14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x17c4>
    dbd0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    dbd4:	ldr	x0, [x0, #4016]
    dbd8:	ldr	x23, [x0]
    dbdc:	bl	7840 <getpid@plt>
    dbe0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dbe4:	mov	w2, w0
    dbe8:	add	x4, x4, #0x1fd
    dbec:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dbf0:	add	x3, x3, #0x1e2
    dbf4:	mov	x0, x23
    dbf8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dbfc:	add	x1, x1, #0x1ef
    dc00:	bl	8340 <fprintf@plt>
    dc04:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dc08:	mov	x0, x20
    dc0c:	add	x1, x1, #0x6a7
    dc10:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    dc14:	ldr	x0, [x20, #104]
    dc18:	bl	7b30 <strdup@plt>
    dc1c:	mov	x23, x0
    dc20:	cbz	x0, dd70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1920>
    dc24:	mov	x0, x20
    dc28:	bl	79d0 <scols_column_is_customwrap@plt>
    dc2c:	cbz	w0, dd28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18d8>
    dc30:	ldp	x3, x2, [x20, #152]
    dc34:	mov	x1, x23
    dc38:	mov	x0, x20
    dc3c:	blr	x3
    dc40:	cbz	x0, dd28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18d8>
    dc44:	sub	x1, x0, x23
    dc48:	mov	x2, #0x0                   	// #0
    dc4c:	mov	x0, x23
    dc50:	str	x1, [sp, #136]
    dc54:	bl	146a4 <scols_init_debug@@SMARTCOLS_2.25+0x20b8>
    dc58:	str	x0, [sp, #160]
    dc5c:	ldr	x1, [sp, #136]
    dc60:	cmn	x1, #0x1
    dc64:	b.eq	dd70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1920>  // b.none
    dc68:	cbz	x1, dc74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1824>
    dc6c:	mov	x0, x20
    dc70:	bl	c83c <scols_table_get_termheight@@SMARTCOLS_2.31+0x3ec>
    dc74:	cbz	x24, dc84 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1834>
    dc78:	ldr	x1, [x19, #72]
    dc7c:	mov	x0, x24
    dc80:	bl	74e0 <fputs@plt>
    dc84:	ldr	x1, [x19, #72]
    dc88:	mov	x0, x23
    dc8c:	bl	74e0 <fputs@plt>
    dc90:	cbz	x24, dca4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1854>
    dc94:	ldr	x1, [x19, #72]
    dc98:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dc9c:	add	x0, x0, #0x625
    dca0:	bl	74e0 <fputs@plt>
    dca4:	mov	x0, x23
    dca8:	bl	7d80 <free@plt>
    dcac:	mov	x0, x19
    dcb0:	bl	7eb0 <scols_table_is_minout@plt>
    dcb4:	cbz	w0, dccc <scols_table_get_termheight@@SMARTCOLS_2.31+0x187c>
    dcb8:	mov	x2, x21
    dcbc:	mov	x1, x20
    dcc0:	mov	x0, x19
    dcc4:	bl	c94c <scols_table_get_termheight@@SMARTCOLS_2.31+0x4fc>
    dcc8:	cbnz	w0, dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c4>
    dccc:	mov	x0, x19
    dcd0:	bl	7a80 <scols_table_is_maxout@plt>
    dcd4:	cbnz	w0, dce4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1894>
    dcd8:	mov	x0, x20
    dcdc:	bl	c8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    dce0:	cbnz	w0, dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c4>
    dce4:	ldr	x23, [sp, #160]
    dce8:	cmp	x27, x23
    dcec:	b.hi	dd3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x18ec>  // b.pmore
    dcf0:	mov	x0, x20
    dcf4:	bl	c8f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x4a4>
    dcf8:	cbnz	w0, dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c4>
    dcfc:	ldr	x0, [x19, #80]
    dd00:	ldr	x1, [sp, #112]
    dd04:	cmp	x0, #0x0
    dd08:	csel	x0, x0, x1, ne  // ne = any
    dd0c:	ldr	x1, [x19, #72]
    dd10:	bl	74e0 <fputs@plt>
    dd14:	ldr	x0, [sp, #152]
    dd18:	ldr	x0, [x0, #104]
    dd1c:	cmp	x0, #0x0
    dd20:	csinc	w22, w22, wzr, eq  // eq = none
    dd24:	b	db40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16f0>
    dd28:	ldr	x1, [sp, #128]
    dd2c:	mov	x0, x23
    dd30:	bl	14cd4 <scols_init_debug@@SMARTCOLS_2.25+0x26e8>
    dd34:	mov	x1, x0
    dd38:	b	dc60 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1810>
    dd3c:	ldrb	w0, [x19, #248]
    dd40:	tbnz	w0, #3, dd68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1918>
    dd44:	ldr	x0, [x19, #176]
    dd48:	ldr	x1, [sp, #112]
    dd4c:	ldr	x0, [x0, #96]
    dd50:	cmp	x0, #0x0
    dd54:	csel	x0, x0, x1, ne  // ne = any
    dd58:	ldr	x1, [x19, #72]
    dd5c:	add	x23, x23, #0x1
    dd60:	bl	74e0 <fputs@plt>
    dd64:	b	dce8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1898>
    dd68:	ldr	x0, [sp, #120]
    dd6c:	b	dd58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1908>
    dd70:	mov	x0, x23
    dd74:	bl	7d80 <free@plt>
    dd78:	bl	8210 <__errno_location@plt>
    dd7c:	ldr	w20, [x0]
    dd80:	cbz	w20, dd14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x18c4>
    dd84:	neg	w20, w20
    dd88:	b	da18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x15c8>
    dd8c:	mov	x0, x25
    dd90:	bl	f900 <scols_get_library_version@@SMARTCOLS_2.25+0x360>
    dd94:	mov	x2, x21
    dd98:	mov	x3, x0
    dd9c:	mov	x1, x20
    dda0:	mov	x0, x19
    dda4:	bl	ca28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x5d8>
    dda8:	b	db40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x16f0>
    ddac:	stp	x29, x30, [sp, #-64]!
    ddb0:	mov	x29, sp
    ddb4:	stp	x19, x20, [sp, #16]
    ddb8:	mov	x20, x0
    ddbc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ddc0:	stp	x21, x22, [sp, #32]
    ddc4:	mov	x19, x1
    ddc8:	mov	x21, x3
    ddcc:	ldr	x0, [x0, #4024]
    ddd0:	ldr	w0, [x0]
    ddd4:	str	x23, [sp, #48]
    ddd8:	tbz	w0, #3, de20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x19d0>
    dddc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    dde0:	ldr	x0, [x0, #4016]
    dde4:	ldr	x22, [x0]
    dde8:	bl	7840 <getpid@plt>
    ddec:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ddf0:	mov	w2, w0
    ddf4:	add	x4, x4, #0x227
    ddf8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ddfc:	add	x3, x3, #0x1e2
    de00:	mov	x0, x22
    de04:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    de08:	add	x1, x1, #0x1ef
    de0c:	bl	8340 <fprintf@plt>
    de10:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    de14:	mov	x0, x19
    de18:	add	x1, x1, #0x6bd
    de1c:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    de20:	mov	x0, x20
    de24:	bl	ee10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29c0>
    de28:	mov	x2, x21
    de2c:	mov	x1, x19
    de30:	mov	x0, x20
    de34:	bl	d928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14d8>
    de38:	mov	w22, w0
    de3c:	cbnz	w0, de5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a0c>
    de40:	cbz	x19, de74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a24>
    de44:	ldr	x1, [x19, #64]
    de48:	add	x0, x19, #0x40
    de4c:	cmp	x1, x0
    de50:	b.eq	de74 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a24>  // b.none
    de54:	mov	x0, x20
    de58:	bl	ed14 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28c4>
    de5c:	mov	w0, w22
    de60:	ldp	x19, x20, [sp, #16]
    de64:	ldp	x21, x22, [sp, #32]
    de68:	ldr	x23, [sp, #48]
    de6c:	ldp	x29, x30, [sp], #64
    de70:	ret
    de74:	mov	x1, x19
    de78:	mov	x0, x20
    de7c:	bl	120e8 <scols_line_link_group@@SMARTCOLS_2.34+0x3c4>
    de80:	mov	w23, w0
    de84:	mov	x0, x20
    de88:	bl	7ea0 <scols_table_is_json@plt>
    de8c:	cbz	w0, df10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ac0>
    de90:	cbz	x19, df08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ab8>
    de94:	ldr	x0, [x19, #112]
    de98:	cbz	x0, deec <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a9c>
    de9c:	mov	x0, x19
    dea0:	bl	c458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    dea4:	cmp	w0, #0x0
    dea8:	cset	w21, ne  // ne = any
    deac:	mov	w2, w23
    deb0:	mov	w1, w21
    deb4:	mov	x0, x20
    deb8:	bl	ee58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a08>
    debc:	cbz	w21, ded4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a84>
    dec0:	cbz	x19, ded4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a84>
    dec4:	ldr	x0, [x19, #112]
    dec8:	cbz	x0, ded4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a84>
    decc:	mov	x0, x20
    ded0:	bl	edac <scols_table_get_termheight@@SMARTCOLS_2.31+0x295c>
    ded4:	ldr	x19, [x19, #112]
    ded8:	cmp	x19, #0x0
    dedc:	csel	w21, w21, wzr, ne  // ne = any
    dee0:	cbz	w21, de5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a0c>
    dee4:	mov	w23, #0x0                   	// #0
    dee8:	b	de90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a40>
    deec:	ldr	x0, [x19, #120]
    def0:	cbnz	x0, df08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ab8>
    def4:	cbz	x20, df08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ab8>
    def8:	ldr	x0, [x20, #168]
    defc:	cmp	x0, x19
    df00:	cset	w21, eq  // eq = none
    df04:	b	deac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a5c>
    df08:	mov	w21, #0x0                   	// #0
    df0c:	b	deac <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a5c>
    df10:	cbz	x19, df5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b0c>
    df14:	ldr	x0, [x19, #112]
    df18:	cbz	x0, df28 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ad8>
    df1c:	mov	x0, x19
    df20:	bl	c458 <scols_table_get_termheight@@SMARTCOLS_2.31+0x8>
    df24:	cbnz	w0, df54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b04>
    df28:	ldr	x0, [x19, #120]
    df2c:	cbz	x0, df5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b0c>
    df30:	ldr	x0, [x0, #40]
    df34:	add	x19, x19, #0x50
    df38:	cmp	x0, x19
    df3c:	cset	w1, eq  // eq = none
    df40:	mov	w2, w23
    df44:	mov	x0, x20
    df48:	mov	w22, #0x0                   	// #0
    df4c:	bl	ee58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a08>
    df50:	b	de5c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1a0c>
    df54:	mov	w1, #0x1                   	// #1
    df58:	b	df40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1af0>
    df5c:	mov	w1, #0x0                   	// #0
    df60:	b	df40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1af0>
    df64:	stp	x29, x30, [sp, #-80]!
    df68:	mov	x29, sp
    df6c:	stp	x19, x20, [sp, #16]
    df70:	stp	x21, x22, [sp, #32]
    df74:	str	x23, [sp, #48]
    df78:	str	xzr, [sp, #72]
    df7c:	cbnz	x0, dfa4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b54>
    df80:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    df84:	add	x3, x3, #0x79f
    df88:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    df8c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    df90:	add	x3, x3, #0x51
    df94:	add	x1, x1, #0x59d
    df98:	add	x0, x0, #0x2fb
    df9c:	mov	w2, #0x2bf                 	// #703
    dfa0:	bl	8200 <__assert_fail@plt>
    dfa4:	mov	x19, x0
    dfa8:	ldr	x0, [x0, #184]
    dfac:	cbnz	x0, dfcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b7c>
    dfb0:	mov	w22, #0x0                   	// #0
    dfb4:	mov	w0, w22
    dfb8:	ldp	x19, x20, [sp, #16]
    dfbc:	ldp	x21, x22, [sp, #32]
    dfc0:	ldr	x23, [sp, #48]
    dfc4:	ldp	x29, x30, [sp], #80
    dfc8:	ret
    dfcc:	adrp	x23, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    dfd0:	ldr	x0, [x23, #4024]
    dfd4:	ldr	w0, [x0]
    dfd8:	tbz	w0, #4, e020 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bd0>
    dfdc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    dfe0:	ldr	x0, [x0, #4016]
    dfe4:	ldr	x20, [x0]
    dfe8:	bl	7840 <getpid@plt>
    dfec:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dff0:	mov	w2, w0
    dff4:	add	x4, x4, #0x2a0
    dff8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    dffc:	add	x3, x3, #0x1e2
    e000:	mov	x0, x20
    e004:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e008:	add	x1, x1, #0x1ef
    e00c:	bl	8340 <fprintf@plt>
    e010:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e014:	mov	x0, x19
    e018:	add	x1, x1, #0x6d3
    e01c:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    e020:	ldr	x20, [x19, #184]
    e024:	mov	x0, x20
    e028:	bl	74b0 <strlen@plt>
    e02c:	ldrb	w1, [x19, #249]
    e030:	tbz	w1, #4, e0c0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c70>
    e034:	add	x22, x0, #0x1
    e038:	mov	x0, x20
    e03c:	str	x22, [sp, #72]
    e040:	bl	7b30 <strdup@plt>
    e044:	mov	x21, x0
    e048:	cbnz	x0, e15c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d0c>
    e04c:	mov	x21, #0x0                   	// #0
    e050:	mov	x20, #0x0                   	// #0
    e054:	mov	w22, #0xfffffff4            	// #-12
    e058:	mov	x0, x21
    e05c:	bl	7d80 <free@plt>
    e060:	mov	x0, x20
    e064:	bl	7d80 <free@plt>
    e068:	ldr	x23, [x23, #4024]
    e06c:	ldr	w0, [x23]
    e070:	tbz	w0, #4, dfb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b64>
    e074:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e078:	ldr	x0, [x0, #4016]
    e07c:	ldr	x20, [x0]
    e080:	bl	7840 <getpid@plt>
    e084:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e088:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e08c:	add	x4, x4, #0x2a0
    e090:	add	x3, x3, #0x1e2
    e094:	mov	w2, w0
    e098:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e09c:	mov	x0, x20
    e0a0:	add	x1, x1, #0x1ef
    e0a4:	bl	8340 <fprintf@plt>
    e0a8:	mov	w2, w22
    e0ac:	mov	x0, x19
    e0b0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e0b4:	add	x1, x1, #0x702
    e0b8:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    e0bc:	b	dfb4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b64>
    e0c0:	bl	14be4 <scols_init_debug@@SMARTCOLS_2.25+0x25f8>
    e0c4:	add	x22, x0, #0x1
    e0c8:	cbnz	x0, e120 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1cd0>
    e0cc:	ldr	x23, [x23, #4024]
    e0d0:	ldr	w0, [x23]
    e0d4:	tbz	w0, #4, dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b60>
    e0d8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e0dc:	ldr	x0, [x0, #4016]
    e0e0:	ldr	x20, [x0]
    e0e4:	bl	7840 <getpid@plt>
    e0e8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e0ec:	mov	w2, w0
    e0f0:	add	x4, x4, #0x2a0
    e0f4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e0f8:	add	x3, x3, #0x1e2
    e0fc:	mov	x0, x20
    e100:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e104:	add	x1, x1, #0x1ef
    e108:	bl	8340 <fprintf@plt>
    e10c:	mov	x0, x19
    e110:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e114:	add	x1, x1, #0x6e2
    e118:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    e11c:	b	dfb0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b60>
    e120:	mov	x0, x22
    e124:	bl	78b0 <malloc@plt>
    e128:	mov	x21, x0
    e12c:	cbz	x0, e04c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1bfc>
    e130:	mov	x2, x0
    e134:	add	x1, sp, #0x48
    e138:	ldr	x0, [x19, #184]
    e13c:	mov	x3, #0x0                   	// #0
    e140:	bl	1485c <scols_init_debug@@SMARTCOLS_2.25+0x2270>
    e144:	mov	x20, x0
    e148:	cbz	x0, e294 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e44>
    e14c:	ldr	x0, [sp, #72]
    e150:	sub	x0, x0, #0x1
    e154:	cmn	x0, #0x3
    e158:	b.hi	e290 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e40>  // b.pmore
    e15c:	ldrb	w0, [x19, #248]
    e160:	tbz	w0, #2, e230 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1de0>
    e164:	ldr	x0, [x19, #40]
    e168:	add	x22, x22, x0
    e16c:	str	x0, [sp, #64]
    e170:	mov	x0, x22
    e174:	bl	78b0 <malloc@plt>
    e178:	mov	x20, x0
    e17c:	cbz	x0, e294 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e44>
    e180:	add	x0, x19, #0xb8
    e184:	bl	7c80 <scols_cell_get_alignment@plt>
    e188:	cmp	w0, #0x1
    e18c:	b.eq	e278 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e28>  // b.none
    e190:	cmp	w0, #0x2
    e194:	b.eq	e280 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e30>  // b.none
    e198:	ldp	x0, x1, [sp, #64]
    e19c:	cmp	x1, x0
    e1a0:	b.cc	e238 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1de8>  // b.lo, b.ul, b.last
    e1a4:	mov	w4, #0x0                   	// #0
    e1a8:	ldr	x0, [x19, #176]
    e1ac:	ldr	x0, [x0, #88]
    e1b0:	cbnz	x0, e1bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d6c>
    e1b4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e1b8:	add	x0, x0, #0x84e
    e1bc:	ldrsb	w6, [x0]
    e1c0:	add	x3, sp, #0x40
    e1c4:	mov	x2, x22
    e1c8:	mov	x1, x20
    e1cc:	mov	x0, x21
    e1d0:	mov	w5, #0x0                   	// #0
    e1d4:	bl	14d90 <scols_init_debug@@SMARTCOLS_2.25+0x27a4>
    e1d8:	cmn	w0, #0x1
    e1dc:	b.eq	e294 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e44>  // b.none
    e1e0:	ldrb	w0, [x19, #248]
    e1e4:	tbz	w0, #1, e288 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e38>
    e1e8:	ldr	x0, [x19, #192]
    e1ec:	cbz	x0, e288 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e38>
    e1f0:	ldr	x1, [x19, #72]
    e1f4:	mov	w22, #0x1                   	// #1
    e1f8:	bl	74e0 <fputs@plt>
    e1fc:	ldr	x1, [x19, #72]
    e200:	mov	x0, x20
    e204:	bl	74e0 <fputs@plt>
    e208:	cbz	w22, e21c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dcc>
    e20c:	ldr	x1, [x19, #72]
    e210:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e214:	add	x0, x0, #0x625
    e218:	bl	74e0 <fputs@plt>
    e21c:	ldr	x1, [x19, #72]
    e220:	mov	w22, #0x0                   	// #0
    e224:	mov	w0, #0xa                   	// #10
    e228:	bl	76e0 <fputc@plt>
    e22c:	b	e058 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c08>
    e230:	mov	x0, #0x50                  	// #80
    e234:	b	e168 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d18>
    e238:	mov	x0, x19
    e23c:	bl	7a80 <scols_table_is_maxout@plt>
    e240:	cbnz	w0, e1a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d54>
    e244:	bl	7d10 <__ctype_b_loc@plt>
    e248:	ldr	x1, [x0]
    e24c:	ldr	x0, [x19, #176]
    e250:	ldr	x0, [x0, #88]
    e254:	cbnz	x0, e260 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e10>
    e258:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e25c:	add	x0, x0, #0x84e
    e260:	ldrsb	x0, [x0]
    e264:	ldrh	w0, [x1, x0, lsl #1]
    e268:	tbz	w0, #0, e1a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d54>
    e26c:	ldr	x0, [sp, #72]
    e270:	str	x0, [sp, #64]
    e274:	b	e1a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d54>
    e278:	mov	w4, #0x2                   	// #2
    e27c:	b	e1a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d58>
    e280:	mov	w4, #0x1                   	// #1
    e284:	b	e1a8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1d58>
    e288:	mov	w22, #0x0                   	// #0
    e28c:	b	e1fc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1dac>
    e290:	mov	x20, #0x0                   	// #0
    e294:	mov	w22, #0xffffffea            	// #-22
    e298:	b	e058 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1c08>
    e29c:	stp	x29, x30, [sp, #-112]!
    e2a0:	mov	x29, sp
    e2a4:	stp	x19, x20, [sp, #16]
    e2a8:	stp	x21, x22, [sp, #32]
    e2ac:	stp	x23, x24, [sp, #48]
    e2b0:	stp	x25, x26, [sp, #64]
    e2b4:	cbnz	x0, e2dc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e8c>
    e2b8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e2bc:	add	x3, x3, #0x79f
    e2c0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e2c4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e2c8:	add	x3, x3, #0x65
    e2cc:	add	x1, x1, #0x59d
    e2d0:	add	x0, x0, #0x2fb
    e2d4:	mov	w2, #0x324                 	// #804
    e2d8:	bl	8200 <__assert_fail@plt>
    e2dc:	mov	x22, x1
    e2e0:	ldrh	w1, [x0, #248]
    e2e4:	mov	x19, x0
    e2e8:	and	w1, w1, #0x180
    e2ec:	cmp	w1, #0x100
    e2f0:	b.ne	e314 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ec4>  // b.any
    e2f4:	mov	w20, #0x0                   	// #0
    e2f8:	mov	w0, w20
    e2fc:	ldp	x19, x20, [sp, #16]
    e300:	ldp	x21, x22, [sp, #32]
    e304:	ldp	x23, x24, [sp, #48]
    e308:	ldp	x25, x26, [sp, #64]
    e30c:	ldp	x29, x30, [sp], #112
    e310:	ret
    e314:	bl	7580 <scols_table_is_noheadings@plt>
    e318:	cbnz	w0, e2f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea4>
    e31c:	mov	x0, x19
    e320:	bl	80e0 <scols_table_is_export@plt>
    e324:	cbnz	w0, e2f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea4>
    e328:	mov	x0, x19
    e32c:	bl	7ea0 <scols_table_is_json@plt>
    e330:	mov	w20, w0
    e334:	cbnz	w0, e2f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea4>
    e338:	ldr	x1, [x19, #112]
    e33c:	add	x0, x19, #0x70
    e340:	cmp	x1, x0
    e344:	b.eq	e2f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea4>  // b.none
    e348:	adrp	x21, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e34c:	ldr	x0, [x21, #4024]
    e350:	ldr	w0, [x0]
    e354:	tbz	w0, #4, e39c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f4c>
    e358:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e35c:	ldr	x0, [x0, #4016]
    e360:	ldr	x23, [x0]
    e364:	bl	7840 <getpid@plt>
    e368:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e36c:	mov	w2, w0
    e370:	add	x4, x4, #0x2a0
    e374:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e378:	add	x3, x3, #0x1e2
    e37c:	mov	x0, x23
    e380:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e384:	add	x1, x1, #0x1ef
    e388:	bl	8340 <fprintf@plt>
    e38c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e390:	mov	x0, x19
    e394:	add	x1, x1, #0x71e
    e398:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    e39c:	adrp	x23, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e3a0:	add	x26, sp, #0x50
    e3a4:	add	x23, x23, #0x84e
    e3a8:	add	x25, sp, #0x58
    e3ac:	mov	x0, x25
    e3b0:	mov	w1, #0x0                   	// #0
    e3b4:	bl	75b0 <scols_reset_iter@plt>
    e3b8:	cbnz	w20, e3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fa4>
    e3bc:	mov	x2, x26
    e3c0:	mov	x1, x25
    e3c4:	mov	x0, x19
    e3c8:	bl	80b0 <scols_table_next_column@plt>
    e3cc:	cbz	w0, e474 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2024>
    e3d0:	ldr	x0, [x19, #88]
    e3d4:	cbnz	x0, e3e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f90>
    e3d8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    e3dc:	add	x0, x0, #0x81
    e3e0:	ldr	x1, [x19, #72]
    e3e4:	bl	74e0 <fputs@plt>
    e3e8:	ldr	x0, [x19, #232]
    e3ec:	add	x0, x0, #0x1
    e3f0:	str	x0, [x19, #232]
    e3f4:	ldrb	w0, [x19, #249]
    e3f8:	ldr	x1, [x19, #48]
    e3fc:	orr	w0, w0, #0x1
    e400:	strb	w0, [x19, #249]
    e404:	ldr	x0, [x19, #232]
    e408:	add	x0, x0, x1
    e40c:	str	x0, [x19, #240]
    e410:	ldrsb	w0, [x19, #248]
    e414:	tbz	w0, #31, e2f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea8>
    e418:	ldr	x21, [x21, #4024]
    e41c:	ldr	w0, [x21]
    e420:	tbz	w0, #4, e2f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea8>
    e424:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e428:	ldr	x0, [x0, #4016]
    e42c:	ldr	x21, [x0]
    e430:	bl	7840 <getpid@plt>
    e434:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e438:	mov	w2, w0
    e43c:	add	x4, x4, #0x2a0
    e440:	mov	x0, x21
    e444:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e448:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e44c:	add	x3, x3, #0x1e2
    e450:	add	x1, x1, #0x1ef
    e454:	bl	8340 <fprintf@plt>
    e458:	ldp	x3, x2, [x19, #232]
    e45c:	mov	w4, w20
    e460:	mov	x0, x19
    e464:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e468:	add	x1, x1, #0x72e
    e46c:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    e470:	b	e2f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1ea8>
    e474:	ldr	x0, [sp, #80]
    e478:	bl	8170 <scols_column_is_hidden@plt>
    e47c:	cbnz	w0, e3bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f6c>
    e480:	mov	x0, x22
    e484:	bl	f7a0 <scols_get_library_version@@SMARTCOLS_2.25+0x200>
    e488:	ldr	x0, [sp, #80]
    e48c:	ldrb	w0, [x0, #224]
    e490:	tbnz	w0, #1, e4d4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2084>
    e494:	ldr	x0, [sp, #80]
    e498:	add	x0, x0, #0xa8
    e49c:	bl	76f0 <scols_cell_get_data@plt>
    e4a0:	mov	x1, x0
    e4a4:	mov	x0, x22
    e4a8:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    e4ac:	mov	w20, w0
    e4b0:	cbnz	w0, e3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fa4>
    e4b4:	ldr	x1, [sp, #80]
    e4b8:	mov	x4, x22
    e4bc:	mov	x0, x19
    e4c0:	mov	x2, #0x0                   	// #0
    e4c4:	add	x3, x1, #0xa8
    e4c8:	bl	cc94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x844>
    e4cc:	mov	w20, w0
    e4d0:	b	e3b8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1f68>
    e4d4:	mov	x0, x19
    e4d8:	bl	7590 <scols_table_is_tree@plt>
    e4dc:	cbz	w0, e494 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2044>
    e4e0:	ldr	x0, [sp, #80]
    e4e4:	bl	7f90 <scols_column_is_tree@plt>
    e4e8:	cbz	w0, e494 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2044>
    e4ec:	mov	x24, #0x0                   	// #0
    e4f0:	b	e50c <scols_table_get_termheight@@SMARTCOLS_2.31+0x20bc>
    e4f4:	mov	x1, x23
    e4f8:	mov	x0, x22
    e4fc:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    e500:	mov	w20, w0
    e504:	cbnz	w0, e3f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1fa4>
    e508:	add	x24, x24, #0x1
    e50c:	ldr	x0, [x19, #152]
    e510:	add	x0, x0, #0x1
    e514:	cmp	x24, x0
    e518:	b.cc	e4f4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20a4>  // b.lo, b.ul, b.last
    e51c:	b	e494 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2044>
    e520:	stp	x29, x30, [sp, #-96]!
    e524:	mov	x29, sp
    e528:	stp	x19, x20, [sp, #16]
    e52c:	stp	x21, x22, [sp, #32]
    e530:	stp	x23, x24, [sp, #48]
    e534:	str	x25, [sp, #64]
    e538:	cbnz	x0, e560 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2110>
    e53c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e540:	add	x3, x3, #0x79f
    e544:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e548:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e54c:	add	x3, x3, #0x7a
    e550:	add	x1, x1, #0x59d
    e554:	add	x0, x0, #0x2fb
    e558:	mov	w2, #0x35c                 	// #860
    e55c:	bl	8200 <__assert_fail@plt>
    e560:	mov	x19, x0
    e564:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e568:	mov	x23, x1
    e56c:	mov	x21, x2
    e570:	ldr	x0, [x0, #4024]
    e574:	mov	x24, x3
    e578:	ldr	w0, [x0]
    e57c:	tbz	w0, #4, e5c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2174>
    e580:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e584:	ldr	x0, [x0, #4016]
    e588:	ldr	x20, [x0]
    e58c:	bl	7840 <getpid@plt>
    e590:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e594:	mov	w2, w0
    e598:	add	x4, x4, #0x2a0
    e59c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e5a0:	add	x3, x3, #0x1e2
    e5a4:	mov	x0, x20
    e5a8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e5ac:	add	x1, x1, #0x1ef
    e5b0:	bl	8340 <fprintf@plt>
    e5b4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e5b8:	mov	x0, x19
    e5bc:	add	x1, x1, #0x755
    e5c0:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    e5c4:	add	x25, sp, #0x58
    e5c8:	mov	x2, x25
    e5cc:	mov	x1, x21
    e5d0:	mov	x0, x19
    e5d4:	bl	7f60 <scols_table_next_line@plt>
    e5d8:	mov	w20, w0
    e5dc:	cbz	w0, e5e8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2198>
    e5e0:	mov	w22, #0x0                   	// #0
    e5e4:	b	e668 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2218>
    e5e8:	cbz	x21, e604 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21b4>
    e5ec:	ldr	x1, [x21, #8]
    e5f0:	cbz	x1, e604 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21b4>
    e5f4:	ldr	x0, [x21]
    e5f8:	cbz	x0, e604 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21b4>
    e5fc:	cmp	x1, x0
    e600:	cset	w20, eq  // eq = none
    e604:	mov	x0, x19
    e608:	bl	ee10 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29c0>
    e60c:	ldr	x1, [sp, #88]
    e610:	mov	x2, x23
    e614:	mov	x0, x19
    e618:	bl	d928 <scols_table_get_termheight@@SMARTCOLS_2.31+0x14d8>
    e61c:	mov	w22, w0
    e620:	mov	w2, w20
    e624:	mov	w1, w20
    e628:	mov	x0, x19
    e62c:	bl	ee58 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a08>
    e630:	cbz	x24, e640 <scols_table_get_termheight@@SMARTCOLS_2.31+0x21f0>
    e634:	ldr	x0, [sp, #88]
    e638:	cmp	x0, x24
    e63c:	b.eq	e668 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2218>  // b.none
    e640:	cbnz	w20, e664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2214>
    e644:	ldrsb	w0, [x19, #248]
    e648:	tbz	w0, #31, e658 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2208>
    e64c:	ldp	x0, x1, [x19, #232]
    e650:	cmp	x1, x0
    e654:	b.hi	e664 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2214>  // b.pmore
    e658:	mov	x1, x23
    e65c:	mov	x0, x19
    e660:	bl	e29c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e4c>
    e664:	cbz	w22, e5c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2178>
    e668:	mov	w0, w22
    e66c:	ldp	x19, x20, [sp, #16]
    e670:	ldp	x21, x22, [sp, #32]
    e674:	ldp	x23, x24, [sp, #48]
    e678:	ldr	x25, [sp, #64]
    e67c:	ldp	x29, x30, [sp], #96
    e680:	ret
    e684:	stp	x29, x30, [sp, #-80]!
    e688:	mov	x29, sp
    e68c:	stp	x19, x20, [sp, #16]
    e690:	add	x19, sp, #0x38
    e694:	mov	x20, x0
    e698:	mov	x0, x19
    e69c:	str	x21, [sp, #32]
    e6a0:	mov	x21, x1
    e6a4:	mov	w1, #0x0                   	// #0
    e6a8:	bl	75b0 <scols_reset_iter@plt>
    e6ac:	mov	x2, x19
    e6b0:	mov	x1, x21
    e6b4:	mov	x0, x20
    e6b8:	mov	x3, #0x0                   	// #0
    e6bc:	bl	e520 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20d0>
    e6c0:	ldp	x19, x20, [sp, #16]
    e6c4:	ldr	x21, [sp, #32]
    e6c8:	ldp	x29, x30, [sp], #80
    e6cc:	ret
    e6d0:	stp	x29, x30, [sp, #-48]!
    e6d4:	mov	x29, sp
    e6d8:	stp	x19, x20, [sp, #16]
    e6dc:	str	x21, [sp, #32]
    e6e0:	cbnz	x0, e708 <scols_table_get_termheight@@SMARTCOLS_2.31+0x22b8>
    e6e4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e6e8:	add	x3, x3, #0x79f
    e6ec:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e6f0:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e6f4:	add	x3, x3, #0x8e
    e6f8:	add	x1, x1, #0x59d
    e6fc:	add	x0, x0, #0x2fb
    e700:	mov	w2, #0x3ad                 	// #941
    e704:	bl	8200 <__assert_fail@plt>
    e708:	mov	x19, x0
    e70c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e710:	mov	x20, x1
    e714:	ldr	x0, [x0, #4024]
    e718:	ldr	w0, [x0]
    e71c:	tbz	w0, #4, e764 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2314>
    e720:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e724:	ldr	x0, [x0, #4016]
    e728:	ldr	x21, [x0]
    e72c:	bl	7840 <getpid@plt>
    e730:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e734:	mov	w2, w0
    e738:	add	x4, x4, #0x2a0
    e73c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e740:	add	x3, x3, #0x1e2
    e744:	mov	x0, x21
    e748:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e74c:	add	x1, x1, #0x1ef
    e750:	bl	8340 <fprintf@plt>
    e754:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e758:	mov	x0, x19
    e75c:	add	x1, x1, #0x764
    e760:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    e764:	mov	x3, x20
    e768:	mov	x0, x19
    e76c:	ldp	x19, x20, [sp, #16]
    e770:	adrp	x2, d000 <scols_table_get_termheight@@SMARTCOLS_2.31+0xbb0>
    e774:	ldr	x21, [sp, #32]
    e778:	add	x2, x2, #0xdac
    e77c:	ldp	x29, x30, [sp], #48
    e780:	mov	x1, #0x0                   	// #0
    e784:	b	12220 <scols_line_link_group@@SMARTCOLS_2.34+0x4fc>
    e788:	stp	x29, x30, [sp, #-32]!
    e78c:	mov	x29, sp
    e790:	str	x19, [sp, #16]
    e794:	mov	x19, x0
    e798:	cbz	x0, e7c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2374>
    e79c:	mov	x0, x1
    e7a0:	bl	f71c <scols_get_library_version@@SMARTCOLS_2.25+0x17c>
    e7a4:	ldrb	w0, [x19, #249]
    e7a8:	tbz	w0, #1, e7c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2374>
    e7ac:	mov	x0, x19
    e7b0:	mov	x1, #0x0                   	// #0
    e7b4:	bl	7c50 <scols_table_set_symbols@plt>
    e7b8:	ldrb	w0, [x19, #249]
    e7bc:	and	w0, w0, #0xfffffffd
    e7c0:	strb	w0, [x19, #249]
    e7c4:	ldr	x19, [sp, #16]
    e7c8:	ldp	x29, x30, [sp], #32
    e7cc:	ret
    e7d0:	stp	x29, x30, [sp, #-128]!
    e7d4:	mov	x29, sp
    e7d8:	stp	x19, x20, [sp, #16]
    e7dc:	mov	x19, x0
    e7e0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e7e4:	stp	x21, x22, [sp, #32]
    e7e8:	mov	x22, x1
    e7ec:	ldr	x0, [x0, #4024]
    e7f0:	stp	x23, x24, [sp, #48]
    e7f4:	stp	x25, x26, [sp, #64]
    e7f8:	ldr	w0, [x0]
    e7fc:	str	x27, [sp, #80]
    e800:	tbz	w0, #4, e848 <scols_table_get_termheight@@SMARTCOLS_2.31+0x23f8>
    e804:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    e808:	ldr	x0, [x0, #4016]
    e80c:	ldr	x20, [x0]
    e810:	bl	7840 <getpid@plt>
    e814:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e818:	mov	w2, w0
    e81c:	add	x4, x4, #0x2a0
    e820:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e824:	add	x3, x3, #0x1e2
    e828:	mov	x0, x20
    e82c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e830:	add	x1, x1, #0x1ef
    e834:	bl	8340 <fprintf@plt>
    e838:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e83c:	mov	x0, x19
    e840:	add	x1, x1, #0x77b
    e844:	bl	c480 <scols_table_get_termheight@@SMARTCOLS_2.31+0x30>
    e848:	ldr	x0, [x19, #176]
    e84c:	str	xzr, [x22]
    e850:	cbnz	x0, e9c4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2574>
    e854:	mov	x0, x19
    e858:	bl	80f0 <scols_table_set_default_symbols@plt>
    e85c:	mov	w20, w0
    e860:	cbnz	w0, eae8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2698>
    e864:	ldrb	w0, [x19, #249]
    e868:	orr	w0, w0, #0x2
    e86c:	strb	w0, [x19, #249]
    e870:	ldr	w0, [x19, #224]
    e874:	cbnz	w0, e8a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2454>
    e878:	ldr	w0, [x19, #64]
    e87c:	cmp	w0, #0x1
    e880:	b.eq	e9d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2580>  // b.none
    e884:	cmp	w0, #0x2
    e888:	mov	w0, #0x1                   	// #1
    e88c:	b.eq	e898 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2448>  // b.none
    e890:	bl	7fc0 <isatty@plt>
    e894:	and	w0, w0, #0x1
    e898:	ldrb	w1, [x19, #248]
    e89c:	bfi	w1, w0, #2, #1
    e8a0:	strb	w1, [x19, #248]
    e8a4:	ldrb	w0, [x19, #248]
    e8a8:	tbz	w0, #2, e9d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2588>
    e8ac:	mov	x0, x19
    e8b0:	bl	7df0 <scols_table_get_termwidth@plt>
    e8b4:	mov	x20, x0
    e8b8:	ldr	x0, [x19, #56]
    e8bc:	cbz	x0, e8d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2488>
    e8c0:	cmp	x0, x20
    e8c4:	b.cs	e8d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2488>  // b.hs, b.nlast
    e8c8:	sub	x20, x20, x0
    e8cc:	mov	x0, x19
    e8d0:	mov	x1, x20
    e8d4:	bl	77e0 <scols_table_set_termwidth@plt>
    e8d8:	ldrb	w0, [x19, #248]
    e8dc:	tbnz	w0, #2, e9e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2590>
    e8e0:	ldrb	w0, [x19, #248]
    e8e4:	and	w0, w0, #0x7f
    e8e8:	strb	w0, [x19, #248]
    e8ec:	mov	x0, x19
    e8f0:	bl	7590 <scols_table_is_tree@plt>
    e8f4:	cbz	w0, e9f8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25a8>
    e8f8:	ldr	x0, [x19, #176]
    e8fc:	ldr	x21, [x19, #32]
    e900:	ldr	x0, [x0, #16]
    e904:	cbnz	x0, e910 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24c0>
    e908:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    e90c:	add	x0, x0, #0x4d0
    e910:	bl	74b0 <strlen@plt>
    e914:	mul	x21, x21, x0
    e918:	ldr	w0, [x19, #224]
    e91c:	add	x24, sp, #0x68
    e920:	add	x26, sp, #0x60
    e924:	cmp	w0, #0x2
    e928:	b.eq	ea0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x25bc>  // b.none
    e92c:	cmp	w0, #0x3
    e930:	b.eq	ea00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25b0>  // b.none
    e934:	cmp	w0, #0x1
    e938:	b.ne	e944 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24f4>  // b.any
    e93c:	ldr	x0, [x19, #16]
    e940:	add	x21, x21, x0
    e944:	mov	x0, x24
    e948:	mov	w1, #0x0                   	// #0
    e94c:	bl	75b0 <scols_reset_iter@plt>
    e950:	mov	x2, x26
    e954:	mov	x1, x24
    e958:	mov	x0, x19
    e95c:	bl	7f60 <scols_table_next_line@plt>
    e960:	cbz	w0, ea54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2604>
    e964:	add	x0, x20, #0x1
    e968:	bl	f680 <scols_get_library_version@@SMARTCOLS_2.25+0xe0>
    e96c:	str	x0, [x22]
    e970:	cbz	x0, eaf8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26a8>
    e974:	ldr	x1, [x19, #128]
    e978:	add	x0, x19, #0x80
    e97c:	cmp	x1, x0
    e980:	b.eq	e998 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2548>  // b.none
    e984:	mov	x0, x19
    e988:	bl	7590 <scols_table_is_tree@plt>
    e98c:	cbz	w0, e998 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2548>
    e990:	mov	x0, x19
    e994:	bl	11674 <scols_get_library_version@@SMARTCOLS_2.25+0x20d4>
    e998:	ldr	w0, [x19, #224]
    e99c:	cbz	w0, ead4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2684>
    e9a0:	mov	w20, #0x0                   	// #0
    e9a4:	mov	w0, w20
    e9a8:	ldp	x19, x20, [sp, #16]
    e9ac:	ldp	x21, x22, [sp, #32]
    e9b0:	ldp	x23, x24, [sp, #48]
    e9b4:	ldp	x25, x26, [sp, #64]
    e9b8:	ldr	x27, [sp, #80]
    e9bc:	ldp	x29, x30, [sp], #128
    e9c0:	ret
    e9c4:	ldrb	w0, [x19, #249]
    e9c8:	and	w0, w0, #0xfffffffd
    e9cc:	b	e86c <scols_table_get_termheight@@SMARTCOLS_2.31+0x241c>
    e9d0:	mov	w0, #0x0                   	// #0
    e9d4:	b	e898 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2448>
    e9d8:	mov	x20, #0x2000                	// #8192
    e9dc:	b	e8d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2488>
    e9e0:	ldr	w0, [x19, #224]
    e9e4:	cbnz	w0, e8e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2490>
    e9e8:	mov	x0, x19
    e9ec:	bl	7590 <scols_table_is_tree@plt>
    e9f0:	cbnz	w0, e8e0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2490>
    e9f4:	b	e8ec <scols_table_get_termheight@@SMARTCOLS_2.31+0x249c>
    e9f8:	mov	x21, #0x0                   	// #0
    e9fc:	b	e918 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24c8>
    ea00:	ldr	x0, [x19, #32]
    ea04:	add	x0, x0, x0, lsl #1
    ea08:	add	x21, x21, x0
    ea0c:	mov	x0, x24
    ea10:	mov	w1, #0x0                   	// #0
    ea14:	bl	75b0 <scols_reset_iter@plt>
    ea18:	mov	x2, x26
    ea1c:	mov	x1, x24
    ea20:	mov	x0, x19
    ea24:	bl	80b0 <scols_table_next_column@plt>
    ea28:	cbnz	w0, e944 <scols_table_get_termheight@@SMARTCOLS_2.31+0x24f4>
    ea2c:	ldr	x0, [sp, #96]
    ea30:	bl	8170 <scols_column_is_hidden@plt>
    ea34:	cbnz	w0, ea18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25c8>
    ea38:	ldr	x0, [sp, #96]
    ea3c:	add	x0, x0, #0xa8
    ea40:	bl	76f0 <scols_cell_get_data@plt>
    ea44:	bl	74b0 <strlen@plt>
    ea48:	add	x0, x0, #0x2
    ea4c:	add	x21, x21, x0
    ea50:	b	ea18 <scols_table_get_termheight@@SMARTCOLS_2.31+0x25c8>
    ea54:	ldr	x27, [sp, #96]
    ea58:	cbnz	x27, eac8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2678>
    ea5c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ea60:	add	x3, x3, #0x79f
    ea64:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ea68:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ea6c:	add	x3, x3, #0xa1
    ea70:	add	x1, x1, #0x59d
    ea74:	add	x0, x0, #0x5b6
    ea78:	mov	w2, #0x3b7                 	// #951
    ea7c:	bl	8200 <__assert_fail@plt>
    ea80:	mov	x1, x25
    ea84:	mov	x0, x27
    ea88:	bl	8330 <scols_line_get_cell@plt>
    ea8c:	cbnz	x0, eab8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2668>
    ea90:	mov	x0, #0x0                   	// #0
    ea94:	add	x23, x23, x0
    ea98:	add	x25, x25, #0x1
    ea9c:	ldr	x0, [x27, #40]
    eaa0:	cmp	x25, x0
    eaa4:	b.cc	ea80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2630>  // b.lo, b.ul, b.last
    eaa8:	add	x23, x21, x23
    eaac:	cmp	x20, x23
    eab0:	csel	x20, x20, x23, cs  // cs = hs, nlast
    eab4:	b	e950 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2500>
    eab8:	bl	76f0 <scols_cell_get_data@plt>
    eabc:	cbz	x0, ea90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2640>
    eac0:	bl	74b0 <strlen@plt>
    eac4:	b	ea94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2644>
    eac8:	mov	x23, #0x0                   	// #0
    eacc:	mov	x25, #0x0                   	// #0
    ead0:	b	ea9c <scols_table_get_termheight@@SMARTCOLS_2.31+0x264c>
    ead4:	ldr	x1, [x22]
    ead8:	mov	x0, x19
    eadc:	bl	100dc <scols_get_library_version@@SMARTCOLS_2.25+0xb3c>
    eae0:	mov	w20, w0
    eae4:	cbz	w0, e9a0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2550>
    eae8:	ldr	x1, [x22]
    eaec:	mov	x0, x19
    eaf0:	bl	e788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2338>
    eaf4:	b	e9a4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2554>
    eaf8:	mov	w20, #0xfffffff4            	// #-12
    eafc:	b	eae8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2698>
    eb00:	stp	x29, x30, [sp, #-48]!
    eb04:	mov	x29, sp
    eb08:	stp	x19, x20, [sp, #16]
    eb0c:	mov	x19, x0
    eb10:	mov	w20, #0x0                   	// #0
    eb14:	str	x21, [sp, #32]
    eb18:	adrp	x21, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    eb1c:	add	x21, x21, #0x84c
    eb20:	ldr	w0, [x19, #216]
    eb24:	cmp	w0, w20
    eb28:	b.ge	eb3c <scols_table_get_termheight@@SMARTCOLS_2.31+0x26ec>  // b.tcont
    eb2c:	ldp	x19, x20, [sp, #16]
    eb30:	ldr	x21, [sp, #32]
    eb34:	ldp	x29, x30, [sp], #48
    eb38:	ret
    eb3c:	ldr	x1, [x19, #72]
    eb40:	mov	x0, x21
    eb44:	add	w20, w20, #0x1
    eb48:	bl	74e0 <fputs@plt>
    eb4c:	b	eb20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26d0>
    eb50:	stp	x29, x30, [sp, #-80]!
    eb54:	mov	x29, sp
    eb58:	stp	x19, x20, [sp, #16]
    eb5c:	mov	x19, x0
    eb60:	stp	x21, x22, [sp, #32]
    eb64:	stp	x23, x24, [sp, #48]
    eb68:	stp	x25, x26, [sp, #64]
    eb6c:	str	wzr, [x0, #216]
    eb70:	bl	7ea0 <scols_table_is_json@plt>
    eb74:	cbz	w0, ec20 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27d0>
    eb78:	ldr	x1, [x19, #72]
    eb7c:	mov	w0, #0x7b                  	// #123
    eb80:	bl	76e0 <fputc@plt>
    eb84:	ldr	x0, [x19, #88]
    eb88:	cbnz	x0, eb94 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2744>
    eb8c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    eb90:	add	x0, x0, #0x81
    eb94:	ldr	x1, [x19, #72]
    eb98:	mov	x25, #0x5                   	// #5
    eb9c:	adrp	x23, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    eba0:	mov	w24, #0x4002                	// #16386
    eba4:	add	x23, x23, #0x612
    eba8:	movk	x25, #0x4400, lsl #48
    ebac:	bl	74e0 <fputs@plt>
    ebb0:	mov	x0, x19
    ebb4:	bl	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b0>
    ebb8:	ldr	x20, [x19, #72]
    ebbc:	mov	w0, #0x22                  	// #34
    ebc0:	ldr	x21, [x19, #8]
    ebc4:	mov	x1, x20
    ebc8:	bl	76e0 <fputc@plt>
    ebcc:	cbz	x21, ebd8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2788>
    ebd0:	ldrsb	w22, [x21]
    ebd4:	cbnz	w22, ec38 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27e8>
    ebd8:	mov	x1, x20
    ebdc:	mov	w0, #0x22                  	// #34
    ebe0:	bl	76e0 <fputc@plt>
    ebe4:	ldr	x1, [x19, #72]
    ebe8:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ebec:	add	x0, x0, #0x85a
    ebf0:	bl	74e0 <fputs@plt>
    ebf4:	ldr	x0, [x19, #88]
    ebf8:	cbnz	x0, ec04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x27b4>
    ebfc:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    ec00:	add	x0, x0, #0x81
    ec04:	ldr	x1, [x19, #72]
    ec08:	bl	74e0 <fputs@plt>
    ec0c:	ldr	w0, [x19, #216]
    ec10:	add	w0, w0, #0x1
    ec14:	str	w0, [x19, #216]
    ec18:	mov	w0, #0x1                   	// #1
    ec1c:	str	w0, [x19, #220]
    ec20:	ldp	x19, x20, [sp, #16]
    ec24:	ldp	x21, x22, [sp, #32]
    ec28:	ldp	x23, x24, [sp, #48]
    ec2c:	ldp	x25, x26, [sp, #64]
    ec30:	ldp	x29, x30, [sp], #80
    ec34:	ret
    ec38:	and	w26, w22, #0xff
    ec3c:	sub	w0, w26, #0x22
    ec40:	and	w0, w0, #0xff
    ec44:	cmp	w0, #0x3e
    ec48:	b.hi	ec54 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2804>  // b.pmore
    ec4c:	lsr	x0, x25, x0
    ec50:	tbnz	w0, #0, ec70 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2820>
    ec54:	bl	7d10 <__ctype_b_loc@plt>
    ec58:	ldr	x0, [x0]
    ec5c:	ubfiz	x1, x26, #1, #8
    ec60:	ldrh	w0, [x0, x1]
    ec64:	and	w0, w24, w0
    ec68:	cmp	w0, #0x4, lsl #12
    ec6c:	b.eq	ec88 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2838>  // b.none
    ec70:	mov	w2, w26
    ec74:	mov	x1, x23
    ec78:	mov	x0, x20
    ec7c:	bl	8340 <fprintf@plt>
    ec80:	add	x21, x21, #0x1
    ec84:	b	ebcc <scols_table_get_termheight@@SMARTCOLS_2.31+0x277c>
    ec88:	mov	x1, x20
    ec8c:	mov	w0, w22
    ec90:	bl	76e0 <fputc@plt>
    ec94:	b	ec80 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2830>
    ec98:	stp	x29, x30, [sp, #-32]!
    ec9c:	mov	x29, sp
    eca0:	ldr	w1, [x0, #216]
    eca4:	str	x19, [sp, #16]
    eca8:	mov	x19, x0
    ecac:	sub	w1, w1, #0x1
    ecb0:	str	w1, [x0, #216]
    ecb4:	bl	7ea0 <scols_table_is_json@plt>
    ecb8:	cbz	w0, ed08 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28b8>
    ecbc:	mov	x0, x19
    ecc0:	bl	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b0>
    ecc4:	ldr	x1, [x19, #72]
    ecc8:	mov	w0, #0x5d                  	// #93
    eccc:	bl	76e0 <fputc@plt>
    ecd0:	ldr	w0, [x19, #216]
    ecd4:	sub	w0, w0, #0x1
    ecd8:	str	w0, [x19, #216]
    ecdc:	ldr	x0, [x19, #88]
    ece0:	cbnz	x0, ecec <scols_table_get_termheight@@SMARTCOLS_2.31+0x289c>
    ece4:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    ece8:	add	x0, x0, #0x81
    ecec:	ldr	x1, [x19, #72]
    ecf0:	bl	74e0 <fputs@plt>
    ecf4:	ldr	x1, [x19, #72]
    ecf8:	mov	w0, #0x7d                  	// #125
    ecfc:	bl	76e0 <fputc@plt>
    ed00:	mov	w0, #0x1                   	// #1
    ed04:	str	w0, [x19, #220]
    ed08:	ldr	x19, [sp, #16]
    ed0c:	ldp	x29, x30, [sp], #32
    ed10:	ret
    ed14:	stp	x29, x30, [sp, #-32]!
    ed18:	mov	x29, sp
    ed1c:	str	x19, [sp, #16]
    ed20:	mov	x19, x0
    ed24:	bl	7ea0 <scols_table_is_json@plt>
    ed28:	cbz	w0, ed68 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2918>
    ed2c:	ldr	x1, [x19, #72]
    ed30:	mov	w0, #0x2c                  	// #44
    ed34:	bl	76e0 <fputc@plt>
    ed38:	ldr	x0, [x19, #88]
    ed3c:	cbnz	x0, ed48 <scols_table_get_termheight@@SMARTCOLS_2.31+0x28f8>
    ed40:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    ed44:	add	x0, x0, #0x81
    ed48:	ldr	x1, [x19, #72]
    ed4c:	bl	74e0 <fputs@plt>
    ed50:	mov	x0, x19
    ed54:	bl	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b0>
    ed58:	ldr	x1, [x19, #72]
    ed5c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ed60:	add	x0, x0, #0x850
    ed64:	bl	74e0 <fputs@plt>
    ed68:	ldr	x0, [x19, #88]
    ed6c:	cbnz	x0, ed78 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2928>
    ed70:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    ed74:	add	x0, x0, #0x81
    ed78:	ldr	x1, [x19, #72]
    ed7c:	bl	74e0 <fputs@plt>
    ed80:	mov	w0, #0x1                   	// #1
    ed84:	str	w0, [x19, #220]
    ed88:	ldr	w0, [x19, #216]
    ed8c:	add	w0, w0, #0x1
    ed90:	str	w0, [x19, #216]
    ed94:	ldr	x0, [x19, #232]
    ed98:	add	x0, x0, #0x1
    ed9c:	str	x0, [x19, #232]
    eda0:	ldr	x19, [sp, #16]
    eda4:	ldp	x29, x30, [sp], #32
    eda8:	ret
    edac:	stp	x29, x30, [sp, #-32]!
    edb0:	mov	x29, sp
    edb4:	ldr	w1, [x0, #216]
    edb8:	str	x19, [sp, #16]
    edbc:	mov	x19, x0
    edc0:	sub	w1, w1, #0x1
    edc4:	str	w1, [x0, #216]
    edc8:	bl	7ea0 <scols_table_is_json@plt>
    edcc:	cbz	w0, ee04 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29b4>
    edd0:	mov	x0, x19
    edd4:	bl	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b0>
    edd8:	ldr	x1, [x19, #72]
    eddc:	mov	w0, #0x5d                  	// #93
    ede0:	bl	76e0 <fputc@plt>
    ede4:	ldr	x0, [x19, #88]
    ede8:	cbnz	x0, edf4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29a4>
    edec:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    edf0:	add	x0, x0, #0x81
    edf4:	ldr	x1, [x19, #72]
    edf8:	bl	74e0 <fputs@plt>
    edfc:	mov	w0, #0x1                   	// #1
    ee00:	str	w0, [x19, #220]
    ee04:	ldr	x19, [sp, #16]
    ee08:	ldp	x29, x30, [sp], #32
    ee0c:	ret
    ee10:	stp	x29, x30, [sp, #-32]!
    ee14:	mov	x29, sp
    ee18:	str	x19, [sp, #16]
    ee1c:	mov	x19, x0
    ee20:	bl	7ea0 <scols_table_is_json@plt>
    ee24:	cbz	w0, ee40 <scols_table_get_termheight@@SMARTCOLS_2.31+0x29f0>
    ee28:	mov	x0, x19
    ee2c:	bl	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b0>
    ee30:	ldr	x1, [x19, #72]
    ee34:	mov	w0, #0x7b                  	// #123
    ee38:	bl	76e0 <fputc@plt>
    ee3c:	str	wzr, [x19, #220]
    ee40:	ldr	w0, [x19, #216]
    ee44:	add	w0, w0, #0x1
    ee48:	str	w0, [x19, #216]
    ee4c:	ldr	x19, [sp, #16]
    ee50:	ldp	x29, x30, [sp], #32
    ee54:	ret
    ee58:	stp	x29, x30, [sp, #-48]!
    ee5c:	mov	x29, sp
    ee60:	str	x21, [sp, #32]
    ee64:	mov	w21, w1
    ee68:	ldr	w1, [x0, #216]
    ee6c:	stp	x19, x20, [sp, #16]
    ee70:	mov	x19, x0
    ee74:	sub	w1, w1, #0x1
    ee78:	str	w1, [x0, #216]
    ee7c:	mov	w20, w2
    ee80:	bl	7ea0 <scols_table_is_json@plt>
    ee84:	cbz	w0, eef0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2aa0>
    ee88:	ldr	w0, [x19, #220]
    ee8c:	cbz	w0, ee98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a48>
    ee90:	mov	x0, x19
    ee94:	bl	eb00 <scols_table_get_termheight@@SMARTCOLS_2.31+0x26b0>
    ee98:	ldr	x1, [x19, #72]
    ee9c:	cmp	w21, #0x0
    eea0:	adrp	x2, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    eea4:	add	x2, x2, #0x860
    eea8:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    eeac:	add	x0, x0, #0x85e
    eeb0:	csel	x0, x0, x2, ne  // ne = any
    eeb4:	bl	74e0 <fputs@plt>
    eeb8:	ldrb	w0, [x19, #249]
    eebc:	tbnz	w0, #5, eed8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a88>
    eec0:	ldr	x0, [x19, #88]
    eec4:	cbnz	x0, eed0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a80>
    eec8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    eecc:	add	x0, x0, #0x81
    eed0:	ldr	x1, [x19, #72]
    eed4:	bl	74e0 <fputs@plt>
    eed8:	mov	w0, #0x1                   	// #1
    eedc:	ldr	x21, [sp, #32]
    eee0:	str	w0, [x19, #220]
    eee4:	ldp	x19, x20, [sp, #16]
    eee8:	ldp	x29, x30, [sp], #48
    eeec:	ret
    eef0:	ldrb	w0, [x19, #249]
    eef4:	tbnz	w0, #5, eed8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a88>
    eef8:	cbnz	w20, eed8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a88>
    eefc:	ldr	x0, [x19, #88]
    ef00:	cbnz	x0, ef0c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2abc>
    ef04:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    ef08:	add	x0, x0, #0x81
    ef0c:	ldr	x1, [x19, #72]
    ef10:	bl	74e0 <fputs@plt>
    ef14:	ldr	x0, [x19, #232]
    ef18:	add	x0, x0, #0x1
    ef1c:	str	x0, [x19, #232]
    ef20:	b	eed8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2a88>
    ef24:	stp	x29, x30, [sp, #-272]!
    ef28:	mov	x29, sp
    ef2c:	stp	x19, x20, [sp, #16]
    ef30:	mov	x20, x1
    ef34:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ef38:	str	q0, [sp, #96]
    ef3c:	str	q1, [sp, #112]
    ef40:	str	q2, [sp, #128]
    ef44:	str	q3, [sp, #144]
    ef48:	str	q4, [sp, #160]
    ef4c:	str	q5, [sp, #176]
    ef50:	str	q6, [sp, #192]
    ef54:	str	q7, [sp, #208]
    ef58:	stp	x2, x3, [sp, #224]
    ef5c:	stp	x4, x5, [sp, #240]
    ef60:	stp	x6, x7, [sp, #256]
    ef64:	cbz	x0, ef90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b40>
    ef68:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ef6c:	ldr	x1, [x1, #4024]
    ef70:	ldr	w1, [x1]
    ef74:	tbnz	w1, #24, ef90 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b40>
    ef78:	ldr	x3, [x19, #4016]
    ef7c:	mov	x2, x0
    ef80:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    ef84:	add	x1, x1, #0x1d1
    ef88:	ldr	x0, [x3]
    ef8c:	bl	8340 <fprintf@plt>
    ef90:	add	x0, sp, #0x110
    ef94:	stp	x0, x0, [sp, #64]
    ef98:	add	x0, sp, #0xe0
    ef9c:	str	x0, [sp, #80]
    efa0:	mov	w0, #0xffffffd0            	// #-48
    efa4:	str	w0, [sp, #88]
    efa8:	mov	w0, #0xffffff80            	// #-128
    efac:	str	w0, [sp, #92]
    efb0:	add	x2, sp, #0x20
    efb4:	ldr	x19, [x19, #4016]
    efb8:	ldp	x0, x1, [sp, #64]
    efbc:	stp	x0, x1, [sp, #32]
    efc0:	ldp	x0, x1, [sp, #80]
    efc4:	stp	x0, x1, [sp, #48]
    efc8:	ldr	x0, [x19]
    efcc:	mov	x1, x20
    efd0:	bl	81e0 <vfprintf@plt>
    efd4:	ldr	x1, [x19]
    efd8:	mov	w0, #0xa                   	// #10
    efdc:	bl	76e0 <fputc@plt>
    efe0:	ldp	x19, x20, [sp, #16]
    efe4:	ldp	x29, x30, [sp], #272
    efe8:	ret
    efec:	stp	x29, x30, [sp, #-64]!
    eff0:	mov	x29, sp
    eff4:	stp	x19, x20, [sp, #16]
    eff8:	stp	x21, x22, [sp, #32]
    effc:	str	xzr, [sp, #56]
    f000:	cbnz	x0, f01c <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bcc>
    f004:	mov	w20, #0xffffffea            	// #-22
    f008:	mov	w0, w20
    f00c:	ldp	x19, x20, [sp, #16]
    f010:	ldp	x21, x22, [sp, #32]
    f014:	ldp	x29, x30, [sp], #64
    f018:	ret
    f01c:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f020:	mov	x19, x0
    f024:	mov	x21, x1
    f028:	ldr	x0, [x20, #4024]
    f02c:	ldr	w0, [x0]
    f030:	tbz	w0, #4, f078 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c28>
    f034:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f038:	ldr	x0, [x0, #4016]
    f03c:	ldr	x22, [x0]
    f040:	bl	7840 <getpid@plt>
    f044:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f048:	mov	w2, w0
    f04c:	add	x4, x4, #0x2a0
    f050:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f054:	add	x3, x3, #0x1e2
    f058:	mov	x0, x22
    f05c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f060:	add	x1, x1, #0x1ef
    f064:	bl	8340 <fprintf@plt>
    f068:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f06c:	mov	x0, x19
    f070:	add	x1, x1, #0x786
    f074:	bl	ef24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad4>
    f078:	cbz	x21, f080 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c30>
    f07c:	str	wzr, [x21]
    f080:	ldr	x1, [x19, #96]
    f084:	add	x0, x19, #0x60
    f088:	cmp	x1, x0
    f08c:	b.ne	f0e4 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2c94>  // b.any
    f090:	ldr	x20, [x20, #4024]
    f094:	ldr	w0, [x20]
    f098:	tbz	w0, #4, f004 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb4>
    f09c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f0a0:	ldr	x0, [x0, #4016]
    f0a4:	ldr	x20, [x0]
    f0a8:	bl	7840 <getpid@plt>
    f0ac:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f0b0:	mov	w2, w0
    f0b4:	add	x4, x4, #0x2a0
    f0b8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f0bc:	add	x3, x3, #0x1e2
    f0c0:	mov	x0, x20
    f0c4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f0c8:	add	x1, x1, #0x1ef
    f0cc:	bl	8340 <fprintf@plt>
    f0d0:	mov	x0, x19
    f0d4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f0d8:	add	x1, x1, #0x863
    f0dc:	bl	ef24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad4>
    f0e0:	b	f004 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb4>
    f0e4:	ldr	x1, [x19, #112]
    f0e8:	add	x0, x19, #0x70
    f0ec:	cmp	x1, x0
    f0f0:	b.ne	f158 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d08>  // b.any
    f0f4:	ldr	x20, [x20, #4024]
    f0f8:	ldr	w0, [x20]
    f0fc:	tbz	w0, #4, f144 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2cf4>
    f100:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f104:	ldr	x0, [x0, #4016]
    f108:	ldr	x20, [x0]
    f10c:	bl	7840 <getpid@plt>
    f110:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f114:	mov	w2, w0
    f118:	add	x4, x4, #0x2a0
    f11c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f120:	add	x3, x3, #0x1e2
    f124:	mov	x0, x20
    f128:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f12c:	add	x1, x1, #0x1ef
    f130:	bl	8340 <fprintf@plt>
    f134:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f138:	mov	x0, x19
    f13c:	add	x1, x1, #0x877
    f140:	bl	ef24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad4>
    f144:	cbz	x21, f150 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d00>
    f148:	mov	w0, #0x1                   	// #1
    f14c:	str	w0, [x21]
    f150:	mov	w20, #0x0                   	// #0
    f154:	b	f008 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb8>
    f158:	ldrb	w0, [x19, #249]
    f15c:	add	x1, sp, #0x38
    f160:	and	w0, w0, #0xfffffffe
    f164:	strb	w0, [x19, #249]
    f168:	mov	x0, x19
    f16c:	bl	e7d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2380>
    f170:	mov	w20, w0
    f174:	cbnz	w0, f008 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb8>
    f178:	mov	x0, x19
    f17c:	bl	eb50 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2700>
    f180:	ldr	w0, [x19, #224]
    f184:	cbnz	w0, f190 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d40>
    f188:	mov	x0, x19
    f18c:	bl	df64 <scols_table_get_termheight@@SMARTCOLS_2.31+0x1b14>
    f190:	ldr	x1, [sp, #56]
    f194:	mov	x0, x19
    f198:	bl	e29c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e4c>
    f19c:	mov	w20, w0
    f1a0:	cbnz	w0, f1c8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d78>
    f1a4:	mov	x0, x19
    f1a8:	bl	7590 <scols_table_is_tree@plt>
    f1ac:	ldr	x1, [sp, #56]
    f1b0:	cbz	w0, f1d8 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d88>
    f1b4:	mov	x0, x19
    f1b8:	bl	e6d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2280>
    f1bc:	mov	w20, w0
    f1c0:	mov	x0, x19
    f1c4:	bl	ec98 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2848>
    f1c8:	ldr	x1, [sp, #56]
    f1cc:	mov	x0, x19
    f1d0:	bl	e788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2338>
    f1d4:	b	f008 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb8>
    f1d8:	mov	x0, x19
    f1dc:	bl	e684 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2234>
    f1e0:	b	f1bc <scols_table_get_termheight@@SMARTCOLS_2.31+0x2d6c>

000000000000f1e4 <scols_table_print_range@@SMARTCOLS_2.28>:
    f1e4:	stp	x29, x30, [sp, #-80]!
    f1e8:	mov	x29, sp
    f1ec:	stp	x19, x20, [sp, #16]
    f1f0:	mov	x20, x0
    f1f4:	stp	x21, x22, [sp, #32]
    f1f8:	mov	x21, x1
    f1fc:	mov	x22, x2
    f200:	str	xzr, [sp, #48]
    f204:	bl	7590 <scols_table_is_tree@plt>
    f208:	cbnz	w0, f2f0 <scols_table_print_range@@SMARTCOLS_2.28+0x10c>
    f20c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f210:	ldr	x0, [x0, #4024]
    f214:	ldr	w0, [x0]
    f218:	tbz	w0, #4, f260 <scols_table_print_range@@SMARTCOLS_2.28+0x7c>
    f21c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f220:	ldr	x0, [x0, #4016]
    f224:	ldr	x19, [x0]
    f228:	bl	7840 <getpid@plt>
    f22c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f230:	mov	w2, w0
    f234:	add	x4, x4, #0x2a0
    f238:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f23c:	add	x3, x3, #0x1e2
    f240:	mov	x0, x19
    f244:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f248:	add	x1, x1, #0x1ef
    f24c:	bl	8340 <fprintf@plt>
    f250:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f254:	mov	x0, x20
    f258:	add	x1, x1, #0x88a
    f25c:	bl	ef24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad4>
    f260:	add	x1, sp, #0x30
    f264:	mov	x0, x20
    f268:	bl	e7d0 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2380>
    f26c:	mov	w19, w0
    f270:	cbnz	w0, f2b8 <scols_table_print_range@@SMARTCOLS_2.28+0xd4>
    f274:	cbz	x21, f2cc <scols_table_print_range@@SMARTCOLS_2.28+0xe8>
    f278:	add	x0, x20, #0x70
    f27c:	add	x21, x21, #0x30
    f280:	stp	x21, x0, [sp, #56]
    f284:	ldr	x0, [x20, #112]
    f288:	str	wzr, [sp, #72]
    f28c:	cmp	x21, x0
    f290:	b.eq	f2d8 <scols_table_print_range@@SMARTCOLS_2.28+0xf4>  // b.none
    f294:	ldr	x1, [sp, #48]
    f298:	mov	x3, x22
    f29c:	add	x2, sp, #0x38
    f2a0:	mov	x0, x20
    f2a4:	bl	e520 <scols_table_get_termheight@@SMARTCOLS_2.31+0x20d0>
    f2a8:	mov	w19, w0
    f2ac:	ldr	x1, [sp, #48]
    f2b0:	mov	x0, x20
    f2b4:	bl	e788 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2338>
    f2b8:	mov	w0, w19
    f2bc:	ldp	x19, x20, [sp, #16]
    f2c0:	ldp	x21, x22, [sp, #32]
    f2c4:	ldp	x29, x30, [sp], #80
    f2c8:	ret
    f2cc:	add	x0, sp, #0x38
    f2d0:	mov	w1, #0x0                   	// #0
    f2d4:	bl	75b0 <scols_reset_iter@plt>
    f2d8:	ldr	x1, [sp, #48]
    f2dc:	mov	x0, x20
    f2e0:	bl	e29c <scols_table_get_termheight@@SMARTCOLS_2.31+0x1e4c>
    f2e4:	mov	w19, w0
    f2e8:	cbz	w0, f294 <scols_table_print_range@@SMARTCOLS_2.28+0xb0>
    f2ec:	b	f2ac <scols_table_print_range@@SMARTCOLS_2.28+0xc8>
    f2f0:	mov	w19, #0xffffffea            	// #-22
    f2f4:	b	f2b8 <scols_table_print_range@@SMARTCOLS_2.28+0xd4>

000000000000f2f8 <scols_table_print_range_to_string@@SMARTCOLS_2.28>:
    f2f8:	stp	x29, x30, [sp, #-80]!
    f2fc:	mov	x29, sp
    f300:	stp	x19, x20, [sp, #16]
    f304:	stp	x21, x22, [sp, #32]
    f308:	str	x23, [sp, #48]
    f30c:	cbz	x0, f3e0 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xe8>
    f310:	mov	x19, x0
    f314:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f318:	mov	x20, x1
    f31c:	mov	x23, x2
    f320:	ldr	x0, [x0, #4024]
    f324:	mov	x21, x3
    f328:	ldr	w0, [x0]
    f32c:	tbz	w0, #4, f374 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0x7c>
    f330:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f334:	ldr	x0, [x0, #4016]
    f338:	ldr	x22, [x0]
    f33c:	bl	7840 <getpid@plt>
    f340:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f344:	mov	w2, w0
    f348:	add	x4, x4, #0x2a0
    f34c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f350:	add	x3, x3, #0x1e2
    f354:	mov	x0, x22
    f358:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f35c:	add	x1, x1, #0x1ef
    f360:	bl	8340 <fprintf@plt>
    f364:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f368:	mov	x0, x19
    f36c:	add	x1, x1, #0x8a2
    f370:	bl	ef24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad4>
    f374:	mov	x0, x21
    f378:	add	x1, sp, #0x48
    f37c:	bl	8280 <open_memstream@plt>
    f380:	mov	x21, x0
    f384:	cbz	x0, f3e8 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xf0>
    f388:	mov	x0, x19
    f38c:	bl	77d0 <scols_table_get_stream@plt>
    f390:	mov	x1, x21
    f394:	mov	x22, x0
    f398:	mov	x0, x19
    f39c:	bl	7890 <scols_table_set_stream@plt>
    f3a0:	mov	x1, x20
    f3a4:	mov	x2, x23
    f3a8:	mov	x0, x19
    f3ac:	bl	7830 <scols_table_print_range@plt>
    f3b0:	mov	w20, w0
    f3b4:	mov	x0, x21
    f3b8:	bl	7820 <fclose@plt>
    f3bc:	mov	x1, x22
    f3c0:	mov	x0, x19
    f3c4:	bl	7890 <scols_table_set_stream@plt>
    f3c8:	mov	w0, w20
    f3cc:	ldp	x19, x20, [sp, #16]
    f3d0:	ldp	x21, x22, [sp, #32]
    f3d4:	ldr	x23, [sp, #48]
    f3d8:	ldp	x29, x30, [sp], #80
    f3dc:	ret
    f3e0:	mov	w20, #0xffffffea            	// #-22
    f3e4:	b	f3c8 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xd0>
    f3e8:	mov	w20, #0xfffffff4            	// #-12
    f3ec:	b	f3c8 <scols_table_print_range_to_string@@SMARTCOLS_2.28+0xd0>

000000000000f3f0 <scols_print_table@@SMARTCOLS_2.25>:
    f3f0:	stp	x29, x30, [sp, #-48]!
    f3f4:	mov	x29, sp
    f3f8:	add	x1, sp, #0x2c
    f3fc:	stp	x19, x20, [sp, #16]
    f400:	mov	x20, x0
    f404:	str	wzr, [sp, #44]
    f408:	bl	efec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b9c>
    f40c:	mov	w19, w0
    f410:	ldr	w0, [sp, #44]
    f414:	orr	w0, w19, w0
    f418:	cbnz	w0, f428 <scols_print_table@@SMARTCOLS_2.25+0x38>
    f41c:	ldr	x1, [x20, #72]
    f420:	mov	w0, #0xa                   	// #10
    f424:	bl	76e0 <fputc@plt>
    f428:	mov	w0, w19
    f42c:	ldp	x19, x20, [sp, #16]
    f430:	ldp	x29, x30, [sp], #48
    f434:	ret

000000000000f438 <scols_print_table_to_string@@SMARTCOLS_2.25>:
    f438:	stp	x29, x30, [sp, #-64]!
    f43c:	mov	x29, sp
    f440:	stp	x19, x20, [sp, #16]
    f444:	stp	x21, x22, [sp, #32]
    f448:	cbz	x0, f50c <scols_print_table_to_string@@SMARTCOLS_2.25+0xd4>
    f44c:	mov	x19, x0
    f450:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f454:	mov	x20, x1
    f458:	ldr	x0, [x0, #4024]
    f45c:	ldr	w0, [x0]
    f460:	tbz	w0, #4, f4a8 <scols_print_table_to_string@@SMARTCOLS_2.25+0x70>
    f464:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f468:	ldr	x0, [x0, #4016]
    f46c:	ldr	x21, [x0]
    f470:	bl	7840 <getpid@plt>
    f474:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f478:	mov	w2, w0
    f47c:	add	x4, x4, #0x2a0
    f480:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f484:	add	x3, x3, #0x1e2
    f488:	mov	x0, x21
    f48c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f490:	add	x1, x1, #0x1ef
    f494:	bl	8340 <fprintf@plt>
    f498:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f49c:	mov	x0, x19
    f4a0:	add	x1, x1, #0x8bb
    f4a4:	bl	ef24 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2ad4>
    f4a8:	add	x1, sp, #0x38
    f4ac:	mov	x0, x20
    f4b0:	bl	8280 <open_memstream@plt>
    f4b4:	mov	x21, x0
    f4b8:	cbz	x0, f514 <scols_print_table_to_string@@SMARTCOLS_2.25+0xdc>
    f4bc:	mov	x0, x19
    f4c0:	bl	77d0 <scols_table_get_stream@plt>
    f4c4:	mov	x1, x21
    f4c8:	mov	x22, x0
    f4cc:	mov	x0, x19
    f4d0:	bl	7890 <scols_table_set_stream@plt>
    f4d4:	mov	x1, #0x0                   	// #0
    f4d8:	mov	x0, x19
    f4dc:	bl	efec <scols_table_get_termheight@@SMARTCOLS_2.31+0x2b9c>
    f4e0:	mov	w20, w0
    f4e4:	mov	x0, x21
    f4e8:	bl	7820 <fclose@plt>
    f4ec:	mov	x1, x22
    f4f0:	mov	x0, x19
    f4f4:	bl	7890 <scols_table_set_stream@plt>
    f4f8:	mov	w0, w20
    f4fc:	ldp	x19, x20, [sp, #16]
    f500:	ldp	x21, x22, [sp, #32]
    f504:	ldp	x29, x30, [sp], #64
    f508:	ret
    f50c:	mov	w20, #0xffffffea            	// #-22
    f510:	b	f4f8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xc0>
    f514:	mov	w20, #0xfffffff4            	// #-12
    f518:	b	f4f8 <scols_print_table_to_string@@SMARTCOLS_2.25+0xc0>

000000000000f51c <scols_parse_version_string@@SMARTCOLS_2.25>:
    f51c:	stp	x29, x30, [sp, #-48]!
    f520:	mov	x29, sp
    f524:	stp	x19, x20, [sp, #16]
    f528:	stp	x21, x22, [sp, #32]
    f52c:	cbz	x0, f558 <scols_parse_version_string@@SMARTCOLS_2.25+0x3c>
    f530:	mov	x20, x0
    f534:	mov	w21, #0x0                   	// #0
    f538:	mov	w22, #0xa                   	// #10
    f53c:	ldrsb	w19, [x20]
    f540:	cbnz	w19, f578 <scols_parse_version_string@@SMARTCOLS_2.25+0x5c>
    f544:	mov	w0, w21
    f548:	ldp	x19, x20, [sp, #16]
    f54c:	ldp	x21, x22, [sp, #32]
    f550:	ldp	x29, x30, [sp], #48
    f554:	ret
    f558:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f55c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f560:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f564:	add	x3, x3, #0x8fb
    f568:	add	x1, x1, #0x8ce
    f56c:	add	x0, x0, #0x8e9
    f570:	mov	w2, #0x25                  	// #37
    f574:	bl	8200 <__assert_fail@plt>
    f578:	cmp	w19, #0x2e
    f57c:	b.eq	f598 <scols_parse_version_string@@SMARTCOLS_2.25+0x7c>  // b.none
    f580:	bl	7d10 <__ctype_b_loc@plt>
    f584:	ldr	x0, [x0]
    f588:	ldrh	w0, [x0, w19, sxtw #1]
    f58c:	tbz	w0, #11, f544 <scols_parse_version_string@@SMARTCOLS_2.25+0x28>
    f590:	sub	w19, w19, #0x30
    f594:	madd	w21, w21, w22, w19
    f598:	add	x20, x20, #0x1
    f59c:	b	f53c <scols_parse_version_string@@SMARTCOLS_2.25+0x20>

000000000000f5a0 <scols_get_library_version@@SMARTCOLS_2.25>:
    f5a0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f5a4:	cbz	x0, f5b0 <scols_get_library_version@@SMARTCOLS_2.25+0x10>
    f5a8:	add	x2, x1, #0x8f4
    f5ac:	str	x2, [x0]
    f5b0:	add	x0, x1, #0x8f4
    f5b4:	b	7420 <scols_parse_version_string@plt>
    f5b8:	stp	x29, x30, [sp, #-272]!
    f5bc:	mov	x29, sp
    f5c0:	stp	x19, x20, [sp, #16]
    f5c4:	mov	x20, x1
    f5c8:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f5cc:	str	q0, [sp, #96]
    f5d0:	str	q1, [sp, #112]
    f5d4:	str	q2, [sp, #128]
    f5d8:	str	q3, [sp, #144]
    f5dc:	str	q4, [sp, #160]
    f5e0:	str	q5, [sp, #176]
    f5e4:	str	q6, [sp, #192]
    f5e8:	str	q7, [sp, #208]
    f5ec:	stp	x2, x3, [sp, #224]
    f5f0:	stp	x4, x5, [sp, #240]
    f5f4:	stp	x6, x7, [sp, #256]
    f5f8:	cbz	x0, f624 <scols_get_library_version@@SMARTCOLS_2.25+0x84>
    f5fc:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f600:	ldr	x1, [x1, #4024]
    f604:	ldr	w1, [x1]
    f608:	tbnz	w1, #24, f624 <scols_get_library_version@@SMARTCOLS_2.25+0x84>
    f60c:	ldr	x3, [x19, #4016]
    f610:	mov	x2, x0
    f614:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f618:	add	x1, x1, #0x1d1
    f61c:	ldr	x0, [x3]
    f620:	bl	8340 <fprintf@plt>
    f624:	add	x0, sp, #0x110
    f628:	stp	x0, x0, [sp, #64]
    f62c:	add	x0, sp, #0xe0
    f630:	str	x0, [sp, #80]
    f634:	mov	w0, #0xffffffd0            	// #-48
    f638:	str	w0, [sp, #88]
    f63c:	mov	w0, #0xffffff80            	// #-128
    f640:	str	w0, [sp, #92]
    f644:	add	x2, sp, #0x20
    f648:	ldr	x19, [x19, #4016]
    f64c:	ldp	x0, x1, [sp, #64]
    f650:	stp	x0, x1, [sp, #32]
    f654:	ldp	x0, x1, [sp, #80]
    f658:	stp	x0, x1, [sp, #48]
    f65c:	ldr	x0, [x19]
    f660:	mov	x1, x20
    f664:	bl	81e0 <vfprintf@plt>
    f668:	ldr	x1, [x19]
    f66c:	mov	w0, #0xa                   	// #10
    f670:	bl	76e0 <fputc@plt>
    f674:	ldp	x19, x20, [sp, #16]
    f678:	ldp	x29, x30, [sp], #272
    f67c:	ret
    f680:	stp	x29, x30, [sp, #-48]!
    f684:	mov	x29, sp
    f688:	stp	x19, x20, [sp, #16]
    f68c:	mov	x20, x0
    f690:	add	x0, x0, #0x28
    f694:	str	x21, [sp, #32]
    f698:	bl	78b0 <malloc@plt>
    f69c:	mov	x19, x0
    f6a0:	cbz	x0, f708 <scols_get_library_version@@SMARTCOLS_2.25+0x168>
    f6a4:	add	x0, x0, #0x28
    f6a8:	stp	x0, x0, [x19]
    f6ac:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f6b0:	stp	xzr, x20, [x19, #16]
    f6b4:	ldr	x0, [x0, #4024]
    f6b8:	ldr	w0, [x0]
    f6bc:	tbz	w0, #6, f708 <scols_get_library_version@@SMARTCOLS_2.25+0x168>
    f6c0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f6c4:	ldr	x0, [x0, #4016]
    f6c8:	ldr	x21, [x0]
    f6cc:	bl	7840 <getpid@plt>
    f6d0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f6d4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f6d8:	add	x4, x4, #0x916
    f6dc:	add	x3, x3, #0x1e2
    f6e0:	mov	w2, w0
    f6e4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f6e8:	mov	x0, x21
    f6ec:	add	x1, x1, #0x1ef
    f6f0:	bl	8340 <fprintf@plt>
    f6f4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f6f8:	mov	x2, x20
    f6fc:	add	x1, x1, #0x91b
    f700:	mov	x0, x19
    f704:	bl	f5b8 <scols_get_library_version@@SMARTCOLS_2.25+0x18>
    f708:	mov	x0, x19
    f70c:	ldp	x19, x20, [sp, #16]
    f710:	ldr	x21, [sp, #32]
    f714:	ldp	x29, x30, [sp], #48
    f718:	ret
    f71c:	cbz	x0, f79c <scols_get_library_version@@SMARTCOLS_2.25+0x1fc>
    f720:	stp	x29, x30, [sp, #-32]!
    f724:	mov	x29, sp
    f728:	stp	x19, x20, [sp, #16]
    f72c:	mov	x19, x0
    f730:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f734:	ldr	x0, [x0, #4024]
    f738:	ldr	w0, [x0]
    f73c:	tbz	w0, #6, f784 <scols_get_library_version@@SMARTCOLS_2.25+0x1e4>
    f740:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    f744:	ldr	x0, [x0, #4016]
    f748:	ldr	x20, [x0]
    f74c:	bl	7840 <getpid@plt>
    f750:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f754:	mov	w2, w0
    f758:	add	x4, x4, #0x916
    f75c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f760:	add	x3, x3, #0x1e2
    f764:	mov	x0, x20
    f768:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f76c:	add	x1, x1, #0x1ef
    f770:	bl	8340 <fprintf@plt>
    f774:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    f778:	mov	x0, x19
    f77c:	add	x1, x1, #0x201
    f780:	bl	f5b8 <scols_get_library_version@@SMARTCOLS_2.25+0x18>
    f784:	ldr	x0, [x19, #16]
    f788:	bl	7d80 <free@plt>
    f78c:	mov	x0, x19
    f790:	ldp	x19, x20, [sp, #16]
    f794:	ldp	x29, x30, [sp], #32
    f798:	b	7d80 <free@plt>
    f79c:	ret
    f7a0:	cbz	x0, f7c0 <scols_get_library_version@@SMARTCOLS_2.25+0x220>
    f7a4:	ldr	x1, [x0]
    f7a8:	strb	wzr, [x1]
    f7ac:	str	xzr, [x0, #32]
    f7b0:	ldr	x1, [x0]
    f7b4:	str	x1, [x0, #8]
    f7b8:	mov	w0, #0x0                   	// #0
    f7bc:	ret
    f7c0:	mov	w0, #0xffffffea            	// #-22
    f7c4:	b	f7bc <scols_get_library_version@@SMARTCOLS_2.25+0x21c>
    f7c8:	cbz	x0, f840 <scols_get_library_version@@SMARTCOLS_2.25+0x2a0>
    f7cc:	stp	x29, x30, [sp, #-48]!
    f7d0:	mov	x29, sp
    f7d4:	stp	x19, x20, [sp, #16]
    f7d8:	mov	x20, x1
    f7dc:	str	x21, [sp, #32]
    f7e0:	cbz	x1, f82c <scols_get_library_version@@SMARTCOLS_2.25+0x28c>
    f7e4:	mov	x19, x0
    f7e8:	ldrsb	w0, [x1]
    f7ec:	cbz	w0, f82c <scols_get_library_version@@SMARTCOLS_2.25+0x28c>
    f7f0:	mov	x0, x1
    f7f4:	bl	74b0 <strlen@plt>
    f7f8:	mov	x21, x0
    f7fc:	ldp	x1, x0, [x19]
    f800:	sub	x2, x0, x1
    f804:	ldr	x1, [x19, #24]
    f808:	sub	x1, x1, x2
    f80c:	cmp	x21, x1
    f810:	b.cs	f848 <scols_get_library_version@@SMARTCOLS_2.25+0x2a8>  // b.hs, b.nlast
    f814:	add	x2, x21, #0x1
    f818:	mov	x1, x20
    f81c:	bl	73f0 <memcpy@plt>
    f820:	ldr	x0, [x19, #8]
    f824:	add	x21, x0, x21
    f828:	str	x21, [x19, #8]
    f82c:	mov	w0, #0x0                   	// #0
    f830:	ldp	x19, x20, [sp, #16]
    f834:	ldr	x21, [sp, #32]
    f838:	ldp	x29, x30, [sp], #48
    f83c:	ret
    f840:	mov	w0, #0xffffffea            	// #-22
    f844:	ret
    f848:	mov	w0, #0xffffffea            	// #-22
    f84c:	b	f830 <scols_get_library_version@@SMARTCOLS_2.25+0x290>
    f850:	stp	x29, x30, [sp, #-48]!
    f854:	mov	x29, sp
    f858:	stp	x19, x20, [sp, #16]
    f85c:	mov	x19, x1
    f860:	mov	x20, #0x0                   	// #0
    f864:	stp	x21, x22, [sp, #32]
    f868:	mov	x21, x0
    f86c:	mov	x22, x2
    f870:	cmp	x20, x19
    f874:	b.ne	f88c <scols_get_library_version@@SMARTCOLS_2.25+0x2ec>  // b.any
    f878:	mov	w0, #0x0                   	// #0
    f87c:	ldp	x19, x20, [sp, #16]
    f880:	ldp	x21, x22, [sp, #32]
    f884:	ldp	x29, x30, [sp], #48
    f888:	ret
    f88c:	mov	x1, x22
    f890:	mov	x0, x21
    f894:	bl	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    f898:	cbnz	w0, f87c <scols_get_library_version@@SMARTCOLS_2.25+0x2dc>
    f89c:	add	x20, x20, #0x1
    f8a0:	b	f870 <scols_get_library_version@@SMARTCOLS_2.25+0x2d0>
    f8a4:	stp	x29, x30, [sp, #-32]!
    f8a8:	mov	x29, sp
    f8ac:	stp	x19, x20, [sp, #16]
    f8b0:	mov	x19, x0
    f8b4:	mov	x20, x1
    f8b8:	bl	f7a0 <scols_get_library_version@@SMARTCOLS_2.25+0x200>
    f8bc:	cbnz	w0, f8d4 <scols_get_library_version@@SMARTCOLS_2.25+0x334>
    f8c0:	mov	x1, x20
    f8c4:	mov	x0, x19
    f8c8:	ldp	x19, x20, [sp, #16]
    f8cc:	ldp	x29, x30, [sp], #32
    f8d0:	b	f7c8 <scols_get_library_version@@SMARTCOLS_2.25+0x228>
    f8d4:	ldp	x19, x20, [sp, #16]
    f8d8:	ldp	x29, x30, [sp], #32
    f8dc:	ret
    f8e0:	cbz	x0, f8f0 <scols_get_library_version@@SMARTCOLS_2.25+0x350>
    f8e4:	ldp	x2, x1, [x0]
    f8e8:	sub	x1, x1, x2
    f8ec:	str	x1, [x0, #32]
    f8f0:	ret
    f8f4:	cbz	x0, f8fc <scols_get_library_version@@SMARTCOLS_2.25+0x35c>
    f8f8:	ldr	x0, [x0]
    f8fc:	ret
    f900:	cbz	x0, f90c <scols_get_library_version@@SMARTCOLS_2.25+0x36c>
    f904:	ldr	x0, [x0, #24]
    f908:	ret
    f90c:	mov	x0, #0x0                   	// #0
    f910:	b	f908 <scols_get_library_version@@SMARTCOLS_2.25+0x368>
    f914:	stp	x29, x30, [sp, #-64]!
    f918:	mov	x29, sp
    f91c:	stp	x19, x20, [sp, #16]
    f920:	mov	x19, x1
    f924:	mov	x20, x2
    f928:	stp	x21, x22, [sp, #32]
    f92c:	mov	x22, x3
    f930:	str	x23, [sp, #48]
    f934:	mov	x23, x0
    f938:	mov	x0, x1
    f93c:	bl	f8f4 <scols_get_library_version@@SMARTCOLS_2.25+0x354>
    f940:	cbnz	x0, f960 <scols_get_library_version@@SMARTCOLS_2.25+0x3c0>
    f944:	mov	x0, #0x0                   	// #0
    f948:	str	xzr, [x20]
    f94c:	ldp	x19, x20, [sp, #16]
    f950:	ldp	x21, x22, [sp, #32]
    f954:	ldr	x23, [sp, #48]
    f958:	ldp	x29, x30, [sp], #64
    f95c:	ret
    f960:	mov	x21, x0
    f964:	ldr	x0, [x19, #16]
    f968:	cbz	x0, f98c <scols_get_library_version@@SMARTCOLS_2.25+0x3ec>
    f96c:	ldrb	w0, [x23, #249]
    f970:	tbnz	w0, #4, f9a8 <scols_get_library_version@@SMARTCOLS_2.25+0x408>
    f974:	ldr	x2, [x19, #16]
    f978:	mov	x3, x22
    f97c:	mov	x1, x20
    f980:	mov	x0, x21
    f984:	bl	1485c <scols_init_debug@@SMARTCOLS_2.25+0x2270>
    f988:	b	f9c4 <scols_get_library_version@@SMARTCOLS_2.25+0x424>
    f98c:	ldr	x0, [x19, #24]
    f990:	bl	14be4 <scols_init_debug@@SMARTCOLS_2.25+0x25f8>
    f994:	add	x0, x0, #0x1
    f998:	bl	78b0 <malloc@plt>
    f99c:	str	x0, [x19, #16]
    f9a0:	cbnz	x0, f96c <scols_get_library_version@@SMARTCOLS_2.25+0x3cc>
    f9a4:	b	f944 <scols_get_library_version@@SMARTCOLS_2.25+0x3a4>
    f9a8:	mov	x0, x21
    f9ac:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
    f9b0:	str	x0, [x20]
    f9b4:	mov	x1, x21
    f9b8:	ldr	x0, [x19, #16]
    f9bc:	bl	7f30 <strcpy@plt>
    f9c0:	ldr	x0, [x19, #16]
    f9c4:	cbz	x0, f944 <scols_get_library_version@@SMARTCOLS_2.25+0x3a4>
    f9c8:	ldr	x1, [x20]
    f9cc:	sub	x1, x1, #0x1
    f9d0:	cmn	x1, #0x3
    f9d4:	b.ls	f94c <scols_get_library_version@@SMARTCOLS_2.25+0x3ac>  // b.plast
    f9d8:	b	f944 <scols_get_library_version@@SMARTCOLS_2.25+0x3a4>
    f9dc:	stp	x29, x30, [sp, #-48]!
    f9e0:	mov	x29, sp
    f9e4:	str	x19, [sp, #16]
    f9e8:	mov	x19, x0
    f9ec:	bl	f8f4 <scols_get_library_version@@SMARTCOLS_2.25+0x354>
    f9f0:	str	xzr, [sp, #40]
    f9f4:	cbz	x0, fa1c <scols_get_library_version@@SMARTCOLS_2.25+0x47c>
    f9f8:	ldr	x1, [x19, #32]
    f9fc:	cbz	x1, fa0c <scols_get_library_version@@SMARTCOLS_2.25+0x46c>
    fa00:	add	x2, sp, #0x28
    fa04:	bl	146a4 <scols_init_debug@@SMARTCOLS_2.25+0x20b8>
    fa08:	ldr	x1, [sp, #40]
    fa0c:	mov	x0, x1
    fa10:	ldr	x19, [sp, #16]
    fa14:	ldp	x29, x30, [sp], #48
    fa18:	ret
    fa1c:	mov	x1, #0x0                   	// #0
    fa20:	b	fa0c <scols_get_library_version@@SMARTCOLS_2.25+0x46c>
    fa24:	stp	x29, x30, [sp, #-272]!
    fa28:	mov	x29, sp
    fa2c:	stp	x19, x20, [sp, #16]
    fa30:	mov	x20, x1
    fa34:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    fa38:	str	q0, [sp, #96]
    fa3c:	str	q1, [sp, #112]
    fa40:	str	q2, [sp, #128]
    fa44:	str	q3, [sp, #144]
    fa48:	str	q4, [sp, #160]
    fa4c:	str	q5, [sp, #176]
    fa50:	str	q6, [sp, #192]
    fa54:	str	q7, [sp, #208]
    fa58:	stp	x2, x3, [sp, #224]
    fa5c:	stp	x4, x5, [sp, #240]
    fa60:	stp	x6, x7, [sp, #256]
    fa64:	cbz	x0, fa90 <scols_get_library_version@@SMARTCOLS_2.25+0x4f0>
    fa68:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    fa6c:	ldr	x1, [x1, #4024]
    fa70:	ldr	w1, [x1]
    fa74:	tbnz	w1, #24, fa90 <scols_get_library_version@@SMARTCOLS_2.25+0x4f0>
    fa78:	ldr	x3, [x19, #4016]
    fa7c:	mov	x2, x0
    fa80:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fa84:	add	x1, x1, #0x1d1
    fa88:	ldr	x0, [x3]
    fa8c:	bl	8340 <fprintf@plt>
    fa90:	add	x0, sp, #0x110
    fa94:	stp	x0, x0, [sp, #64]
    fa98:	add	x0, sp, #0xe0
    fa9c:	str	x0, [sp, #80]
    faa0:	mov	w0, #0xffffffd0            	// #-48
    faa4:	str	w0, [sp, #88]
    faa8:	mov	w0, #0xffffff80            	// #-128
    faac:	str	w0, [sp, #92]
    fab0:	add	x2, sp, #0x20
    fab4:	ldr	x19, [x19, #4016]
    fab8:	ldp	x0, x1, [sp, #64]
    fabc:	stp	x0, x1, [sp, #32]
    fac0:	ldp	x0, x1, [sp, #80]
    fac4:	stp	x0, x1, [sp, #48]
    fac8:	ldr	x0, [x19]
    facc:	mov	x1, x20
    fad0:	bl	81e0 <vfprintf@plt>
    fad4:	ldr	x1, [x19]
    fad8:	mov	w0, #0xa                   	// #10
    fadc:	bl	76e0 <fputc@plt>
    fae0:	ldp	x19, x20, [sp, #16]
    fae4:	ldp	x29, x30, [sp], #272
    fae8:	ret
    faec:	ldr	x2, [x0, #216]
    faf0:	add	x1, x0, #0xc8
    faf4:	ldr	x2, [x2, #104]
    faf8:	cmp	x2, x1
    fafc:	b.eq	fb3c <scols_get_library_version@@SMARTCOLS_2.25+0x59c>  // b.none
    fb00:	stp	x29, x30, [sp, #-32]!
    fb04:	mov	x29, sp
    fb08:	str	x19, [sp, #16]
    fb0c:	ldr	x19, [x0, #200]
    fb10:	sub	x19, x19, #0xc8
    fb14:	mov	x0, x19
    fb18:	bl	8170 <scols_column_is_hidden@plt>
    fb1c:	cbz	w0, fb30 <scols_get_library_version@@SMARTCOLS_2.25+0x590>
    fb20:	mov	x0, x19
    fb24:	bl	faec <scols_get_library_version@@SMARTCOLS_2.25+0x54c>
    fb28:	cmp	w0, #0x0
    fb2c:	cset	w0, ne  // ne = any
    fb30:	ldr	x19, [sp, #16]
    fb34:	ldp	x29, x30, [sp], #32
    fb38:	ret
    fb3c:	mov	w0, #0x1                   	// #1
    fb40:	ret
    fb44:	stp	x29, x30, [sp, #-48]!
    fb48:	mov	x29, sp
    fb4c:	stp	x19, x20, [sp, #16]
    fb50:	mov	x19, x0
    fb54:	mov	x0, x1
    fb58:	str	x21, [sp, #32]
    fb5c:	mov	x21, x1
    fb60:	bl	f8f4 <scols_get_library_version@@SMARTCOLS_2.25+0x354>
    fb64:	cbnz	x0, fc00 <scols_get_library_version@@SMARTCOLS_2.25+0x660>
    fb68:	mov	x20, #0x0                   	// #0
    fb6c:	ldr	x0, [x19, #32]
    fb70:	cmp	x0, x20
    fb74:	csel	x0, x0, x20, cs  // cs = hs, nlast
    fb78:	str	x0, [x19, #32]
    fb7c:	ldrb	w0, [x19, #224]
    fb80:	tbz	w0, #0, fb94 <scols_get_library_version@@SMARTCOLS_2.25+0x5f4>
    fb84:	ldr	x0, [x19, #40]
    fb88:	cbz	x0, fb94 <scols_get_library_version@@SMARTCOLS_2.25+0x5f4>
    fb8c:	cmp	x20, x0, lsl #1
    fb90:	b.hi	fbec <scols_get_library_version@@SMARTCOLS_2.25+0x64c>  // b.pmore
    fb94:	mov	x0, x19
    fb98:	bl	8060 <scols_column_is_noextremes@plt>
    fb9c:	cbz	w0, fbb8 <scols_get_library_version@@SMARTCOLS_2.25+0x618>
    fba0:	ldr	x0, [x19, #64]
    fba4:	add	x0, x0, x20
    fba8:	str	x0, [x19, #64]
    fbac:	ldr	w0, [x19, #72]
    fbb0:	add	w0, w0, #0x1
    fbb4:	str	w0, [x19, #72]
    fbb8:	ldr	x0, [x19, #16]
    fbbc:	cmp	x0, x20
    fbc0:	csel	x0, x0, x20, cs  // cs = hs, nlast
    fbc4:	str	x0, [x19, #16]
    fbc8:	mov	x0, x19
    fbcc:	bl	7f90 <scols_column_is_tree@plt>
    fbd0:	cbz	w0, fbec <scols_get_library_version@@SMARTCOLS_2.25+0x64c>
    fbd4:	mov	x0, x21
    fbd8:	bl	f9dc <scols_get_library_version@@SMARTCOLS_2.25+0x43c>
    fbdc:	ldr	x1, [x19, #48]
    fbe0:	cmp	x1, x0
    fbe4:	csel	x1, x1, x0, cs  // cs = hs, nlast
    fbe8:	str	x1, [x19, #48]
    fbec:	mov	w0, #0x0                   	// #0
    fbf0:	ldp	x19, x20, [sp, #16]
    fbf4:	ldr	x21, [sp, #32]
    fbf8:	ldp	x29, x30, [sp], #48
    fbfc:	ret
    fc00:	mov	x20, x0
    fc04:	mov	x0, x19
    fc08:	bl	79d0 <scols_column_is_customwrap@plt>
    fc0c:	cbz	w0, fc34 <scols_get_library_version@@SMARTCOLS_2.25+0x694>
    fc10:	ldr	x3, [x19, #144]
    fc14:	mov	x1, x20
    fc18:	ldr	x2, [x19, #160]
    fc1c:	mov	x0, x19
    fc20:	blr	x3
    fc24:	mov	x20, x0
    fc28:	cmn	x0, #0x1
    fc2c:	b.ne	fb6c <scols_get_library_version@@SMARTCOLS_2.25+0x5cc>  // b.any
    fc30:	b	fb68 <scols_get_library_version@@SMARTCOLS_2.25+0x5c8>
    fc34:	mov	x0, x20
    fc38:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
    fc3c:	b	fc24 <scols_get_library_version@@SMARTCOLS_2.25+0x684>
    fc40:	sub	sp, sp, #0x50
    fc44:	stp	x29, x30, [sp, #32]
    fc48:	add	x29, sp, #0x20
    fc4c:	stp	x19, x20, [sp, #48]
    fc50:	mov	x19, x1
    fc54:	mov	x20, x0
    fc58:	mov	x0, x1
    fc5c:	str	x21, [sp, #64]
    fc60:	bl	8170 <scols_column_is_hidden@plt>
    fc64:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    fc68:	ldr	x1, [x1, #4024]
    fc6c:	cbz	w0, fcd0 <scols_get_library_version@@SMARTCOLS_2.25+0x730>
    fc70:	ldr	w0, [x1]
    fc74:	tbz	w0, #5, fd84 <scols_get_library_version@@SMARTCOLS_2.25+0x7e4>
    fc78:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    fc7c:	ldr	x0, [x0, #4016]
    fc80:	ldr	x20, [x0]
    fc84:	bl	7840 <getpid@plt>
    fc88:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fc8c:	mov	w2, w0
    fc90:	add	x4, x4, #0x1fd
    fc94:	mov	x0, x20
    fc98:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fc9c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fca0:	add	x3, x3, #0x1e2
    fca4:	add	x1, x1, #0x1ef
    fca8:	bl	8340 <fprintf@plt>
    fcac:	mov	x0, x19
    fcb0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fcb4:	ldp	x29, x30, [sp, #32]
    fcb8:	add	x1, x1, #0x93a
    fcbc:	ldr	x2, [x19, #168]
    fcc0:	ldp	x19, x20, [sp, #48]
    fcc4:	ldr	x21, [sp, #64]
    fcc8:	add	sp, sp, #0x50
    fccc:	b	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
    fcd0:	ldr	w0, [x1]
    fcd4:	tbz	w0, #5, fd84 <scols_get_library_version@@SMARTCOLS_2.25+0x7e4>
    fcd8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    fcdc:	ldr	x0, [x0, #4016]
    fce0:	ldr	x21, [x0]
    fce4:	bl	7840 <getpid@plt>
    fce8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fcec:	mov	w2, w0
    fcf0:	add	x4, x4, #0x1fd
    fcf4:	mov	x0, x21
    fcf8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fcfc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fd00:	add	x3, x3, #0x1e2
    fd04:	add	x1, x1, #0x1ef
    fd08:	bl	8340 <fprintf@plt>
    fd0c:	ldr	d1, [x19, #56]
    fd10:	fmov	d0, #1.000000000000000000e+00
    fd14:	ldp	x3, x4, [x19, #8]
    fd18:	fcmpe	d1, d0
    fd1c:	ldr	x2, [x19, #168]
    fd20:	b.le	fd98 <scols_get_library_version@@SMARTCOLS_2.25+0x7f8>
    fd24:	fcvtzs	w5, d1
    fd28:	ldrb	w6, [x19, #224]
    fd2c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fd30:	ldr	w8, [x19, #80]
    fd34:	add	x1, x1, #0x930
    fd38:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fd3c:	add	x0, x0, #0x92c
    fd40:	tst	x6, #0x1
    fd44:	adrp	x6, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
    fd48:	csel	x0, x0, x1, ne  // ne = any
    fd4c:	add	x6, x6, #0xb01
    fd50:	tst	x8, #0x1
    fd54:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fd58:	add	x1, x1, #0x934
    fd5c:	ldr	x7, [x19, #24]
    fd60:	csel	x1, x1, x6, ne  // ne = any
    fd64:	ldr	x6, [x19, #40]
    fd68:	stp	x7, x0, [sp]
    fd6c:	mov	x0, x19
    fd70:	str	x1, [sp, #16]
    fd74:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fd78:	add	x1, x1, #0x94e
    fd7c:	ldr	x7, [x19, #32]
    fd80:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
    fd84:	ldp	x29, x30, [sp, #32]
    fd88:	ldp	x19, x20, [sp, #48]
    fd8c:	ldr	x21, [sp, #64]
    fd90:	add	sp, sp, #0x50
    fd94:	ret
    fd98:	ldr	d0, [x20]
    fd9c:	ucvtf	d0, d0
    fda0:	fmul	d0, d0, d1
    fda4:	fcvtzs	w5, d0
    fda8:	b	fd28 <scols_get_library_version@@SMARTCOLS_2.25+0x788>
    fdac:	stp	x29, x30, [sp, #-32]!
    fdb0:	mov	x29, sp
    fdb4:	stp	x19, x20, [sp, #16]
    fdb8:	mov	x19, x2
    fdbc:	mov	x20, x3
    fdc0:	bl	d3ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xf9c>
    fdc4:	cbnz	w0, fddc <scols_get_library_version@@SMARTCOLS_2.25+0x83c>
    fdc8:	mov	x1, x20
    fdcc:	mov	x0, x19
    fdd0:	ldp	x19, x20, [sp, #16]
    fdd4:	ldp	x29, x30, [sp], #32
    fdd8:	b	fb44 <scols_get_library_version@@SMARTCOLS_2.25+0x5a4>
    fddc:	ldp	x19, x20, [sp, #16]
    fde0:	ldp	x29, x30, [sp], #32
    fde4:	ret
    fde8:	stp	x29, x30, [sp, #-112]!
    fdec:	mov	x29, sp
    fdf0:	stp	x19, x20, [sp, #16]
    fdf4:	stp	x21, x22, [sp, #32]
    fdf8:	stp	x23, x24, [sp, #48]
    fdfc:	str	x25, [sp, #64]
    fe00:	cbnz	x0, fe24 <scols_get_library_version@@SMARTCOLS_2.25+0x884>
    fe04:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fe08:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fe0c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fe10:	add	x3, x3, #0xb9d
    fe14:	add	x1, x1, #0x999
    fe18:	add	x0, x0, #0x2fb
    fe1c:	mov	w2, #0x63                  	// #99
    fe20:	bl	8200 <__assert_fail@plt>
    fe24:	mov	x19, x1
    fe28:	cbnz	x1, fe4c <scols_get_library_version@@SMARTCOLS_2.25+0x8ac>
    fe2c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fe30:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fe34:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
    fe38:	add	x3, x3, #0xb9d
    fe3c:	add	x1, x1, #0x999
    fe40:	add	x0, x0, #0x295
    fe44:	mov	w2, #0x64                  	// #100
    fe48:	b	fe20 <scols_get_library_version@@SMARTCOLS_2.25+0x880>
    fe4c:	ldr	x1, [x1, #24]
    fe50:	str	xzr, [x19, #16]
    fe54:	mov	x21, x0
    fe58:	mov	x23, x2
    fe5c:	cbnz	x1, ff60 <scols_get_library_version@@SMARTCOLS_2.25+0x9c0>
    fe60:	ldr	d1, [x19, #56]
    fe64:	fmov	d0, #1.000000000000000000e+00
    fe68:	fcmpe	d1, d0
    fe6c:	b.pl	feb4 <scols_get_library_version@@SMARTCOLS_2.25+0x914>  // b.nfrst
    fe70:	bl	7a80 <scols_table_is_maxout@plt>
    fe74:	cbz	w0, feb4 <scols_get_library_version@@SMARTCOLS_2.25+0x914>
    fe78:	ldrb	w0, [x21, #248]
    fe7c:	tbz	w0, #2, feb4 <scols_get_library_version@@SMARTCOLS_2.25+0x914>
    fe80:	ldr	d0, [x21, #40]
    fe84:	ldr	d1, [x19, #56]
    fe88:	ucvtf	d0, d0
    fe8c:	fmul	d0, d0, d1
    fe90:	fcvtzu	x0, d0
    fe94:	str	x0, [x19, #24]
    fe98:	cbz	x0, feb4 <scols_get_library_version@@SMARTCOLS_2.25+0x914>
    fe9c:	mov	x0, x19
    fea0:	bl	faec <scols_get_library_version@@SMARTCOLS_2.25+0x54c>
    fea4:	cbnz	w0, feb4 <scols_get_library_version@@SMARTCOLS_2.25+0x914>
    fea8:	ldr	x0, [x19, #24]
    feac:	sub	x0, x0, #0x1
    feb0:	str	x0, [x19, #24]
    feb4:	add	x20, x19, #0xa8
    feb8:	mov	x0, x20
    febc:	bl	76f0 <scols_cell_get_data@plt>
    fec0:	cbz	x0, ff58 <scols_get_library_version@@SMARTCOLS_2.25+0x9b8>
    fec4:	mov	x0, x20
    fec8:	bl	76f0 <scols_cell_get_data@plt>
    fecc:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
    fed0:	mov	w22, #0x0                   	// #0
    fed4:	ldr	x1, [x19, #24]
    fed8:	cmp	x1, x0
    fedc:	csel	x1, x1, x0, cs  // cs = hs, nlast
    fee0:	str	x1, [x19, #24]
    fee4:	ldr	x0, [x19, #24]
    fee8:	cbnz	x0, fef4 <scols_get_library_version@@SMARTCOLS_2.25+0x954>
    feec:	mov	x0, #0x1                   	// #1
    fef0:	str	x0, [x19, #24]
    fef4:	mov	x0, x21
    fef8:	bl	7590 <scols_table_is_tree@plt>
    fefc:	cbz	w0, ff68 <scols_get_library_version@@SMARTCOLS_2.25+0x9c8>
    ff00:	mov	x3, x23
    ff04:	mov	x1, x19
    ff08:	mov	x0, x21
    ff0c:	adrp	x2, f000 <scols_table_get_termheight@@SMARTCOLS_2.31+0x2bb0>
    ff10:	add	x2, x2, #0xdac
    ff14:	bl	12220 <scols_line_link_group@@SMARTCOLS_2.34+0x4fc>
    ff18:	mov	w20, w0
    ff1c:	cbz	w0, ff90 <scols_get_library_version@@SMARTCOLS_2.25+0x9f0>
    ff20:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
    ff24:	ldr	x0, [x0, #4024]
    ff28:	ldr	w0, [x0]
    ff2c:	tbz	w0, #5, ff3c <scols_get_library_version@@SMARTCOLS_2.25+0x99c>
    ff30:	mov	x1, x19
    ff34:	add	x0, x21, #0x28
    ff38:	bl	fc40 <scols_get_library_version@@SMARTCOLS_2.25+0x6a0>
    ff3c:	mov	w0, w20
    ff40:	ldp	x19, x20, [sp, #16]
    ff44:	ldp	x21, x22, [sp, #32]
    ff48:	ldp	x23, x24, [sp, #48]
    ff4c:	ldr	x25, [sp, #64]
    ff50:	ldp	x29, x30, [sp], #112
    ff54:	ret
    ff58:	mov	w22, #0x1                   	// #1
    ff5c:	b	fee4 <scols_get_library_version@@SMARTCOLS_2.25+0x944>
    ff60:	mov	w22, #0x0                   	// #0
    ff64:	b	fef4 <scols_get_library_version@@SMARTCOLS_2.25+0x954>
    ff68:	add	x25, sp, #0x50
    ff6c:	add	x24, sp, #0x58
    ff70:	mov	x0, x24
    ff74:	mov	w1, #0x0                   	// #0
    ff78:	bl	75b0 <scols_reset_iter@plt>
    ff7c:	mov	x2, x25
    ff80:	mov	x1, x24
    ff84:	mov	x0, x21
    ff88:	bl	7f60 <scols_table_next_line@plt>
    ff8c:	cbz	w0, 1004c <scols_get_library_version@@SMARTCOLS_2.25+0xaac>
    ff90:	mov	x0, x19
    ff94:	bl	7f90 <scols_column_is_tree@plt>
    ff98:	ldr	w1, [x19, #72]
    ff9c:	cbz	w0, ffec <scols_get_library_version@@SMARTCOLS_2.25+0xa4c>
    ffa0:	ldr	x2, [x21, #128]
    ffa4:	add	x0, x21, #0x80
    ffa8:	cmp	x2, x0
    ffac:	b.eq	ffec <scols_get_library_version@@SMARTCOLS_2.25+0xa4c>  // b.none
    ffb0:	ldr	x0, [x21, #152]
    ffb4:	ldr	x3, [x19, #48]
    ffb8:	add	x0, x0, #0x1
    ffbc:	ldr	x2, [x19, #16]
    ffc0:	add	x3, x3, x0
    ffc4:	str	x3, [x19, #48]
    ffc8:	ldr	x3, [x19, #32]
    ffcc:	add	x2, x0, x2
    ffd0:	str	x2, [x19, #16]
    ffd4:	add	x3, x3, x0
    ffd8:	str	x3, [x19, #32]
    ffdc:	cbz	w1, 10028 <scols_get_library_version@@SMARTCOLS_2.25+0xa88>
    ffe0:	ldr	x2, [x19, #64]
    ffe4:	add	x0, x2, x0
    ffe8:	str	x0, [x19, #64]
    ffec:	cbz	w1, 10028 <scols_get_library_version@@SMARTCOLS_2.25+0xa88>
    fff0:	ldr	x0, [x19, #40]
    fff4:	cbnz	x0, 10028 <scols_get_library_version@@SMARTCOLS_2.25+0xa88>
    fff8:	ldr	x2, [x19, #64]
    fffc:	sxtw	x1, w1
   10000:	cmp	x2, x1
   10004:	udiv	x0, x2, x1
   10008:	str	x0, [x19, #40]
   1000c:	b.cc	10028 <scols_get_library_version@@SMARTCOLS_2.25+0xa88>  // b.lo, b.ul, b.last
   10010:	ldr	x1, [x19, #32]
   10014:	cmp	x1, x0, lsl #1
   10018:	b.ls	10028 <scols_get_library_version@@SMARTCOLS_2.25+0xa88>  // b.plast
   1001c:	ldrb	w0, [x19, #224]
   10020:	orr	w0, w0, #0x1
   10024:	strb	w0, [x19, #224]
   10028:	ldp	x1, x0, [x19, #16]
   1002c:	cmp	x1, x0
   10030:	b.cs	10080 <scols_get_library_version@@SMARTCOLS_2.25+0xae0>  // b.hs, b.nlast
   10034:	mov	x0, x19
   10038:	bl	74c0 <scols_column_is_strict_width@plt>
   1003c:	cbnz	w0, 10080 <scols_get_library_version@@SMARTCOLS_2.25+0xae0>
   10040:	ldr	x0, [x19, #24]
   10044:	str	x0, [x19, #16]
   10048:	b	100ac <scols_get_library_version@@SMARTCOLS_2.25+0xb0c>
   1004c:	ldr	x1, [sp, #80]
   10050:	mov	x3, x23
   10054:	mov	x2, x19
   10058:	mov	x0, x21
   1005c:	bl	d3ec <scols_table_get_termheight@@SMARTCOLS_2.31+0xf9c>
   10060:	mov	w20, w0
   10064:	cbnz	w0, ff20 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   10068:	mov	x1, x23
   1006c:	mov	x0, x19
   10070:	bl	fb44 <scols_get_library_version@@SMARTCOLS_2.25+0x5a4>
   10074:	mov	w20, w0
   10078:	cbz	w0, ff7c <scols_get_library_version@@SMARTCOLS_2.25+0x9dc>
   1007c:	b	ff20 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   10080:	ldr	d0, [x19, #56]
   10084:	fmov	d1, #1.000000000000000000e+00
   10088:	fcmpe	d0, d1
   1008c:	b.lt	100ac <scols_get_library_version@@SMARTCOLS_2.25+0xb0c>  // b.tstop
   10090:	fcvtzu	x0, d0
   10094:	ldr	x1, [x19, #16]
   10098:	cmp	x1, x0
   1009c:	b.cs	100ac <scols_get_library_version@@SMARTCOLS_2.25+0xb0c>  // b.hs, b.nlast
   100a0:	ldr	x1, [x19, #24]
   100a4:	cmp	x0, x1
   100a8:	b.hi	10044 <scols_get_library_version@@SMARTCOLS_2.25+0xaa4>  // b.pmore
   100ac:	ldr	x0, [x19, #32]
   100b0:	cbnz	x0, 100d4 <scols_get_library_version@@SMARTCOLS_2.25+0xb34>
   100b4:	cbz	w22, 100d4 <scols_get_library_version@@SMARTCOLS_2.25+0xb34>
   100b8:	ldr	x0, [x19, #24]
   100bc:	cmp	x0, #0x1
   100c0:	b.ne	100d4 <scols_get_library_version@@SMARTCOLS_2.25+0xb34>  // b.any
   100c4:	ldr	x0, [x19, #16]
   100c8:	cmp	x0, #0x1
   100cc:	b.hi	100d4 <scols_get_library_version@@SMARTCOLS_2.25+0xb34>  // b.pmore
   100d0:	stp	xzr, xzr, [x19, #16]
   100d4:	mov	w20, #0x0                   	// #0
   100d8:	b	ff20 <scols_get_library_version@@SMARTCOLS_2.25+0x980>
   100dc:	stp	x29, x30, [sp, #-192]!
   100e0:	mov	x29, sp
   100e4:	stp	x21, x22, [sp, #32]
   100e8:	adrp	x21, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   100ec:	stp	x19, x20, [sp, #16]
   100f0:	mov	x19, x0
   100f4:	ldr	x0, [x21, #4024]
   100f8:	stp	x23, x24, [sp, #48]
   100fc:	stp	x25, x26, [sp, #64]
   10100:	mov	x26, x1
   10104:	ldr	w0, [x0]
   10108:	stp	x27, x28, [sp, #80]
   1010c:	tbz	w0, #4, 10158 <scols_get_library_version@@SMARTCOLS_2.25+0xbb8>
   10110:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10114:	ldr	x0, [x0, #4016]
   10118:	ldr	x20, [x0]
   1011c:	bl	7840 <getpid@plt>
   10120:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10124:	mov	w2, w0
   10128:	add	x4, x4, #0x2a0
   1012c:	mov	x0, x20
   10130:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10134:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10138:	add	x3, x3, #0x1e2
   1013c:	add	x1, x1, #0x1ef
   10140:	bl	8340 <fprintf@plt>
   10144:	ldr	x2, [x19, #40]
   10148:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1014c:	mov	x0, x19
   10150:	add	x1, x1, #0x9b6
   10154:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10158:	ldrb	w0, [x19, #248]
   1015c:	orr	w0, w0, #0x10
   10160:	strb	w0, [x19, #248]
   10164:	ldr	x0, [x19, #80]
   10168:	cbnz	x0, 10174 <scols_get_library_version@@SMARTCOLS_2.25+0xbd4>
   1016c:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10170:	add	x0, x0, #0x84e
   10174:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
   10178:	mov	x28, x0
   1017c:	ldr	x1, [x19, #128]
   10180:	add	x0, x19, #0x80
   10184:	add	x22, sp, #0x90
   10188:	add	x25, sp, #0x80
   1018c:	cmp	x1, x0
   10190:	mov	w24, #0x0                   	// #0
   10194:	cset	w0, ne  // ne = any
   10198:	mov	x23, #0x0                   	// #0
   1019c:	mov	x20, #0x0                   	// #0
   101a0:	mov	w1, #0x0                   	// #0
   101a4:	str	w0, [sp, #104]
   101a8:	mov	x0, x22
   101ac:	bl	75b0 <scols_reset_iter@plt>
   101b0:	mov	x2, x25
   101b4:	mov	x1, x22
   101b8:	mov	x0, x19
   101bc:	bl	80b0 <scols_table_next_column@plt>
   101c0:	cbz	w0, 102dc <scols_get_library_version@@SMARTCOLS_2.25+0xd3c>
   101c4:	ldrb	w0, [x19, #248]
   101c8:	tbnz	w0, #2, 1036c <scols_get_library_version@@SMARTCOLS_2.25+0xdcc>
   101cc:	ldr	x0, [x21, #4024]
   101d0:	ldr	w0, [x0]
   101d4:	and	w27, w0, #0x10
   101d8:	tbz	w0, #4, 10224 <scols_get_library_version@@SMARTCOLS_2.25+0xc84>
   101dc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   101e0:	ldr	x0, [x0, #4016]
   101e4:	ldr	x22, [x0]
   101e8:	bl	7840 <getpid@plt>
   101ec:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   101f0:	mov	w2, w0
   101f4:	add	x4, x4, #0x2a0
   101f8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   101fc:	add	x3, x3, #0x1e2
   10200:	mov	x0, x22
   10204:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10208:	add	x1, x1, #0x1ef
   1020c:	bl	8340 <fprintf@plt>
   10210:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10214:	mov	x0, x19
   10218:	add	x1, x1, #0x9da
   1021c:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10220:	mov	w27, #0x0                   	// #0
   10224:	ldr	x21, [x21, #4024]
   10228:	ldrb	w0, [x19, #248]
   1022c:	and	w0, w0, #0xffffffef
   10230:	strb	w0, [x19, #248]
   10234:	ldr	w0, [x21]
   10238:	tbz	w0, #4, 102bc <scols_get_library_version@@SMARTCOLS_2.25+0xd1c>
   1023c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10240:	ldr	x0, [x0, #4016]
   10244:	ldr	x22, [x0]
   10248:	bl	7840 <getpid@plt>
   1024c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10250:	add	x4, x4, #0x2a0
   10254:	mov	w2, w0
   10258:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1025c:	mov	x0, x22
   10260:	add	x3, x3, #0x1e2
   10264:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10268:	add	x1, x1, #0x1ef
   1026c:	bl	8340 <fprintf@plt>
   10270:	mov	x0, x19
   10274:	mov	w3, w27
   10278:	mov	x2, x20
   1027c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10280:	add	x1, x1, #0xb7a
   10284:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10288:	ldr	w0, [x21]
   1028c:	tbz	w0, #4, 102bc <scols_get_library_version@@SMARTCOLS_2.25+0xd1c>
   10290:	add	x21, sp, #0x88
   10294:	add	x22, x19, #0x28
   10298:	add	x20, sp, #0xa8
   1029c:	mov	w1, #0x0                   	// #0
   102a0:	mov	x0, x20
   102a4:	bl	75b0 <scols_reset_iter@plt>
   102a8:	mov	x2, x21
   102ac:	mov	x1, x20
   102b0:	mov	x0, x19
   102b4:	bl	80b0 <scols_table_next_column@plt>
   102b8:	cbz	w0, 10a54 <scols_get_library_version@@SMARTCOLS_2.25+0x14b4>
   102bc:	mov	w0, w27
   102c0:	ldp	x19, x20, [sp, #16]
   102c4:	ldp	x21, x22, [sp, #32]
   102c8:	ldp	x23, x24, [sp, #48]
   102cc:	ldp	x25, x26, [sp, #64]
   102d0:	ldp	x27, x28, [sp, #80]
   102d4:	ldp	x29, x30, [sp], #192
   102d8:	ret
   102dc:	ldr	x0, [sp, #128]
   102e0:	bl	8170 <scols_column_is_hidden@plt>
   102e4:	cbnz	w0, 101b0 <scols_get_library_version@@SMARTCOLS_2.25+0xc10>
   102e8:	ldr	x0, [sp, #128]
   102ec:	bl	7f90 <scols_column_is_tree@plt>
   102f0:	cbz	w0, 10318 <scols_get_library_version@@SMARTCOLS_2.25+0xd78>
   102f4:	ldr	w0, [sp, #104]
   102f8:	cmp	w0, #0x1
   102fc:	b.ne	10318 <scols_get_library_version@@SMARTCOLS_2.25+0xd78>  // b.any
   10300:	ldr	x1, [sp, #128]
   10304:	ldrb	w0, [x1, #224]
   10308:	orr	w0, w0, #0x2
   1030c:	strb	w0, [x1, #224]
   10310:	mov	w0, #0x2                   	// #2
   10314:	str	w0, [sp, #104]
   10318:	ldr	x1, [sp, #128]
   1031c:	mov	x2, x26
   10320:	mov	x0, x19
   10324:	bl	fde8 <scols_get_library_version@@SMARTCOLS_2.25+0x848>
   10328:	mov	w27, w0
   1032c:	cbnz	w0, 10224 <scols_get_library_version@@SMARTCOLS_2.25+0xc84>
   10330:	ldr	x0, [sp, #128]
   10334:	bl	faec <scols_get_library_version@@SMARTCOLS_2.25+0x54c>
   10338:	cmp	w0, #0x0
   1033c:	ldr	x1, [sp, #128]
   10340:	csel	x0, x28, xzr, eq  // eq = none
   10344:	ldr	x2, [x1, #16]
   10348:	add	x2, x2, x0
   1034c:	add	x20, x20, x2
   10350:	ldr	x2, [x1, #24]
   10354:	add	x0, x0, x2
   10358:	add	x23, x23, x0
   1035c:	ldrb	w0, [x1, #224]
   10360:	and	w0, w0, #0x1
   10364:	add	w24, w24, w0
   10368:	b	101b0 <scols_get_library_version@@SMARTCOLS_2.25+0xc10>
   1036c:	ldr	x0, [x19, #40]
   10370:	cmp	x0, x23
   10374:	b.cs	10448 <scols_get_library_version@@SMARTCOLS_2.25+0xea8>  // b.hs, b.nlast
   10378:	mov	x0, x19
   1037c:	bl	7a80 <scols_table_is_maxout@plt>
   10380:	cbz	w0, 10448 <scols_get_library_version@@SMARTCOLS_2.25+0xea8>
   10384:	ldr	x0, [x21, #4024]
   10388:	ldr	w0, [x0]
   1038c:	tbz	w0, #4, 103dc <scols_get_library_version@@SMARTCOLS_2.25+0xe3c>
   10390:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10394:	ldr	x0, [x0, #4016]
   10398:	ldr	x27, [x0]
   1039c:	bl	7840 <getpid@plt>
   103a0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   103a4:	mov	w2, w0
   103a8:	add	x4, x4, #0x2a0
   103ac:	mov	x0, x27
   103b0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   103b4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   103b8:	add	x3, x3, #0x1e2
   103bc:	add	x1, x1, #0x1ef
   103c0:	bl	8340 <fprintf@plt>
   103c4:	ldr	x3, [x19, #40]
   103c8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   103cc:	mov	x2, x23
   103d0:	add	x1, x1, #0x9ef
   103d4:	mov	x0, x19
   103d8:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   103dc:	mov	x0, x22
   103e0:	mov	w1, #0x0                   	// #0
   103e4:	bl	75b0 <scols_reset_iter@plt>
   103e8:	ldr	x0, [x19, #40]
   103ec:	cmp	x0, x23
   103f0:	b.cc	10628 <scols_get_library_version@@SMARTCOLS_2.25+0x1088>  // b.lo, b.ul, b.last
   103f4:	ldr	x0, [x21, #4024]
   103f8:	ldr	w0, [x0]
   103fc:	tbz	w0, #4, 10448 <scols_get_library_version@@SMARTCOLS_2.25+0xea8>
   10400:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10404:	ldr	x0, [x0, #4016]
   10408:	ldr	x27, [x0]
   1040c:	bl	7840 <getpid@plt>
   10410:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10414:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10418:	add	x4, x4, #0x2a0
   1041c:	add	x3, x3, #0x1e2
   10420:	mov	w2, w0
   10424:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10428:	mov	x0, x27
   1042c:	add	x1, x1, #0x1ef
   10430:	bl	8340 <fprintf@plt>
   10434:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10438:	mov	x2, x23
   1043c:	add	x1, x1, #0xa26
   10440:	mov	x0, x19
   10444:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10448:	ldr	x0, [x19, #40]
   1044c:	cmp	x0, x20
   10450:	b.cs	104c8 <scols_get_library_version@@SMARTCOLS_2.25+0xf28>  // b.hs, b.nlast
   10454:	cbz	w24, 104c8 <scols_get_library_version@@SMARTCOLS_2.25+0xf28>
   10458:	ldr	x0, [x21, #4024]
   1045c:	ldr	w0, [x0]
   10460:	tbz	w0, #4, 104a8 <scols_get_library_version@@SMARTCOLS_2.25+0xf08>
   10464:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10468:	ldr	x0, [x0, #4016]
   1046c:	ldr	x23, [x0]
   10470:	bl	7840 <getpid@plt>
   10474:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10478:	mov	w2, w0
   1047c:	add	x4, x4, #0x2a0
   10480:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10484:	add	x3, x3, #0x1e2
   10488:	mov	x0, x23
   1048c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10490:	add	x1, x1, #0x1ef
   10494:	bl	8340 <fprintf@plt>
   10498:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1049c:	mov	x0, x19
   104a0:	add	x1, x1, #0xa40
   104a4:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   104a8:	mov	x0, x22
   104ac:	mov	w1, #0x0                   	// #0
   104b0:	bl	75b0 <scols_reset_iter@plt>
   104b4:	mov	x2, x25
   104b8:	mov	x1, x22
   104bc:	mov	x0, x19
   104c0:	bl	80b0 <scols_table_next_column@plt>
   104c4:	cbz	w0, 10660 <scols_get_library_version@@SMARTCOLS_2.25+0x10c0>
   104c8:	ldr	x0, [x19, #40]
   104cc:	cmp	x0, x20
   104d0:	b.ls	1060c <scols_get_library_version@@SMARTCOLS_2.25+0x106c>  // b.plast
   104d4:	cbz	w24, 10598 <scols_get_library_version@@SMARTCOLS_2.25+0xff8>
   104d8:	ldr	x0, [x21, #4024]
   104dc:	ldr	w0, [x0]
   104e0:	tbz	w0, #4, 10528 <scols_get_library_version@@SMARTCOLS_2.25+0xf88>
   104e4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   104e8:	ldr	x0, [x0, #4016]
   104ec:	ldr	x23, [x0]
   104f0:	bl	7840 <getpid@plt>
   104f4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   104f8:	mov	w2, w0
   104fc:	add	x4, x4, #0x2a0
   10500:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10504:	add	x3, x3, #0x1e2
   10508:	mov	x0, x23
   1050c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10510:	add	x1, x1, #0x1ef
   10514:	bl	8340 <fprintf@plt>
   10518:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1051c:	mov	x0, x19
   10520:	add	x1, x1, #0xa60
   10524:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10528:	mov	x0, x22
   1052c:	mov	w1, #0x0                   	// #0
   10530:	bl	75b0 <scols_reset_iter@plt>
   10534:	mov	x2, x25
   10538:	mov	x1, x22
   1053c:	mov	x0, x19
   10540:	bl	80b0 <scols_table_next_column@plt>
   10544:	cbnz	w0, 10598 <scols_get_library_version@@SMARTCOLS_2.25+0xff8>
   10548:	ldr	x0, [sp, #128]
   1054c:	ldrb	w1, [x0, #224]
   10550:	tbz	w1, #0, 10534 <scols_get_library_version@@SMARTCOLS_2.25+0xf94>
   10554:	bl	8170 <scols_column_is_hidden@plt>
   10558:	cbnz	w0, 10534 <scols_get_library_version@@SMARTCOLS_2.25+0xf94>
   1055c:	ldr	x3, [sp, #128]
   10560:	ldr	x2, [x19, #40]
   10564:	ldr	x0, [x3, #16]
   10568:	subs	x1, x2, x20
   1056c:	b.eq	10584 <scols_get_library_version@@SMARTCOLS_2.25+0xfe4>  // b.none
   10570:	ldr	x4, [x3, #32]
   10574:	add	x5, x1, x0
   10578:	cmp	x5, x4
   1057c:	b.ls	10584 <scols_get_library_version@@SMARTCOLS_2.25+0xfe4>  // b.plast
   10580:	sub	x1, x4, x0
   10584:	add	x0, x1, x0
   10588:	str	x0, [x3, #16]
   1058c:	add	x20, x20, x1
   10590:	cmp	x2, x20
   10594:	b.ne	10534 <scols_get_library_version@@SMARTCOLS_2.25+0xf94>  // b.any
   10598:	ldr	x0, [x19, #40]
   1059c:	cmp	x0, x20
   105a0:	b.ls	1060c <scols_get_library_version@@SMARTCOLS_2.25+0x106c>  // b.plast
   105a4:	mov	x0, x19
   105a8:	bl	7a80 <scols_table_is_maxout@plt>
   105ac:	cbz	w0, 10704 <scols_get_library_version@@SMARTCOLS_2.25+0x1164>
   105b0:	ldr	x0, [x21, #4024]
   105b4:	ldr	w0, [x0]
   105b8:	tbz	w0, #4, 10600 <scols_get_library_version@@SMARTCOLS_2.25+0x1060>
   105bc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   105c0:	ldr	x0, [x0, #4016]
   105c4:	ldr	x23, [x0]
   105c8:	bl	7840 <getpid@plt>
   105cc:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   105d0:	mov	w2, w0
   105d4:	add	x4, x4, #0x2a0
   105d8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   105dc:	add	x3, x3, #0x1e2
   105e0:	mov	x0, x23
   105e4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   105e8:	add	x1, x1, #0x1ef
   105ec:	bl	8340 <fprintf@plt>
   105f0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   105f4:	mov	x0, x19
   105f8:	add	x1, x1, #0xa81
   105fc:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10600:	ldr	x0, [x19, #40]
   10604:	cmp	x0, x20
   10608:	b.hi	106b4 <scols_get_library_version@@SMARTCOLS_2.25+0x1114>  // b.pmore
   1060c:	adrp	x27, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10610:	adrp	x26, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10614:	mov	w24, #0x1                   	// #1
   10618:	add	x26, x26, #0x2a0
   1061c:	ldr	x0, [x27, #4016]
   10620:	str	x0, [sp, #112]
   10624:	b	10898 <scols_get_library_version@@SMARTCOLS_2.25+0x12f8>
   10628:	mov	x2, x25
   1062c:	mov	x1, x22
   10630:	mov	x0, x19
   10634:	bl	80b0 <scols_table_next_column@plt>
   10638:	cbnz	w0, 103f4 <scols_get_library_version@@SMARTCOLS_2.25+0xe54>
   1063c:	ldr	x0, [sp, #128]
   10640:	bl	8170 <scols_column_is_hidden@plt>
   10644:	cbnz	w0, 103e8 <scols_get_library_version@@SMARTCOLS_2.25+0xe48>
   10648:	ldr	x1, [sp, #128]
   1064c:	sub	x23, x23, #0x1
   10650:	ldr	x0, [x1, #24]
   10654:	sub	x0, x0, #0x1
   10658:	str	x0, [x1, #24]
   1065c:	b	103e8 <scols_get_library_version@@SMARTCOLS_2.25+0xe48>
   10660:	ldr	x0, [sp, #128]
   10664:	ldrb	w1, [x0, #224]
   10668:	tbz	w1, #0, 104b4 <scols_get_library_version@@SMARTCOLS_2.25+0xf14>
   1066c:	bl	8170 <scols_column_is_hidden@plt>
   10670:	cbnz	w0, 104b4 <scols_get_library_version@@SMARTCOLS_2.25+0xf14>
   10674:	ldr	x1, [sp, #128]
   10678:	mov	x2, x26
   1067c:	mov	x0, x19
   10680:	ldr	x23, [x1, #16]
   10684:	bl	fde8 <scols_get_library_version@@SMARTCOLS_2.25+0x848>
   10688:	mov	w27, w0
   1068c:	cbnz	w0, 10224 <scols_get_library_version@@SMARTCOLS_2.25+0xc84>
   10690:	ldr	x0, [sp, #128]
   10694:	ldr	x0, [x0, #16]
   10698:	cmp	x0, x23
   1069c:	b.cs	106ac <scols_get_library_version@@SMARTCOLS_2.25+0x110c>  // b.hs, b.nlast
   106a0:	sub	x0, x0, x23
   106a4:	add	x20, x20, x0
   106a8:	b	104b4 <scols_get_library_version@@SMARTCOLS_2.25+0xf14>
   106ac:	sub	w24, w24, #0x1
   106b0:	b	104b4 <scols_get_library_version@@SMARTCOLS_2.25+0xf14>
   106b4:	mov	x0, x22
   106b8:	mov	w1, #0x0                   	// #0
   106bc:	bl	75b0 <scols_reset_iter@plt>
   106c0:	mov	x2, x25
   106c4:	mov	x1, x22
   106c8:	mov	x0, x19
   106cc:	bl	80b0 <scols_table_next_column@plt>
   106d0:	cbnz	w0, 10600 <scols_get_library_version@@SMARTCOLS_2.25+0x1060>
   106d4:	ldr	x0, [sp, #128]
   106d8:	bl	8170 <scols_column_is_hidden@plt>
   106dc:	cbnz	w0, 106c0 <scols_get_library_version@@SMARTCOLS_2.25+0x1120>
   106e0:	ldr	x1, [sp, #128]
   106e4:	add	x20, x20, #0x1
   106e8:	ldr	x0, [x1, #16]
   106ec:	add	x0, x0, #0x1
   106f0:	str	x0, [x1, #16]
   106f4:	ldr	x0, [x19, #40]
   106f8:	cmp	x0, x20
   106fc:	b.ne	106c0 <scols_get_library_version@@SMARTCOLS_2.25+0x1120>  // b.any
   10700:	b	10600 <scols_get_library_version@@SMARTCOLS_2.25+0x1060>
   10704:	ldr	x0, [x19, #40]
   10708:	cmp	x0, x20
   1070c:	b.ls	1060c <scols_get_library_version@@SMARTCOLS_2.25+0x106c>  // b.plast
   10710:	ldr	x0, [x21, #4024]
   10714:	ldr	x23, [x19, #104]
   10718:	ldr	w0, [x0]
   1071c:	sub	x24, x23, #0xc8
   10720:	tbz	w0, #4, 10768 <scols_get_library_version@@SMARTCOLS_2.25+0x11c8>
   10724:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10728:	ldr	x0, [x0, #4016]
   1072c:	ldr	x26, [x0]
   10730:	bl	7840 <getpid@plt>
   10734:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10738:	mov	w2, w0
   1073c:	add	x4, x4, #0x2a0
   10740:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10744:	add	x3, x3, #0x1e2
   10748:	mov	x0, x26
   1074c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10750:	add	x1, x1, #0x1ef
   10754:	bl	8340 <fprintf@plt>
   10758:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1075c:	mov	x0, x19
   10760:	add	x1, x1, #0xa9a
   10764:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10768:	mov	x0, x24
   1076c:	bl	7d50 <scols_column_is_right@plt>
   10770:	cbnz	w0, 1060c <scols_get_library_version@@SMARTCOLS_2.25+0x106c>
   10774:	ldr	x1, [x19, #40]
   10778:	cmp	x1, x20
   1077c:	b.eq	1060c <scols_get_library_version@@SMARTCOLS_2.25+0x106c>  // b.none
   10780:	ldur	x0, [x23, #-184]
   10784:	add	x0, x1, x0
   10788:	sub	x20, x0, x20
   1078c:	stur	x20, [x23, #-184]
   10790:	mov	x20, x1
   10794:	b	1060c <scols_get_library_version@@SMARTCOLS_2.25+0x106c>
   10798:	ldr	x0, [x21, #4024]
   1079c:	ldr	w0, [x0]
   107a0:	tbz	w0, #4, 107ec <scols_get_library_version@@SMARTCOLS_2.25+0x124c>
   107a4:	ldr	x0, [x27, #4016]
   107a8:	ldr	x23, [x0]
   107ac:	bl	7840 <getpid@plt>
   107b0:	mov	x4, x26
   107b4:	mov	w2, w0
   107b8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   107bc:	mov	x0, x23
   107c0:	add	x3, x3, #0x1e2
   107c4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   107c8:	add	x1, x1, #0x1ef
   107cc:	bl	8340 <fprintf@plt>
   107d0:	ldr	x4, [x19, #40]
   107d4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   107d8:	mov	x3, x20
   107dc:	mov	w2, w24
   107e0:	add	x1, x1, #0xab7
   107e4:	mov	x0, x19
   107e8:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   107ec:	mov	x0, x22
   107f0:	mov	w1, #0x0                   	// #0
   107f4:	bl	75b0 <scols_reset_iter@plt>
   107f8:	mov	x23, x20
   107fc:	ldr	x0, [x21, #4024]
   10800:	str	x0, [sp, #104]
   10804:	mov	x2, x25
   10808:	mov	x1, x22
   1080c:	mov	x0, x19
   10810:	bl	80b0 <scols_table_next_column@plt>
   10814:	cbnz	w0, 1088c <scols_get_library_version@@SMARTCOLS_2.25+0x12ec>
   10818:	ldr	x0, [sp, #104]
   1081c:	ldr	w0, [x0]
   10820:	tbz	w0, #4, 10874 <scols_get_library_version@@SMARTCOLS_2.25+0x12d4>
   10824:	ldr	x0, [sp, #112]
   10828:	ldr	x5, [x0]
   1082c:	str	x5, [sp, #120]
   10830:	bl	7840 <getpid@plt>
   10834:	mov	w2, w0
   10838:	ldr	x5, [sp, #120]
   1083c:	mov	x4, x26
   10840:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10844:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10848:	add	x3, x3, #0x1e2
   1084c:	add	x1, x1, #0x1ef
   10850:	mov	x0, x5
   10854:	bl	8340 <fprintf@plt>
   10858:	ldr	x0, [sp, #128]
   1085c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10860:	add	x1, x1, #0xaeb
   10864:	ldr	x3, [x0, #16]
   10868:	ldr	x4, [x0, #48]
   1086c:	ldr	x2, [x0, #168]
   10870:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10874:	ldr	x0, [sp, #128]
   10878:	bl	8170 <scols_column_is_hidden@plt>
   1087c:	cbnz	w0, 10804 <scols_get_library_version@@SMARTCOLS_2.25+0x1264>
   10880:	ldr	x0, [x19, #40]
   10884:	cmp	x0, x23
   10888:	b.cc	1092c <scols_get_library_version@@SMARTCOLS_2.25+0x138c>  // b.lo, b.ul, b.last
   1088c:	cmp	x23, x20
   10890:	mov	x20, x23
   10894:	cinc	w24, w24, eq  // eq = none
   10898:	ldr	x0, [x19, #40]
   1089c:	cmp	x0, x20
   108a0:	b.cs	108ac <scols_get_library_version@@SMARTCOLS_2.25+0x130c>  // b.hs, b.nlast
   108a4:	cmp	w24, #0x3
   108a8:	b.le	10798 <scols_get_library_version@@SMARTCOLS_2.25+0x11f8>
   108ac:	ldrb	w1, [x19, #249]
   108b0:	tbz	w1, #6, 10220 <scols_get_library_version@@SMARTCOLS_2.25+0xc80>
   108b4:	cmp	x0, x20
   108b8:	b.cs	10220 <scols_get_library_version@@SMARTCOLS_2.25+0xc80>  // b.hs, b.nlast
   108bc:	mov	x0, x22
   108c0:	mov	w1, #0x1                   	// #1
   108c4:	bl	75b0 <scols_reset_iter@plt>
   108c8:	mov	x2, x25
   108cc:	mov	x1, x22
   108d0:	mov	x0, x19
   108d4:	bl	80b0 <scols_table_next_column@plt>
   108d8:	cbnz	w0, 10220 <scols_get_library_version@@SMARTCOLS_2.25+0xc80>
   108dc:	ldr	x0, [sp, #128]
   108e0:	bl	8170 <scols_column_is_hidden@plt>
   108e4:	mov	w27, w0
   108e8:	cbnz	w0, 108c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1328>
   108ec:	ldr	x2, [x19, #40]
   108f0:	cmp	x2, x20
   108f4:	b.cs	10224 <scols_get_library_version@@SMARTCOLS_2.25+0xc84>  // b.hs, b.nlast
   108f8:	ldr	x3, [sp, #128]
   108fc:	ldr	x0, [x3, #16]
   10900:	ldr	w1, [x3, #80]
   10904:	sub	x4, x20, x0
   10908:	cmp	x2, x4
   1090c:	b.ls	10a40 <scols_get_library_version@@SMARTCOLS_2.25+0x14a0>  // b.plast
   10910:	add	x0, x2, x0
   10914:	orr	w1, w1, #0x1
   10918:	sub	x20, x0, x20
   1091c:	str	x20, [x3, #16]
   10920:	str	w1, [x3, #80]
   10924:	mov	x20, x2
   10928:	b	108c8 <scols_get_library_version@@SMARTCOLS_2.25+0x1328>
   1092c:	ldr	x0, [sp, #128]
   10930:	ldp	x2, x1, [x0, #16]
   10934:	cmp	x2, x1
   10938:	b.eq	10804 <scols_get_library_version@@SMARTCOLS_2.25+0x1264>  // b.none
   1093c:	bl	7f90 <scols_column_is_tree@plt>
   10940:	mov	w1, w0
   10944:	ldr	x0, [sp, #128]
   10948:	cbz	w1, 10958 <scols_get_library_version@@SMARTCOLS_2.25+0x13b8>
   1094c:	ldr	x1, [x0, #48]
   10950:	cmp	x1, x23
   10954:	b.cs	10804 <scols_get_library_version@@SMARTCOLS_2.25+0x1264>  // b.hs, b.nlast
   10958:	ldr	x1, [x0, #16]
   1095c:	cbz	x1, 10804 <scols_get_library_version@@SMARTCOLS_2.25+0x1264>
   10960:	cbz	x23, 10804 <scols_get_library_version@@SMARTCOLS_2.25+0x1264>
   10964:	bl	8120 <scols_column_is_trunc@plt>
   10968:	cbnz	w0, 10a64 <scols_get_library_version@@SMARTCOLS_2.25+0x14c4>
   1096c:	ldr	x0, [sp, #128]
   10970:	bl	7a60 <scols_column_is_wrap@plt>
   10974:	cbz	w0, 10984 <scols_get_library_version@@SMARTCOLS_2.25+0x13e4>
   10978:	ldr	x0, [sp, #128]
   1097c:	bl	79d0 <scols_column_is_customwrap@plt>
   10980:	cbz	w0, 10a64 <scols_get_library_version@@SMARTCOLS_2.25+0x14c4>
   10984:	cmp	w24, #0x3
   10988:	b.ne	10b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.any
   1098c:	ldr	x0, [sp, #128]
   10990:	ldr	d0, [x0, #56]
   10994:	fcmpe	d0, #0.0
   10998:	b.ls	10b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.plast
   1099c:	fmov	d1, #1.000000000000000000e+00
   109a0:	fcmpe	d0, d1
   109a4:	b.ge	10b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.tcont
   109a8:	ldr	x0, [x21, #4024]
   109ac:	ldr	w0, [x0]
   109b0:	tbz	w0, #4, 10b04 <scols_get_library_version@@SMARTCOLS_2.25+0x1564>
   109b4:	ldr	x0, [x27, #4016]
   109b8:	ldr	x5, [x0]
   109bc:	str	x5, [sp, #120]
   109c0:	bl	7840 <getpid@plt>
   109c4:	mov	w2, w0
   109c8:	ldr	x5, [sp, #120]
   109cc:	mov	x4, x26
   109d0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   109d4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   109d8:	add	x3, x3, #0x1e2
   109dc:	add	x1, x1, #0x1ef
   109e0:	mov	x0, x5
   109e4:	bl	8340 <fprintf@plt>
   109e8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   109ec:	add	x1, x1, #0xb54
   109f0:	b	10afc <scols_get_library_version@@SMARTCOLS_2.25+0x155c>
   109f4:	ldr	x0, [x21, #4024]
   109f8:	ldr	w0, [x0]
   109fc:	tbz	w0, #4, 10b04 <scols_get_library_version@@SMARTCOLS_2.25+0x1564>
   10a00:	ldr	x0, [x27, #4016]
   10a04:	ldr	x5, [x0]
   10a08:	str	x5, [sp, #120]
   10a0c:	bl	7840 <getpid@plt>
   10a10:	mov	w2, w0
   10a14:	ldr	x5, [sp, #120]
   10a18:	mov	x4, x26
   10a1c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10a20:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10a24:	add	x3, x3, #0x1e2
   10a28:	add	x1, x1, #0x1ef
   10a2c:	mov	x0, x5
   10a30:	bl	8340 <fprintf@plt>
   10a34:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10a38:	add	x1, x1, #0xb36
   10a3c:	b	10afc <scols_get_library_version@@SMARTCOLS_2.25+0x155c>
   10a40:	add	x0, x0, x28
   10a44:	orr	w1, w1, #0x20
   10a48:	sub	x2, x20, x0
   10a4c:	str	w1, [x3, #80]
   10a50:	b	10924 <scols_get_library_version@@SMARTCOLS_2.25+0x1384>
   10a54:	ldr	x1, [sp, #136]
   10a58:	mov	x0, x22
   10a5c:	bl	fc40 <scols_get_library_version@@SMARTCOLS_2.25+0x6a0>
   10a60:	b	102a8 <scols_get_library_version@@SMARTCOLS_2.25+0xd08>
   10a64:	cmp	w24, #0x2
   10a68:	b.eq	109f4 <scols_get_library_version@@SMARTCOLS_2.25+0x1454>  // b.none
   10a6c:	cmp	w24, #0x3
   10a70:	b.eq	1098c <scols_get_library_version@@SMARTCOLS_2.25+0x13ec>  // b.none
   10a74:	cmp	w24, #0x1
   10a78:	b.ne	10b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.any
   10a7c:	ldr	x1, [sp, #128]
   10a80:	ldr	d1, [x1, #56]
   10a84:	fcmpe	d1, #0.0
   10a88:	b.ls	10b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.plast
   10a8c:	fmov	d0, #1.000000000000000000e+00
   10a90:	fcmpe	d1, d0
   10a94:	b.ge	10b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.tcont
   10a98:	ldr	d0, [x19, #40]
   10a9c:	ldr	x1, [x1, #16]
   10aa0:	ucvtf	d0, d0
   10aa4:	fmul	d0, d0, d1
   10aa8:	fcvtzu	x0, d0
   10aac:	cmp	x0, x1
   10ab0:	b.hi	10b18 <scols_get_library_version@@SMARTCOLS_2.25+0x1578>  // b.pmore
   10ab4:	ldr	x0, [x21, #4024]
   10ab8:	ldr	w0, [x0]
   10abc:	tbz	w0, #4, 10b04 <scols_get_library_version@@SMARTCOLS_2.25+0x1564>
   10ac0:	ldr	x0, [x27, #4016]
   10ac4:	ldr	x5, [x0]
   10ac8:	str	x5, [sp, #120]
   10acc:	bl	7840 <getpid@plt>
   10ad0:	mov	w2, w0
   10ad4:	ldr	x5, [sp, #120]
   10ad8:	mov	x4, x26
   10adc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10ae0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10ae4:	add	x3, x3, #0x1e2
   10ae8:	add	x1, x1, #0x1ef
   10aec:	mov	x0, x5
   10af0:	bl	8340 <fprintf@plt>
   10af4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10af8:	add	x1, x1, #0xb13
   10afc:	mov	x0, x19
   10b00:	bl	fa24 <scols_get_library_version@@SMARTCOLS_2.25+0x484>
   10b04:	ldr	x1, [sp, #128]
   10b08:	sub	x23, x23, #0x1
   10b0c:	ldr	x0, [x1, #16]
   10b10:	sub	x0, x0, #0x1
   10b14:	str	x0, [x1, #16]
   10b18:	ldr	x0, [sp, #128]
   10b1c:	ldr	x1, [x0, #16]
   10b20:	cbnz	x1, 10804 <scols_get_library_version@@SMARTCOLS_2.25+0x1264>
   10b24:	ldr	w1, [x0, #80]
   10b28:	orr	w1, w1, #0x20
   10b2c:	str	w1, [x0, #80]
   10b30:	b	10804 <scols_get_library_version@@SMARTCOLS_2.25+0x1264>
   10b34:	stp	x29, x30, [sp, #-272]!
   10b38:	mov	x29, sp
   10b3c:	stp	x19, x20, [sp, #16]
   10b40:	mov	x20, x1
   10b44:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10b48:	str	q0, [sp, #96]
   10b4c:	str	q1, [sp, #112]
   10b50:	str	q2, [sp, #128]
   10b54:	str	q3, [sp, #144]
   10b58:	str	q4, [sp, #160]
   10b5c:	str	q5, [sp, #176]
   10b60:	str	q6, [sp, #192]
   10b64:	str	q7, [sp, #208]
   10b68:	stp	x2, x3, [sp, #224]
   10b6c:	stp	x4, x5, [sp, #240]
   10b70:	stp	x6, x7, [sp, #256]
   10b74:	cbz	x0, 10ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x1600>
   10b78:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10b7c:	ldr	x1, [x1, #4024]
   10b80:	ldr	w1, [x1]
   10b84:	tbnz	w1, #24, 10ba0 <scols_get_library_version@@SMARTCOLS_2.25+0x1600>
   10b88:	ldr	x3, [x19, #4016]
   10b8c:	mov	x2, x0
   10b90:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10b94:	add	x1, x1, #0x1d1
   10b98:	ldr	x0, [x3]
   10b9c:	bl	8340 <fprintf@plt>
   10ba0:	add	x0, sp, #0x110
   10ba4:	stp	x0, x0, [sp, #64]
   10ba8:	add	x0, sp, #0xe0
   10bac:	str	x0, [sp, #80]
   10bb0:	mov	w0, #0xffffffd0            	// #-48
   10bb4:	str	w0, [sp, #88]
   10bb8:	mov	w0, #0xffffff80            	// #-128
   10bbc:	str	w0, [sp, #92]
   10bc0:	add	x2, sp, #0x20
   10bc4:	ldr	x19, [x19, #4016]
   10bc8:	ldp	x0, x1, [sp, #64]
   10bcc:	stp	x0, x1, [sp, #32]
   10bd0:	ldp	x0, x1, [sp, #80]
   10bd4:	stp	x0, x1, [sp, #48]
   10bd8:	ldr	x0, [x19]
   10bdc:	mov	x1, x20
   10be0:	bl	81e0 <vfprintf@plt>
   10be4:	ldr	x1, [x19]
   10be8:	mov	w0, #0xa                   	// #10
   10bec:	bl	76e0 <fputc@plt>
   10bf0:	ldp	x19, x20, [sp, #16]
   10bf4:	ldp	x29, x30, [sp], #272
   10bf8:	ret
   10bfc:	stp	x29, x30, [sp, #-16]!
   10c00:	mov	x29, sp
   10c04:	tbz	w0, #31, 10c28 <scols_get_library_version@@SMARTCOLS_2.25+0x1688>
   10c08:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10c0c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10c10:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10c14:	add	x3, x3, #0xf47
   10c18:	add	x1, x1, #0xbb0
   10c1c:	add	x0, x0, #0xbcc
   10c20:	mov	w2, #0x9c                  	// #156
   10c24:	bl	8200 <__assert_fail@plt>
   10c28:	cmp	w0, #0x7
   10c2c:	b.le	10c50 <scols_get_library_version@@SMARTCOLS_2.25+0x16b0>
   10c30:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10c34:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10c38:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10c3c:	add	x3, x3, #0xf47
   10c40:	add	x1, x1, #0xbb0
   10c44:	add	x0, x0, #0xbd7
   10c48:	mov	w2, #0x9d                  	// #157
   10c4c:	b	10c24 <scols_get_library_version@@SMARTCOLS_2.25+0x1684>
   10c50:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10c54:	add	x1, x1, #0x5a0
   10c58:	ldp	x29, x30, [sp], #16
   10c5c:	ldr	x0, [x1, w0, sxtw #3]
   10c60:	ret
   10c64:	stp	x29, x30, [sp, #-80]!
   10c68:	mov	x29, sp
   10c6c:	stp	x19, x20, [sp, #16]
   10c70:	mov	x19, x0
   10c74:	ldr	x0, [x0, #128]
   10c78:	stp	x21, x22, [sp, #32]
   10c7c:	cbz	x0, 10d08 <scols_get_library_version@@SMARTCOLS_2.25+0x1768>
   10c80:	add	x1, x19, #0x60
   10c84:	str	x1, [x19, #104]
   10c88:	add	x0, x0, #0x10
   10c8c:	ldr	x2, [x0, #8]
   10c90:	str	x1, [x0, #8]
   10c94:	stp	x0, x2, [x19, #96]
   10c98:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10c9c:	ldr	x0, [x0, #4024]
   10ca0:	ldr	w0, [x0]
   10ca4:	str	x1, [x2]
   10ca8:	tbz	w0, #7, 10d08 <scols_get_library_version@@SMARTCOLS_2.25+0x1768>
   10cac:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10cb0:	ldr	x0, [x0, #4016]
   10cb4:	ldr	x20, [x0]
   10cb8:	bl	7840 <getpid@plt>
   10cbc:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10cc0:	mov	w2, w0
   10cc4:	add	x4, x4, #0xbfe
   10cc8:	mov	x0, x20
   10ccc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10cd0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10cd4:	add	x3, x3, #0x1e2
   10cd8:	add	x1, x1, #0x1ef
   10cdc:	bl	8340 <fprintf@plt>
   10ce0:	ldr	x0, [x19, #128]
   10ce4:	mov	x4, #0x0                   	// #0
   10ce8:	add	x2, x0, #0x10
   10cec:	ldp	x3, x1, [x0, #8]
   10cf0:	cmp	x2, x1
   10cf4:	b.ne	10de8 <scols_get_library_version@@SMARTCOLS_2.25+0x1848>  // b.any
   10cf8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10cfc:	mov	x2, x19
   10d00:	add	x1, x1, #0xc04
   10d04:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   10d08:	add	x21, sp, #0x30
   10d0c:	add	x20, sp, #0x38
   10d10:	mov	x0, x20
   10d14:	mov	w1, #0x0                   	// #0
   10d18:	bl	75b0 <scols_reset_iter@plt>
   10d1c:	mov	x2, x21
   10d20:	mov	x1, x20
   10d24:	mov	x0, x19
   10d28:	bl	8390 <scols_line_next_child@plt>
   10d2c:	cbz	w0, 10df4 <scols_get_library_version@@SMARTCOLS_2.25+0x1854>
   10d30:	ldr	x0, [x19, #128]
   10d34:	cbz	x0, 10dd8 <scols_get_library_version@@SMARTCOLS_2.25+0x1838>
   10d38:	ldr	x2, [x0, #24]
   10d3c:	add	x1, x19, #0x60
   10d40:	cmp	x2, x1
   10d44:	b.ne	10dd8 <scols_get_library_version@@SMARTCOLS_2.25+0x1838>  // b.any
   10d48:	add	x3, x0, #0x10
   10d4c:	ldp	x2, x1, [x0, #8]
   10d50:	mov	x0, #0x0                   	// #0
   10d54:	cmp	x3, x1
   10d58:	b.ne	10e00 <scols_get_library_version@@SMARTCOLS_2.25+0x1860>  // b.any
   10d5c:	cmp	x2, x0
   10d60:	b.ne	10dd8 <scols_get_library_version@@SMARTCOLS_2.25+0x1838>  // b.any
   10d64:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10d68:	ldr	x0, [x0, #4024]
   10d6c:	ldr	w0, [x0]
   10d70:	tbz	w0, #7, 10db8 <scols_get_library_version@@SMARTCOLS_2.25+0x1818>
   10d74:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10d78:	ldr	x0, [x0, #4016]
   10d7c:	ldr	x22, [x0]
   10d80:	bl	7840 <getpid@plt>
   10d84:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10d88:	mov	w2, w0
   10d8c:	add	x4, x4, #0xbfe
   10d90:	mov	x0, x22
   10d94:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10d98:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10d9c:	add	x3, x3, #0x1e2
   10da0:	add	x1, x1, #0x1ef
   10da4:	bl	8340 <fprintf@plt>
   10da8:	ldr	x0, [x19, #128]
   10dac:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10db0:	add	x1, x1, #0xc24
   10db4:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   10db8:	mov	x0, x20
   10dbc:	mov	w1, #0x0                   	// #0
   10dc0:	bl	75b0 <scols_reset_iter@plt>
   10dc4:	mov	x2, x21
   10dc8:	mov	x1, x20
   10dcc:	mov	x0, x19
   10dd0:	bl	99d0 <scols_line_next_child@@SMARTCOLS_2.25+0x74>
   10dd4:	cbz	w0, 10e0c <scols_get_library_version@@SMARTCOLS_2.25+0x186c>
   10dd8:	ldp	x19, x20, [sp, #16]
   10ddc:	ldp	x21, x22, [sp, #32]
   10de0:	ldp	x29, x30, [sp], #80
   10de4:	ret
   10de8:	add	x4, x4, #0x1
   10dec:	ldr	x1, [x1]
   10df0:	b	10cf0 <scols_get_library_version@@SMARTCOLS_2.25+0x1750>
   10df4:	ldr	x0, [sp, #48]
   10df8:	bl	10c64 <scols_get_library_version@@SMARTCOLS_2.25+0x16c4>
   10dfc:	b	10d1c <scols_get_library_version@@SMARTCOLS_2.25+0x177c>
   10e00:	add	x0, x0, #0x1
   10e04:	ldr	x1, [x1]
   10e08:	b	10d54 <scols_get_library_version@@SMARTCOLS_2.25+0x17b4>
   10e0c:	ldr	x0, [sp, #48]
   10e10:	bl	10c64 <scols_get_library_version@@SMARTCOLS_2.25+0x16c4>
   10e14:	b	10dc4 <scols_get_library_version@@SMARTCOLS_2.25+0x1824>
   10e18:	stp	x29, x30, [sp, #-80]!
   10e1c:	mov	x29, sp
   10e20:	stp	x19, x20, [sp, #16]
   10e24:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10e28:	stp	x21, x22, [sp, #32]
   10e2c:	mov	x21, x0
   10e30:	mov	x22, x2
   10e34:	ldr	x0, [x20, #4024]
   10e38:	stp	x23, x24, [sp, #48]
   10e3c:	mov	x23, x1
   10e40:	ldr	w0, [x0]
   10e44:	str	x25, [sp, #64]
   10e48:	tbz	w0, #3, 10e98 <scols_get_library_version@@SMARTCOLS_2.25+0x18f8>
   10e4c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10e50:	ldr	x0, [x0, #4016]
   10e54:	ldr	x19, [x0]
   10e58:	bl	7840 <getpid@plt>
   10e5c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10e60:	mov	w2, w0
   10e64:	add	x4, x4, #0x227
   10e68:	mov	x0, x19
   10e6c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10e70:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10e74:	add	x3, x3, #0x1e2
   10e78:	add	x1, x1, #0x1ef
   10e7c:	bl	8340 <fprintf@plt>
   10e80:	ldr	x3, [x21, #152]
   10e84:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10e88:	mov	x2, x22
   10e8c:	add	x1, x1, #0xc32
   10e90:	mov	x0, x23
   10e94:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   10e98:	ldr	w19, [x22, #64]
   10e9c:	ldr	x0, [x23, #128]
   10ea0:	cmp	x22, x0
   10ea4:	cbnz	w19, 10f98 <scols_get_library_version@@SMARTCOLS_2.25+0x19f8>
   10ea8:	b.ne	10ebc <scols_get_library_version@@SMARTCOLS_2.25+0x191c>  // b.any
   10eac:	ldr	x2, [x22, #16]
   10eb0:	add	x1, x23, #0x60
   10eb4:	cmp	x2, x1
   10eb8:	b.eq	10fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1a30>  // b.none
   10ebc:	ldr	x0, [x20, #4024]
   10ec0:	ldr	w0, [x0]
   10ec4:	tbz	w0, #3, 10f28 <scols_get_library_version@@SMARTCOLS_2.25+0x1988>
   10ec8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10ecc:	ldr	x0, [x0, #4016]
   10ed0:	ldr	x24, [x0]
   10ed4:	bl	7840 <getpid@plt>
   10ed8:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10edc:	mov	w2, w0
   10ee0:	add	x4, x4, #0x227
   10ee4:	mov	x0, x24
   10ee8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10eec:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10ef0:	add	x3, x3, #0x1e2
   10ef4:	add	x1, x1, #0x1ef
   10ef8:	bl	8340 <fprintf@plt>
   10efc:	ldr	w0, [x22, #64]
   10f00:	bl	10bfc <scols_get_library_version@@SMARTCOLS_2.25+0x165c>
   10f04:	mov	x24, x0
   10f08:	mov	w0, w19
   10f0c:	bl	10bfc <scols_get_library_version@@SMARTCOLS_2.25+0x165c>
   10f10:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10f14:	mov	x3, x0
   10f18:	mov	x2, x24
   10f1c:	add	x1, x1, #0xc60
   10f20:	mov	x0, x23
   10f24:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   10f28:	ldr	w1, [x22, #64]
   10f2c:	cmp	w19, #0x1
   10f30:	b.ne	1101c <scols_get_library_version@@SMARTCOLS_2.25+0x1a7c>  // b.any
   10f34:	cbz	w1, 110f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>
   10f38:	ldr	x20, [x20, #4024]
   10f3c:	ldr	w0, [x20]
   10f40:	tbz	w0, #3, 10f94 <scols_get_library_version@@SMARTCOLS_2.25+0x19f4>
   10f44:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   10f48:	ldr	x0, [x0, #4016]
   10f4c:	ldr	x19, [x0]
   10f50:	bl	7840 <getpid@plt>
   10f54:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10f58:	mov	w2, w0
   10f5c:	add	x4, x4, #0x227
   10f60:	mov	x0, x19
   10f64:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10f68:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10f6c:	add	x3, x3, #0x1e2
   10f70:	add	x1, x1, #0x1ef
   10f74:	bl	8340 <fprintf@plt>
   10f78:	ldr	w0, [x22, #64]
   10f7c:	bl	10bfc <scols_get_library_version@@SMARTCOLS_2.25+0x165c>
   10f80:	mov	x2, x0
   10f84:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   10f88:	add	x1, x1, #0xc74
   10f8c:	mov	x0, x23
   10f90:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   10f94:	bl	7c10 <abort@plt>
   10f98:	b.eq	10fd0 <scols_get_library_version@@SMARTCOLS_2.25+0x1a30>  // b.none
   10f9c:	ldr	x0, [x23, #120]
   10fa0:	cmp	x22, x0
   10fa4:	b.eq	10ff4 <scols_get_library_version@@SMARTCOLS_2.25+0x1a54>  // b.none
   10fa8:	sub	w0, w19, #0x1
   10fac:	cmp	w0, #0x1
   10fb0:	ccmp	w19, #0x6, #0x4, hi  // hi = pmore
   10fb4:	b.eq	1100c <scols_get_library_version@@SMARTCOLS_2.25+0x1a6c>  // b.none
   10fb8:	sub	w0, w19, #0x3
   10fbc:	cmp	w0, #0x1
   10fc0:	ccmp	w19, #0x7, #0x4, hi  // hi = pmore
   10fc4:	mov	w19, #0x7                   	// #7
   10fc8:	csel	w19, wzr, w19, ne  // ne = any
   10fcc:	b	10ebc <scols_get_library_version@@SMARTCOLS_2.25+0x191c>
   10fd0:	ldr	x2, [x0, #16]
   10fd4:	add	x1, x23, #0x60
   10fd8:	cmp	x1, x2
   10fdc:	b.eq	11014 <scols_get_library_version@@SMARTCOLS_2.25+0x1a74>  // b.none
   10fe0:	ldr	x0, [x0, #24]
   10fe4:	cmp	x1, x0
   10fe8:	cset	w19, eq  // eq = none
   10fec:	add	w19, w19, #0x2
   10ff0:	b	10ebc <scols_get_library_version@@SMARTCOLS_2.25+0x191c>
   10ff4:	ldr	x1, [x22, #40]
   10ff8:	add	x0, x23, #0x50
   10ffc:	cmp	x1, x0
   11000:	cset	w19, eq  // eq = none
   11004:	add	w19, w19, #0x4
   11008:	b	10ebc <scols_get_library_version@@SMARTCOLS_2.25+0x191c>
   1100c:	mov	w19, #0x6                   	// #6
   11010:	b	10ebc <scols_get_library_version@@SMARTCOLS_2.25+0x191c>
   11014:	mov	w19, #0x1                   	// #1
   11018:	b	10ebc <scols_get_library_version@@SMARTCOLS_2.25+0x191c>
   1101c:	cbz	w19, 11080 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae0>
   11020:	cmp	w1, #0x5
   11024:	b.ne	11340 <scols_get_library_version@@SMARTCOLS_2.25+0x1da0>  // b.any
   11028:	ldr	x20, [x20, #4024]
   1102c:	ldr	w0, [x20]
   11030:	tbz	w0, #3, 10f94 <scols_get_library_version@@SMARTCOLS_2.25+0x19f4>
   11034:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11038:	ldr	x0, [x0, #4016]
   1103c:	ldr	x19, [x0]
   11040:	bl	7840 <getpid@plt>
   11044:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11048:	mov	w2, w0
   1104c:	add	x4, x4, #0x227
   11050:	mov	x0, x19
   11054:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11058:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1105c:	add	x3, x3, #0x1e2
   11060:	add	x1, x1, #0x1ef
   11064:	bl	8340 <fprintf@plt>
   11068:	ldr	w0, [x22, #64]
   1106c:	bl	10bfc <scols_get_library_version@@SMARTCOLS_2.25+0x165c>
   11070:	mov	x2, x0
   11074:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11078:	add	x1, x1, #0xc94
   1107c:	b	10f8c <scols_get_library_version@@SMARTCOLS_2.25+0x19ec>
   11080:	cmp	w1, #0x3
   11084:	b.ne	110e8 <scols_get_library_version@@SMARTCOLS_2.25+0x1b48>  // b.any
   11088:	mov	x0, #0xb1                  	// #177
   1108c:	lsr	x0, x0, x19
   11090:	tbnz	w0, #0, 110f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>
   11094:	ldr	x20, [x20, #4024]
   11098:	ldr	w0, [x20]
   1109c:	tbz	w0, #3, 10f94 <scols_get_library_version@@SMARTCOLS_2.25+0x19f4>
   110a0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   110a4:	ldr	x0, [x0, #4016]
   110a8:	ldr	x19, [x0]
   110ac:	bl	7840 <getpid@plt>
   110b0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   110b4:	mov	w2, w0
   110b8:	add	x4, x4, #0x227
   110bc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   110c0:	add	x3, x3, #0x1e2
   110c4:	mov	x0, x19
   110c8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   110cc:	add	x1, x1, #0x1ef
   110d0:	bl	8340 <fprintf@plt>
   110d4:	mov	x0, x23
   110d8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   110dc:	add	x1, x1, #0xcb1
   110e0:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   110e4:	b	10f94 <scols_get_library_version@@SMARTCOLS_2.25+0x19f4>
   110e8:	mov	w0, w1
   110ec:	cbz	w1, 11220 <scols_get_library_version@@SMARTCOLS_2.25+0x1c80>
   110f0:	ldp	x2, x0, [x21, #144]
   110f4:	cbz	x2, 110fc <scols_get_library_version@@SMARTCOLS_2.25+0x1b5c>
   110f8:	cbnz	w1, 112f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1d50>
   110fc:	cbz	x0, 1119c <scols_get_library_version@@SMARTCOLS_2.25+0x1bfc>
   11100:	sub	x0, x0, #0x1
   11104:	mov	x1, #0x0                   	// #0
   11108:	ldr	x3, [x2, x0, lsl #3]
   1110c:	add	x24, x2, x0, lsl #3
   11110:	cbnz	x3, 1118c <scols_get_library_version@@SMARTCOLS_2.25+0x1bec>
   11114:	add	x1, x1, #0x1
   11118:	cmp	x1, #0x3
   1111c:	b.ne	11190 <scols_get_library_version@@SMARTCOLS_2.25+0x1bf0>  // b.any
   11120:	ldr	x20, [x20, #4024]
   11124:	ldr	w0, [x20]
   11128:	tbz	w0, #7, 11170 <scols_get_library_version@@SMARTCOLS_2.25+0x1bd0>
   1112c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11130:	ldr	x0, [x0, #4016]
   11134:	ldr	x20, [x0]
   11138:	bl	7840 <getpid@plt>
   1113c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11140:	mov	w2, w0
   11144:	add	x4, x4, #0xbfe
   11148:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1114c:	add	x3, x3, #0x1e2
   11150:	mov	x0, x20
   11154:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11158:	add	x1, x1, #0x1ef
   1115c:	bl	8340 <fprintf@plt>
   11160:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11164:	mov	x0, x22
   11168:	add	x1, x1, #0xd50
   1116c:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11170:	cmp	w19, #0x0
   11174:	csel	x0, x22, xzr, ne  // ne = any
   11178:	stp	x0, x0, [x24]
   1117c:	str	x0, [x24, #16]
   11180:	mov	w0, #0x0                   	// #0
   11184:	str	w19, [x22, #64]
   11188:	b	11220 <scols_get_library_version@@SMARTCOLS_2.25+0x1c80>
   1118c:	mov	x1, #0x0                   	// #0
   11190:	cbz	x0, 11238 <scols_get_library_version@@SMARTCOLS_2.25+0x1c98>
   11194:	sub	x0, x0, #0x1
   11198:	b	11108 <scols_get_library_version@@SMARTCOLS_2.25+0x1b68>
   1119c:	mov	w24, #0x0                   	// #0
   111a0:	ldr	x0, [x20, #4024]
   111a4:	ldr	w0, [x0]
   111a8:	tbz	w0, #4, 111fc <scols_get_library_version@@SMARTCOLS_2.25+0x1c5c>
   111ac:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   111b0:	ldr	x0, [x0, #4016]
   111b4:	ldr	x25, [x0]
   111b8:	bl	7840 <getpid@plt>
   111bc:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   111c0:	mov	w2, w0
   111c4:	add	x4, x4, #0x2a0
   111c8:	mov	x0, x25
   111cc:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   111d0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   111d4:	add	x3, x3, #0x1e2
   111d8:	add	x1, x1, #0x1ef
   111dc:	bl	8340 <fprintf@plt>
   111e0:	ldr	x2, [x21, #152]
   111e4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   111e8:	mov	x0, x21
   111ec:	add	x1, x1, #0xcd1
   111f0:	add	x3, x2, #0x3
   111f4:	mov	w4, #0x1                   	// #1
   111f8:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   111fc:	ldp	x0, x1, [x21, #144]
   11200:	add	x1, x1, #0x3
   11204:	lsl	x1, x1, #3
   11208:	bl	7b00 <realloc@plt>
   1120c:	cbnz	x0, 11240 <scols_get_library_version@@SMARTCOLS_2.25+0x1ca0>
   11210:	ldr	x20, [x20, #4024]
   11214:	ldr	w0, [x20]
   11218:	tbnz	w0, #3, 112f8 <scols_get_library_version@@SMARTCOLS_2.25+0x1d58>
   1121c:	mov	w0, #0xfffffff4            	// #-12
   11220:	ldp	x19, x20, [sp, #16]
   11224:	ldp	x21, x22, [sp, #32]
   11228:	ldp	x23, x24, [sp, #48]
   1122c:	ldr	x25, [sp, #64]
   11230:	ldp	x29, x30, [sp], #80
   11234:	ret
   11238:	mov	w24, #0x1                   	// #1
   1123c:	b	111a0 <scols_get_library_version@@SMARTCOLS_2.25+0x1c00>
   11240:	str	x0, [x21, #144]
   11244:	cbz	w24, 112c4 <scols_get_library_version@@SMARTCOLS_2.25+0x1d24>
   11248:	ldr	x0, [x20, #4024]
   1124c:	ldr	w0, [x0]
   11250:	tbz	w0, #4, 11298 <scols_get_library_version@@SMARTCOLS_2.25+0x1cf8>
   11254:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11258:	ldr	x0, [x0, #4016]
   1125c:	ldr	x23, [x0]
   11260:	bl	7840 <getpid@plt>
   11264:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11268:	mov	w2, w0
   1126c:	add	x4, x4, #0x2a0
   11270:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11274:	add	x3, x3, #0x1e2
   11278:	mov	x0, x23
   1127c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11280:	add	x1, x1, #0x1ef
   11284:	bl	8340 <fprintf@plt>
   11288:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1128c:	mov	x0, x21
   11290:	add	x1, x1, #0xd0b
   11294:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11298:	ldp	x1, x2, [x21, #144]
   1129c:	lsl	x2, x2, #3
   112a0:	add	x0, x1, #0x18
   112a4:	bl	7410 <memmove@plt>
   112a8:	ldr	x24, [x21, #144]
   112ac:	stp	xzr, xzr, [x24]
   112b0:	str	xzr, [x24, #16]
   112b4:	ldr	x0, [x21, #152]
   112b8:	add	x0, x0, #0x3
   112bc:	str	x0, [x21, #152]
   112c0:	b	11120 <scols_get_library_version@@SMARTCOLS_2.25+0x1b80>
   112c4:	ldr	x24, [x21, #152]
   112c8:	add	x24, x0, x24, lsl #3
   112cc:	b	112ac <scols_get_library_version@@SMARTCOLS_2.25+0x1d0c>
   112d0:	ldr	x3, [x2, x1, lsl #3]
   112d4:	add	x24, x2, x1, lsl #3
   112d8:	cmp	x22, x3
   112dc:	b.eq	11120 <scols_get_library_version@@SMARTCOLS_2.25+0x1b80>  // b.none
   112e0:	add	x1, x1, #0x1
   112e4:	cmp	x0, x1
   112e8:	b.ne	112d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1d30>  // b.any
   112ec:	b	11210 <scols_get_library_version@@SMARTCOLS_2.25+0x1c70>
   112f0:	mov	x1, #0x0                   	// #0
   112f4:	b	112e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1d44>
   112f8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   112fc:	ldr	x0, [x0, #4016]
   11300:	ldr	x19, [x0]
   11304:	bl	7840 <getpid@plt>
   11308:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1130c:	mov	w2, w0
   11310:	add	x4, x4, #0x227
   11314:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11318:	add	x3, x3, #0x1e2
   1131c:	mov	x0, x19
   11320:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11324:	add	x1, x1, #0x1ef
   11328:	bl	8340 <fprintf@plt>
   1132c:	mov	x0, x23
   11330:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11334:	add	x1, x1, #0xd24
   11338:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   1133c:	b	1121c <scols_get_library_version@@SMARTCOLS_2.25+0x1c7c>
   11340:	cmp	w1, #0x3
   11344:	b.eq	11088 <scols_get_library_version@@SMARTCOLS_2.25+0x1ae8>  // b.none
   11348:	b	110f0 <scols_get_library_version@@SMARTCOLS_2.25+0x1b50>
   1134c:	cbz	x0, 1135c <scols_get_library_version@@SMARTCOLS_2.25+0x1dbc>
   11350:	ldr	w1, [x0]
   11354:	add	w1, w1, #0x1
   11358:	str	w1, [x0]
   1135c:	ret
   11360:	stp	x29, x30, [sp, #-48]!
   11364:	mov	x29, sp
   11368:	stp	x19, x20, [sp, #16]
   1136c:	mov	x19, x0
   11370:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11374:	mov	x20, x1
   11378:	ldr	x0, [x0, #4024]
   1137c:	ldr	w0, [x0]
   11380:	str	x21, [sp, #32]
   11384:	tbz	w0, #7, 113d0 <scols_get_library_version@@SMARTCOLS_2.25+0x1e30>
   11388:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1138c:	ldr	x0, [x0, #4016]
   11390:	ldr	x21, [x0]
   11394:	bl	7840 <getpid@plt>
   11398:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1139c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   113a0:	add	x4, x4, #0xbfe
   113a4:	add	x3, x3, #0x1e2
   113a8:	mov	w2, w0
   113ac:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   113b0:	mov	x0, x21
   113b4:	add	x1, x1, #0x1ef
   113b8:	bl	8340 <fprintf@plt>
   113bc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   113c0:	mov	x2, x20
   113c4:	add	x1, x1, #0xd6c
   113c8:	mov	x0, x19
   113cc:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   113d0:	ldr	x0, [x19, #8]
   113d4:	str	x19, [x20, #128]
   113d8:	add	x0, x0, #0x1
   113dc:	str	x0, [x19, #8]
   113e0:	mov	x0, x19
   113e4:	add	x19, x19, #0x10
   113e8:	bl	1134c <scols_get_library_version@@SMARTCOLS_2.25+0x1dac>
   113ec:	add	x0, x20, #0x60
   113f0:	ldr	x21, [sp, #32]
   113f4:	str	x0, [x20, #104]
   113f8:	ldr	x1, [x19, #8]
   113fc:	str	x0, [x19, #8]
   11400:	stp	x19, x1, [x20, #96]
   11404:	str	x0, [x1]
   11408:	mov	x0, x20
   1140c:	ldp	x19, x20, [sp, #16]
   11410:	ldp	x29, x30, [sp], #48
   11414:	b	7e50 <scols_ref_line@plt>
   11418:	cbz	x0, 114e0 <scols_get_library_version@@SMARTCOLS_2.25+0x1f40>
   1141c:	stp	x29, x30, [sp, #-80]!
   11420:	mov	x29, sp
   11424:	stp	x21, x22, [sp, #32]
   11428:	adrp	x21, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1142c:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11430:	ldr	x21, [x21, #4024]
   11434:	stp	x19, x20, [sp, #16]
   11438:	mov	x20, x0
   1143c:	ldr	x22, [x22, #4016]
   11440:	stp	x23, x24, [sp, #48]
   11444:	add	x24, x0, #0x20
   11448:	str	x25, [sp, #64]
   1144c:	ldr	x19, [x20, #32]
   11450:	cmp	x19, x24
   11454:	b.ne	11470 <scols_get_library_version@@SMARTCOLS_2.25+0x1ed0>  // b.any
   11458:	ldp	x19, x20, [sp, #16]
   1145c:	ldp	x21, x22, [sp, #32]
   11460:	ldp	x23, x24, [sp, #48]
   11464:	ldr	x25, [sp, #64]
   11468:	ldp	x29, x30, [sp], #80
   1146c:	ret
   11470:	ldr	w0, [x21]
   11474:	sub	x23, x19, #0x50
   11478:	tbz	w0, #7, 114b8 <scols_get_library_version@@SMARTCOLS_2.25+0x1f18>
   1147c:	ldr	x25, [x22]
   11480:	bl	7840 <getpid@plt>
   11484:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11488:	mov	w2, w0
   1148c:	add	x4, x4, #0xbfe
   11490:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11494:	add	x3, x3, #0x1e2
   11498:	mov	x0, x25
   1149c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   114a0:	add	x1, x1, #0x1ef
   114a4:	bl	8340 <fprintf@plt>
   114a8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   114ac:	mov	x0, x20
   114b0:	add	x1, x1, #0x265
   114b4:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   114b8:	ldp	x1, x0, [x19]
   114bc:	str	x0, [x1, #8]
   114c0:	str	x1, [x0]
   114c4:	ldr	x0, [x23, #120]
   114c8:	stp	x19, x19, [x19]
   114cc:	bl	1134c <scols_get_library_version@@SMARTCOLS_2.25+0x1dac>
   114d0:	str	xzr, [x23, #120]
   114d4:	mov	x0, x23
   114d8:	bl	7aa0 <scols_unref_line@plt>
   114dc:	b	1144c <scols_get_library_version@@SMARTCOLS_2.25+0x1eac>
   114e0:	ret
   114e4:	cbz	x0, 11590 <scols_get_library_version@@SMARTCOLS_2.25+0x1ff0>
   114e8:	stp	x29, x30, [sp, #-32]!
   114ec:	mov	x29, sp
   114f0:	stp	x19, x20, [sp, #16]
   114f4:	mov	x19, x0
   114f8:	ldr	w0, [x0]
   114fc:	sub	w0, w0, #0x1
   11500:	str	w0, [x19]
   11504:	cmp	w0, #0x0
   11508:	b.gt	11584 <scols_get_library_version@@SMARTCOLS_2.25+0x1fe4>
   1150c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11510:	ldr	x0, [x0, #4024]
   11514:	ldr	w0, [x0]
   11518:	tbz	w0, #7, 11560 <scols_get_library_version@@SMARTCOLS_2.25+0x1fc0>
   1151c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11520:	ldr	x0, [x0, #4016]
   11524:	ldr	x20, [x0]
   11528:	bl	7840 <getpid@plt>
   1152c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11530:	mov	w2, w0
   11534:	add	x4, x4, #0xbfe
   11538:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1153c:	add	x3, x3, #0x1e2
   11540:	mov	x0, x20
   11544:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11548:	add	x1, x1, #0x1ef
   1154c:	bl	8340 <fprintf@plt>
   11550:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11554:	mov	x0, x19
   11558:	add	x1, x1, #0x201
   1155c:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11560:	mov	x0, x19
   11564:	bl	11418 <scols_get_library_version@@SMARTCOLS_2.25+0x1e78>
   11568:	ldp	x1, x0, [x19, #48]
   1156c:	str	x0, [x1, #8]
   11570:	str	x1, [x0]
   11574:	mov	x0, x19
   11578:	ldp	x19, x20, [sp, #16]
   1157c:	ldp	x29, x30, [sp], #32
   11580:	b	7d80 <free@plt>
   11584:	ldp	x19, x20, [sp, #16]
   11588:	ldp	x29, x30, [sp], #32
   1158c:	ret
   11590:	ret
   11594:	cbz	x0, 11670 <scols_get_library_version@@SMARTCOLS_2.25+0x20d0>
   11598:	stp	x29, x30, [sp, #-80]!
   1159c:	mov	x29, sp
   115a0:	stp	x21, x22, [sp, #32]
   115a4:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   115a8:	stp	x23, x24, [sp, #48]
   115ac:	adrp	x23, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   115b0:	add	x24, x0, #0x10
   115b4:	ldr	x22, [x22, #4024]
   115b8:	stp	x19, x20, [sp, #16]
   115bc:	mov	x20, x0
   115c0:	ldr	x23, [x23, #4016]
   115c4:	str	x25, [sp, #64]
   115c8:	ldr	x19, [x20, #16]
   115cc:	cmp	x19, x24
   115d0:	b.ne	115ec <scols_get_library_version@@SMARTCOLS_2.25+0x204c>  // b.any
   115d4:	ldp	x19, x20, [sp, #16]
   115d8:	ldp	x21, x22, [sp, #32]
   115dc:	ldp	x23, x24, [sp, #48]
   115e0:	ldr	x25, [sp, #64]
   115e4:	ldp	x29, x30, [sp], #80
   115e8:	ret
   115ec:	ldr	w0, [x22]
   115f0:	sub	x21, x19, #0x60
   115f4:	tbz	w0, #7, 11638 <scols_get_library_version@@SMARTCOLS_2.25+0x2098>
   115f8:	ldr	x25, [x23]
   115fc:	bl	7840 <getpid@plt>
   11600:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11604:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11608:	add	x4, x4, #0xbfe
   1160c:	add	x3, x3, #0x1e2
   11610:	mov	w2, w0
   11614:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11618:	mov	x0, x25
   1161c:	add	x1, x1, #0x1ef
   11620:	bl	8340 <fprintf@plt>
   11624:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11628:	mov	x2, x21
   1162c:	add	x1, x1, #0xd7a
   11630:	mov	x0, x20
   11634:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11638:	ldp	x1, x0, [x19]
   1163c:	str	x0, [x1, #8]
   11640:	str	x1, [x0]
   11644:	ldr	x0, [x21, #128]
   11648:	stp	x19, x19, [x19]
   1164c:	bl	114e4 <scols_get_library_version@@SMARTCOLS_2.25+0x1f44>
   11650:	ldr	x1, [x21, #128]
   11654:	ldr	x0, [x1, #8]
   11658:	add	x0, x0, #0x1
   1165c:	str	x0, [x1, #8]
   11660:	str	xzr, [x21, #128]
   11664:	mov	x0, x21
   11668:	bl	7aa0 <scols_unref_line@plt>
   1166c:	b	115c8 <scols_get_library_version@@SMARTCOLS_2.25+0x2028>
   11670:	ret
   11674:	stp	x29, x30, [sp, #-96]!
   11678:	mov	w1, #0x0                   	// #0
   1167c:	mov	x29, sp
   11680:	str	x21, [sp, #32]
   11684:	add	x21, sp, #0x40
   11688:	stp	x19, x20, [sp, #16]
   1168c:	add	x20, sp, #0x48
   11690:	mov	x19, x0
   11694:	mov	x0, x20
   11698:	bl	75b0 <scols_reset_iter@plt>
   1169c:	mov	x2, x21
   116a0:	mov	x1, x20
   116a4:	mov	x0, x19
   116a8:	bl	a4e0 <scols_ref_table@@SMARTCOLS_2.25+0x14>
   116ac:	cbnz	w0, 116dc <scols_get_library_version@@SMARTCOLS_2.25+0x213c>
   116b0:	ldr	x0, [sp, #64]
   116b4:	add	x5, x0, #0x10
   116b8:	b	116cc <scols_get_library_version@@SMARTCOLS_2.25+0x212c>
   116bc:	ldp	x4, x3, [x1]
   116c0:	str	x3, [x4, #8]
   116c4:	str	x4, [x3]
   116c8:	stp	x1, x1, [x1]
   116cc:	ldr	x1, [x0, #16]
   116d0:	cmp	x5, x1
   116d4:	b.ne	116bc <scols_get_library_version@@SMARTCOLS_2.25+0x211c>  // b.any
   116d8:	b	1169c <scols_get_library_version@@SMARTCOLS_2.25+0x20fc>
   116dc:	add	x21, sp, #0x38
   116e0:	mov	x0, x20
   116e4:	mov	w1, #0x0                   	// #0
   116e8:	bl	75b0 <scols_reset_iter@plt>
   116ec:	mov	x2, x21
   116f0:	mov	x1, x20
   116f4:	mov	x0, x19
   116f8:	bl	7f60 <scols_table_next_line@plt>
   116fc:	cbz	w0, 11710 <scols_get_library_version@@SMARTCOLS_2.25+0x2170>
   11700:	ldp	x19, x20, [sp, #16]
   11704:	ldr	x21, [sp, #32]
   11708:	ldp	x29, x30, [sp], #96
   1170c:	ret
   11710:	ldr	x0, [sp, #56]
   11714:	ldr	x1, [x0, #112]
   11718:	cbnz	x1, 116ec <scols_get_library_version@@SMARTCOLS_2.25+0x214c>
   1171c:	ldr	x1, [x0, #120]
   11720:	cbnz	x1, 116ec <scols_get_library_version@@SMARTCOLS_2.25+0x214c>
   11724:	bl	10c64 <scols_get_library_version@@SMARTCOLS_2.25+0x16c4>
   11728:	b	116ec <scols_get_library_version@@SMARTCOLS_2.25+0x214c>
   1172c:	stp	x29, x30, [sp, #-96]!
   11730:	mov	x29, sp
   11734:	stp	x21, x22, [sp, #32]
   11738:	adrp	x21, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1173c:	mov	x22, x0
   11740:	stp	x25, x26, [sp, #64]
   11744:	ldr	x26, [x21, #4024]
   11748:	stp	x19, x20, [sp, #16]
   1174c:	mov	x19, x1
   11750:	stp	x23, x24, [sp, #48]
   11754:	ldr	w0, [x26]
   11758:	str	x27, [sp, #80]
   1175c:	tbz	w0, #3, 117ec <scols_get_library_version@@SMARTCOLS_2.25+0x224c>
   11760:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11764:	adrp	x24, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11768:	adrp	x23, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1176c:	add	x24, x24, #0x227
   11770:	ldr	x25, [x25, #4016]
   11774:	add	x23, x23, #0x1e2
   11778:	adrp	x20, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1177c:	add	x20, x20, #0x1ef
   11780:	ldr	x27, [x25]
   11784:	bl	7840 <getpid@plt>
   11788:	mov	x4, x24
   1178c:	mov	w2, w0
   11790:	mov	x3, x23
   11794:	mov	x1, x20
   11798:	mov	x0, x27
   1179c:	bl	8340 <fprintf@plt>
   117a0:	ldp	x3, x2, [x19, #120]
   117a4:	mov	x0, x19
   117a8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   117ac:	add	x1, x1, #0xd8d
   117b0:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   117b4:	ldr	w0, [x26]
   117b8:	tbz	w0, #3, 117ec <scols_get_library_version@@SMARTCOLS_2.25+0x224c>
   117bc:	ldr	x25, [x25]
   117c0:	bl	7840 <getpid@plt>
   117c4:	mov	x4, x24
   117c8:	mov	w2, w0
   117cc:	mov	x3, x23
   117d0:	mov	x1, x20
   117d4:	mov	x0, x25
   117d8:	bl	8340 <fprintf@plt>
   117dc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   117e0:	mov	x0, x19
   117e4:	add	x1, x1, #0xdbe
   117e8:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   117ec:	mov	x0, #0x0                   	// #0
   117f0:	mov	x23, #0x0                   	// #0
   117f4:	ldr	x1, [x22, #152]
   117f8:	cmp	x23, x1
   117fc:	b.cc	118e4 <scols_get_library_version@@SMARTCOLS_2.25+0x2344>  // b.lo, b.ul, b.last
   11800:	mov	w20, #0x0                   	// #0
   11804:	ldr	x0, [x21, #4024]
   11808:	ldr	w0, [x0]
   1180c:	tbz	w0, #3, 11858 <scols_get_library_version@@SMARTCOLS_2.25+0x22b8>
   11810:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11814:	ldr	x0, [x0, #4016]
   11818:	ldr	x23, [x0]
   1181c:	bl	7840 <getpid@plt>
   11820:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11824:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11828:	add	x4, x4, #0x227
   1182c:	add	x3, x3, #0x1e2
   11830:	mov	w2, w0
   11834:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11838:	mov	x0, x23
   1183c:	add	x1, x1, #0x1ef
   11840:	bl	8340 <fprintf@plt>
   11844:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11848:	mov	w2, w20
   1184c:	add	x1, x1, #0xdda
   11850:	mov	x0, x19
   11854:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11858:	cbnz	w20, 1191c <scols_get_library_version@@SMARTCOLS_2.25+0x237c>
   1185c:	ldr	x0, [x19, #128]
   11860:	cbz	x0, 1191c <scols_get_library_version@@SMARTCOLS_2.25+0x237c>
   11864:	ldr	w0, [x0, #64]
   11868:	cbnz	w0, 1191c <scols_get_library_version@@SMARTCOLS_2.25+0x237c>
   1186c:	ldr	x21, [x21, #4024]
   11870:	ldr	w0, [x21]
   11874:	tbz	w0, #3, 118bc <scols_get_library_version@@SMARTCOLS_2.25+0x231c>
   11878:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1187c:	ldr	x0, [x0, #4016]
   11880:	ldr	x20, [x0]
   11884:	bl	7840 <getpid@plt>
   11888:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1188c:	mov	w2, w0
   11890:	add	x4, x4, #0x227
   11894:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11898:	add	x3, x3, #0x1e2
   1189c:	mov	x0, x20
   118a0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   118a4:	add	x1, x1, #0x1ef
   118a8:	bl	8340 <fprintf@plt>
   118ac:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   118b0:	mov	x0, x19
   118b4:	add	x1, x1, #0xdfe
   118b8:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   118bc:	mov	x1, x19
   118c0:	mov	x0, x22
   118c4:	ldp	x21, x22, [sp, #32]
   118c8:	ldp	x23, x24, [sp, #48]
   118cc:	ldp	x25, x26, [sp, #64]
   118d0:	ldr	x27, [sp, #80]
   118d4:	ldr	x2, [x19, #128]
   118d8:	ldp	x19, x20, [sp, #16]
   118dc:	ldp	x29, x30, [sp], #96
   118e0:	b	10e18 <scols_get_library_version@@SMARTCOLS_2.25+0x1878>
   118e4:	ldr	x1, [x22, #144]
   118e8:	ldr	x24, [x1, x23, lsl #3]
   118ec:	cmp	x24, #0x0
   118f0:	ccmp	x24, x0, #0x4, ne  // ne = any
   118f4:	b.eq	11914 <scols_get_library_version@@SMARTCOLS_2.25+0x2374>  // b.none
   118f8:	mov	x2, x24
   118fc:	mov	x1, x19
   11900:	mov	x0, x22
   11904:	bl	10e18 <scols_get_library_version@@SMARTCOLS_2.25+0x1878>
   11908:	mov	w20, w0
   1190c:	cbnz	w0, 11804 <scols_get_library_version@@SMARTCOLS_2.25+0x2264>
   11910:	mov	x0, x24
   11914:	add	x23, x23, #0x1
   11918:	b	117f4 <scols_get_library_version@@SMARTCOLS_2.25+0x2254>
   1191c:	mov	w0, w20
   11920:	ldp	x19, x20, [sp, #16]
   11924:	ldp	x21, x22, [sp, #32]
   11928:	ldp	x23, x24, [sp, #48]
   1192c:	ldp	x25, x26, [sp, #64]
   11930:	ldr	x27, [sp, #80]
   11934:	ldp	x29, x30, [sp], #96
   11938:	ret
   1193c:	stp	x29, x30, [sp, #-112]!
   11940:	mov	x29, sp
   11944:	stp	x19, x20, [sp, #16]
   11948:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1194c:	mov	x19, x0
   11950:	ldr	x0, [x20, #4024]
   11954:	stp	x21, x22, [sp, #32]
   11958:	stp	x23, x24, [sp, #48]
   1195c:	ldr	w0, [x0]
   11960:	str	x25, [sp, #64]
   11964:	tbz	w0, #4, 119ac <scols_get_library_version@@SMARTCOLS_2.25+0x240c>
   11968:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1196c:	ldr	x0, [x0, #4016]
   11970:	ldr	x21, [x0]
   11974:	bl	7840 <getpid@plt>
   11978:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1197c:	mov	w2, w0
   11980:	add	x4, x4, #0x2a0
   11984:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11988:	add	x3, x3, #0x1e2
   1198c:	mov	x0, x21
   11990:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11994:	add	x1, x1, #0x1ef
   11998:	bl	8340 <fprintf@plt>
   1199c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   119a0:	mov	x0, x19
   119a4:	add	x1, x1, #0xe15
   119a8:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   119ac:	adrp	x21, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   119b0:	add	x23, sp, #0x58
   119b4:	mov	x0, x23
   119b8:	mov	w1, #0x0                   	// #0
   119bc:	bl	75b0 <scols_reset_iter@plt>
   119c0:	adrp	x22, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   119c4:	ldr	x21, [x21, #4016]
   119c8:	add	x24, sp, #0x50
   119cc:	add	x22, x22, #0xbfe
   119d0:	mov	x2, x24
   119d4:	mov	x1, x23
   119d8:	mov	x0, x19
   119dc:	bl	a4e0 <scols_ref_table@@SMARTCOLS_2.25+0x14>
   119e0:	cbz	w0, 11a68 <scols_get_library_version@@SMARTCOLS_2.25+0x24c8>
   119e4:	ldr	x0, [x19, #144]
   119e8:	cbz	x0, 11a4c <scols_get_library_version@@SMARTCOLS_2.25+0x24ac>
   119ec:	ldr	x20, [x20, #4024]
   119f0:	ldr	w0, [x20]
   119f4:	tbz	w0, #4, 11a3c <scols_get_library_version@@SMARTCOLS_2.25+0x249c>
   119f8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   119fc:	ldr	x0, [x0, #4016]
   11a00:	ldr	x20, [x0]
   11a04:	bl	7840 <getpid@plt>
   11a08:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11a0c:	mov	w2, w0
   11a10:	add	x4, x4, #0x2a0
   11a14:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11a18:	add	x3, x3, #0x1e2
   11a1c:	mov	x0, x20
   11a20:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11a24:	add	x1, x1, #0x1ef
   11a28:	bl	8340 <fprintf@plt>
   11a2c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11a30:	mov	x0, x19
   11a34:	add	x1, x1, #0xe38
   11a38:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11a3c:	ldp	x0, x2, [x19, #144]
   11a40:	mov	w1, #0x0                   	// #0
   11a44:	lsl	x2, x2, #3
   11a48:	bl	79f0 <memset@plt>
   11a4c:	ldp	x21, x22, [sp, #32]
   11a50:	ldp	x23, x24, [sp, #48]
   11a54:	ldr	x25, [sp, #64]
   11a58:	str	xzr, [x19, #160]
   11a5c:	ldp	x19, x20, [sp, #16]
   11a60:	ldp	x29, x30, [sp], #112
   11a64:	ret
   11a68:	ldr	x0, [x20, #4024]
   11a6c:	ldr	w0, [x0]
   11a70:	tbz	w0, #7, 11aac <scols_get_library_version@@SMARTCOLS_2.25+0x250c>
   11a74:	ldr	x25, [x21]
   11a78:	bl	7840 <getpid@plt>
   11a7c:	mov	x4, x22
   11a80:	mov	w2, w0
   11a84:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11a88:	mov	x0, x25
   11a8c:	add	x3, x3, #0x1e2
   11a90:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11a94:	add	x1, x1, #0x1ef
   11a98:	bl	8340 <fprintf@plt>
   11a9c:	ldr	x0, [sp, #80]
   11aa0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11aa4:	add	x1, x1, #0xe29
   11aa8:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11aac:	ldr	x0, [sp, #80]
   11ab0:	str	wzr, [x0, #64]
   11ab4:	b	119d0 <scols_get_library_version@@SMARTCOLS_2.25+0x2430>
   11ab8:	ldr	x1, [x0, #152]
   11abc:	mov	x2, x0
   11ac0:	cbnz	x1, 11acc <scols_get_library_version@@SMARTCOLS_2.25+0x252c>
   11ac4:	mov	x0, #0x0                   	// #0
   11ac8:	ret
   11acc:	ldr	x0, [x2, #144]
   11ad0:	add	x0, x0, x1, lsl #3
   11ad4:	ldur	x0, [x0, #-8]
   11ad8:	cbz	x0, 11aec <scols_get_library_version@@SMARTCOLS_2.25+0x254c>
   11adc:	ldr	w3, [x0, #64]
   11ae0:	and	w3, w3, #0xfffffffb
   11ae4:	cmp	w3, #0x3
   11ae8:	b.eq	11ac8 <scols_get_library_version@@SMARTCOLS_2.25+0x2528>  // b.none
   11aec:	sub	x1, x1, #0x3
   11af0:	b	11ac0 <scols_get_library_version@@SMARTCOLS_2.25+0x2520>

0000000000011af4 <scols_table_group_lines@@SMARTCOLS_2.34>:
   11af4:	stp	x29, x30, [sp, #-64]!
   11af8:	cmp	x0, #0x0
   11afc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   11b00:	mov	x29, sp
   11b04:	stp	x19, x20, [sp, #16]
   11b08:	stp	x21, x22, [sp, #32]
   11b0c:	str	x23, [sp, #48]
   11b10:	b.ne	11b80 <scols_table_group_lines@@SMARTCOLS_2.34+0x8c>  // b.any
   11b14:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11b18:	ldr	x0, [x0, #4024]
   11b1c:	ldr	w0, [x0]
   11b20:	tbz	w0, #7, 11b68 <scols_table_group_lines@@SMARTCOLS_2.34+0x74>
   11b24:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11b28:	ldr	x0, [x0, #4016]
   11b2c:	ldr	x19, [x0]
   11b30:	bl	7840 <getpid@plt>
   11b34:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11b38:	mov	w2, w0
   11b3c:	add	x4, x4, #0xbfe
   11b40:	mov	x0, x19
   11b44:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11b48:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11b4c:	add	x3, x3, #0x1e2
   11b50:	add	x1, x1, #0x1ef
   11b54:	bl	8340 <fprintf@plt>
   11b58:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11b5c:	add	x1, x1, #0xe48
   11b60:	mov	x0, #0x0                   	// #0
   11b64:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11b68:	mov	w0, #0xffffffea            	// #-22
   11b6c:	ldp	x19, x20, [sp, #16]
   11b70:	ldp	x21, x22, [sp, #32]
   11b74:	ldr	x23, [sp, #48]
   11b78:	ldp	x29, x30, [sp], #64
   11b7c:	ret
   11b80:	mov	x20, x0
   11b84:	mov	x21, x1
   11b88:	mov	x22, x2
   11b8c:	ldr	x19, [x2, #128]
   11b90:	cbz	x1, 11c50 <scols_table_group_lines@@SMARTCOLS_2.34+0x15c>
   11b94:	ldr	x0, [x1, #128]
   11b98:	cbz	x0, 11d1c <scols_table_group_lines@@SMARTCOLS_2.34+0x228>
   11b9c:	cbnz	x19, 11bf0 <scols_table_group_lines@@SMARTCOLS_2.34+0xfc>
   11ba0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11ba4:	ldr	x0, [x0, #4024]
   11ba8:	ldr	w0, [x0]
   11bac:	tbz	w0, #7, 11b68 <scols_table_group_lines@@SMARTCOLS_2.34+0x74>
   11bb0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11bb4:	ldr	x0, [x0, #4016]
   11bb8:	ldr	x19, [x0]
   11bbc:	bl	7840 <getpid@plt>
   11bc0:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11bc4:	mov	w2, w0
   11bc8:	add	x4, x4, #0xbfe
   11bcc:	mov	x0, x19
   11bd0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11bd4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11bd8:	add	x3, x3, #0x1e2
   11bdc:	add	x1, x1, #0x1ef
   11be0:	bl	8340 <fprintf@plt>
   11be4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11be8:	add	x1, x1, #0xe70
   11bec:	b	11b60 <scols_table_group_lines@@SMARTCOLS_2.34+0x6c>
   11bf0:	cmp	x0, x19
   11bf4:	b.eq	11d00 <scols_table_group_lines@@SMARTCOLS_2.34+0x20c>  // b.none
   11bf8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11bfc:	ldr	x0, [x0, #4024]
   11c00:	ldr	w0, [x0]
   11c04:	tbz	w0, #7, 11b68 <scols_table_group_lines@@SMARTCOLS_2.34+0x74>
   11c08:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11c0c:	ldr	x0, [x0, #4016]
   11c10:	ldr	x19, [x0]
   11c14:	bl	7840 <getpid@plt>
   11c18:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11c1c:	mov	w2, w0
   11c20:	add	x4, x4, #0xbfe
   11c24:	mov	x0, x19
   11c28:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11c2c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11c30:	add	x3, x3, #0x1e2
   11c34:	add	x1, x1, #0x1ef
   11c38:	bl	8340 <fprintf@plt>
   11c3c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11c40:	add	x1, x1, #0xea7
   11c44:	b	11b60 <scols_table_group_lines@@SMARTCOLS_2.34+0x6c>
   11c48:	mov	w0, #0xfffffff4            	// #-12
   11c4c:	b	11b6c <scols_table_group_lines@@SMARTCOLS_2.34+0x78>
   11c50:	cbnz	x19, 11d14 <scols_table_group_lines@@SMARTCOLS_2.34+0x220>
   11c54:	mov	x1, #0x48                  	// #72
   11c58:	mov	x0, #0x1                   	// #1
   11c5c:	bl	7a70 <calloc@plt>
   11c60:	mov	x19, x0
   11c64:	cbz	x0, 11c48 <scols_table_group_lines@@SMARTCOLS_2.34+0x154>
   11c68:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11c6c:	ldr	x0, [x0, #4024]
   11c70:	ldr	w0, [x0]
   11c74:	tbz	w0, #7, 11cbc <scols_table_group_lines@@SMARTCOLS_2.34+0x1c8>
   11c78:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11c7c:	ldr	x0, [x0, #4016]
   11c80:	ldr	x23, [x0]
   11c84:	bl	7840 <getpid@plt>
   11c88:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11c8c:	mov	w2, w0
   11c90:	add	x4, x4, #0xbfe
   11c94:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11c98:	add	x3, x3, #0x1e2
   11c9c:	mov	x0, x23
   11ca0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11ca4:	add	x1, x1, #0x1ef
   11ca8:	bl	8340 <fprintf@plt>
   11cac:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11cb0:	mov	x0, x19
   11cb4:	add	x1, x1, #0x203
   11cb8:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11cbc:	mov	x0, x19
   11cc0:	mov	w1, #0x1                   	// #1
   11cc4:	ldr	x4, [x20, #136]
   11cc8:	add	x3, x19, #0x30
   11ccc:	str	w1, [x0], #16
   11cd0:	add	x20, x20, #0x80
   11cd4:	str	x3, [x20, #8]
   11cd8:	mov	x1, x22
   11cdc:	stp	x0, x0, [x19, #16]
   11ce0:	add	x0, x19, #0x20
   11ce4:	stp	x0, x0, [x19, #32]
   11ce8:	mov	x0, x19
   11cec:	str	x20, [x19, #48]
   11cf0:	str	x4, [x19, #56]
   11cf4:	str	x3, [x4]
   11cf8:	bl	11360 <scols_get_library_version@@SMARTCOLS_2.25+0x1dc0>
   11cfc:	cbz	x21, 11d14 <scols_table_group_lines@@SMARTCOLS_2.34+0x220>
   11d00:	ldr	x0, [x21, #128]
   11d04:	cbnz	x0, 11d14 <scols_table_group_lines@@SMARTCOLS_2.34+0x220>
   11d08:	mov	x1, x21
   11d0c:	mov	x0, x19
   11d10:	bl	11360 <scols_get_library_version@@SMARTCOLS_2.25+0x1dc0>
   11d14:	mov	w0, #0x0                   	// #0
   11d18:	b	11b6c <scols_table_group_lines@@SMARTCOLS_2.34+0x78>
   11d1c:	cbnz	x19, 11d00 <scols_table_group_lines@@SMARTCOLS_2.34+0x20c>
   11d20:	b	11c54 <scols_table_group_lines@@SMARTCOLS_2.34+0x160>

0000000000011d24 <scols_line_link_group@@SMARTCOLS_2.34>:
   11d24:	cmp	x0, #0x0
   11d28:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   11d2c:	b.eq	11dfc <scols_line_link_group@@SMARTCOLS_2.34+0xd8>  // b.none
   11d30:	stp	x29, x30, [sp, #-48]!
   11d34:	mov	x29, sp
   11d38:	stp	x19, x20, [sp, #16]
   11d3c:	mov	x19, x0
   11d40:	mov	x20, x1
   11d44:	ldr	x0, [x1, #128]
   11d48:	stp	x21, x22, [sp, #32]
   11d4c:	cbz	x0, 11e04 <scols_line_link_group@@SMARTCOLS_2.34+0xe0>
   11d50:	ldr	x0, [x19, #112]
   11d54:	cbnz	x0, 11e04 <scols_line_link_group@@SMARTCOLS_2.34+0xe0>
   11d58:	ldr	x0, [x19, #80]
   11d5c:	add	x21, x19, #0x50
   11d60:	cmp	x21, x0
   11d64:	b.ne	11e04 <scols_line_link_group@@SMARTCOLS_2.34+0xe0>  // b.any
   11d68:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11d6c:	ldr	x0, [x0, #4024]
   11d70:	ldr	w0, [x0]
   11d74:	tbz	w0, #7, 11dbc <scols_line_link_group@@SMARTCOLS_2.34+0x98>
   11d78:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11d7c:	ldr	x0, [x0, #4016]
   11d80:	ldr	x22, [x0]
   11d84:	bl	7840 <getpid@plt>
   11d88:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11d8c:	mov	w2, w0
   11d90:	add	x4, x4, #0xbfe
   11d94:	mov	x0, x22
   11d98:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11d9c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11da0:	add	x3, x3, #0x1e2
   11da4:	add	x1, x1, #0x1ef
   11da8:	bl	8340 <fprintf@plt>
   11dac:	ldr	x0, [x20, #128]
   11db0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11db4:	add	x1, x1, #0x272
   11db8:	bl	10b34 <scols_get_library_version@@SMARTCOLS_2.25+0x1594>
   11dbc:	ldr	x0, [x20, #128]
   11dc0:	add	x0, x0, #0x20
   11dc4:	ldr	x1, [x0, #8]
   11dc8:	str	x21, [x0, #8]
   11dcc:	stp	x0, x1, [x19, #80]
   11dd0:	mov	x0, x19
   11dd4:	str	x21, [x1]
   11dd8:	bl	7e50 <scols_ref_line@plt>
   11ddc:	ldr	x0, [x20, #128]
   11de0:	str	x0, [x19, #120]
   11de4:	bl	1134c <scols_get_library_version@@SMARTCOLS_2.25+0x1dac>
   11de8:	mov	w0, #0x0                   	// #0
   11dec:	ldp	x19, x20, [sp, #16]
   11df0:	ldp	x21, x22, [sp, #32]
   11df4:	ldp	x29, x30, [sp], #48
   11df8:	ret
   11dfc:	mov	w0, #0xffffffea            	// #-22
   11e00:	ret
   11e04:	mov	w0, #0xffffffea            	// #-22
   11e08:	b	11dec <scols_line_link_group@@SMARTCOLS_2.34+0xc8>
   11e0c:	stp	x29, x30, [sp, #-272]!
   11e10:	mov	x29, sp
   11e14:	stp	x19, x20, [sp, #16]
   11e18:	mov	x20, x1
   11e1c:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11e20:	str	q0, [sp, #96]
   11e24:	str	q1, [sp, #112]
   11e28:	str	q2, [sp, #128]
   11e2c:	str	q3, [sp, #144]
   11e30:	str	q4, [sp, #160]
   11e34:	str	q5, [sp, #176]
   11e38:	str	q6, [sp, #192]
   11e3c:	str	q7, [sp, #208]
   11e40:	stp	x2, x3, [sp, #224]
   11e44:	stp	x4, x5, [sp, #240]
   11e48:	stp	x6, x7, [sp, #256]
   11e4c:	cbz	x0, 11e78 <scols_line_link_group@@SMARTCOLS_2.34+0x154>
   11e50:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11e54:	ldr	x1, [x1, #4024]
   11e58:	ldr	w1, [x1]
   11e5c:	tbnz	w1, #24, 11e78 <scols_line_link_group@@SMARTCOLS_2.34+0x154>
   11e60:	ldr	x3, [x19, #4016]
   11e64:	mov	x2, x0
   11e68:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11e6c:	add	x1, x1, #0x1d1
   11e70:	ldr	x0, [x3]
   11e74:	bl	8340 <fprintf@plt>
   11e78:	add	x0, sp, #0x110
   11e7c:	stp	x0, x0, [sp, #64]
   11e80:	add	x0, sp, #0xe0
   11e84:	str	x0, [sp, #80]
   11e88:	mov	w0, #0xffffffd0            	// #-48
   11e8c:	str	w0, [sp, #88]
   11e90:	mov	w0, #0xffffff80            	// #-128
   11e94:	str	w0, [sp, #92]
   11e98:	add	x2, sp, #0x20
   11e9c:	ldr	x19, [x19, #4016]
   11ea0:	ldp	x0, x1, [sp, #64]
   11ea4:	stp	x0, x1, [sp, #32]
   11ea8:	ldp	x0, x1, [sp, #80]
   11eac:	stp	x0, x1, [sp, #48]
   11eb0:	ldr	x0, [x19]
   11eb4:	mov	x1, x20
   11eb8:	bl	81e0 <vfprintf@plt>
   11ebc:	ldr	x1, [x19]
   11ec0:	mov	w0, #0xa                   	// #10
   11ec4:	bl	76e0 <fputc@plt>
   11ec8:	ldp	x19, x20, [sp, #16]
   11ecc:	ldp	x29, x30, [sp], #272
   11ed0:	ret
   11ed4:	stp	x29, x30, [sp, #-96]!
   11ed8:	mov	x29, sp
   11edc:	stp	x21, x22, [sp, #32]
   11ee0:	adrp	x22, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11ee4:	mov	x21, x0
   11ee8:	ldr	x0, [x22, #4024]
   11eec:	stp	x19, x20, [sp, #16]
   11ef0:	mov	x19, x1
   11ef4:	stp	x23, x24, [sp, #48]
   11ef8:	mov	x23, x2
   11efc:	ldr	w0, [x0]
   11f00:	stp	x25, x26, [sp, #64]
   11f04:	mov	x24, x3
   11f08:	mov	x25, x4
   11f0c:	str	x27, [sp, #80]
   11f10:	tbz	w0, #3, 11f58 <scols_line_link_group@@SMARTCOLS_2.34+0x234>
   11f14:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11f18:	ldr	x0, [x0, #4016]
   11f1c:	ldr	x20, [x0]
   11f20:	bl	7840 <getpid@plt>
   11f24:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11f28:	mov	w2, w0
   11f2c:	add	x4, x4, #0x227
   11f30:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11f34:	add	x3, x3, #0x1e2
   11f38:	mov	x0, x20
   11f3c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11f40:	add	x1, x1, #0x1ef
   11f44:	bl	8340 <fprintf@plt>
   11f48:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11f4c:	mov	x0, x19
   11f50:	add	x1, x1, #0xf5d
   11f54:	bl	11e0c <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   11f58:	cbz	x19, 11fb8 <scols_line_link_group@@SMARTCOLS_2.34+0x294>
   11f5c:	ldr	x0, [x19, #128]
   11f60:	cbz	x0, 11fb8 <scols_line_link_group@@SMARTCOLS_2.34+0x294>
   11f64:	ldr	x2, [x0, #24]
   11f68:	add	x1, x19, #0x60
   11f6c:	cmp	x2, x1
   11f70:	b.ne	11fb8 <scols_line_link_group@@SMARTCOLS_2.34+0x294>  // b.any
   11f74:	add	x1, x0, #0x20
   11f78:	ldr	x0, [x0, #32]
   11f7c:	cmp	x0, x1
   11f80:	b.eq	11fb8 <scols_line_link_group@@SMARTCOLS_2.34+0x294>  // b.none
   11f84:	ldr	x0, [x21, #160]
   11f88:	add	x0, x0, #0x1
   11f8c:	str	x0, [x21, #160]
   11f90:	ldr	x1, [x21, #128]
   11f94:	add	x0, x21, #0x80
   11f98:	cmp	x1, x0
   11f9c:	b.eq	11fbc <scols_line_link_group@@SMARTCOLS_2.34+0x298>  // b.none
   11fa0:	mov	x1, x19
   11fa4:	mov	x0, x21
   11fa8:	bl	1172c <scols_get_library_version@@SMARTCOLS_2.25+0x218c>
   11fac:	mov	w20, w0
   11fb0:	cbz	w0, 11fbc <scols_line_link_group@@SMARTCOLS_2.34+0x298>
   11fb4:	b	11fd8 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>
   11fb8:	cbnz	x21, 11f90 <scols_line_link_group@@SMARTCOLS_2.34+0x26c>
   11fbc:	mov	x3, x25
   11fc0:	mov	x2, x23
   11fc4:	mov	x1, x19
   11fc8:	mov	x0, x21
   11fcc:	blr	x24
   11fd0:	mov	w20, w0
   11fd4:	cbz	w0, 1204c <scols_line_link_group@@SMARTCOLS_2.34+0x328>
   11fd8:	ldr	x22, [x22, #4024]
   11fdc:	ldr	w0, [x22]
   11fe0:	tbz	w0, #3, 1202c <scols_line_link_group@@SMARTCOLS_2.34+0x308>
   11fe4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   11fe8:	ldr	x0, [x0, #4016]
   11fec:	ldr	x21, [x0]
   11ff0:	bl	7840 <getpid@plt>
   11ff4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11ff8:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   11ffc:	add	x4, x4, #0x227
   12000:	add	x3, x3, #0x1e2
   12004:	mov	w2, w0
   12008:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1200c:	mov	x0, x21
   12010:	add	x1, x1, #0x1ef
   12014:	bl	8340 <fprintf@plt>
   12018:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1201c:	mov	w2, w20
   12020:	add	x1, x1, #0xf77
   12024:	mov	x0, x19
   12028:	bl	11e0c <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   1202c:	mov	w0, w20
   12030:	ldp	x19, x20, [sp, #16]
   12034:	ldp	x21, x22, [sp, #32]
   12038:	ldp	x23, x24, [sp, #48]
   1203c:	ldp	x25, x26, [sp, #64]
   12040:	ldr	x27, [sp, #80]
   12044:	ldp	x29, x30, [sp], #96
   12048:	ret
   1204c:	cbz	x19, 11fd8 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>
   12050:	ldr	x0, [x19, #64]
   12054:	add	x26, x19, #0x40
   12058:	cmp	x26, x0
   1205c:	b.eq	11fd8 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>  // b.none
   12060:	ldr	x0, [x22, #4024]
   12064:	ldr	w0, [x0]
   12068:	tbz	w0, #3, 120b0 <scols_line_link_group@@SMARTCOLS_2.34+0x38c>
   1206c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12070:	ldr	x0, [x0, #4016]
   12074:	ldr	x27, [x0]
   12078:	bl	7840 <getpid@plt>
   1207c:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12080:	mov	w2, w0
   12084:	add	x4, x4, #0x227
   12088:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1208c:	add	x3, x3, #0x1e2
   12090:	mov	x0, x27
   12094:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12098:	add	x1, x1, #0x1ef
   1209c:	bl	8340 <fprintf@plt>
   120a0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   120a4:	mov	x0, x19
   120a8:	add	x1, x1, #0xf68
   120ac:	bl	11e0c <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   120b0:	ldr	x27, [x19, #64]
   120b4:	cmp	x27, x26
   120b8:	b.eq	11fd8 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>  // b.none
   120bc:	mov	x4, x25
   120c0:	mov	x3, x24
   120c4:	mov	x2, x23
   120c8:	sub	x1, x27, #0x50
   120cc:	mov	x0, x21
   120d0:	bl	11ed4 <scols_line_link_group@@SMARTCOLS_2.34+0x1b0>
   120d4:	cbnz	w0, 120e0 <scols_line_link_group@@SMARTCOLS_2.34+0x3bc>
   120d8:	ldr	x27, [x27]
   120dc:	b	120b4 <scols_line_link_group@@SMARTCOLS_2.34+0x390>
   120e0:	mov	w20, w0
   120e4:	b	11fd8 <scols_line_link_group@@SMARTCOLS_2.34+0x2b4>
   120e8:	stp	x29, x30, [sp, #-32]!
   120ec:	mov	x29, sp
   120f0:	stp	x19, x20, [sp, #16]
   120f4:	mov	x19, x1
   120f8:	ldrb	w1, [x0, #249]
   120fc:	tbz	w1, #2, 12174 <scols_line_link_group@@SMARTCOLS_2.34+0x450>
   12100:	ldr	x1, [x0, #160]
   12104:	cbnz	x1, 12174 <scols_line_link_group@@SMARTCOLS_2.34+0x450>
   12108:	cbz	x19, 121c4 <scols_line_link_group@@SMARTCOLS_2.34+0x4a0>
   1210c:	ldr	x2, [x19, #64]
   12110:	add	x1, x19, #0x40
   12114:	cmp	x2, x1
   12118:	b.ne	12174 <scols_line_link_group@@SMARTCOLS_2.34+0x450>  // b.any
   1211c:	ldr	x1, [x19, #112]
   12120:	cbnz	x1, 12138 <scols_line_link_group@@SMARTCOLS_2.34+0x414>
   12124:	ldr	x2, [x19, #120]
   12128:	cbnz	x2, 12138 <scols_line_link_group@@SMARTCOLS_2.34+0x414>
   1212c:	ldr	x2, [x0, #168]
   12130:	cmp	x19, x2
   12134:	b.ne	12174 <scols_line_link_group@@SMARTCOLS_2.34+0x450>  // b.any
   12138:	ldr	x2, [x19, #128]
   1213c:	cbz	x2, 12160 <scols_line_link_group@@SMARTCOLS_2.34+0x43c>
   12140:	ldr	x4, [x2, #24]
   12144:	add	x3, x19, #0x60
   12148:	cmp	x4, x3
   1214c:	b.ne	12174 <scols_line_link_group@@SMARTCOLS_2.34+0x450>  // b.any
   12150:	add	x3, x2, #0x20
   12154:	ldr	x2, [x2, #32]
   12158:	cmp	x2, x3
   1215c:	b.ne	12174 <scols_line_link_group@@SMARTCOLS_2.34+0x450>  // b.any
   12160:	cbz	x1, 121ac <scols_line_link_group@@SMARTCOLS_2.34+0x488>
   12164:	add	x2, x19, #0x50
   12168:	ldr	x3, [x1, #72]
   1216c:	cmp	x3, x2
   12170:	b.eq	12184 <scols_line_link_group@@SMARTCOLS_2.34+0x460>  // b.none
   12174:	mov	w0, #0x0                   	// #0
   12178:	ldp	x19, x20, [sp, #16]
   1217c:	ldp	x29, x30, [sp], #32
   12180:	ret
   12184:	mov	x2, x1
   12188:	ldr	x1, [x1, #112]
   1218c:	cbz	x1, 12198 <scols_line_link_group@@SMARTCOLS_2.34+0x474>
   12190:	add	x2, x2, #0x50
   12194:	b	12168 <scols_line_link_group@@SMARTCOLS_2.34+0x444>
   12198:	ldr	x1, [x2, #120]
   1219c:	cbnz	x1, 121ac <scols_line_link_group@@SMARTCOLS_2.34+0x488>
   121a0:	ldr	x0, [x0, #168]
   121a4:	cmp	x0, x2
   121a8:	b.ne	12174 <scols_line_link_group@@SMARTCOLS_2.34+0x450>  // b.any
   121ac:	ldr	x1, [x19, #120]
   121b0:	cbz	x1, 121c4 <scols_line_link_group@@SMARTCOLS_2.34+0x4a0>
   121b4:	ldr	x1, [x1, #40]
   121b8:	add	x0, x19, #0x50
   121bc:	cmp	x1, x0
   121c0:	b.ne	12174 <scols_line_link_group@@SMARTCOLS_2.34+0x450>  // b.any
   121c4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   121c8:	ldr	x0, [x0, #4024]
   121cc:	ldr	w0, [x0]
   121d0:	tbz	w0, #3, 12218 <scols_line_link_group@@SMARTCOLS_2.34+0x4f4>
   121d4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   121d8:	ldr	x0, [x0, #4016]
   121dc:	ldr	x20, [x0]
   121e0:	bl	7840 <getpid@plt>
   121e4:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   121e8:	mov	w2, w0
   121ec:	add	x4, x4, #0x227
   121f0:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   121f4:	add	x3, x3, #0x1e2
   121f8:	mov	x0, x20
   121fc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12200:	add	x1, x1, #0x1ef
   12204:	bl	8340 <fprintf@plt>
   12208:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1220c:	mov	x0, x19
   12210:	add	x1, x1, #0xf91
   12214:	bl	11e0c <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   12218:	mov	w0, #0x1                   	// #1
   1221c:	b	12178 <scols_line_link_group@@SMARTCOLS_2.34+0x454>
   12220:	stp	x29, x30, [sp, #-160]!
   12224:	mov	x29, sp
   12228:	stp	x19, x20, [sp, #16]
   1222c:	stp	x21, x22, [sp, #32]
   12230:	stp	x23, x24, [sp, #48]
   12234:	stp	x25, x26, [sp, #64]
   12238:	stp	x27, x28, [sp, #80]
   1223c:	cbnz	x0, 12260 <scols_line_link_group@@SMARTCOLS_2.34+0x53c>
   12240:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12244:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12248:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1224c:	add	x3, x3, #0x23
   12250:	add	x1, x1, #0xf9f
   12254:	add	x0, x0, #0x2fb
   12258:	mov	w2, #0x5c                  	// #92
   1225c:	bl	8200 <__assert_fail@plt>
   12260:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12264:	mov	x26, x0
   12268:	mov	x21, x1
   1226c:	mov	x22, x2
   12270:	ldr	x0, [x19, #4024]
   12274:	mov	x23, x3
   12278:	ldr	w0, [x0]
   1227c:	tbz	w0, #4, 122c4 <scols_line_link_group@@SMARTCOLS_2.34+0x5a0>
   12280:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12284:	ldr	x0, [x0, #4016]
   12288:	ldr	x20, [x0]
   1228c:	bl	7840 <getpid@plt>
   12290:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12294:	mov	w2, w0
   12298:	add	x4, x4, #0x2a0
   1229c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   122a0:	add	x3, x3, #0x1e2
   122a4:	mov	x0, x20
   122a8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   122ac:	add	x1, x1, #0x1ef
   122b0:	bl	8340 <fprintf@plt>
   122b4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   122b8:	mov	x0, x26
   122bc:	add	x1, x1, #0xfb7
   122c0:	bl	11e0c <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   122c4:	ldrb	w0, [x26, #249]
   122c8:	ldr	x1, [x26, #128]
   122cc:	and	w0, w0, #0xfffffffb
   122d0:	stp	xzr, xzr, [x26, #160]
   122d4:	strb	w0, [x26, #249]
   122d8:	add	x0, x26, #0x80
   122dc:	cmp	x1, x0
   122e0:	b.eq	122ec <scols_line_link_group@@SMARTCOLS_2.34+0x5c8>  // b.none
   122e4:	mov	x0, x26
   122e8:	bl	1193c <scols_get_library_version@@SMARTCOLS_2.25+0x239c>
   122ec:	add	x25, sp, #0x80
   122f0:	add	x20, sp, #0x88
   122f4:	mov	x0, x20
   122f8:	mov	w1, #0x0                   	// #0
   122fc:	bl	75b0 <scols_reset_iter@plt>
   12300:	mov	x2, x25
   12304:	mov	x1, x20
   12308:	mov	x0, x26
   1230c:	bl	7f60 <scols_table_next_line@plt>
   12310:	cbz	w0, 123d0 <scols_line_link_group@@SMARTCOLS_2.34+0x6ac>
   12314:	mov	x0, x20
   12318:	mov	w1, #0x0                   	// #0
   1231c:	bl	75b0 <scols_reset_iter@plt>
   12320:	adrp	x24, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12324:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12328:	add	x24, x24, #0x227
   1232c:	ldr	x0, [x0, #4016]
   12330:	str	x0, [sp, #104]
   12334:	mov	x2, x25
   12338:	mov	x1, x20
   1233c:	mov	x0, x26
   12340:	bl	7f60 <scols_table_next_line@plt>
   12344:	cbz	w0, 123fc <scols_line_link_group@@SMARTCOLS_2.34+0x6d8>
   12348:	mov	w27, #0x0                   	// #0
   1234c:	ldrb	w0, [x26, #249]
   12350:	ldr	x19, [x19, #4024]
   12354:	and	w0, w0, #0xfffffffb
   12358:	strb	w0, [x26, #249]
   1235c:	str	xzr, [x26, #160]
   12360:	ldr	w0, [x19]
   12364:	tbz	w0, #4, 123b0 <scols_line_link_group@@SMARTCOLS_2.34+0x68c>
   12368:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1236c:	ldr	x0, [x0, #4016]
   12370:	ldr	x19, [x0]
   12374:	bl	7840 <getpid@plt>
   12378:	adrp	x4, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1237c:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12380:	add	x4, x4, #0x2a0
   12384:	add	x3, x3, #0x1e2
   12388:	mov	w2, w0
   1238c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12390:	mov	x0, x19
   12394:	add	x1, x1, #0x1ef
   12398:	bl	8340 <fprintf@plt>
   1239c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   123a0:	mov	w2, w27
   123a4:	add	x1, x1, #0xf
   123a8:	mov	x0, x26
   123ac:	bl	11e0c <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   123b0:	mov	w0, w27
   123b4:	ldp	x19, x20, [sp, #16]
   123b8:	ldp	x21, x22, [sp, #32]
   123bc:	ldp	x23, x24, [sp, #48]
   123c0:	ldp	x25, x26, [sp, #64]
   123c4:	ldp	x27, x28, [sp, #80]
   123c8:	ldp	x29, x30, [sp], #160
   123cc:	ret
   123d0:	ldr	x1, [x26, #168]
   123d4:	ldr	x0, [sp, #128]
   123d8:	cbnz	x1, 123e0 <scols_line_link_group@@SMARTCOLS_2.34+0x6bc>
   123dc:	str	x0, [x26, #168]
   123e0:	cbz	x0, 123f4 <scols_line_link_group@@SMARTCOLS_2.34+0x6d0>
   123e4:	ldr	x1, [x0, #112]
   123e8:	cbnz	x1, 12300 <scols_line_link_group@@SMARTCOLS_2.34+0x5dc>
   123ec:	ldr	x1, [x0, #120]
   123f0:	cbnz	x1, 12300 <scols_line_link_group@@SMARTCOLS_2.34+0x5dc>
   123f4:	str	x0, [x26, #168]
   123f8:	b	12300 <scols_line_link_group@@SMARTCOLS_2.34+0x5dc>
   123fc:	ldr	x1, [sp, #128]
   12400:	ldr	x0, [x1, #112]
   12404:	cbnz	x0, 12334 <scols_line_link_group@@SMARTCOLS_2.34+0x610>
   12408:	ldr	x0, [x1, #120]
   1240c:	cbnz	x0, 12334 <scols_line_link_group@@SMARTCOLS_2.34+0x610>
   12410:	ldr	x0, [x26, #168]
   12414:	cmp	x1, x0
   12418:	b.ne	12428 <scols_line_link_group@@SMARTCOLS_2.34+0x704>  // b.any
   1241c:	ldrb	w0, [x26, #249]
   12420:	orr	w0, w0, #0x4
   12424:	strb	w0, [x26, #249]
   12428:	mov	x4, x23
   1242c:	mov	x3, x22
   12430:	mov	x2, x21
   12434:	mov	x0, x26
   12438:	bl	11ed4 <scols_line_link_group@@SMARTCOLS_2.34+0x1b0>
   1243c:	mov	w27, w0
   12440:	cbnz	w0, 1234c <scols_line_link_group@@SMARTCOLS_2.34+0x628>
   12444:	ldr	x28, [x19, #4024]
   12448:	ldr	x0, [x26, #160]
   1244c:	cbz	x0, 12334 <scols_line_link_group@@SMARTCOLS_2.34+0x610>
   12450:	mov	x0, x26
   12454:	bl	11ab8 <scols_get_library_version@@SMARTCOLS_2.25+0x2518>
   12458:	mov	x27, x0
   1245c:	ldr	w0, [x28]
   12460:	tbz	w0, #3, 124ac <scols_line_link_group@@SMARTCOLS_2.34+0x788>
   12464:	ldr	x0, [sp, #104]
   12468:	ldr	x6, [x0]
   1246c:	str	x6, [sp, #112]
   12470:	bl	7840 <getpid@plt>
   12474:	mov	w2, w0
   12478:	ldr	x6, [sp, #112]
   1247c:	mov	x4, x24
   12480:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12484:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12488:	add	x3, x3, #0x1e2
   1248c:	add	x1, x1, #0x1ef
   12490:	mov	x0, x6
   12494:	bl	8340 <fprintf@plt>
   12498:	ldr	x0, [sp, #128]
   1249c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   124a0:	ldr	x2, [x26, #160]
   124a4:	add	x1, x1, #0xfc5
   124a8:	bl	11e0c <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   124ac:	cbnz	x27, 12504 <scols_line_link_group@@SMARTCOLS_2.34+0x7e0>
   124b0:	ldr	x0, [x19, #4024]
   124b4:	ldr	w0, [x0]
   124b8:	tbz	w0, #3, 124fc <scols_line_link_group@@SMARTCOLS_2.34+0x7d8>
   124bc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   124c0:	ldr	x0, [x0, #4016]
   124c4:	ldr	x28, [x0]
   124c8:	bl	7840 <getpid@plt>
   124cc:	mov	x4, x24
   124d0:	mov	w2, w0
   124d4:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   124d8:	mov	x0, x28
   124dc:	add	x3, x3, #0x1e2
   124e0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   124e4:	add	x1, x1, #0x1ef
   124e8:	bl	8340 <fprintf@plt>
   124ec:	ldr	x0, [sp, #128]
   124f0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   124f4:	add	x1, x1, #0xfe8
   124f8:	bl	11e0c <scols_line_link_group@@SMARTCOLS_2.34+0xe8>
   124fc:	str	xzr, [x26, #160]
   12500:	b	12334 <scols_line_link_group@@SMARTCOLS_2.34+0x610>
   12504:	mov	x7, x27
   12508:	ldr	x0, [x26, #160]
   1250c:	ldr	x8, [x7, #32]!
   12510:	sub	x0, x0, #0x1
   12514:	str	x0, [x26, #160]
   12518:	cmp	x8, x7
   1251c:	b.eq	12448 <scols_line_link_group@@SMARTCOLS_2.34+0x724>  // b.none
   12520:	mov	x4, x23
   12524:	mov	x3, x22
   12528:	mov	x2, x21
   1252c:	sub	x1, x8, #0x50
   12530:	mov	x0, x26
   12534:	stp	x8, x7, [sp, #112]
   12538:	bl	11ed4 <scols_line_link_group@@SMARTCOLS_2.34+0x1b0>
   1253c:	mov	w27, w0
   12540:	cbnz	w0, 1234c <scols_line_link_group@@SMARTCOLS_2.34+0x628>
   12544:	ldp	x8, x7, [sp, #112]
   12548:	ldr	x8, [x8]
   1254c:	b	12518 <scols_line_link_group@@SMARTCOLS_2.34+0x7f4>
   12550:	stp	x29, x30, [sp, #-288]!
   12554:	mov	x29, sp
   12558:	stp	x1, x2, [sp, #232]
   1255c:	add	x1, sp, #0x120
   12560:	stp	x1, x1, [sp, #64]
   12564:	add	x1, sp, #0xe0
   12568:	str	x19, [sp, #16]
   1256c:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12570:	str	x1, [sp, #80]
   12574:	mov	w1, #0xffffffc8            	// #-56
   12578:	str	w1, [sp, #88]
   1257c:	mov	w1, #0xffffff80            	// #-128
   12580:	str	w1, [sp, #92]
   12584:	mov	x1, x0
   12588:	ldr	x19, [x19, #4016]
   1258c:	stp	x3, x4, [sp, #248]
   12590:	ldp	x2, x3, [sp, #64]
   12594:	stp	x2, x3, [sp, #32]
   12598:	ldp	x2, x3, [sp, #80]
   1259c:	stp	x2, x3, [sp, #48]
   125a0:	str	q0, [sp, #96]
   125a4:	add	x2, sp, #0x20
   125a8:	str	q1, [sp, #112]
   125ac:	str	q2, [sp, #128]
   125b0:	str	q3, [sp, #144]
   125b4:	str	q4, [sp, #160]
   125b8:	str	q5, [sp, #176]
   125bc:	str	q6, [sp, #192]
   125c0:	str	q7, [sp, #208]
   125c4:	stp	x5, x6, [sp, #264]
   125c8:	str	x7, [sp, #280]
   125cc:	ldr	x0, [x19]
   125d0:	bl	81e0 <vfprintf@plt>
   125d4:	ldr	x1, [x19]
   125d8:	mov	w0, #0xa                   	// #10
   125dc:	bl	76e0 <fputc@plt>
   125e0:	ldr	x19, [sp, #16]
   125e4:	ldp	x29, x30, [sp], #288
   125e8:	ret

00000000000125ec <scols_init_debug@@SMARTCOLS_2.25>:
   125ec:	stp	x29, x30, [sp, #-112]!
   125f0:	mov	x29, sp
   125f4:	stp	x19, x20, [sp, #16]
   125f8:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   125fc:	mov	w20, w0
   12600:	stp	x21, x22, [sp, #32]
   12604:	ldr	x21, [x19, #4024]
   12608:	stp	x23, x24, [sp, #48]
   1260c:	stp	x25, x26, [sp, #64]
   12610:	ldr	w0, [x21]
   12614:	str	x27, [sp, #80]
   12618:	cbnz	w0, 12828 <scols_init_debug@@SMARTCOLS_2.25+0x23c>
   1261c:	cbnz	w20, 126c8 <scols_init_debug@@SMARTCOLS_2.25+0xdc>
   12620:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12624:	add	x0, x0, #0x33
   12628:	bl	8240 <getenv@plt>
   1262c:	mov	x22, x0
   12630:	ldr	w1, [x21]
   12634:	and	w21, w1, #0x2
   12638:	tbnz	w1, #1, 126d0 <scols_init_debug@@SMARTCOLS_2.25+0xe4>
   1263c:	cbz	x0, 126c8 <scols_init_debug@@SMARTCOLS_2.25+0xdc>
   12640:	add	x24, sp, #0x68
   12644:	mov	w2, #0x0                   	// #0
   12648:	mov	x1, x24
   1264c:	bl	74a0 <strtoul@plt>
   12650:	mov	w20, w0
   12654:	ldr	x0, [sp, #104]
   12658:	cbz	x0, 126c8 <scols_init_debug@@SMARTCOLS_2.25+0xdc>
   1265c:	ldrsb	w1, [x0]
   12660:	cbz	w1, 12858 <scols_init_debug@@SMARTCOLS_2.25+0x26c>
   12664:	mov	x0, x22
   12668:	bl	7b30 <strdup@plt>
   1266c:	mov	x20, x0
   12670:	cbz	x0, 12874 <scols_init_debug@@SMARTCOLS_2.25+0x288>
   12674:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   12678:	add	x25, x25, #0x99b
   1267c:	adrp	x26, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12680:	mov	w27, #0xffff                	// #65535
   12684:	mov	x2, x24
   12688:	mov	x1, x25
   1268c:	bl	7860 <strtok_r@plt>
   12690:	mov	x22, x0
   12694:	cbz	x0, 126bc <scols_init_debug@@SMARTCOLS_2.25+0xd0>
   12698:	add	x23, x26, #0x5e0
   1269c:	b	12848 <scols_init_debug@@SMARTCOLS_2.25+0x25c>
   126a0:	mov	x0, x22
   126a4:	bl	7ce0 <strcmp@plt>
   126a8:	cbnz	w0, 12844 <scols_init_debug@@SMARTCOLS_2.25+0x258>
   126ac:	ldr	w0, [x23, #8]
   126b0:	orr	w21, w21, w0
   126b4:	cmp	w21, w27
   126b8:	b.ne	12850 <scols_init_debug@@SMARTCOLS_2.25+0x264>  // b.any
   126bc:	mov	x0, x20
   126c0:	mov	w20, w21
   126c4:	bl	7d80 <free@plt>
   126c8:	ldr	x0, [x19, #4024]
   126cc:	str	w20, [x0]
   126d0:	ldr	x0, [x19, #4024]
   126d4:	ldr	w0, [x0]
   126d8:	cbz	w0, 1272c <scols_init_debug@@SMARTCOLS_2.25+0x140>
   126dc:	bl	7690 <getuid@plt>
   126e0:	mov	w20, w0
   126e4:	bl	7600 <geteuid@plt>
   126e8:	cmp	w20, w0
   126ec:	b.eq	1287c <scols_init_debug@@SMARTCOLS_2.25+0x290>  // b.none
   126f0:	ldr	x1, [x19, #4024]
   126f4:	ldr	w0, [x1]
   126f8:	orr	w0, w0, #0x1000000
   126fc:	str	w0, [x1]
   12700:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12704:	ldr	x0, [x0, #4016]
   12708:	ldr	x20, [x0]
   1270c:	bl	7840 <getpid@plt>
   12710:	adrp	x3, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12714:	mov	w2, w0
   12718:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1271c:	add	x3, x3, #0x1e2
   12720:	add	x1, x1, #0x4a
   12724:	mov	x0, x20
   12728:	bl	8340 <fprintf@plt>
   1272c:	ldr	x20, [x19, #4024]
   12730:	ldr	w0, [x20]
   12734:	orr	w0, w0, #0x2
   12738:	str	w0, [x20]
   1273c:	sub	w0, w0, #0x2
   12740:	cmp	w0, #0x1
   12744:	b.ls	127e4 <scols_init_debug@@SMARTCOLS_2.25+0x1f8>  // b.plast
   12748:	add	x0, sp, #0x68
   1274c:	str	xzr, [sp, #104]
   12750:	bl	7d90 <scols_get_library_version@plt>
   12754:	ldr	w0, [x20]
   12758:	tbz	w0, #1, 127e4 <scols_init_debug@@SMARTCOLS_2.25+0x1f8>
   1275c:	adrp	x24, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12760:	adrp	x23, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12764:	adrp	x22, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12768:	add	x23, x23, #0x2bf
   1276c:	ldr	x24, [x24, #4016]
   12770:	add	x22, x22, #0x1e2
   12774:	adrp	x21, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   12778:	add	x21, x21, #0x1ef
   1277c:	ldr	x25, [x24]
   12780:	bl	7840 <getpid@plt>
   12784:	mov	x4, x23
   12788:	mov	w2, w0
   1278c:	mov	x3, x22
   12790:	mov	x1, x21
   12794:	mov	x0, x25
   12798:	bl	8340 <fprintf@plt>
   1279c:	ldr	w1, [x20]
   127a0:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   127a4:	add	x0, x0, #0x83
   127a8:	bl	12550 <scols_line_link_group@@SMARTCOLS_2.34+0x82c>
   127ac:	ldr	w0, [x20]
   127b0:	tbz	w0, #1, 127e4 <scols_init_debug@@SMARTCOLS_2.25+0x1f8>
   127b4:	ldr	x20, [x24]
   127b8:	bl	7840 <getpid@plt>
   127bc:	mov	x1, x21
   127c0:	mov	w2, w0
   127c4:	mov	x4, x23
   127c8:	mov	x3, x22
   127cc:	mov	x0, x20
   127d0:	bl	8340 <fprintf@plt>
   127d4:	ldr	x1, [sp, #104]
   127d8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   127dc:	add	x0, x0, #0x9e
   127e0:	bl	12550 <scols_line_link_group@@SMARTCOLS_2.34+0x82c>
   127e4:	ldr	x19, [x19, #4024]
   127e8:	ldr	w0, [x19]
   127ec:	tbz	w0, #0, 12828 <scols_init_debug@@SMARTCOLS_2.25+0x23c>
   127f0:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   127f4:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   127f8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   127fc:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   12800:	ldr	x20, [x20, #4016]
   12804:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12808:	add	x2, x2, #0x33
   1280c:	add	x1, x1, #0xb2
   12810:	add	x19, x19, #0x5e0
   12814:	add	x21, x21, #0xe3
   12818:	ldr	x0, [x20]
   1281c:	bl	8340 <fprintf@plt>
   12820:	ldr	x2, [x19]
   12824:	cbnz	x2, 12894 <scols_init_debug@@SMARTCOLS_2.25+0x2a8>
   12828:	ldp	x19, x20, [sp, #16]
   1282c:	ldp	x21, x22, [sp, #32]
   12830:	ldp	x23, x24, [sp, #48]
   12834:	ldp	x25, x26, [sp, #64]
   12838:	ldr	x27, [sp, #80]
   1283c:	ldp	x29, x30, [sp], #112
   12840:	ret
   12844:	add	x23, x23, #0x18
   12848:	ldr	x1, [x23]
   1284c:	cbnz	x1, 126a0 <scols_init_debug@@SMARTCOLS_2.25+0xb4>
   12850:	ldr	x0, [sp, #104]
   12854:	b	12684 <scols_init_debug@@SMARTCOLS_2.25+0x98>
   12858:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1285c:	add	x1, x1, #0x46
   12860:	bl	7ce0 <strcmp@plt>
   12864:	cmp	w0, #0x0
   12868:	mov	w0, #0xffff                	// #65535
   1286c:	csel	w20, w20, w0, ne  // ne = any
   12870:	b	126c8 <scols_init_debug@@SMARTCOLS_2.25+0xdc>
   12874:	mov	w20, #0x0                   	// #0
   12878:	b	126c8 <scols_init_debug@@SMARTCOLS_2.25+0xdc>
   1287c:	bl	7db0 <getgid@plt>
   12880:	mov	w20, w0
   12884:	bl	75c0 <getegid@plt>
   12888:	cmp	w20, w0
   1288c:	b.ne	126f0 <scols_init_debug@@SMARTCOLS_2.25+0x104>  // b.any
   12890:	b	1272c <scols_init_debug@@SMARTCOLS_2.25+0x140>
   12894:	ldr	x4, [x19, #16]
   12898:	cbz	x4, 128ac <scols_init_debug@@SMARTCOLS_2.25+0x2c0>
   1289c:	ldr	w3, [x19, #8]
   128a0:	mov	x1, x21
   128a4:	ldr	x0, [x20]
   128a8:	bl	8340 <fprintf@plt>
   128ac:	add	x19, x19, #0x18
   128b0:	b	12820 <scols_init_debug@@SMARTCOLS_2.25+0x234>
   128b4:	stp	x29, x30, [sp, #-48]!
   128b8:	mov	w2, #0x0                   	// #0
   128bc:	mov	x29, sp
   128c0:	str	x19, [sp, #16]
   128c4:	mov	w19, w0
   128c8:	bl	7760 <lseek@plt>
   128cc:	tbnz	x0, #63, 128f4 <scols_init_debug@@SMARTCOLS_2.25+0x308>
   128d0:	add	x1, sp, #0x2f
   128d4:	mov	w0, w19
   128d8:	mov	x2, #0x1                   	// #1
   128dc:	bl	7fb0 <read@plt>
   128e0:	cmp	x0, #0x0
   128e4:	cset	x0, gt
   128e8:	ldr	x19, [sp, #16]
   128ec:	ldp	x29, x30, [sp], #48
   128f0:	ret
   128f4:	mov	x0, #0x0                   	// #0
   128f8:	b	128e8 <scols_init_debug@@SMARTCOLS_2.25+0x2fc>
   128fc:	stp	x29, x30, [sp, #-144]!
   12900:	mov	x29, sp
   12904:	add	x1, sp, #0x10
   12908:	bl	24160 <scols_init_debug@@SMARTCOLS_2.25+0x11b74>
   1290c:	cbnz	w0, 12928 <scols_init_debug@@SMARTCOLS_2.25+0x33c>
   12910:	ldr	w0, [sp, #32]
   12914:	and	w0, w0, #0xf000
   12918:	cmp	w0, #0x6, lsl #12
   1291c:	cset	w0, eq  // eq = none
   12920:	ldp	x29, x30, [sp], #144
   12924:	ret
   12928:	mov	w0, #0x0                   	// #0
   1292c:	b	12920 <scols_init_debug@@SMARTCOLS_2.25+0x334>
   12930:	stp	x29, x30, [sp, #-64]!
   12934:	mov	x29, sp
   12938:	stp	x21, x22, [sp, #32]
   1293c:	mov	w22, w0
   12940:	mov	x21, #0x7ffffffffffffffe    	// #9223372036854775806
   12944:	stp	x19, x20, [sp, #16]
   12948:	mov	x20, #0x0                   	// #0
   1294c:	mov	x19, #0x400                 	// #1024
   12950:	str	x23, [sp, #48]
   12954:	mov	x23, #0xffffffffffffffff    	// #-1
   12958:	mov	x1, x19
   1295c:	mov	w0, w22
   12960:	bl	128b4 <scols_init_debug@@SMARTCOLS_2.25+0x2c8>
   12964:	cbnz	x0, 12998 <scols_init_debug@@SMARTCOLS_2.25+0x3ac>
   12968:	sub	x0, x19, #0x1
   1296c:	cmp	x0, x20
   12970:	b.hi	129b4 <scols_init_debug@@SMARTCOLS_2.25+0x3c8>  // b.pmore
   12974:	mov	w0, w22
   12978:	mov	x1, #0x0                   	// #0
   1297c:	bl	128b4 <scols_init_debug@@SMARTCOLS_2.25+0x2c8>
   12980:	add	x0, x20, #0x1
   12984:	ldp	x19, x20, [sp, #16]
   12988:	ldp	x21, x22, [sp, #32]
   1298c:	ldr	x23, [sp, #48]
   12990:	ldp	x29, x30, [sp], #64
   12994:	ret
   12998:	cmn	x19, #0x1
   1299c:	b.eq	129dc <scols_init_debug@@SMARTCOLS_2.25+0x3f0>  // b.none
   129a0:	lsl	x0, x19, #1
   129a4:	cmp	x19, x21
   129a8:	mov	x20, x19
   129ac:	csel	x19, x0, x23, ls  // ls = plast
   129b0:	b	12958 <scols_init_debug@@SMARTCOLS_2.25+0x36c>
   129b4:	add	x21, x19, x20
   129b8:	mov	w0, w22
   129bc:	lsr	x21, x21, #1
   129c0:	mov	x1, x21
   129c4:	bl	128b4 <scols_init_debug@@SMARTCOLS_2.25+0x2c8>
   129c8:	cbnz	x0, 129d4 <scols_init_debug@@SMARTCOLS_2.25+0x3e8>
   129cc:	mov	x19, x21
   129d0:	mov	x21, x20
   129d4:	mov	x20, x21
   129d8:	b	12968 <scols_init_debug@@SMARTCOLS_2.25+0x37c>
   129dc:	mov	x0, x19
   129e0:	b	12984 <scols_init_debug@@SMARTCOLS_2.25+0x398>
   129e4:	stp	x29, x30, [sp, #-208]!
   129e8:	mov	x2, x1
   129ec:	mov	x29, sp
   129f0:	stp	x19, x20, [sp, #16]
   129f4:	mov	x19, x1
   129f8:	mov	x1, #0x1272                	// #4722
   129fc:	mov	w20, w0
   12a00:	movk	x1, #0x8008, lsl #16
   12a04:	str	x21, [sp, #32]
   12a08:	bl	8380 <ioctl@plt>
   12a0c:	tbz	w0, #31, 12a34 <scols_init_debug@@SMARTCOLS_2.25+0x448>
   12a10:	add	x21, sp, #0x50
   12a14:	mov	w0, w20
   12a18:	mov	x2, x21
   12a1c:	mov	x1, #0x1260                	// #4704
   12a20:	bl	8380 <ioctl@plt>
   12a24:	tbnz	w0, #31, 12a3c <scols_init_debug@@SMARTCOLS_2.25+0x450>
   12a28:	ldr	x0, [sp, #80]
   12a2c:	lsl	x0, x0, #9
   12a30:	str	x0, [x19]
   12a34:	mov	w0, #0x0                   	// #0
   12a38:	b	12a84 <scols_init_debug@@SMARTCOLS_2.25+0x498>
   12a3c:	mov	x1, #0x204                 	// #516
   12a40:	add	x2, sp, #0x30
   12a44:	mov	w0, w20
   12a48:	movk	x1, #0x8020, lsl #16
   12a4c:	bl	8380 <ioctl@plt>
   12a50:	tbnz	w0, #31, 12a5c <scols_init_debug@@SMARTCOLS_2.25+0x470>
   12a54:	ldr	w0, [sp, #48]
   12a58:	b	12a2c <scols_init_debug@@SMARTCOLS_2.25+0x440>
   12a5c:	mov	x1, x21
   12a60:	mov	w0, w20
   12a64:	bl	24160 <scols_init_debug@@SMARTCOLS_2.25+0x11b74>
   12a68:	ldr	w1, [sp, #96]
   12a6c:	cbnz	w0, 12a94 <scols_init_debug@@SMARTCOLS_2.25+0x4a8>
   12a70:	and	w2, w1, #0xf000
   12a74:	cmp	w2, #0x8, lsl #12
   12a78:	b.ne	12a94 <scols_init_debug@@SMARTCOLS_2.25+0x4a8>  // b.any
   12a7c:	ldr	x1, [sp, #128]
   12a80:	str	x1, [x19]
   12a84:	ldp	x19, x20, [sp, #16]
   12a88:	ldr	x21, [sp, #32]
   12a8c:	ldp	x29, x30, [sp], #208
   12a90:	ret
   12a94:	and	w1, w1, #0xf000
   12a98:	cmp	w1, #0x6, lsl #12
   12a9c:	b.ne	12aac <scols_init_debug@@SMARTCOLS_2.25+0x4c0>  // b.any
   12aa0:	mov	w0, w20
   12aa4:	bl	12930 <scols_init_debug@@SMARTCOLS_2.25+0x344>
   12aa8:	b	12a30 <scols_init_debug@@SMARTCOLS_2.25+0x444>
   12aac:	mov	w0, #0xffffffff            	// #-1
   12ab0:	b	12a84 <scols_init_debug@@SMARTCOLS_2.25+0x498>
   12ab4:	stp	x29, x30, [sp, #-48]!
   12ab8:	mov	x29, sp
   12abc:	str	x19, [sp, #16]
   12ac0:	mov	x19, x1
   12ac4:	add	x1, sp, #0x28
   12ac8:	bl	129e4 <scols_init_debug@@SMARTCOLS_2.25+0x3f8>
   12acc:	cbnz	w0, 12ae8 <scols_init_debug@@SMARTCOLS_2.25+0x4fc>
   12ad0:	ldr	x1, [sp, #40]
   12ad4:	lsr	x1, x1, #9
   12ad8:	str	x1, [x19]
   12adc:	ldr	x19, [sp, #16]
   12ae0:	ldp	x29, x30, [sp], #48
   12ae4:	ret
   12ae8:	mov	w0, #0xffffffff            	// #-1
   12aec:	b	12adc <scols_init_debug@@SMARTCOLS_2.25+0x4f0>
   12af0:	stp	x29, x30, [sp, #-16]!
   12af4:	mov	x2, x1
   12af8:	mov	x1, #0x1268                	// #4712
   12afc:	mov	x29, sp
   12b00:	bl	8380 <ioctl@plt>
   12b04:	asr	w0, w0, #31
   12b08:	ldp	x29, x30, [sp], #16
   12b0c:	ret
   12b10:	stp	x29, x30, [sp, #-32]!
   12b14:	mov	x29, sp
   12b18:	add	x2, sp, #0x18
   12b1c:	str	x1, [sp, #24]
   12b20:	mov	x1, #0x127b                	// #4731
   12b24:	bl	8380 <ioctl@plt>
   12b28:	asr	w0, w0, #31
   12b2c:	ldp	x29, x30, [sp], #32
   12b30:	ret
   12b34:	stp	x29, x30, [sp, #-32]!
   12b38:	mov	x1, #0x127a                	// #4730
   12b3c:	mov	x29, sp
   12b40:	add	x2, sp, #0x1c
   12b44:	bl	8380 <ioctl@plt>
   12b48:	tbnz	w0, #31, 12b60 <scols_init_debug@@SMARTCOLS_2.25+0x574>
   12b4c:	ldr	w0, [sp, #28]
   12b50:	cmp	w0, #0x0
   12b54:	cset	w0, ne  // ne = any
   12b58:	ldp	x29, x30, [sp], #32
   12b5c:	ret
   12b60:	mov	w0, #0x0                   	// #0
   12b64:	b	12b58 <scols_init_debug@@SMARTCOLS_2.25+0x56c>
   12b68:	stp	x29, x30, [sp, #-176]!
   12b6c:	mov	x29, sp
   12b70:	stp	x19, x20, [sp, #16]
   12b74:	mov	x20, x0
   12b78:	ldr	w0, [x0, #16]
   12b7c:	str	x21, [sp, #32]
   12b80:	mov	x21, x1
   12b84:	and	w0, w0, #0xf000
   12b88:	mov	w1, w2
   12b8c:	cmp	w0, #0x6, lsl #12
   12b90:	b.ne	12b98 <scols_init_debug@@SMARTCOLS_2.25+0x5ac>  // b.any
   12b94:	orr	w1, w2, #0x80
   12b98:	mov	x0, x21
   12b9c:	bl	7920 <open@plt>
   12ba0:	mov	w19, w0
   12ba4:	tbnz	w0, #31, 12bcc <scols_init_debug@@SMARTCOLS_2.25+0x5e0>
   12ba8:	add	x1, sp, #0x30
   12bac:	bl	24160 <scols_init_debug@@SMARTCOLS_2.25+0x11b74>
   12bb0:	tbz	w0, #31, 12be0 <scols_init_debug@@SMARTCOLS_2.25+0x5f4>
   12bb4:	mov	w0, w19
   12bb8:	bl	7b70 <close@plt>
   12bbc:	bl	8210 <__errno_location@plt>
   12bc0:	mov	w19, #0xffffffff            	// #-1
   12bc4:	mov	w1, #0x4d                  	// #77
   12bc8:	str	w1, [x0]
   12bcc:	mov	w0, w19
   12bd0:	ldp	x19, x20, [sp, #16]
   12bd4:	ldr	x21, [sp, #32]
   12bd8:	ldp	x29, x30, [sp], #176
   12bdc:	ret
   12be0:	ldr	x0, [x20]
   12be4:	ldr	x1, [sp, #48]
   12be8:	cmp	x1, x0
   12bec:	b.ne	12bb4 <scols_init_debug@@SMARTCOLS_2.25+0x5c8>  // b.any
   12bf0:	ldr	x0, [x20, #8]
   12bf4:	ldr	x1, [sp, #56]
   12bf8:	cmp	x1, x0
   12bfc:	b.ne	12bb4 <scols_init_debug@@SMARTCOLS_2.25+0x5c8>  // b.any
   12c00:	ldr	w0, [x20, #16]
   12c04:	and	w0, w0, #0xf000
   12c08:	cmp	w0, #0x6, lsl #12
   12c0c:	b.ne	12bcc <scols_init_debug@@SMARTCOLS_2.25+0x5e0>  // b.any
   12c10:	mov	w0, w19
   12c14:	bl	12b34 <scols_init_debug@@SMARTCOLS_2.25+0x548>
   12c18:	cbz	w0, 12bcc <scols_init_debug@@SMARTCOLS_2.25+0x5e0>
   12c1c:	mov	w2, #0x5                   	// #5
   12c20:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12c24:	mov	x0, #0x0                   	// #0
   12c28:	add	x1, x1, #0x189
   12c2c:	bl	8080 <dcgettext@plt>
   12c30:	mov	x1, x21
   12c34:	bl	7fa0 <warnx@plt>
   12c38:	b	12bcc <scols_init_debug@@SMARTCOLS_2.25+0x5e0>
   12c3c:	stp	x29, x30, [sp, #-16]!
   12c40:	mov	x2, #0x0                   	// #0
   12c44:	mov	x1, #0x5331                	// #21297
   12c48:	mov	x29, sp
   12c4c:	bl	8380 <ioctl@plt>
   12c50:	cmp	w0, #0x0
   12c54:	csel	w0, w0, wzr, ge  // ge = tcont
   12c58:	ldp	x29, x30, [sp], #16
   12c5c:	ret
   12c60:	stp	x29, x30, [sp, #-48]!
   12c64:	mov	x29, sp
   12c68:	stp	x19, x20, [sp, #16]
   12c6c:	mov	x20, x1
   12c70:	mov	x19, x2
   12c74:	mov	x1, #0x301                 	// #769
   12c78:	add	x2, sp, #0x20
   12c7c:	bl	8380 <ioctl@plt>
   12c80:	cbnz	w0, 12ca0 <scols_init_debug@@SMARTCOLS_2.25+0x6b4>
   12c84:	ldrb	w1, [sp, #32]
   12c88:	str	w1, [x20]
   12c8c:	ldrb	w1, [sp, #33]
   12c90:	str	w1, [x19]
   12c94:	ldp	x19, x20, [sp, #16]
   12c98:	ldp	x29, x30, [sp], #48
   12c9c:	ret
   12ca0:	mov	w0, #0xffffffff            	// #-1
   12ca4:	b	12c94 <scols_init_debug@@SMARTCOLS_2.25+0x6a8>
   12ca8:	mov	w1, w0
   12cac:	cmp	w0, #0x11
   12cb0:	b.gt	12ce4 <scols_init_debug@@SMARTCOLS_2.25+0x6f8>
   12cb4:	tbnz	w0, #31, 12d88 <scols_init_debug@@SMARTCOLS_2.25+0x79c>
   12cb8:	cmp	w0, #0x11
   12cbc:	b.hi	12d88 <scols_init_debug@@SMARTCOLS_2.25+0x79c>  // b.pmore
   12cc0:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12cc4:	add	x0, x0, #0x200
   12cc8:	ldrb	w0, [x0, w1, uxtw]
   12ccc:	adr	x1, 12cd8 <scols_init_debug@@SMARTCOLS_2.25+0x6ec>
   12cd0:	add	x0, x1, w0, sxtb #2
   12cd4:	br	x0
   12cd8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12cdc:	add	x0, x0, #0x1f2
   12ce0:	ret
   12ce4:	cmp	w1, #0x7f
   12ce8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12cec:	add	x0, x0, #0x1f7
   12cf0:	csel	x0, x0, xzr, eq  // eq = none
   12cf4:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12cf8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12cfc:	add	x0, x0, #0x1a3
   12d00:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d04:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d08:	add	x0, x0, #0x1ab
   12d0c:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d10:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d14:	add	x0, x0, #0x1b5
   12d18:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d1c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d20:	add	x0, x0, #0x1ba
   12d24:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d28:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d2c:	add	x0, x0, #0x1be
   12d30:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d34:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d38:	add	x0, x0, #0x1c6
   12d3c:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d40:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d44:	add	x0, x0, #0x1ce
   12d48:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d4c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d50:	add	x0, x0, #0x1d6
   12d54:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d58:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d5c:	add	x0, x0, #0x1db
   12d60:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d64:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d68:	add	x0, x0, #0x1e0
   12d6c:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d70:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d74:	add	x0, x0, #0x1ea
   12d78:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d7c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d80:	add	x0, x0, #0x1ee
   12d84:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d88:	mov	x0, #0x0                   	// #0
   12d8c:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d90:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12d94:	add	x0, x0, #0x1c9
   12d98:	b	12ce0 <scols_init_debug@@SMARTCOLS_2.25+0x6f4>
   12d9c:	stp	x29, x30, [sp, #-176]!
   12da0:	mov	x29, sp
   12da4:	stp	x19, x20, [sp, #16]
   12da8:	mov	x20, x1
   12dac:	mov	w1, #0x2f                  	// #47
   12db0:	str	x21, [sp, #32]
   12db4:	mov	x21, x0
   12db8:	bl	7ba0 <strrchr@plt>
   12dbc:	str	xzr, [x20]
   12dc0:	cbnz	x0, 12dd8 <scols_init_debug@@SMARTCOLS_2.25+0x7ec>
   12dc4:	mov	w0, #0x0                   	// #0
   12dc8:	ldp	x19, x20, [sp, #16]
   12dcc:	ldr	x21, [sp, #32]
   12dd0:	ldp	x29, x30, [sp], #176
   12dd4:	ret
   12dd8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12ddc:	mov	x19, x0
   12de0:	add	x1, x1, #0x212
   12de4:	mov	x2, #0x4                   	// #4
   12de8:	bl	7990 <strncmp@plt>
   12dec:	cbnz	w0, 12dc4 <scols_init_debug@@SMARTCOLS_2.25+0x7d8>
   12df0:	bl	7d10 <__ctype_b_loc@plt>
   12df4:	ldrsb	x1, [x19, #4]
   12df8:	ldr	x0, [x0]
   12dfc:	ldrh	w0, [x0, x1, lsl #1]
   12e00:	tbz	w0, #11, 12dc4 <scols_init_debug@@SMARTCOLS_2.25+0x7d8>
   12e04:	add	x1, sp, #0x30
   12e08:	mov	x0, x21
   12e0c:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   12e10:	cbnz	w0, 12dc4 <scols_init_debug@@SMARTCOLS_2.25+0x7d8>
   12e14:	ldr	w0, [sp, #64]
   12e18:	and	w0, w0, #0xf000
   12e1c:	cmp	w0, #0x6, lsl #12
   12e20:	b.ne	12dc4 <scols_init_debug@@SMARTCOLS_2.25+0x7d8>  // b.any
   12e24:	add	x19, x19, #0x1
   12e28:	mov	w0, #0x1                   	// #1
   12e2c:	str	x19, [x20]
   12e30:	b	12dc8 <scols_init_debug@@SMARTCOLS_2.25+0x7dc>
   12e34:	stp	x29, x30, [sp, #-96]!
   12e38:	mov	x29, sp
   12e3c:	stp	x23, x24, [sp, #48]
   12e40:	mov	x24, #0xb280                	// #45696
   12e44:	movk	x24, #0xee6, lsl #16
   12e48:	str	x25, [sp, #64]
   12e4c:	add	x25, sp, #0x50
   12e50:	stp	x19, x20, [sp, #16]
   12e54:	mov	x19, #0x0                   	// #0
   12e58:	mov	w23, w0
   12e5c:	stp	x21, x22, [sp, #32]
   12e60:	mov	w22, #0x0                   	// #0
   12e64:	mov	x21, x1
   12e68:	mov	x20, x2
   12e6c:	mov	x0, x21
   12e70:	mov	w1, #0x0                   	// #0
   12e74:	bl	79f0 <memset@plt>
   12e78:	cbz	x20, 12ed4 <scols_init_debug@@SMARTCOLS_2.25+0x8e8>
   12e7c:	mov	x2, x20
   12e80:	mov	x1, x21
   12e84:	mov	w0, w23
   12e88:	bl	7fb0 <read@plt>
   12e8c:	cmp	x0, #0x0
   12e90:	b.gt	12ef0 <scols_init_debug@@SMARTCOLS_2.25+0x904>
   12e94:	b.eq	12ecc <scols_init_debug@@SMARTCOLS_2.25+0x8e0>  // b.none
   12e98:	bl	8210 <__errno_location@plt>
   12e9c:	ldr	w0, [x0]
   12ea0:	cmp	w0, #0xb
   12ea4:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   12ea8:	b.ne	12ecc <scols_init_debug@@SMARTCOLS_2.25+0x8e0>  // b.any
   12eac:	cmp	w22, #0x4
   12eb0:	b.gt	12ecc <scols_init_debug@@SMARTCOLS_2.25+0x8e0>
   12eb4:	add	w22, w22, #0x1
   12eb8:	mov	x0, x25
   12ebc:	mov	x1, #0x0                   	// #0
   12ec0:	stp	xzr, x24, [sp, #80]
   12ec4:	bl	7e00 <nanosleep@plt>
   12ec8:	b	12e78 <scols_init_debug@@SMARTCOLS_2.25+0x88c>
   12ecc:	cmp	x19, #0x0
   12ed0:	csinv	x19, x19, xzr, ne  // ne = any
   12ed4:	mov	x0, x19
   12ed8:	ldp	x19, x20, [sp, #16]
   12edc:	ldp	x21, x22, [sp, #32]
   12ee0:	ldp	x23, x24, [sp, #48]
   12ee4:	ldr	x25, [sp, #64]
   12ee8:	ldp	x29, x30, [sp], #96
   12eec:	ret
   12ef0:	sub	x20, x20, x0
   12ef4:	add	x21, x21, x0
   12ef8:	add	x19, x19, x0
   12efc:	mov	w22, #0x0                   	// #0
   12f00:	b	12e78 <scols_init_debug@@SMARTCOLS_2.25+0x88c>
   12f04:	stp	x29, x30, [sp, #-80]!
   12f08:	mov	x29, sp
   12f0c:	stp	x19, x20, [sp, #16]
   12f10:	mov	x20, x1
   12f14:	mov	x19, x2
   12f18:	stp	x21, x22, [sp, #32]
   12f1c:	mov	w22, w0
   12f20:	stp	x23, x24, [sp, #48]
   12f24:	mov	x23, #0xb280                	// #45696
   12f28:	add	x24, sp, #0x40
   12f2c:	movk	x23, #0xee6, lsl #16
   12f30:	cbnz	x19, 12f4c <scols_init_debug@@SMARTCOLS_2.25+0x960>
   12f34:	mov	w0, #0x0                   	// #0
   12f38:	ldp	x19, x20, [sp, #16]
   12f3c:	ldp	x21, x22, [sp, #32]
   12f40:	ldp	x23, x24, [sp, #48]
   12f44:	ldp	x29, x30, [sp], #80
   12f48:	ret
   12f4c:	bl	8210 <__errno_location@plt>
   12f50:	mov	x21, x0
   12f54:	mov	x2, x19
   12f58:	mov	x1, x20
   12f5c:	mov	w0, w22
   12f60:	str	wzr, [x21]
   12f64:	bl	7be0 <write@plt>
   12f68:	cmp	x0, #0x0
   12f6c:	ldr	w2, [x21]
   12f70:	b.le	12f9c <scols_init_debug@@SMARTCOLS_2.25+0x9b0>
   12f74:	subs	x19, x19, x0
   12f78:	add	x1, x20, x0
   12f7c:	csel	x20, x1, x20, ne  // ne = any
   12f80:	cmp	w2, #0xb
   12f84:	b.ne	12f30 <scols_init_debug@@SMARTCOLS_2.25+0x944>  // b.any
   12f88:	mov	x0, x24
   12f8c:	mov	x1, #0x0                   	// #0
   12f90:	stp	xzr, x23, [sp, #64]
   12f94:	bl	7e00 <nanosleep@plt>
   12f98:	b	12f30 <scols_init_debug@@SMARTCOLS_2.25+0x944>
   12f9c:	cmp	w2, #0x4
   12fa0:	ccmp	w2, #0xb, #0x4, ne  // ne = any
   12fa4:	b.eq	12f80 <scols_init_debug@@SMARTCOLS_2.25+0x994>  // b.none
   12fa8:	mov	w0, #0xffffffff            	// #-1
   12fac:	b	12f38 <scols_init_debug@@SMARTCOLS_2.25+0x94c>
   12fb0:	sub	sp, sp, #0x230
   12fb4:	stp	x29, x30, [sp]
   12fb8:	mov	x29, sp
   12fbc:	stp	x19, x20, [sp, #16]
   12fc0:	stp	x21, x22, [sp, #32]
   12fc4:	cbnz	x1, 12fe4 <scols_init_debug@@SMARTCOLS_2.25+0x9f8>
   12fc8:	mov	x19, #0x0                   	// #0
   12fcc:	mov	x0, x19
   12fd0:	ldp	x29, x30, [sp]
   12fd4:	ldp	x19, x20, [sp, #16]
   12fd8:	ldp	x21, x22, [sp, #32]
   12fdc:	add	sp, sp, #0x230
   12fe0:	ret
   12fe4:	mov	x19, x0
   12fe8:	ldrsb	w0, [x1]
   12fec:	mov	x4, x1
   12ff0:	cbz	w0, 12fc8 <scols_init_debug@@SMARTCOLS_2.25+0x9dc>
   12ff4:	cbnz	x19, 13000 <scols_init_debug@@SMARTCOLS_2.25+0xa14>
   12ff8:	adrp	x19, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   12ffc:	add	x19, x19, #0xb01
   13000:	mov	x3, x19
   13004:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13008:	add	x2, x2, #0x217
   1300c:	add	x21, sp, #0x130
   13010:	mov	x1, #0x100                 	// #256
   13014:	mov	x0, x21
   13018:	bl	7790 <snprintf@plt>
   1301c:	mov	x0, x21
   13020:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   13024:	add	x1, x1, #0x6ff
   13028:	bl	7870 <fopen@plt>
   1302c:	mov	x20, x0
   13030:	cbz	x0, 12fc8 <scols_init_debug@@SMARTCOLS_2.25+0x9dc>
   13034:	add	x22, sp, #0x38
   13038:	mov	x2, x0
   1303c:	mov	w1, #0xf4                  	// #244
   13040:	mov	x0, x22
   13044:	bl	8350 <fgets@plt>
   13048:	cbnz	x0, 1305c <scols_init_debug@@SMARTCOLS_2.25+0xa70>
   1304c:	mov	x19, #0x0                   	// #0
   13050:	mov	x0, x20
   13054:	bl	7820 <fclose@plt>
   13058:	b	12fcc <scols_init_debug@@SMARTCOLS_2.25+0x9e0>
   1305c:	mov	x0, x22
   13060:	bl	74b0 <strlen@plt>
   13064:	cmp	x0, #0x1
   13068:	b.ls	1304c <scols_init_debug@@SMARTCOLS_2.25+0xa60>  // b.plast
   1306c:	add	x1, sp, #0x37
   13070:	mov	x3, x22
   13074:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13078:	add	x2, x2, #0x22f
   1307c:	strb	wzr, [x1, x0]
   13080:	mov	x0, x21
   13084:	mov	x1, #0x100                 	// #256
   13088:	bl	7790 <snprintf@plt>
   1308c:	ldrsb	w0, [x19]
   13090:	cbz	w0, 130a4 <scols_init_debug@@SMARTCOLS_2.25+0xab8>
   13094:	mov	x0, x21
   13098:	bl	7b30 <strdup@plt>
   1309c:	mov	x19, x0
   130a0:	b	13050 <scols_init_debug@@SMARTCOLS_2.25+0xa64>
   130a4:	mov	x0, x21
   130a8:	mov	w1, #0x0                   	// #0
   130ac:	bl	7c40 <access@plt>
   130b0:	cbz	w0, 13094 <scols_init_debug@@SMARTCOLS_2.25+0xaa8>
   130b4:	b	1304c <scols_init_debug@@SMARTCOLS_2.25+0xa60>
   130b8:	mov	x1, x0
   130bc:	mov	x0, #0x0                   	// #0
   130c0:	b	12fb0 <scols_init_debug@@SMARTCOLS_2.25+0x9c4>
   130c4:	mov	x12, #0x1040                	// #4160
   130c8:	sub	sp, sp, x12
   130cc:	stp	x29, x30, [sp]
   130d0:	mov	x29, sp
   130d4:	stp	x19, x20, [sp, #16]
   130d8:	stp	x21, x22, [sp, #32]
   130dc:	str	x23, [sp, #48]
   130e0:	cbz	x0, 1312c <scols_init_debug@@SMARTCOLS_2.25+0xb40>
   130e4:	mov	x20, x0
   130e8:	ldrsb	w0, [x0]
   130ec:	cmp	w0, #0x2f
   130f0:	b.eq	1312c <scols_init_debug@@SMARTCOLS_2.25+0xb40>  // b.none
   130f4:	add	x22, sp, #0x40
   130f8:	mov	x1, #0x1000                	// #4096
   130fc:	mov	x0, x22
   13100:	bl	7440 <getcwd@plt>
   13104:	mov	x19, x0
   13108:	cbnz	x0, 13140 <scols_init_debug@@SMARTCOLS_2.25+0xb54>
   1310c:	mov	x0, x19
   13110:	mov	x12, #0x1040                	// #4160
   13114:	ldp	x29, x30, [sp]
   13118:	ldp	x19, x20, [sp, #16]
   1311c:	ldp	x21, x22, [sp, #32]
   13120:	ldr	x23, [sp, #48]
   13124:	add	sp, sp, x12
   13128:	ret
   1312c:	bl	8210 <__errno_location@plt>
   13130:	mov	x19, #0x0                   	// #0
   13134:	mov	w1, #0x16                  	// #22
   13138:	str	w1, [x0]
   1313c:	b	1310c <scols_init_debug@@SMARTCOLS_2.25+0xb20>
   13140:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13144:	mov	x0, x20
   13148:	add	x1, x1, #0x23e
   1314c:	mov	x2, #0x2                   	// #2
   13150:	bl	7990 <strncmp@plt>
   13154:	cbnz	w0, 131bc <scols_init_debug@@SMARTCOLS_2.25+0xbd0>
   13158:	add	x20, x20, #0x2
   1315c:	ldrsb	w0, [x20]
   13160:	cbz	w0, 131d0 <scols_init_debug@@SMARTCOLS_2.25+0xbe4>
   13164:	mov	x0, x22
   13168:	bl	74b0 <strlen@plt>
   1316c:	mov	x21, x0
   13170:	mov	x0, x20
   13174:	bl	74b0 <strlen@plt>
   13178:	mov	x23, x0
   1317c:	add	x0, x21, x0
   13180:	add	x0, x0, #0x2
   13184:	bl	78b0 <malloc@plt>
   13188:	mov	x19, x0
   1318c:	cbz	x0, 1310c <scols_init_debug@@SMARTCOLS_2.25+0xb20>
   13190:	mov	x2, x21
   13194:	mov	x1, x22
   13198:	bl	73f0 <memcpy@plt>
   1319c:	mov	w1, #0x2f                  	// #47
   131a0:	strb	w1, [x19, x21]
   131a4:	add	x0, x19, x21
   131a8:	add	x2, x23, #0x1
   131ac:	mov	x1, x20
   131b0:	add	x0, x0, #0x1
   131b4:	bl	73f0 <memcpy@plt>
   131b8:	b	1310c <scols_init_debug@@SMARTCOLS_2.25+0xb20>
   131bc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   131c0:	mov	x0, x20
   131c4:	add	x1, x1, #0xad3
   131c8:	bl	7ce0 <strcmp@plt>
   131cc:	cbnz	w0, 1315c <scols_init_debug@@SMARTCOLS_2.25+0xb70>
   131d0:	mov	x0, x22
   131d4:	bl	7b30 <strdup@plt>
   131d8:	mov	x19, x0
   131dc:	b	1310c <scols_init_debug@@SMARTCOLS_2.25+0xb20>
   131e0:	stp	x29, x30, [sp, #-48]!
   131e4:	mov	x29, sp
   131e8:	stp	x19, x20, [sp, #16]
   131ec:	cbz	x0, 13254 <scols_init_debug@@SMARTCOLS_2.25+0xc68>
   131f0:	ldrsb	w1, [x0]
   131f4:	mov	x20, x0
   131f8:	cbz	w1, 13254 <scols_init_debug@@SMARTCOLS_2.25+0xc68>
   131fc:	mov	x1, #0x0                   	// #0
   13200:	bl	80a0 <realpath@plt>
   13204:	mov	x19, x0
   13208:	cbnz	x0, 1321c <scols_init_debug@@SMARTCOLS_2.25+0xc30>
   1320c:	mov	x0, x20
   13210:	ldp	x19, x20, [sp, #16]
   13214:	ldp	x29, x30, [sp], #48
   13218:	b	7b30 <strdup@plt>
   1321c:	add	x1, sp, #0x28
   13220:	bl	12d9c <scols_init_debug@@SMARTCOLS_2.25+0x7b0>
   13224:	cbz	w0, 13244 <scols_init_debug@@SMARTCOLS_2.25+0xc58>
   13228:	ldr	x0, [sp, #40]
   1322c:	bl	130b8 <scols_init_debug@@SMARTCOLS_2.25+0xacc>
   13230:	mov	x20, x0
   13234:	cbz	x0, 13244 <scols_init_debug@@SMARTCOLS_2.25+0xc58>
   13238:	mov	x0, x19
   1323c:	mov	x19, x20
   13240:	bl	7d80 <free@plt>
   13244:	mov	x0, x19
   13248:	ldp	x19, x20, [sp, #16]
   1324c:	ldp	x29, x30, [sp], #48
   13250:	ret
   13254:	mov	x19, #0x0                   	// #0
   13258:	b	13244 <scols_init_debug@@SMARTCOLS_2.25+0xc58>
   1325c:	stp	x29, x30, [sp, #-80]!
   13260:	mov	x29, sp
   13264:	stp	x19, x20, [sp, #16]
   13268:	stp	x21, x22, [sp, #32]
   1326c:	stp	x23, x24, [sp, #48]
   13270:	cbnz	x0, 13290 <scols_init_debug@@SMARTCOLS_2.25+0xca4>
   13274:	mov	x19, #0x0                   	// #0
   13278:	mov	x0, x19
   1327c:	ldp	x19, x20, [sp, #16]
   13280:	ldp	x21, x22, [sp, #32]
   13284:	ldp	x23, x24, [sp, #48]
   13288:	ldp	x29, x30, [sp], #80
   1328c:	ret
   13290:	mov	x19, x0
   13294:	ldrsb	w0, [x0]
   13298:	cbz	w0, 13274 <scols_init_debug@@SMARTCOLS_2.25+0xc88>
   1329c:	add	x0, sp, #0x40
   132a0:	bl	76a0 <pipe@plt>
   132a4:	mov	w20, w0
   132a8:	cbnz	w0, 13274 <scols_init_debug@@SMARTCOLS_2.25+0xc88>
   132ac:	bl	7740 <fork@plt>
   132b0:	mov	w21, w0
   132b4:	cmn	w0, #0x1
   132b8:	b.eq	1331c <scols_init_debug@@SMARTCOLS_2.25+0xd30>  // b.none
   132bc:	add	x22, sp, #0x48
   132c0:	mov	w23, #0xffffffff            	// #-1
   132c4:	cbz	w0, 13330 <scols_init_debug@@SMARTCOLS_2.25+0xd44>
   132c8:	ldr	w0, [sp, #68]
   132cc:	bl	7b70 <close@plt>
   132d0:	str	w23, [sp, #68]
   132d4:	ldr	w0, [sp, #64]
   132d8:	mov	x1, x22
   132dc:	mov	x2, #0x8                   	// #8
   132e0:	bl	12e34 <scols_init_debug@@SMARTCOLS_2.25+0x848>
   132e4:	mov	x19, x0
   132e8:	bl	8210 <__errno_location@plt>
   132ec:	mov	x22, x0
   132f0:	cmp	x19, #0x8
   132f4:	b.ne	13314 <scols_init_debug@@SMARTCOLS_2.25+0xd28>  // b.any
   132f8:	ldr	x23, [sp, #72]
   132fc:	tbz	x23, #63, 133fc <scols_init_debug@@SMARTCOLS_2.25+0xe10>
   13300:	neg	w20, w23
   13304:	mov	x19, #0x0                   	// #0
   13308:	cbz	w20, 13438 <scols_init_debug@@SMARTCOLS_2.25+0xe4c>
   1330c:	mov	x0, x19
   13310:	bl	7d80 <free@plt>
   13314:	mov	x19, #0x0                   	// #0
   13318:	b	13438 <scols_init_debug@@SMARTCOLS_2.25+0xe4c>
   1331c:	ldr	w0, [sp, #64]
   13320:	bl	7b70 <close@plt>
   13324:	ldr	w0, [sp, #68]
   13328:	bl	7b70 <close@plt>
   1332c:	b	13274 <scols_init_debug@@SMARTCOLS_2.25+0xc88>
   13330:	ldr	w0, [sp, #64]
   13334:	bl	7b70 <close@plt>
   13338:	str	w23, [sp, #64]
   1333c:	bl	8210 <__errno_location@plt>
   13340:	str	wzr, [x0]
   13344:	mov	x20, x0
   13348:	bl	7db0 <getgid@plt>
   1334c:	bl	7c30 <setgid@plt>
   13350:	tbnz	w0, #31, 133ac <scols_init_debug@@SMARTCOLS_2.25+0xdc0>
   13354:	bl	7690 <getuid@plt>
   13358:	bl	7460 <setuid@plt>
   1335c:	tbnz	w0, #31, 133ac <scols_init_debug@@SMARTCOLS_2.25+0xdc0>
   13360:	mov	x0, x19
   13364:	mov	x1, #0x0                   	// #0
   13368:	str	xzr, [sp, #72]
   1336c:	bl	80a0 <realpath@plt>
   13370:	mov	x19, x0
   13374:	cbz	x0, 133ac <scols_init_debug@@SMARTCOLS_2.25+0xdc0>
   13378:	mov	x1, x22
   1337c:	bl	12d9c <scols_init_debug@@SMARTCOLS_2.25+0x7b0>
   13380:	cbz	w0, 133a0 <scols_init_debug@@SMARTCOLS_2.25+0xdb4>
   13384:	ldr	x0, [sp, #72]
   13388:	bl	130b8 <scols_init_debug@@SMARTCOLS_2.25+0xacc>
   1338c:	mov	x20, x0
   13390:	cbz	x0, 133a0 <scols_init_debug@@SMARTCOLS_2.25+0xdb4>
   13394:	mov	x0, x19
   13398:	mov	x19, x20
   1339c:	bl	7d80 <free@plt>
   133a0:	mov	x0, x19
   133a4:	bl	74b0 <strlen@plt>
   133a8:	b	133c0 <scols_init_debug@@SMARTCOLS_2.25+0xdd4>
   133ac:	ldr	w0, [x20]
   133b0:	cbz	w0, 133f0 <scols_init_debug@@SMARTCOLS_2.25+0xe04>
   133b4:	neg	w0, w0
   133b8:	mov	x19, #0x0                   	// #0
   133bc:	sxtw	x0, w0
   133c0:	str	x0, [sp, #72]
   133c4:	mov	x1, x22
   133c8:	ldr	w0, [sp, #68]
   133cc:	mov	x2, #0x8                   	// #8
   133d0:	bl	12f04 <scols_init_debug@@SMARTCOLS_2.25+0x918>
   133d4:	cbz	x19, 133e8 <scols_init_debug@@SMARTCOLS_2.25+0xdfc>
   133d8:	ldr	w0, [sp, #68]
   133dc:	mov	x1, x19
   133e0:	ldr	x2, [sp, #72]
   133e4:	bl	12f04 <scols_init_debug@@SMARTCOLS_2.25+0x918>
   133e8:	mov	w0, #0x0                   	// #0
   133ec:	bl	7500 <exit@plt>
   133f0:	mov	x19, #0x0                   	// #0
   133f4:	mov	x0, #0xffffffffffffffea    	// #-22
   133f8:	b	133c0 <scols_init_debug@@SMARTCOLS_2.25+0xdd4>
   133fc:	ldr	w24, [sp, #64]
   13400:	add	x0, x23, #0x1
   13404:	bl	78b0 <malloc@plt>
   13408:	mov	x19, x0
   1340c:	cbz	x0, 13458 <scols_init_debug@@SMARTCOLS_2.25+0xe6c>
   13410:	mov	x1, x0
   13414:	mov	x2, x23
   13418:	mov	w0, w24
   1341c:	bl	12e34 <scols_init_debug@@SMARTCOLS_2.25+0x848>
   13420:	ldr	x1, [sp, #72]
   13424:	cmp	x0, x1
   13428:	b.eq	13434 <scols_init_debug@@SMARTCOLS_2.25+0xe48>  // b.none
   1342c:	ldr	w20, [x22]
   13430:	b	13308 <scols_init_debug@@SMARTCOLS_2.25+0xd1c>
   13434:	strb	wzr, [x19, x0]
   13438:	ldr	w0, [sp, #64]
   1343c:	bl	7b70 <close@plt>
   13440:	mov	w0, w21
   13444:	mov	w2, #0x0                   	// #0
   13448:	mov	x1, #0x0                   	// #0
   1344c:	bl	82e0 <waitpid@plt>
   13450:	str	w20, [x22]
   13454:	b	13278 <scols_init_debug@@SMARTCOLS_2.25+0xc8c>
   13458:	mov	w20, #0xc                   	// #12
   1345c:	b	1330c <scols_init_debug@@SMARTCOLS_2.25+0xd20>
   13460:	adrp	x5, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13464:	add	x5, x5, #0x244
   13468:	mov	x4, #0x0                   	// #0
   1346c:	cmp	x2, x4
   13470:	b.ne	13478 <scols_init_debug@@SMARTCOLS_2.25+0xe8c>  // b.any
   13474:	ret
   13478:	ldrb	w3, [x1, x4]
   1347c:	add	x4, x4, #0x1
   13480:	eor	w3, w3, w0
   13484:	and	x3, x3, #0xff
   13488:	ldr	w3, [x5, x3, lsl #2]
   1348c:	eor	w0, w3, w0, lsr #8
   13490:	b	1346c <scols_init_debug@@SMARTCOLS_2.25+0xe80>
   13494:	adrp	x7, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13498:	add	x4, x3, x4
   1349c:	add	x7, x7, #0x244
   134a0:	mov	x6, #0x0                   	// #0
   134a4:	cmp	x6, x2
   134a8:	b.ne	134b0 <scols_init_debug@@SMARTCOLS_2.25+0xec4>  // b.any
   134ac:	ret
   134b0:	ldrb	w5, [x1, x6]
   134b4:	cmp	x6, x3
   134b8:	b.cc	134c4 <scols_init_debug@@SMARTCOLS_2.25+0xed8>  // b.lo, b.ul, b.last
   134bc:	cmp	x4, x6
   134c0:	csel	w5, w5, wzr, ls  // ls = plast
   134c4:	eor	w5, w5, w0
   134c8:	add	x6, x6, #0x1
   134cc:	and	x5, x5, #0xff
   134d0:	ldr	w5, [x7, x5, lsl #2]
   134d4:	eor	w0, w5, w0, lsr #8
   134d8:	b	134a4 <scols_init_debug@@SMARTCOLS_2.25+0xeb8>
   134dc:	adrp	x5, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   134e0:	add	x5, x5, #0x644
   134e4:	mov	x4, #0x0                   	// #0
   134e8:	cmp	x2, x4
   134ec:	b.ne	134f4 <scols_init_debug@@SMARTCOLS_2.25+0xf08>  // b.any
   134f0:	ret
   134f4:	ldrb	w3, [x1, x4]
   134f8:	add	x4, x4, #0x1
   134fc:	eor	w3, w3, w0
   13500:	and	x3, x3, #0xff
   13504:	ldr	w3, [x5, x3, lsl #2]
   13508:	eor	w0, w3, w0, lsr #8
   1350c:	b	134e8 <scols_init_debug@@SMARTCOLS_2.25+0xefc>
   13510:	stp	x29, x30, [sp, #-64]!
   13514:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   13518:	mov	x29, sp
   1351c:	ldr	x0, [x0, #4048]
   13520:	stp	x19, x20, [sp, #16]
   13524:	stp	x21, x22, [sp, #32]
   13528:	ldr	x19, [x0]
   1352c:	stp	x23, x24, [sp, #48]
   13530:	adrp	x24, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   13534:	mov	x20, x19
   13538:	ldr	x23, [x20]
   1353c:	cbnz	x23, 135a8 <scols_init_debug@@SMARTCOLS_2.25+0xfbc>
   13540:	adrp	x21, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   13544:	add	x21, x21, #0x6b8
   13548:	ldr	x20, [x19]
   1354c:	cbnz	x20, 13604 <scols_init_debug@@SMARTCOLS_2.25+0x1018>
   13550:	ldp	x19, x20, [sp, #16]
   13554:	ldp	x21, x22, [sp, #32]
   13558:	ldp	x23, x24, [sp, #48]
   1355c:	ldp	x29, x30, [sp], #64
   13560:	ret
   13564:	add	x22, x22, #0x8
   13568:	ldr	x21, [x22]
   1356c:	cbz	x21, 135a0 <scols_init_debug@@SMARTCOLS_2.25+0xfb4>
   13570:	mov	x0, x21
   13574:	bl	74b0 <strlen@plt>
   13578:	mov	x1, x21
   1357c:	mov	x2, x0
   13580:	mov	x0, x23
   13584:	bl	7990 <strncmp@plt>
   13588:	cbnz	w0, 13564 <scols_init_debug@@SMARTCOLS_2.25+0xf78>
   1358c:	mov	x0, x20
   13590:	ldr	x1, [x0, #8]
   13594:	str	x1, [x0], #8
   13598:	cbnz	x1, 13590 <scols_init_debug@@SMARTCOLS_2.25+0xfa4>
   1359c:	sub	x20, x20, #0x8
   135a0:	add	x20, x20, #0x8
   135a4:	b	13538 <scols_init_debug@@SMARTCOLS_2.25+0xf4c>
   135a8:	add	x22, x24, #0x6b8
   135ac:	b	13568 <scols_init_debug@@SMARTCOLS_2.25+0xf7c>
   135b0:	add	x23, x23, #0x8
   135b4:	ldr	x22, [x23]
   135b8:	cbz	x22, 135fc <scols_init_debug@@SMARTCOLS_2.25+0x1010>
   135bc:	mov	x0, x22
   135c0:	bl	74b0 <strlen@plt>
   135c4:	mov	x1, x22
   135c8:	mov	x2, x0
   135cc:	mov	x0, x20
   135d0:	bl	7990 <strncmp@plt>
   135d4:	cbnz	w0, 135b0 <scols_init_debug@@SMARTCOLS_2.25+0xfc4>
   135d8:	mov	x0, x20
   135dc:	mov	w1, #0x2f                  	// #47
   135e0:	bl	7e90 <strchr@plt>
   135e4:	cbz	x0, 135b0 <scols_init_debug@@SMARTCOLS_2.25+0xfc4>
   135e8:	mov	x0, x19
   135ec:	ldr	x1, [x0, #8]
   135f0:	str	x1, [x0], #8
   135f4:	cbnz	x1, 135ec <scols_init_debug@@SMARTCOLS_2.25+0x1000>
   135f8:	sub	x19, x19, #0x8
   135fc:	add	x19, x19, #0x8
   13600:	b	13548 <scols_init_debug@@SMARTCOLS_2.25+0xf5c>
   13604:	add	x23, x21, #0x68
   13608:	b	135b4 <scols_init_debug@@SMARTCOLS_2.25+0xfc8>
   1360c:	stp	x29, x30, [sp, #-32]!
   13610:	mov	x29, sp
   13614:	stp	x19, x20, [sp, #16]
   13618:	mov	x19, x0
   1361c:	bl	7690 <getuid@plt>
   13620:	cbnz	w0, 1366c <scols_init_debug@@SMARTCOLS_2.25+0x1080>
   13624:	bl	7600 <geteuid@plt>
   13628:	cbnz	w0, 1366c <scols_init_debug@@SMARTCOLS_2.25+0x1080>
   1362c:	bl	7db0 <getgid@plt>
   13630:	mov	w20, w0
   13634:	bl	75c0 <getegid@plt>
   13638:	cmp	w20, w0
   1363c:	b.ne	1366c <scols_init_debug@@SMARTCOLS_2.25+0x1080>  // b.any
   13640:	mov	w4, #0x0                   	// #0
   13644:	mov	w3, #0x0                   	// #0
   13648:	mov	w2, #0x0                   	// #0
   1364c:	mov	w1, #0x0                   	// #0
   13650:	mov	w0, #0x3                   	// #3
   13654:	bl	8270 <prctl@plt>
   13658:	cbz	w0, 1366c <scols_init_debug@@SMARTCOLS_2.25+0x1080>
   1365c:	mov	x0, x19
   13660:	ldp	x19, x20, [sp, #16]
   13664:	ldp	x29, x30, [sp], #32
   13668:	b	7610 <secure_getenv@plt>
   1366c:	mov	x0, #0x0                   	// #0
   13670:	ldp	x19, x20, [sp, #16]
   13674:	ldp	x29, x30, [sp], #32
   13678:	ret
   1367c:	sub	sp, sp, #0x450
   13680:	stp	x29, x30, [sp]
   13684:	mov	x29, sp
   13688:	stp	x19, x20, [sp, #16]
   1368c:	stp	x21, x22, [sp, #32]
   13690:	mov	x21, x0
   13694:	mov	x22, x1
   13698:	mov	x0, #0x1                   	// #1
   1369c:	mov	x1, #0x18                  	// #24
   136a0:	str	x23, [sp, #48]
   136a4:	mov	x23, x2
   136a8:	bl	7a70 <calloc@plt>
   136ac:	cbz	x0, 13780 <scols_init_debug@@SMARTCOLS_2.25+0x1194>
   136b0:	str	x23, [x0]
   136b4:	mov	x20, x0
   136b8:	cbz	x22, 13728 <scols_init_debug@@SMARTCOLS_2.25+0x113c>
   136bc:	add	x19, sp, #0x48
   136c0:	mov	x1, x22
   136c4:	mov	x0, x19
   136c8:	mov	x2, #0x100                 	// #256
   136cc:	bl	74f0 <mbstowcs@plt>
   136d0:	cbz	x0, 1371c <scols_init_debug@@SMARTCOLS_2.25+0x1130>
   136d4:	mov	x0, x19
   136d8:	mov	x1, #0x100                 	// #256
   136dc:	str	wzr, [sp, #1096]
   136e0:	bl	7950 <wcswidth@plt>
   136e4:	mov	w19, w0
   136e8:	cmp	w0, #0x0
   136ec:	b.le	1372c <scols_init_debug@@SMARTCOLS_2.25+0x1140>
   136f0:	mov	x0, x22
   136f4:	bl	7b30 <strdup@plt>
   136f8:	str	x0, [x20, #8]
   136fc:	cbnz	x0, 13744 <scols_init_debug@@SMARTCOLS_2.25+0x1158>
   13700:	mov	x0, x20
   13704:	ldp	x29, x30, [sp]
   13708:	ldp	x19, x20, [sp, #16]
   1370c:	ldp	x21, x22, [sp, #32]
   13710:	ldr	x23, [sp, #48]
   13714:	add	sp, sp, #0x450
   13718:	b	7d80 <free@plt>
   1371c:	mov	x0, x22
   13720:	bl	74b0 <strlen@plt>
   13724:	b	136e4 <scols_init_debug@@SMARTCOLS_2.25+0x10f8>
   13728:	mov	w19, #0x0                   	// #0
   1372c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13730:	mov	x2, x23
   13734:	add	x1, x1, #0xaa6
   13738:	add	x0, x20, #0x8
   1373c:	bl	7720 <asprintf@plt>
   13740:	tbnz	w0, #31, 13700 <scols_init_debug@@SMARTCOLS_2.25+0x1114>
   13744:	ldr	x0, [x21]
   13748:	cbz	x0, 137a8 <scols_init_debug@@SMARTCOLS_2.25+0x11bc>
   1374c:	ldr	x1, [x0, #16]
   13750:	cbnz	x1, 13798 <scols_init_debug@@SMARTCOLS_2.25+0x11ac>
   13754:	str	x20, [x0, #16]
   13758:	cmp	w19, #0x0
   1375c:	b.gt	13770 <scols_init_debug@@SMARTCOLS_2.25+0x1184>
   13760:	ldr	x0, [x20, #8]
   13764:	cbz	x0, 137a0 <scols_init_debug@@SMARTCOLS_2.25+0x11b4>
   13768:	bl	74b0 <strlen@plt>
   1376c:	mov	w19, w0
   13770:	ldr	w0, [x21, #8]
   13774:	cmp	w0, w19
   13778:	csel	w0, w0, w19, ge  // ge = tcont
   1377c:	str	w0, [x21, #8]
   13780:	ldp	x29, x30, [sp]
   13784:	ldp	x19, x20, [sp, #16]
   13788:	ldp	x21, x22, [sp, #32]
   1378c:	ldr	x23, [sp, #48]
   13790:	add	sp, sp, #0x450
   13794:	ret
   13798:	mov	x0, x1
   1379c:	b	13748 <scols_init_debug@@SMARTCOLS_2.25+0x115c>
   137a0:	mov	w19, #0x0                   	// #0
   137a4:	b	13770 <scols_init_debug@@SMARTCOLS_2.25+0x1184>
   137a8:	str	x20, [x21]
   137ac:	b	13758 <scols_init_debug@@SMARTCOLS_2.25+0x116c>
   137b0:	cbz	x0, 137bc <scols_init_debug@@SMARTCOLS_2.25+0x11d0>
   137b4:	ldr	x0, [x0]
   137b8:	cbnz	x0, 137c0 <scols_init_debug@@SMARTCOLS_2.25+0x11d4>
   137bc:	ret
   137c0:	ldr	x2, [x0]
   137c4:	cmp	x2, x1
   137c8:	b.eq	137bc <scols_init_debug@@SMARTCOLS_2.25+0x11d0>  // b.none
   137cc:	ldr	x0, [x0, #16]
   137d0:	b	137b8 <scols_init_debug@@SMARTCOLS_2.25+0x11cc>
   137d4:	mov	x1, #0x10                  	// #16
   137d8:	mov	x0, #0x1                   	// #1
   137dc:	b	7a70 <calloc@plt>
   137e0:	stp	x29, x30, [sp, #-48]!
   137e4:	mov	x29, sp
   137e8:	stp	x19, x20, [sp, #16]
   137ec:	mov	x20, x0
   137f0:	ldr	x19, [x0]
   137f4:	str	x21, [sp, #32]
   137f8:	cbnz	x19, 13810 <scols_init_debug@@SMARTCOLS_2.25+0x1224>
   137fc:	mov	x0, x20
   13800:	ldp	x19, x20, [sp, #16]
   13804:	ldr	x21, [sp, #32]
   13808:	ldp	x29, x30, [sp], #48
   1380c:	b	7d80 <free@plt>
   13810:	ldp	x0, x21, [x19, #8]
   13814:	bl	7d80 <free@plt>
   13818:	mov	x0, x19
   1381c:	mov	x19, x21
   13820:	bl	7d80 <free@plt>
   13824:	b	137f8 <scols_init_debug@@SMARTCOLS_2.25+0x120c>
   13828:	stp	x29, x30, [sp, #-32]!
   1382c:	mov	x29, sp
   13830:	stp	x19, x20, [sp, #16]
   13834:	mov	x20, x0
   13838:	mov	x19, x1
   1383c:	bl	137b0 <scols_init_debug@@SMARTCOLS_2.25+0x11c4>
   13840:	cbnz	x0, 1386c <scols_init_debug@@SMARTCOLS_2.25+0x1280>
   13844:	mov	w0, w19
   13848:	bl	7cf0 <getpwuid@plt>
   1384c:	mov	x1, x0
   13850:	cbz	x0, 13858 <scols_init_debug@@SMARTCOLS_2.25+0x126c>
   13854:	ldr	x1, [x0]
   13858:	mov	x2, x19
   1385c:	mov	x0, x20
   13860:	ldp	x19, x20, [sp, #16]
   13864:	ldp	x29, x30, [sp], #32
   13868:	b	1367c <scols_init_debug@@SMARTCOLS_2.25+0x1090>
   1386c:	ldp	x19, x20, [sp, #16]
   13870:	ldp	x29, x30, [sp], #32
   13874:	ret
   13878:	stp	x29, x30, [sp, #-32]!
   1387c:	mov	x29, sp
   13880:	stp	x19, x20, [sp, #16]
   13884:	mov	x20, x0
   13888:	mov	x19, x1
   1388c:	bl	137b0 <scols_init_debug@@SMARTCOLS_2.25+0x11c4>
   13890:	cbnz	x0, 138bc <scols_init_debug@@SMARTCOLS_2.25+0x12d0>
   13894:	mov	w0, w19
   13898:	bl	8290 <getgrgid@plt>
   1389c:	mov	x1, x0
   138a0:	cbz	x0, 138a8 <scols_init_debug@@SMARTCOLS_2.25+0x12bc>
   138a4:	ldr	x1, [x0]
   138a8:	mov	x2, x19
   138ac:	mov	x0, x20
   138b0:	ldp	x19, x20, [sp, #16]
   138b4:	ldp	x29, x30, [sp], #32
   138b8:	b	1367c <scols_init_debug@@SMARTCOLS_2.25+0x1090>
   138bc:	ldp	x19, x20, [sp, #16]
   138c0:	ldp	x29, x30, [sp], #32
   138c4:	ret
   138c8:	mov	w1, #0xc2                  	// #194
   138cc:	movk	w1, #0x8, lsl #16
   138d0:	b	7c20 <mkostemp@plt>
   138d4:	stp	x29, x30, [sp, #-64]!
   138d8:	mov	x29, sp
   138dc:	stp	x19, x20, [sp, #16]
   138e0:	mov	x20, x0
   138e4:	mov	x19, x2
   138e8:	str	x21, [sp, #32]
   138ec:	cbnz	x1, 1390c <scols_init_debug@@SMARTCOLS_2.25+0x1320>
   138f0:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   138f4:	add	x0, x0, #0xab0
   138f8:	bl	8240 <getenv@plt>
   138fc:	mov	x1, x0
   13900:	cbnz	x0, 1390c <scols_init_debug@@SMARTCOLS_2.25+0x1320>
   13904:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13908:	add	x1, x1, #0xaaa
   1390c:	mov	x2, x1
   13910:	mov	x3, x19
   13914:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13918:	add	x0, sp, #0x38
   1391c:	add	x1, x1, #0xab7
   13920:	bl	7720 <asprintf@plt>
   13924:	tbnz	w0, #31, 13978 <scols_init_debug@@SMARTCOLS_2.25+0x138c>
   13928:	mov	w0, #0x3f                  	// #63
   1392c:	bl	81b0 <umask@plt>
   13930:	mov	w21, w0
   13934:	ldr	x0, [sp, #56]
   13938:	bl	138c8 <scols_init_debug@@SMARTCOLS_2.25+0x12dc>
   1393c:	mov	w19, w0
   13940:	mov	w0, w21
   13944:	bl	81b0 <umask@plt>
   13948:	cmn	w19, #0x1
   1394c:	b.ne	1395c <scols_init_debug@@SMARTCOLS_2.25+0x1370>  // b.any
   13950:	ldr	x0, [sp, #56]
   13954:	bl	7d80 <free@plt>
   13958:	str	xzr, [sp, #56]
   1395c:	ldr	x0, [sp, #56]
   13960:	str	x0, [x20]
   13964:	mov	w0, w19
   13968:	ldp	x19, x20, [sp, #16]
   1396c:	ldr	x21, [sp, #32]
   13970:	ldp	x29, x30, [sp], #64
   13974:	ret
   13978:	mov	w19, #0xffffffff            	// #-1
   1397c:	b	13964 <scols_init_debug@@SMARTCOLS_2.25+0x1378>
   13980:	stp	x29, x30, [sp, #-48]!
   13984:	mov	w2, w1
   13988:	mov	w1, #0x406                 	// #1030
   1398c:	mov	x29, sp
   13990:	stp	x19, x20, [sp, #16]
   13994:	mov	w20, w0
   13998:	str	x21, [sp, #32]
   1399c:	bl	7ef0 <fcntl@plt>
   139a0:	mov	w19, w0
   139a4:	tbz	w0, #31, 139e0 <scols_init_debug@@SMARTCOLS_2.25+0x13f4>
   139a8:	mov	w0, w20
   139ac:	bl	7550 <dup@plt>
   139b0:	mov	w19, w0
   139b4:	tbnz	w0, #31, 139e0 <scols_init_debug@@SMARTCOLS_2.25+0x13f4>
   139b8:	mov	w1, #0x1                   	// #1
   139bc:	bl	7ef0 <fcntl@plt>
   139c0:	tbz	w0, #31, 139f4 <scols_init_debug@@SMARTCOLS_2.25+0x1408>
   139c4:	bl	8210 <__errno_location@plt>
   139c8:	mov	x20, x0
   139cc:	mov	w0, w19
   139d0:	mov	w19, #0xffffffff            	// #-1
   139d4:	ldr	w21, [x20]
   139d8:	bl	7b70 <close@plt>
   139dc:	str	w21, [x20]
   139e0:	mov	w0, w19
   139e4:	ldp	x19, x20, [sp, #16]
   139e8:	ldr	x21, [sp, #32]
   139ec:	ldp	x29, x30, [sp], #48
   139f0:	ret
   139f4:	orr	w2, w0, #0x1
   139f8:	mov	w1, #0x2                   	// #2
   139fc:	mov	w0, w19
   13a00:	bl	7ef0 <fcntl@plt>
   13a04:	tbz	w0, #31, 139e0 <scols_init_debug@@SMARTCOLS_2.25+0x13f4>
   13a08:	b	139c4 <scols_init_debug@@SMARTCOLS_2.25+0x13d8>
   13a0c:	b	8300 <getdtablesize@plt>
   13a10:	stp	x29, x30, [sp, #-96]!
   13a14:	mov	x29, sp
   13a18:	stp	x19, x20, [sp, #16]
   13a1c:	stp	x21, x22, [sp, #32]
   13a20:	mov	x22, x0
   13a24:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13a28:	add	x0, x0, #0xac4
   13a2c:	stp	x23, x24, [sp, #48]
   13a30:	mov	x23, x1
   13a34:	stp	x25, x26, [sp, #64]
   13a38:	bl	76b0 <opendir@plt>
   13a3c:	cbz	x0, 13b10 <scols_init_debug@@SMARTCOLS_2.25+0x1524>
   13a40:	adrp	x25, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13a44:	adrp	x26, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13a48:	mov	x20, x0
   13a4c:	add	x25, x25, #0xad3
   13a50:	add	x26, x26, #0xad2
   13a54:	mov	x0, x20
   13a58:	bl	7af0 <readdir@plt>
   13a5c:	cbnz	x0, 13a80 <scols_init_debug@@SMARTCOLS_2.25+0x1494>
   13a60:	mov	x0, x20
   13a64:	bl	7b40 <closedir@plt>
   13a68:	b	13b24 <scols_init_debug@@SMARTCOLS_2.25+0x1538>
   13a6c:	ldr	w1, [x22, x0, lsl #2]
   13a70:	cmp	w19, w1
   13a74:	b.eq	13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>  // b.none
   13a78:	add	x0, x0, #0x1
   13a7c:	b	13afc <scols_init_debug@@SMARTCOLS_2.25+0x1510>
   13a80:	add	x19, x0, #0x13
   13a84:	mov	x1, x25
   13a88:	mov	x0, x19
   13a8c:	bl	7ce0 <strcmp@plt>
   13a90:	cbz	w0, 13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   13a94:	mov	x1, x26
   13a98:	mov	x0, x19
   13a9c:	bl	7ce0 <strcmp@plt>
   13aa0:	cbz	w0, 13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   13aa4:	bl	8210 <__errno_location@plt>
   13aa8:	mov	x24, x0
   13aac:	add	x1, sp, #0x58
   13ab0:	mov	x0, x19
   13ab4:	mov	w2, #0xa                   	// #10
   13ab8:	str	wzr, [x24]
   13abc:	bl	7d30 <strtol@plt>
   13ac0:	mov	x21, x0
   13ac4:	ldr	w0, [x24]
   13ac8:	cbnz	w0, 13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   13acc:	ldr	x0, [sp, #88]
   13ad0:	cmp	x0, x19
   13ad4:	b.eq	13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>  // b.none
   13ad8:	cbz	x0, 13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   13adc:	ldrsb	w0, [x0]
   13ae0:	cbnz	w0, 13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   13ae4:	mov	x0, x20
   13ae8:	mov	w19, w21
   13aec:	bl	7f40 <dirfd@plt>
   13af0:	cmp	w0, w21
   13af4:	b.eq	13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>  // b.none
   13af8:	mov	x0, #0x0                   	// #0
   13afc:	cmp	x23, x0
   13b00:	b.ne	13a6c <scols_init_debug@@SMARTCOLS_2.25+0x1480>  // b.any
   13b04:	mov	w0, w21
   13b08:	bl	7b70 <close@plt>
   13b0c:	b	13a54 <scols_init_debug@@SMARTCOLS_2.25+0x1468>
   13b10:	bl	13a0c <scols_init_debug@@SMARTCOLS_2.25+0x1420>
   13b14:	mov	w20, w0
   13b18:	mov	w19, #0x0                   	// #0
   13b1c:	cmp	w19, w20
   13b20:	b.lt	13b64 <scols_init_debug@@SMARTCOLS_2.25+0x1578>  // b.tstop
   13b24:	ldp	x19, x20, [sp, #16]
   13b28:	ldp	x21, x22, [sp, #32]
   13b2c:	ldp	x23, x24, [sp, #48]
   13b30:	ldp	x25, x26, [sp, #64]
   13b34:	ldp	x29, x30, [sp], #96
   13b38:	ret
   13b3c:	ldr	w0, [x22, x1, lsl #2]
   13b40:	cmp	w19, w0
   13b44:	b.eq	13b5c <scols_init_debug@@SMARTCOLS_2.25+0x1570>  // b.none
   13b48:	add	x1, x1, #0x1
   13b4c:	cmp	x23, x1
   13b50:	b.ne	13b3c <scols_init_debug@@SMARTCOLS_2.25+0x1550>  // b.any
   13b54:	mov	w0, w19
   13b58:	bl	7b70 <close@plt>
   13b5c:	add	w19, w19, #0x1
   13b60:	b	13b1c <scols_init_debug@@SMARTCOLS_2.25+0x1530>
   13b64:	mov	x1, #0x0                   	// #0
   13b68:	b	13b4c <scols_init_debug@@SMARTCOLS_2.25+0x1560>
   13b6c:	stp	x29, x30, [sp, #-64]!
   13b70:	mov	x29, sp
   13b74:	stp	x19, x20, [sp, #16]
   13b78:	stp	x21, x22, [sp, #32]
   13b7c:	str	x23, [sp, #48]
   13b80:	cbz	x0, 13c30 <scols_init_debug@@SMARTCOLS_2.25+0x1644>
   13b84:	mov	w22, w1
   13b88:	ldrsb	w1, [x0]
   13b8c:	cbz	w1, 13c30 <scols_init_debug@@SMARTCOLS_2.25+0x1644>
   13b90:	bl	7b30 <strdup@plt>
   13b94:	mov	x20, x0
   13b98:	cbz	x0, 13c38 <scols_init_debug@@SMARTCOLS_2.25+0x164c>
   13b9c:	ldrsb	w0, [x0]
   13ba0:	mov	w23, #0x2f                  	// #47
   13ba4:	cmp	w0, #0x2f
   13ba8:	cinc	x19, x20, eq  // eq = none
   13bac:	ldrsb	w0, [x19]
   13bb0:	cbz	w0, 13be0 <scols_init_debug@@SMARTCOLS_2.25+0x15f4>
   13bb4:	mov	x0, x19
   13bb8:	mov	w1, #0x2f                  	// #47
   13bbc:	bl	7e90 <strchr@plt>
   13bc0:	mov	x21, x0
   13bc4:	cbnz	x0, 13be8 <scols_init_debug@@SMARTCOLS_2.25+0x15fc>
   13bc8:	mov	w1, w22
   13bcc:	mov	x0, x20
   13bd0:	bl	8320 <mkdir@plt>
   13bd4:	mov	w19, w0
   13bd8:	cbnz	w0, 13c00 <scols_init_debug@@SMARTCOLS_2.25+0x1614>
   13bdc:	cbnz	x21, 13bf4 <scols_init_debug@@SMARTCOLS_2.25+0x1608>
   13be0:	mov	w19, #0x0                   	// #0
   13be4:	b	13c10 <scols_init_debug@@SMARTCOLS_2.25+0x1624>
   13be8:	strb	wzr, [x0]
   13bec:	ldrsb	w0, [x19]
   13bf0:	cbnz	w0, 13bc8 <scols_init_debug@@SMARTCOLS_2.25+0x15dc>
   13bf4:	mov	x19, x21
   13bf8:	strb	w23, [x19], #1
   13bfc:	b	13bac <scols_init_debug@@SMARTCOLS_2.25+0x15c0>
   13c00:	bl	8210 <__errno_location@plt>
   13c04:	ldr	w0, [x0]
   13c08:	cmp	w0, #0x11
   13c0c:	b.eq	13bdc <scols_init_debug@@SMARTCOLS_2.25+0x15f0>  // b.none
   13c10:	mov	x0, x20
   13c14:	bl	7d80 <free@plt>
   13c18:	mov	w0, w19
   13c1c:	ldp	x19, x20, [sp, #16]
   13c20:	ldp	x21, x22, [sp, #32]
   13c24:	ldr	x23, [sp, #48]
   13c28:	ldp	x29, x30, [sp], #64
   13c2c:	ret
   13c30:	mov	w19, #0xffffffea            	// #-22
   13c34:	b	13c18 <scols_init_debug@@SMARTCOLS_2.25+0x162c>
   13c38:	mov	w19, #0xfffffff4            	// #-12
   13c3c:	b	13c18 <scols_init_debug@@SMARTCOLS_2.25+0x162c>
   13c40:	cbz	x0, 13c6c <scols_init_debug@@SMARTCOLS_2.25+0x1680>
   13c44:	stp	x29, x30, [sp, #-16]!
   13c48:	mov	w1, #0x2f                  	// #47
   13c4c:	mov	x29, sp
   13c50:	bl	7ba0 <strrchr@plt>
   13c54:	mov	x1, x0
   13c58:	cbz	x0, 13c60 <scols_init_debug@@SMARTCOLS_2.25+0x1674>
   13c5c:	strb	wzr, [x1], #1
   13c60:	mov	x0, x1
   13c64:	ldp	x29, x30, [sp], #16
   13c68:	ret
   13c6c:	ret
   13c70:	stp	x29, x30, [sp, #-240]!
   13c74:	mov	x29, sp
   13c78:	stp	x19, x20, [sp, #16]
   13c7c:	sxtw	x19, w4
   13c80:	stp	x21, x22, [sp, #32]
   13c84:	mov	x22, x1
   13c88:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   13c8c:	stp	x23, x24, [sp, #48]
   13c90:	add	x1, x1, #0x592
   13c94:	mov	x24, x2
   13c98:	stp	x25, x26, [sp, #64]
   13c9c:	mov	x25, x3
   13ca0:	stp	x27, x28, [sp, #80]
   13ca4:	str	wzr, [x2]
   13ca8:	bl	7a90 <setmntent@plt>
   13cac:	cbnz	x0, 13cd8 <scols_init_debug@@SMARTCOLS_2.25+0x16ec>
   13cb0:	bl	8210 <__errno_location@plt>
   13cb4:	ldr	w19, [x0]
   13cb8:	mov	w0, w19
   13cbc:	ldp	x19, x20, [sp, #16]
   13cc0:	ldp	x21, x22, [sp, #32]
   13cc4:	ldp	x23, x24, [sp, #48]
   13cc8:	ldp	x25, x26, [sp, #64]
   13ccc:	ldp	x27, x28, [sp, #80]
   13cd0:	ldp	x29, x30, [sp], #240
   13cd4:	ret
   13cd8:	add	x27, sp, #0x70
   13cdc:	mov	x23, x0
   13ce0:	mov	x1, x27
   13ce4:	mov	x0, x22
   13ce8:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   13cec:	cbnz	w0, 13e9c <scols_init_debug@@SMARTCOLS_2.25+0x18b0>
   13cf0:	ldr	w0, [sp, #128]
   13cf4:	and	w0, w0, #0xf000
   13cf8:	cmp	w0, #0x6, lsl #12
   13cfc:	b.ne	13d10 <scols_init_debug@@SMARTCOLS_2.25+0x1724>  // b.any
   13d00:	ldr	x20, [sp, #144]
   13d04:	mov	x28, #0x0                   	// #0
   13d08:	mov	x21, #0x0                   	// #0
   13d0c:	b	13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>
   13d10:	ldp	x21, x28, [sp, #112]
   13d14:	mov	x20, #0x0                   	// #0
   13d18:	mov	x0, x23
   13d1c:	bl	8110 <getmntent@plt>
   13d20:	mov	x26, x0
   13d24:	cbnz	x0, 13dc4 <scols_init_debug@@SMARTCOLS_2.25+0x17d8>
   13d28:	cbz	x20, 13e6c <scols_init_debug@@SMARTCOLS_2.25+0x1880>
   13d2c:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13d30:	add	x21, x21, #0x23f
   13d34:	mov	x1, x27
   13d38:	mov	x0, x21
   13d3c:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   13d40:	cbnz	w0, 13e6c <scols_init_debug@@SMARTCOLS_2.25+0x1880>
   13d44:	ldr	x0, [sp, #112]
   13d48:	cmp	x0, x20
   13d4c:	b.ne	13e6c <scols_init_debug@@SMARTCOLS_2.25+0x1880>  // b.any
   13d50:	mov	w0, #0x1                   	// #1
   13d54:	str	w0, [x24]
   13d58:	cbz	x25, 13d74 <scols_init_debug@@SMARTCOLS_2.25+0x1788>
   13d5c:	sub	x19, x19, #0x1
   13d60:	mov	x1, x21
   13d64:	mov	x2, x19
   13d68:	mov	x0, x25
   13d6c:	bl	8150 <strncpy@plt>
   13d70:	strb	wzr, [x25, x19]
   13d74:	ldr	w0, [x24]
   13d78:	mov	w1, #0x42                  	// #66
   13d7c:	adrp	x19, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13d80:	mov	w2, #0x180                 	// #384
   13d84:	orr	w0, w0, #0x2
   13d88:	str	w0, [x24]
   13d8c:	movk	w1, #0x8, lsl #16
   13d90:	add	x0, x19, #0xad8
   13d94:	bl	7920 <open@plt>
   13d98:	tbz	w0, #31, 13f14 <scols_init_debug@@SMARTCOLS_2.25+0x1928>
   13d9c:	bl	8210 <__errno_location@plt>
   13da0:	ldr	w0, [x0]
   13da4:	cmp	w0, #0x1e
   13da8:	b.ne	13db8 <scols_init_debug@@SMARTCOLS_2.25+0x17cc>  // b.any
   13dac:	ldr	w0, [x24]
   13db0:	orr	w0, w0, #0x4
   13db4:	str	w0, [x24]
   13db8:	add	x0, x19, #0xad8
   13dbc:	bl	82f0 <unlink@plt>
   13dc0:	b	13e6c <scols_init_debug@@SMARTCOLS_2.25+0x1880>
   13dc4:	ldr	x2, [x26]
   13dc8:	ldrsb	w0, [x2]
   13dcc:	cmp	w0, #0x2f
   13dd0:	b.ne	13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>  // b.any
   13dd4:	mov	x1, x2
   13dd8:	mov	x0, x22
   13ddc:	str	x2, [sp, #104]
   13de0:	bl	7ce0 <strcmp@plt>
   13de4:	cbz	w0, 13e4c <scols_init_debug@@SMARTCOLS_2.25+0x1860>
   13de8:	ldr	x2, [sp, #104]
   13dec:	mov	x1, x27
   13df0:	mov	x0, x2
   13df4:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   13df8:	cbnz	w0, 13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>
   13dfc:	ldr	w0, [sp, #128]
   13e00:	and	w0, w0, #0xf000
   13e04:	cmp	w0, #0x6, lsl #12
   13e08:	b.ne	13e7c <scols_init_debug@@SMARTCOLS_2.25+0x1890>  // b.any
   13e0c:	cbz	x20, 13e1c <scols_init_debug@@SMARTCOLS_2.25+0x1830>
   13e10:	ldr	x0, [sp, #144]
   13e14:	cmp	x0, x20
   13e18:	b.eq	13e4c <scols_init_debug@@SMARTCOLS_2.25+0x1860>  // b.none
   13e1c:	cbz	x21, 13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>
   13e20:	ldr	x0, [sp, #144]
   13e24:	bl	7c70 <gnu_dev_major@plt>
   13e28:	cmp	w0, #0x7
   13e2c:	b.ne	13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>  // b.any
   13e30:	ldr	x0, [x26]
   13e34:	mov	x1, x22
   13e38:	mov	w4, #0x0                   	// #0
   13e3c:	mov	x3, #0x0                   	// #0
   13e40:	mov	x2, #0x0                   	// #0
   13e44:	bl	1e778 <scols_init_debug@@SMARTCOLS_2.25+0xc18c>
   13e48:	cbz	w0, 13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>
   13e4c:	ldr	x0, [x26, #8]
   13e50:	mov	x1, x27
   13e54:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   13e58:	tbz	w0, #31, 13ea8 <scols_init_debug@@SMARTCOLS_2.25+0x18bc>
   13e5c:	bl	8210 <__errno_location@plt>
   13e60:	ldr	w19, [x0]
   13e64:	cmp	w19, #0x2
   13e68:	b.ne	13e70 <scols_init_debug@@SMARTCOLS_2.25+0x1884>  // b.any
   13e6c:	mov	w19, #0x0                   	// #0
   13e70:	mov	x0, x23
   13e74:	bl	7ab0 <endmntent@plt>
   13e78:	b	13cb8 <scols_init_debug@@SMARTCOLS_2.25+0x16cc>
   13e7c:	cbz	x21, 13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>
   13e80:	ldr	x0, [sp, #112]
   13e84:	cmp	x0, x21
   13e88:	b.ne	13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>  // b.any
   13e8c:	ldr	x0, [sp, #120]
   13e90:	cmp	x0, x28
   13e94:	b.ne	13d18 <scols_init_debug@@SMARTCOLS_2.25+0x172c>  // b.any
   13e98:	b	13e4c <scols_init_debug@@SMARTCOLS_2.25+0x1860>
   13e9c:	mov	x28, #0x0                   	// #0
   13ea0:	mov	x20, #0x0                   	// #0
   13ea4:	b	13d08 <scols_init_debug@@SMARTCOLS_2.25+0x171c>
   13ea8:	cbz	x20, 13eb8 <scols_init_debug@@SMARTCOLS_2.25+0x18cc>
   13eac:	ldr	x0, [sp, #112]
   13eb0:	cmp	x0, x20
   13eb4:	b.ne	13e6c <scols_init_debug@@SMARTCOLS_2.25+0x1880>  // b.any
   13eb8:	mov	w0, #0x1                   	// #1
   13ebc:	str	w0, [x24]
   13ec0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13ec4:	mov	x0, x26
   13ec8:	add	x1, x1, #0xad5
   13ecc:	bl	7e40 <hasmntopt@plt>
   13ed0:	cbz	x0, 13ee0 <scols_init_debug@@SMARTCOLS_2.25+0x18f4>
   13ed4:	ldr	w0, [x24]
   13ed8:	orr	w0, w0, #0x4
   13edc:	str	w0, [x24]
   13ee0:	cbz	x25, 13efc <scols_init_debug@@SMARTCOLS_2.25+0x1910>
   13ee4:	ldr	x1, [x26, #8]
   13ee8:	sub	x19, x19, #0x1
   13eec:	mov	x2, x19
   13ef0:	mov	x0, x25
   13ef4:	bl	8150 <strncpy@plt>
   13ef8:	strb	wzr, [x25, x19]
   13efc:	ldr	x0, [x26, #8]
   13f00:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13f04:	add	x1, x1, #0x23f
   13f08:	bl	7ce0 <strcmp@plt>
   13f0c:	cbnz	w0, 13e6c <scols_init_debug@@SMARTCOLS_2.25+0x1880>
   13f10:	b	13d74 <scols_init_debug@@SMARTCOLS_2.25+0x1788>
   13f14:	bl	7b70 <close@plt>
   13f18:	b	13db8 <scols_init_debug@@SMARTCOLS_2.25+0x17cc>
   13f1c:	sub	sp, sp, #0x4d0
   13f20:	stp	x29, x30, [sp]
   13f24:	mov	x29, sp
   13f28:	stp	x25, x26, [sp, #64]
   13f2c:	add	x26, sp, #0x50
   13f30:	stp	x19, x20, [sp, #16]
   13f34:	sxtw	x20, w3
   13f38:	stp	x21, x22, [sp, #32]
   13f3c:	mov	x21, x1
   13f40:	mov	x22, x0
   13f44:	mov	x1, x26
   13f48:	stp	x23, x24, [sp, #48]
   13f4c:	mov	x23, x2
   13f50:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   13f54:	cbnz	w0, 1400c <scols_init_debug@@SMARTCOLS_2.25+0x1a20>
   13f58:	ldr	w0, [sp, #96]
   13f5c:	ldr	x25, [sp, #112]
   13f60:	and	w0, w0, #0xf000
   13f64:	cmp	w0, #0x6, lsl #12
   13f68:	csel	x25, x25, xzr, eq  // eq = none
   13f6c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   13f70:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13f74:	add	x1, x1, #0x6ff
   13f78:	add	x0, x0, #0xaec
   13f7c:	bl	7870 <fopen@plt>
   13f80:	mov	x24, x0
   13f84:	cbz	x0, 140bc <scols_init_debug@@SMARTCOLS_2.25+0x1ad0>
   13f88:	add	x19, sp, #0xd0
   13f8c:	mov	x2, x0
   13f90:	mov	w1, #0x400                 	// #1024
   13f94:	mov	x0, x19
   13f98:	bl	8350 <fgets@plt>
   13f9c:	cbnz	x0, 14014 <scols_init_debug@@SMARTCOLS_2.25+0x1a28>
   13fa0:	mov	w19, #0x0                   	// #0
   13fa4:	mov	x0, x24
   13fa8:	bl	7820 <fclose@plt>
   13fac:	cbz	w19, 140bc <scols_init_debug@@SMARTCOLS_2.25+0x1ad0>
   13fb0:	mov	w0, #0x9                   	// #9
   13fb4:	str	w0, [x21]
   13fb8:	cmp	x23, #0x0
   13fbc:	ccmp	w20, #0x0, #0x4, ne  // ne = any
   13fc0:	b.eq	13fe0 <scols_init_debug@@SMARTCOLS_2.25+0x19f4>  // b.none
   13fc4:	sub	x20, x20, #0x1
   13fc8:	mov	x0, x23
   13fcc:	mov	x2, x20
   13fd0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   13fd4:	add	x1, x1, #0xb02
   13fd8:	bl	8150 <strncpy@plt>
   13fdc:	strb	wzr, [x23, x20]
   13fe0:	add	x1, sp, #0xd0
   13fe4:	mov	x0, x22
   13fe8:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   13fec:	mov	w19, w0
   13ff0:	cbnz	w0, 14004 <scols_init_debug@@SMARTCOLS_2.25+0x1a18>
   13ff4:	ldr	w0, [sp, #224]
   13ff8:	and	w0, w0, #0xf000
   13ffc:	cmp	w0, #0x6, lsl #12
   14000:	b.eq	14144 <scols_init_debug@@SMARTCOLS_2.25+0x1b58>  // b.none
   14004:	mov	w19, #0x0                   	// #0
   14008:	b	14100 <scols_init_debug@@SMARTCOLS_2.25+0x1b14>
   1400c:	mov	x25, #0x0                   	// #0
   14010:	b	13f6c <scols_init_debug@@SMARTCOLS_2.25+0x1980>
   14014:	ldrsb	w0, [sp, #208]
   14018:	cbz	w0, 140a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ab8>
   1401c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   14020:	mov	x0, x19
   14024:	add	x1, x1, #0xaf8
   14028:	mov	x2, #0x9                   	// #9
   1402c:	bl	7990 <strncmp@plt>
   14030:	cbz	w0, 140a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ab8>
   14034:	mov	x0, x19
   14038:	mov	w1, #0x20                  	// #32
   1403c:	bl	7e90 <strchr@plt>
   14040:	cbz	x0, 14048 <scols_init_debug@@SMARTCOLS_2.25+0x1a5c>
   14044:	strb	wzr, [x0]
   14048:	mov	x0, x19
   1404c:	mov	w1, #0x9                   	// #9
   14050:	bl	7e90 <strchr@plt>
   14054:	cbz	x0, 1405c <scols_init_debug@@SMARTCOLS_2.25+0x1a70>
   14058:	strb	wzr, [x0]
   1405c:	mov	x1, x22
   14060:	mov	x0, x19
   14064:	bl	7ce0 <strcmp@plt>
   14068:	cbnz	w0, 14074 <scols_init_debug@@SMARTCOLS_2.25+0x1a88>
   1406c:	mov	w19, #0x1                   	// #1
   14070:	b	13fa4 <scols_init_debug@@SMARTCOLS_2.25+0x19b8>
   14074:	cbz	x25, 140a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ab8>
   14078:	mov	x1, x26
   1407c:	mov	x0, x19
   14080:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   14084:	cbnz	w0, 140a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ab8>
   14088:	ldr	w0, [sp, #96]
   1408c:	and	w0, w0, #0xf000
   14090:	cmp	w0, #0x6, lsl #12
   14094:	b.ne	140a4 <scols_init_debug@@SMARTCOLS_2.25+0x1ab8>  // b.any
   14098:	ldr	x0, [sp, #112]
   1409c:	cmp	x25, x0
   140a0:	b.eq	1406c <scols_init_debug@@SMARTCOLS_2.25+0x1a80>  // b.none
   140a4:	mov	x2, x24
   140a8:	mov	x0, x19
   140ac:	mov	w1, #0x400                 	// #1024
   140b0:	bl	8350 <fgets@plt>
   140b4:	cbnz	x0, 14034 <scols_init_debug@@SMARTCOLS_2.25+0x1a48>
   140b8:	b	13fa0 <scols_init_debug@@SMARTCOLS_2.25+0x19b4>
   140bc:	mov	w4, w20
   140c0:	mov	x3, x23
   140c4:	mov	x2, x21
   140c8:	mov	x1, x22
   140cc:	adrp	x24, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   140d0:	add	x0, x24, #0xb09
   140d4:	bl	13c70 <scols_init_debug@@SMARTCOLS_2.25+0x1684>
   140d8:	mov	w19, w0
   140dc:	cbnz	w0, 140e8 <scols_init_debug@@SMARTCOLS_2.25+0x1afc>
   140e0:	ldr	w0, [x21]
   140e4:	cbnz	w0, 13fe0 <scols_init_debug@@SMARTCOLS_2.25+0x19f4>
   140e8:	add	x0, x24, #0xb09
   140ec:	mov	w1, #0x4                   	// #4
   140f0:	bl	7c40 <access@plt>
   140f4:	cbnz	w0, 14120 <scols_init_debug@@SMARTCOLS_2.25+0x1b34>
   140f8:	str	wzr, [x21]
   140fc:	cbz	w19, 13fe0 <scols_init_debug@@SMARTCOLS_2.25+0x19f4>
   14100:	mov	w0, w19
   14104:	ldp	x29, x30, [sp]
   14108:	ldp	x19, x20, [sp, #16]
   1410c:	ldp	x21, x22, [sp, #32]
   14110:	ldp	x23, x24, [sp, #48]
   14114:	ldp	x25, x26, [sp, #64]
   14118:	add	sp, sp, #0x4d0
   1411c:	ret
   14120:	mov	w4, w20
   14124:	mov	x3, x23
   14128:	mov	x2, x21
   1412c:	mov	x1, x22
   14130:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   14134:	add	x0, x0, #0xb16
   14138:	bl	13c70 <scols_init_debug@@SMARTCOLS_2.25+0x1684>
   1413c:	mov	w19, w0
   14140:	b	140fc <scols_init_debug@@SMARTCOLS_2.25+0x1b10>
   14144:	mov	w1, #0x80                  	// #128
   14148:	mov	x0, x22
   1414c:	movk	w1, #0x8, lsl #16
   14150:	bl	7920 <open@plt>
   14154:	tbz	w0, #31, 14178 <scols_init_debug@@SMARTCOLS_2.25+0x1b8c>
   14158:	bl	8210 <__errno_location@plt>
   1415c:	ldr	w0, [x0]
   14160:	cmp	w0, #0x10
   14164:	b.ne	14100 <scols_init_debug@@SMARTCOLS_2.25+0x1b14>  // b.any
   14168:	ldr	w0, [x21]
   1416c:	orr	w0, w0, #0x10
   14170:	str	w0, [x21]
   14174:	b	14100 <scols_init_debug@@SMARTCOLS_2.25+0x1b14>
   14178:	bl	7b70 <close@plt>
   1417c:	b	14100 <scols_init_debug@@SMARTCOLS_2.25+0x1b14>
   14180:	stp	x29, x30, [sp, #-32]!
   14184:	mov	w3, #0x0                   	// #0
   14188:	mov	x2, #0x0                   	// #0
   1418c:	mov	x29, sp
   14190:	add	x1, sp, #0x1c
   14194:	str	wzr, [sp, #28]
   14198:	bl	13f1c <scols_init_debug@@SMARTCOLS_2.25+0x1930>
   1419c:	cbnz	w0, 141b0 <scols_init_debug@@SMARTCOLS_2.25+0x1bc4>
   141a0:	ldr	w0, [sp, #28]
   141a4:	and	w0, w0, #0x1
   141a8:	ldp	x29, x30, [sp], #32
   141ac:	ret
   141b0:	mov	w0, #0x0                   	// #0
   141b4:	b	141a8 <scols_init_debug@@SMARTCOLS_2.25+0x1bbc>
   141b8:	ldr	x0, [x0]
   141bc:	ldr	x1, [x1]
   141c0:	b	7ce0 <strcmp@plt>
   141c4:	stp	x29, x30, [sp, #-32]!
   141c8:	mov	x29, sp
   141cc:	stp	x0, xzr, [sp, #16]
   141d0:	cbnz	x0, 141e0 <scols_init_debug@@SMARTCOLS_2.25+0x1bf4>
   141d4:	mov	x0, #0x0                   	// #0
   141d8:	ldp	x29, x30, [sp], #32
   141dc:	ret
   141e0:	adrp	x4, 14000 <scols_init_debug@@SMARTCOLS_2.25+0x1a14>
   141e4:	mov	x3, #0x10                  	// #16
   141e8:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   141ec:	add	x4, x4, #0x1b8
   141f0:	add	x1, x1, #0x740
   141f4:	add	x0, sp, x3
   141f8:	mov	x2, #0x15                  	// #21
   141fc:	bl	7ad0 <bsearch@plt>
   14200:	cbz	x0, 141d4 <scols_init_debug@@SMARTCOLS_2.25+0x1be8>
   14204:	ldr	x0, [x0, #8]
   14208:	b	141d8 <scols_init_debug@@SMARTCOLS_2.25+0x1bec>
   1420c:	stp	x29, x30, [sp, #-64]!
   14210:	mov	x29, sp
   14214:	stp	x19, x20, [sp, #16]
   14218:	stp	x21, x22, [sp, #32]
   1421c:	stp	x23, x24, [sp, #48]
   14220:	cbz	x0, 142c8 <scols_init_debug@@SMARTCOLS_2.25+0x1cdc>
   14224:	mov	x22, x0
   14228:	bl	74b0 <strlen@plt>
   1422c:	lsl	x0, x0, #2
   14230:	add	x0, x0, #0x1
   14234:	bl	78b0 <malloc@plt>
   14238:	mov	x21, x0
   1423c:	cbz	x0, 142c8 <scols_init_debug@@SMARTCOLS_2.25+0x1cdc>
   14240:	adrp	x23, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   14244:	mov	x20, x0
   14248:	add	x23, x23, #0xc1c
   1424c:	mov	w24, #0x5c                  	// #92
   14250:	ldrsb	w19, [x22]
   14254:	cbnz	w19, 14274 <scols_init_debug@@SMARTCOLS_2.25+0x1c88>
   14258:	strb	wzr, [x20]
   1425c:	mov	x0, x21
   14260:	ldp	x19, x20, [sp, #16]
   14264:	ldp	x21, x22, [sp, #32]
   14268:	ldp	x23, x24, [sp, #48]
   1426c:	ldp	x29, x30, [sp], #64
   14270:	ret
   14274:	mov	w1, w19
   14278:	mov	x0, x23
   1427c:	bl	7e90 <strchr@plt>
   14280:	cbz	x0, 142bc <scols_init_debug@@SMARTCOLS_2.25+0x1cd0>
   14284:	ubfx	x0, x19, #6, #2
   14288:	strb	w24, [x20]
   1428c:	add	w0, w0, #0x30
   14290:	strb	w0, [x20, #1]
   14294:	ubfx	x0, x19, #3, #3
   14298:	and	w19, w19, #0x7
   1429c:	add	w0, w0, #0x30
   142a0:	strb	w0, [x20, #2]
   142a4:	add	x0, x20, #0x4
   142a8:	add	w19, w19, #0x30
   142ac:	strb	w19, [x20, #3]
   142b0:	add	x22, x22, #0x1
   142b4:	mov	x20, x0
   142b8:	b	14250 <scols_init_debug@@SMARTCOLS_2.25+0x1c64>
   142bc:	mov	x0, x20
   142c0:	strb	w19, [x0], #1
   142c4:	b	142b0 <scols_init_debug@@SMARTCOLS_2.25+0x1cc4>
   142c8:	mov	x21, #0x0                   	// #0
   142cc:	b	1425c <scols_init_debug@@SMARTCOLS_2.25+0x1c70>
   142d0:	cbz	x0, 142f0 <scols_init_debug@@SMARTCOLS_2.25+0x1d04>
   142d4:	sub	x2, x2, #0x1
   142d8:	mov	x4, #0x0                   	// #0
   142dc:	ldrsb	w5, [x0]
   142e0:	cbz	w5, 142ec <scols_init_debug@@SMARTCOLS_2.25+0x1d00>
   142e4:	cmp	x4, x2
   142e8:	b.cc	142f4 <scols_init_debug@@SMARTCOLS_2.25+0x1d08>  // b.lo, b.ul, b.last
   142ec:	strb	wzr, [x1]
   142f0:	ret
   142f4:	add	x1, x1, #0x1
   142f8:	cmp	w5, #0x5c
   142fc:	b.ne	14364 <scols_init_debug@@SMARTCOLS_2.25+0x1d78>  // b.any
   14300:	add	x3, x4, #0x3
   14304:	cmp	x3, x2
   14308:	b.cs	14364 <scols_init_debug@@SMARTCOLS_2.25+0x1d78>  // b.hs, b.nlast
   1430c:	ldrsb	w3, [x0, #1]
   14310:	and	w6, w3, #0xfffffff8
   14314:	cmp	w6, #0x30
   14318:	b.ne	14364 <scols_init_debug@@SMARTCOLS_2.25+0x1d78>  // b.any
   1431c:	ldrsb	w7, [x0, #2]
   14320:	and	w6, w7, #0xfffffff8
   14324:	cmp	w6, #0x30
   14328:	b.ne	14364 <scols_init_debug@@SMARTCOLS_2.25+0x1d78>  // b.any
   1432c:	ldrsb	w6, [x0, #3]
   14330:	and	w8, w6, #0xfffffff8
   14334:	cmp	w8, #0x30
   14338:	b.ne	14364 <scols_init_debug@@SMARTCOLS_2.25+0x1d78>  // b.any
   1433c:	ubfiz	w3, w3, #3, #3
   14340:	and	w7, w7, #0x7
   14344:	add	w3, w3, w7
   14348:	and	w6, w6, #0x7
   1434c:	add	x0, x0, #0x4
   14350:	add	x4, x4, #0x4
   14354:	add	w3, w6, w3, lsl #3
   14358:	sxtb	w5, w3
   1435c:	sturb	w5, [x1, #-1]
   14360:	b	142dc <scols_init_debug@@SMARTCOLS_2.25+0x1cf0>
   14364:	add	x0, x0, #0x1
   14368:	add	x4, x4, #0x1
   1436c:	b	1435c <scols_init_debug@@SMARTCOLS_2.25+0x1d70>
   14370:	cbz	x0, 14498 <scols_init_debug@@SMARTCOLS_2.25+0x1eac>
   14374:	stp	x29, x30, [sp, #-112]!
   14378:	mov	x29, sp
   1437c:	stp	x19, x20, [sp, #16]
   14380:	sub	x20, x2, #0x1
   14384:	stp	x21, x22, [sp, #32]
   14388:	mov	x21, x1
   1438c:	stp	x23, x24, [sp, #48]
   14390:	mov	x23, x0
   14394:	mov	x24, x1
   14398:	stp	x25, x26, [sp, #64]
   1439c:	mov	x26, #0x0                   	// #0
   143a0:	stp	x27, x28, [sp, #80]
   143a4:	ldrsb	w27, [x23]
   143a8:	cbnz	w27, 14414 <scols_init_debug@@SMARTCOLS_2.25+0x1e28>
   143ac:	strb	wzr, [x24]
   143b0:	sub	x21, x24, x21
   143b4:	add	x0, x21, #0x1
   143b8:	ldp	x19, x20, [sp, #16]
   143bc:	ldp	x21, x22, [sp, #32]
   143c0:	ldp	x23, x24, [sp, #48]
   143c4:	ldp	x25, x26, [sp, #64]
   143c8:	ldp	x27, x28, [sp, #80]
   143cc:	ldp	x29, x30, [sp], #112
   143d0:	ret
   143d4:	str	x1, [sp, #104]
   143d8:	bl	7780 <__ctype_tolower_loc@plt>
   143dc:	ldr	x0, [x0]
   143e0:	ldr	x1, [sp, #104]
   143e4:	ldr	w19, [x0, x1, lsl #2]
   143e8:	sub	w19, w19, #0x57
   143ec:	b	1446c <scols_init_debug@@SMARTCOLS_2.25+0x1e80>
   143f0:	bl	7780 <__ctype_tolower_loc@plt>
   143f4:	ldr	x0, [x0]
   143f8:	ldr	w0, [x0, x22, lsl #2]
   143fc:	sub	w0, w0, #0x57
   14400:	b	1447c <scols_init_debug@@SMARTCOLS_2.25+0x1e90>
   14404:	add	x23, x23, #0x1
   14408:	add	x26, x26, #0x1
   1440c:	strb	w27, [x24]
   14410:	b	14490 <scols_init_debug@@SMARTCOLS_2.25+0x1ea4>
   14414:	cmp	x26, x20
   14418:	b.cs	143ac <scols_init_debug@@SMARTCOLS_2.25+0x1dc0>  // b.hs, b.nlast
   1441c:	cmp	w27, #0x5c
   14420:	b.ne	14404 <scols_init_debug@@SMARTCOLS_2.25+0x1e18>  // b.any
   14424:	add	x0, x26, #0x3
   14428:	cmp	x0, x20
   1442c:	b.cs	14404 <scols_init_debug@@SMARTCOLS_2.25+0x1e18>  // b.hs, b.nlast
   14430:	ldrsb	w0, [x23, #1]
   14434:	cmp	w0, #0x78
   14438:	b.ne	14404 <scols_init_debug@@SMARTCOLS_2.25+0x1e18>  // b.any
   1443c:	bl	7d10 <__ctype_b_loc@plt>
   14440:	ldrsb	w19, [x23, #2]
   14444:	ldrsb	x1, [x23, #2]
   14448:	ldr	x2, [x0]
   1444c:	ldrh	w0, [x2, x1, lsl #1]
   14450:	tbz	w0, #12, 14404 <scols_init_debug@@SMARTCOLS_2.25+0x1e18>
   14454:	ldrsb	x22, [x23, #3]
   14458:	ldrsb	w25, [x23, #3]
   1445c:	ldrh	w28, [x2, x22, lsl #1]
   14460:	tbz	w28, #12, 14404 <scols_init_debug@@SMARTCOLS_2.25+0x1e18>
   14464:	tbz	w0, #11, 143d4 <scols_init_debug@@SMARTCOLS_2.25+0x1de8>
   14468:	sub	w19, w19, #0x30
   1446c:	lsl	w19, w19, #4
   14470:	sxtb	w19, w19
   14474:	tbz	w28, #11, 143f0 <scols_init_debug@@SMARTCOLS_2.25+0x1e04>
   14478:	sub	w0, w25, #0x30
   1447c:	sxtb	w0, w0
   14480:	add	x23, x23, #0x4
   14484:	add	x26, x26, #0x4
   14488:	orr	w19, w19, w0
   1448c:	strb	w19, [x24]
   14490:	add	x24, x24, #0x1
   14494:	b	143a4 <scols_init_debug@@SMARTCOLS_2.25+0x1db8>
   14498:	mov	x0, #0x0                   	// #0
   1449c:	ret
   144a0:	stp	x29, x30, [sp, #-48]!
   144a4:	mov	x29, sp
   144a8:	stp	x19, x20, [sp, #16]
   144ac:	str	x21, [sp, #32]
   144b0:	cbnz	x0, 144cc <scols_init_debug@@SMARTCOLS_2.25+0x1ee0>
   144b4:	mov	x20, #0x0                   	// #0
   144b8:	mov	x0, x20
   144bc:	ldp	x19, x20, [sp, #16]
   144c0:	ldr	x21, [sp, #32]
   144c4:	ldp	x29, x30, [sp], #48
   144c8:	ret
   144cc:	mov	x19, x0
   144d0:	mov	x3, x0
   144d4:	b	144e4 <scols_init_debug@@SMARTCOLS_2.25+0x1ef8>
   144d8:	cmp	w0, #0x9
   144dc:	b.eq	144f0 <scols_init_debug@@SMARTCOLS_2.25+0x1f04>  // b.none
   144e0:	add	x3, x3, #0x1
   144e4:	ldrsb	w0, [x3]
   144e8:	tst	w0, #0xffffffdf
   144ec:	b.ne	144d8 <scols_init_debug@@SMARTCOLS_2.25+0x1eec>  // b.any
   144f0:	sub	x21, x3, x19
   144f4:	add	x21, x21, #0x1
   144f8:	cbnz	x1, 14528 <scols_init_debug@@SMARTCOLS_2.25+0x1f3c>
   144fc:	cmp	x19, x3
   14500:	b.eq	144b4 <scols_init_debug@@SMARTCOLS_2.25+0x1ec8>  // b.none
   14504:	mov	x0, x21
   14508:	bl	78b0 <malloc@plt>
   1450c:	mov	x20, x0
   14510:	cbz	x0, 144b8 <scols_init_debug@@SMARTCOLS_2.25+0x1ecc>
   14514:	mov	x1, x0
   14518:	mov	x2, x21
   1451c:	mov	x0, x19
   14520:	bl	142d0 <scols_init_debug@@SMARTCOLS_2.25+0x1ce4>
   14524:	b	144b8 <scols_init_debug@@SMARTCOLS_2.25+0x1ecc>
   14528:	str	x3, [x1]
   1452c:	b	144fc <scols_init_debug@@SMARTCOLS_2.25+0x1f10>
   14530:	stp	x29, x30, [sp, #-64]!
   14534:	mov	x29, sp
   14538:	stp	x19, x20, [sp, #16]
   1453c:	stp	x21, x22, [sp, #32]
   14540:	mov	x21, x0
   14544:	orr	x0, x1, x0
   14548:	str	x23, [sp, #48]
   1454c:	cbz	x0, 14620 <scols_init_debug@@SMARTCOLS_2.25+0x2034>
   14550:	mov	x19, x1
   14554:	cbz	x1, 14628 <scols_init_debug@@SMARTCOLS_2.25+0x203c>
   14558:	adrp	x20, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1455c:	mov	x0, x19
   14560:	add	x1, x20, #0x9a
   14564:	mov	x2, #0x2                   	// #2
   14568:	bl	7990 <strncmp@plt>
   1456c:	cbnz	w0, 14600 <scols_init_debug@@SMARTCOLS_2.25+0x2014>
   14570:	add	x19, x19, #0x2
   14574:	mov	w23, #0x1                   	// #1
   14578:	mov	x0, x21
   1457c:	add	x22, x20, #0x9a
   14580:	bl	74b0 <strlen@plt>
   14584:	sxtw	x20, w0
   14588:	mov	x1, x22
   1458c:	mov	x0, x19
   14590:	mov	x2, #0x2                   	// #2
   14594:	bl	7990 <strncmp@plt>
   14598:	cbnz	w0, 145c4 <scols_init_debug@@SMARTCOLS_2.25+0x1fd8>
   1459c:	mov	x2, x20
   145a0:	mov	x1, x21
   145a4:	add	x0, x19, #0x2
   145a8:	bl	7de0 <strncasecmp@plt>
   145ac:	cbnz	w0, 145c4 <scols_init_debug@@SMARTCOLS_2.25+0x1fd8>
   145b0:	add	x1, x19, x20
   145b4:	ldrsb	w1, [x1, #2]
   145b8:	cmp	w1, #0x2c
   145bc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
   145c0:	b.eq	145ec <scols_init_debug@@SMARTCOLS_2.25+0x2000>  // b.none
   145c4:	mov	x2, x20
   145c8:	mov	x1, x21
   145cc:	mov	x0, x19
   145d0:	bl	7de0 <strncasecmp@plt>
   145d4:	cbnz	w0, 14608 <scols_init_debug@@SMARTCOLS_2.25+0x201c>
   145d8:	ldrsb	w0, [x19, x20]
   145dc:	cmp	w0, #0x2c
   145e0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
   145e4:	b.ne	14608 <scols_init_debug@@SMARTCOLS_2.25+0x201c>  // b.any
   145e8:	eor	w0, w23, #0x1
   145ec:	ldp	x19, x20, [sp, #16]
   145f0:	ldp	x21, x22, [sp, #32]
   145f4:	ldr	x23, [sp, #48]
   145f8:	ldp	x29, x30, [sp], #64
   145fc:	ret
   14600:	mov	w23, #0x0                   	// #0
   14604:	b	14578 <scols_init_debug@@SMARTCOLS_2.25+0x1f8c>
   14608:	mov	x0, x19
   1460c:	mov	w1, #0x2c                  	// #44
   14610:	bl	7e90 <strchr@plt>
   14614:	cbz	x0, 14630 <scols_init_debug@@SMARTCOLS_2.25+0x2044>
   14618:	add	x19, x0, #0x1
   1461c:	b	14588 <scols_init_debug@@SMARTCOLS_2.25+0x1f9c>
   14620:	mov	w0, #0x1                   	// #1
   14624:	b	145ec <scols_init_debug@@SMARTCOLS_2.25+0x2000>
   14628:	mov	w0, #0x0                   	// #0
   1462c:	b	145ec <scols_init_debug@@SMARTCOLS_2.25+0x2000>
   14630:	mov	w0, w23
   14634:	b	145ec <scols_init_debug@@SMARTCOLS_2.25+0x2000>
   14638:	stp	x29, x30, [sp, #-48]!
   1463c:	mov	x29, sp
   14640:	stp	x19, x20, [sp, #16]
   14644:	mov	x19, x0
   14648:	mov	x20, #0x0                   	// #0
   1464c:	stp	x21, x22, [sp, #32]
   14650:	mov	x21, x1
   14654:	mov	w22, #0xfffd                	// #65533
   14658:	ldr	w0, [x19]
   1465c:	cbnz	w0, 14678 <scols_init_debug@@SMARTCOLS_2.25+0x208c>
   14660:	ldp	x21, x22, [sp, #32]
   14664:	str	wzr, [x19]
   14668:	mov	x0, x20
   1466c:	ldp	x19, x20, [sp, #16]
   14670:	ldp	x29, x30, [sp], #48
   14674:	ret
   14678:	bl	78e0 <wcwidth@plt>
   1467c:	cmn	w0, #0x1
   14680:	b.ne	1468c <scols_init_debug@@SMARTCOLS_2.25+0x20a0>  // b.any
   14684:	mov	w0, #0x1                   	// #1
   14688:	str	w22, [x19]
   1468c:	add	x2, x20, w0, sxtw
   14690:	cmp	x2, x21
   14694:	b.hi	14660 <scols_init_debug@@SMARTCOLS_2.25+0x2074>  // b.pmore
   14698:	add	x19, x19, #0x4
   1469c:	mov	x20, x2
   146a0:	b	14658 <scols_init_debug@@SMARTCOLS_2.25+0x206c>
   146a4:	stp	x29, x30, [sp, #-112]!
   146a8:	mov	x29, sp
   146ac:	stp	x19, x20, [sp, #16]
   146b0:	stp	x21, x22, [sp, #32]
   146b4:	stp	x23, x24, [sp, #48]
   146b8:	mov	x24, x2
   146bc:	stp	x25, x26, [sp, #64]
   146c0:	str	x27, [sp, #80]
   146c4:	str	xzr, [sp, #104]
   146c8:	cbz	x0, 14800 <scols_init_debug@@SMARTCOLS_2.25+0x2214>
   146cc:	mov	x19, x0
   146d0:	ldrsb	w0, [x0]
   146d4:	cbz	w0, 147f8 <scols_init_debug@@SMARTCOLS_2.25+0x220c>
   146d8:	sub	x23, x1, #0x1
   146dc:	cmp	x1, #0x0
   146e0:	add	x23, x19, x23
   146e4:	csel	x23, x23, x19, ne  // ne = any
   146e8:	add	x25, sp, #0x68
   146ec:	add	x26, sp, #0x64
   146f0:	mov	x21, #0x0                   	// #0
   146f4:	mov	x20, #0x0                   	// #0
   146f8:	b	14738 <scols_init_debug@@SMARTCOLS_2.25+0x214c>
   146fc:	b.ls	14714 <scols_init_debug@@SMARTCOLS_2.25+0x2128>  // b.plast
   14700:	cmp	w22, #0x5c
   14704:	b.ne	14714 <scols_init_debug@@SMARTCOLS_2.25+0x2128>  // b.any
   14708:	ldrsb	w0, [x19, #1]
   1470c:	cmp	w0, #0x78
   14710:	b.eq	1472c <scols_init_debug@@SMARTCOLS_2.25+0x2140>  // b.none
   14714:	bl	7d10 <__ctype_b_loc@plt>
   14718:	mov	x27, x0
   1471c:	ldr	x0, [x0]
   14720:	ubfiz	x22, x22, #1, #8
   14724:	ldrh	w0, [x0, x22]
   14728:	tbz	w0, #1, 14770 <scols_init_debug@@SMARTCOLS_2.25+0x2184>
   1472c:	add	x20, x20, #0x4
   14730:	add	x21, x21, #0x4
   14734:	add	x19, x19, #0x1
   14738:	ldrsb	w22, [x19]
   1473c:	cbz	w22, 14748 <scols_init_debug@@SMARTCOLS_2.25+0x215c>
   14740:	cmp	x23, x19
   14744:	b.cs	146fc <scols_init_debug@@SMARTCOLS_2.25+0x2110>  // b.hs, b.nlast
   14748:	cbz	x24, 14750 <scols_init_debug@@SMARTCOLS_2.25+0x2164>
   1474c:	str	x21, [x24]
   14750:	mov	x0, x20
   14754:	ldp	x19, x20, [sp, #16]
   14758:	ldp	x21, x22, [sp, #32]
   1475c:	ldp	x23, x24, [sp, #48]
   14760:	ldp	x25, x26, [sp, #64]
   14764:	ldr	x27, [sp, #80]
   14768:	ldp	x29, x30, [sp], #112
   1476c:	ret
   14770:	bl	7da0 <__ctype_get_mb_cur_max@plt>
   14774:	mov	x2, x0
   14778:	mov	x3, x25
   1477c:	mov	x1, x19
   14780:	mov	x0, x26
   14784:	bl	73e0 <mbrtowc@plt>
   14788:	mov	x22, x0
   1478c:	cbz	x0, 14748 <scols_init_debug@@SMARTCOLS_2.25+0x215c>
   14790:	cmn	x0, #0x3
   14794:	b.ls	147c8 <scols_init_debug@@SMARTCOLS_2.25+0x21dc>  // b.plast
   14798:	ldrb	w1, [x19]
   1479c:	ldr	x0, [x27]
   147a0:	ldrh	w0, [x0, x1, lsl #1]
   147a4:	tbz	w0, #14, 147bc <scols_init_debug@@SMARTCOLS_2.25+0x21d0>
   147a8:	add	x20, x20, #0x1
   147ac:	add	x21, x21, #0x1
   147b0:	mov	x22, #0x1                   	// #1
   147b4:	add	x19, x19, x22
   147b8:	b	14738 <scols_init_debug@@SMARTCOLS_2.25+0x214c>
   147bc:	add	x20, x20, #0x4
   147c0:	add	x21, x21, #0x4
   147c4:	b	147b0 <scols_init_debug@@SMARTCOLS_2.25+0x21c4>
   147c8:	ldr	w27, [sp, #100]
   147cc:	mov	w0, w27
   147d0:	bl	8190 <iswprint@plt>
   147d4:	cbnz	w0, 147e4 <scols_init_debug@@SMARTCOLS_2.25+0x21f8>
   147d8:	add	x20, x20, x22, lsl #2
   147dc:	add	x21, x21, x22, lsl #2
   147e0:	b	147b4 <scols_init_debug@@SMARTCOLS_2.25+0x21c8>
   147e4:	mov	w0, w27
   147e8:	add	x21, x21, x22
   147ec:	bl	78e0 <wcwidth@plt>
   147f0:	add	x20, x20, w0, sxtw
   147f4:	b	147b4 <scols_init_debug@@SMARTCOLS_2.25+0x21c8>
   147f8:	mov	x23, x19
   147fc:	b	146e8 <scols_init_debug@@SMARTCOLS_2.25+0x20fc>
   14800:	mov	x21, #0x0                   	// #0
   14804:	mov	x20, #0x0                   	// #0
   14808:	b	14748 <scols_init_debug@@SMARTCOLS_2.25+0x215c>
   1480c:	cbz	x0, 14854 <scols_init_debug@@SMARTCOLS_2.25+0x2268>
   14810:	stp	x29, x30, [sp, #-32]!
   14814:	mov	x29, sp
   14818:	str	x19, [sp, #16]
   1481c:	mov	x19, x0
   14820:	ldrsb	w1, [x0]
   14824:	cbz	w1, 14844 <scols_init_debug@@SMARTCOLS_2.25+0x2258>
   14828:	bl	74b0 <strlen@plt>
   1482c:	mov	x1, x0
   14830:	mov	x0, x19
   14834:	mov	x2, #0x0                   	// #0
   14838:	ldr	x19, [sp, #16]
   1483c:	ldp	x29, x30, [sp], #32
   14840:	b	146a4 <scols_init_debug@@SMARTCOLS_2.25+0x20b8>
   14844:	mov	x0, #0x0                   	// #0
   14848:	ldr	x19, [sp, #16]
   1484c:	ldp	x29, x30, [sp], #32
   14850:	ret
   14854:	mov	x0, #0x0                   	// #0
   14858:	ret
   1485c:	stp	x29, x30, [sp, #-128]!
   14860:	mov	x29, sp
   14864:	stp	x19, x20, [sp, #16]
   14868:	mov	x20, x0
   1486c:	stp	x21, x22, [sp, #32]
   14870:	mov	x21, x1
   14874:	stp	x23, x24, [sp, #48]
   14878:	mov	x23, x2
   1487c:	stp	x25, x26, [sp, #64]
   14880:	mov	x25, x3
   14884:	stp	x27, x28, [sp, #80]
   14888:	cbz	x0, 148e8 <scols_init_debug@@SMARTCOLS_2.25+0x22fc>
   1488c:	bl	74b0 <strlen@plt>
   14890:	str	xzr, [sp, #120]
   14894:	cmp	x0, #0x0
   14898:	ccmp	x23, #0x0, #0x4, ne  // ne = any
   1489c:	b.eq	14a60 <scols_init_debug@@SMARTCOLS_2.25+0x2474>  // b.none
   148a0:	adrp	x24, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   148a4:	mov	x19, x23
   148a8:	add	x24, x24, #0x612
   148ac:	add	x26, sp, #0x78
   148b0:	add	x27, sp, #0x74
   148b4:	str	xzr, [x21]
   148b8:	cbz	x20, 148c4 <scols_init_debug@@SMARTCOLS_2.25+0x22d8>
   148bc:	ldrsb	w22, [x20]
   148c0:	cbnz	w22, 148f0 <scols_init_debug@@SMARTCOLS_2.25+0x2304>
   148c4:	mov	x0, x23
   148c8:	strb	wzr, [x19]
   148cc:	ldp	x19, x20, [sp, #16]
   148d0:	ldp	x21, x22, [sp, #32]
   148d4:	ldp	x23, x24, [sp, #48]
   148d8:	ldp	x25, x26, [sp, #64]
   148dc:	ldp	x27, x28, [sp, #80]
   148e0:	ldp	x29, x30, [sp], #128
   148e4:	ret
   148e8:	mov	x0, #0x0                   	// #0
   148ec:	b	14890 <scols_init_debug@@SMARTCOLS_2.25+0x22a4>
   148f0:	cbz	x25, 14910 <scols_init_debug@@SMARTCOLS_2.25+0x2324>
   148f4:	mov	w1, w22
   148f8:	mov	x0, x25
   148fc:	bl	7e90 <strchr@plt>
   14900:	cbz	x0, 14910 <scols_init_debug@@SMARTCOLS_2.25+0x2324>
   14904:	add	x20, x20, #0x1
   14908:	strb	w22, [x19], #1
   1490c:	b	148b8 <scols_init_debug@@SMARTCOLS_2.25+0x22cc>
   14910:	cmp	w22, #0x5c
   14914:	and	w22, w22, #0xff
   14918:	b.ne	14928 <scols_init_debug@@SMARTCOLS_2.25+0x233c>  // b.any
   1491c:	ldrsb	w0, [x20, #1]
   14920:	cmp	w0, #0x78
   14924:	b.eq	14940 <scols_init_debug@@SMARTCOLS_2.25+0x2354>  // b.none
   14928:	bl	7d10 <__ctype_b_loc@plt>
   1492c:	mov	x4, x0
   14930:	ubfiz	x0, x22, #1, #8
   14934:	ldr	x1, [x4]
   14938:	ldrh	w0, [x1, x0]
   1493c:	tbz	w0, #1, 14968 <scols_init_debug@@SMARTCOLS_2.25+0x237c>
   14940:	mov	x0, x19
   14944:	mov	w2, w22
   14948:	mov	x1, x24
   1494c:	bl	7680 <sprintf@plt>
   14950:	ldr	x0, [x21]
   14954:	add	x19, x19, #0x4
   14958:	add	x20, x20, #0x1
   1495c:	add	x0, x0, #0x4
   14960:	str	x0, [x21]
   14964:	b	148b8 <scols_init_debug@@SMARTCOLS_2.25+0x22cc>
   14968:	str	x4, [sp, #104]
   1496c:	bl	7da0 <__ctype_get_mb_cur_max@plt>
   14970:	mov	x3, x26
   14974:	mov	x2, x0
   14978:	mov	x1, x20
   1497c:	mov	x0, x27
   14980:	bl	73e0 <mbrtowc@plt>
   14984:	mov	x28, x0
   14988:	cbz	x0, 148c4 <scols_init_debug@@SMARTCOLS_2.25+0x22d8>
   1498c:	cmn	x0, #0x3
   14990:	b.ls	149ec <scols_init_debug@@SMARTCOLS_2.25+0x2400>  // b.plast
   14994:	ldr	x4, [sp, #104]
   14998:	ldrb	w1, [x20]
   1499c:	ldrb	w2, [x20]
   149a0:	ldr	x0, [x4]
   149a4:	ldrh	w0, [x0, x1, lsl #1]
   149a8:	tbnz	w0, #14, 149d4 <scols_init_debug@@SMARTCOLS_2.25+0x23e8>
   149ac:	mov	x0, x19
   149b0:	mov	x1, x24
   149b4:	bl	7680 <sprintf@plt>
   149b8:	add	x19, x19, #0x4
   149bc:	ldr	x0, [x21]
   149c0:	add	x0, x0, #0x4
   149c4:	str	x0, [x21]
   149c8:	mov	x22, #0x1                   	// #1
   149cc:	add	x20, x20, x22
   149d0:	b	148b8 <scols_init_debug@@SMARTCOLS_2.25+0x22cc>
   149d4:	ldr	x0, [x21]
   149d8:	add	x0, x0, #0x1
   149dc:	str	x0, [x21]
   149e0:	ldrsb	w0, [x20]
   149e4:	strb	w0, [x19], #1
   149e8:	b	149c8 <scols_init_debug@@SMARTCOLS_2.25+0x23dc>
   149ec:	ldr	w22, [sp, #116]
   149f0:	mov	w0, w22
   149f4:	bl	8190 <iswprint@plt>
   149f8:	cbnz	w0, 14a30 <scols_init_debug@@SMARTCOLS_2.25+0x2444>
   149fc:	mov	x22, #0x0                   	// #0
   14a00:	ldrb	w2, [x20, x22]
   14a04:	add	x0, x19, x22, lsl #2
   14a08:	mov	x1, x24
   14a0c:	add	x22, x22, #0x1
   14a10:	bl	7680 <sprintf@plt>
   14a14:	ldr	x0, [x21]
   14a18:	cmp	x28, x22
   14a1c:	add	x0, x0, #0x4
   14a20:	str	x0, [x21]
   14a24:	b.ne	14a00 <scols_init_debug@@SMARTCOLS_2.25+0x2414>  // b.any
   14a28:	add	x19, x19, x22, lsl #2
   14a2c:	b	149cc <scols_init_debug@@SMARTCOLS_2.25+0x23e0>
   14a30:	mov	x1, x20
   14a34:	mov	x2, x28
   14a38:	mov	x0, x19
   14a3c:	bl	73f0 <memcpy@plt>
   14a40:	mov	w0, w22
   14a44:	add	x19, x19, x28
   14a48:	bl	78e0 <wcwidth@plt>
   14a4c:	mov	x22, x28
   14a50:	ldr	x1, [x21]
   14a54:	add	x0, x1, w0, sxtw
   14a58:	str	x0, [x21]
   14a5c:	b	149cc <scols_init_debug@@SMARTCOLS_2.25+0x23e0>
   14a60:	mov	x0, #0x0                   	// #0
   14a64:	b	148cc <scols_init_debug@@SMARTCOLS_2.25+0x22e0>
   14a68:	stp	x29, x30, [sp, #-112]!
   14a6c:	mov	x29, sp
   14a70:	stp	x19, x20, [sp, #16]
   14a74:	mov	x20, x0
   14a78:	stp	x21, x22, [sp, #32]
   14a7c:	mov	x22, x2
   14a80:	stp	x23, x24, [sp, #48]
   14a84:	stp	x25, x26, [sp, #64]
   14a88:	str	x27, [sp, #80]
   14a8c:	mov	x27, x1
   14a90:	cbz	x0, 14af0 <scols_init_debug@@SMARTCOLS_2.25+0x2504>
   14a94:	bl	74b0 <strlen@plt>
   14a98:	str	xzr, [sp, #104]
   14a9c:	cmp	x0, #0x0
   14aa0:	ccmp	x22, #0x0, #0x4, ne  // ne = any
   14aa4:	b.eq	14bdc <scols_init_debug@@SMARTCOLS_2.25+0x25f0>  // b.none
   14aa8:	adrp	x24, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   14aac:	mov	x19, x22
   14ab0:	add	x25, sp, #0x68
   14ab4:	add	x26, sp, #0x64
   14ab8:	add	x24, x24, #0x612
   14abc:	str	xzr, [x27]
   14ac0:	cbz	x20, 14acc <scols_init_debug@@SMARTCOLS_2.25+0x24e0>
   14ac4:	ldrsb	w0, [x20]
   14ac8:	cbnz	w0, 14af8 <scols_init_debug@@SMARTCOLS_2.25+0x250c>
   14acc:	mov	x0, x22
   14ad0:	strb	wzr, [x19]
   14ad4:	ldp	x19, x20, [sp, #16]
   14ad8:	ldp	x21, x22, [sp, #32]
   14adc:	ldp	x23, x24, [sp, #48]
   14ae0:	ldp	x25, x26, [sp, #64]
   14ae4:	ldr	x27, [sp, #80]
   14ae8:	ldp	x29, x30, [sp], #112
   14aec:	ret
   14af0:	mov	x0, #0x0                   	// #0
   14af4:	b	14a98 <scols_init_debug@@SMARTCOLS_2.25+0x24ac>
   14af8:	bl	7da0 <__ctype_get_mb_cur_max@plt>
   14afc:	mov	x2, x0
   14b00:	mov	x3, x25
   14b04:	mov	x1, x20
   14b08:	mov	x0, x26
   14b0c:	bl	73e0 <mbrtowc@plt>
   14b10:	mov	x21, x0
   14b14:	cbz	x0, 14acc <scols_init_debug@@SMARTCOLS_2.25+0x24e0>
   14b18:	ldrsb	w23, [x20]
   14b1c:	cmn	x0, #0x3
   14b20:	b.ls	14b7c <scols_init_debug@@SMARTCOLS_2.25+0x2590>  // b.plast
   14b24:	bl	7d10 <__ctype_b_loc@plt>
   14b28:	ldr	x0, [x0]
   14b2c:	and	w2, w23, #0xff
   14b30:	ubfiz	x23, x23, #1, #8
   14b34:	ldrh	w0, [x0, x23]
   14b38:	tbnz	w0, #14, 14b64 <scols_init_debug@@SMARTCOLS_2.25+0x2578>
   14b3c:	mov	x0, x19
   14b40:	mov	x1, x24
   14b44:	bl	7680 <sprintf@plt>
   14b48:	add	x19, x19, #0x4
   14b4c:	ldr	x0, [x27]
   14b50:	add	x0, x0, #0x4
   14b54:	str	x0, [x27]
   14b58:	mov	x21, #0x1                   	// #1
   14b5c:	add	x20, x20, x21
   14b60:	b	14ac0 <scols_init_debug@@SMARTCOLS_2.25+0x24d4>
   14b64:	ldr	x0, [x27]
   14b68:	add	x0, x0, #0x1
   14b6c:	str	x0, [x27]
   14b70:	ldrsb	w0, [x20]
   14b74:	strb	w0, [x19], #1
   14b78:	b	14b58 <scols_init_debug@@SMARTCOLS_2.25+0x256c>
   14b7c:	cmp	w23, #0x5c
   14b80:	b.ne	14bb4 <scols_init_debug@@SMARTCOLS_2.25+0x25c8>  // b.any
   14b84:	ldrsb	w0, [x20, #1]
   14b88:	cmp	w0, #0x78
   14b8c:	b.ne	14bb4 <scols_init_debug@@SMARTCOLS_2.25+0x25c8>  // b.any
   14b90:	mov	x0, x19
   14b94:	mov	w2, w23
   14b98:	mov	x1, x24
   14b9c:	bl	7680 <sprintf@plt>
   14ba0:	ldr	x0, [x27]
   14ba4:	add	x19, x19, #0x4
   14ba8:	add	x0, x0, #0x4
   14bac:	str	x0, [x27]
   14bb0:	b	14b5c <scols_init_debug@@SMARTCOLS_2.25+0x2570>
   14bb4:	mov	x1, x20
   14bb8:	mov	x2, x21
   14bbc:	mov	x0, x19
   14bc0:	bl	73f0 <memcpy@plt>
   14bc4:	ldr	w0, [sp, #100]
   14bc8:	add	x19, x19, x21
   14bcc:	bl	78e0 <wcwidth@plt>
   14bd0:	ldr	x1, [x27]
   14bd4:	add	x0, x1, w0, sxtw
   14bd8:	b	14bac <scols_init_debug@@SMARTCOLS_2.25+0x25c0>
   14bdc:	mov	x0, #0x0                   	// #0
   14be0:	b	14ad4 <scols_init_debug@@SMARTCOLS_2.25+0x24e8>
   14be4:	lsl	x0, x0, #2
   14be8:	add	x0, x0, #0x1
   14bec:	ret
   14bf0:	stp	x29, x30, [sp, #-48]!
   14bf4:	mov	x29, sp
   14bf8:	stp	x19, x20, [sp, #16]
   14bfc:	mov	x19, x0
   14c00:	str	x21, [sp, #32]
   14c04:	cbz	x0, 14c50 <scols_init_debug@@SMARTCOLS_2.25+0x2664>
   14c08:	mov	x21, x1
   14c0c:	bl	74b0 <strlen@plt>
   14c10:	cbz	x0, 14c2c <scols_init_debug@@SMARTCOLS_2.25+0x2640>
   14c14:	bl	14be4 <scols_init_debug@@SMARTCOLS_2.25+0x25f8>
   14c18:	bl	78b0 <malloc@plt>
   14c1c:	mov	x20, x0
   14c20:	cbnz	x0, 14c34 <scols_init_debug@@SMARTCOLS_2.25+0x2648>
   14c24:	mov	x0, x20
   14c28:	bl	7d80 <free@plt>
   14c2c:	mov	x19, #0x0                   	// #0
   14c30:	b	14c50 <scols_init_debug@@SMARTCOLS_2.25+0x2664>
   14c34:	mov	x2, x0
   14c38:	mov	x1, x21
   14c3c:	mov	x0, x19
   14c40:	mov	x3, #0x0                   	// #0
   14c44:	bl	1485c <scols_init_debug@@SMARTCOLS_2.25+0x2270>
   14c48:	mov	x19, x0
   14c4c:	cbz	x0, 14c24 <scols_init_debug@@SMARTCOLS_2.25+0x2638>
   14c50:	mov	x0, x19
   14c54:	ldp	x19, x20, [sp, #16]
   14c58:	ldr	x21, [sp, #32]
   14c5c:	ldp	x29, x30, [sp], #48
   14c60:	ret
   14c64:	stp	x29, x30, [sp, #-48]!
   14c68:	mov	x29, sp
   14c6c:	stp	x19, x20, [sp, #16]
   14c70:	mov	x19, x0
   14c74:	str	x21, [sp, #32]
   14c78:	cbz	x0, 14cc0 <scols_init_debug@@SMARTCOLS_2.25+0x26d4>
   14c7c:	mov	x21, x1
   14c80:	bl	74b0 <strlen@plt>
   14c84:	cbz	x0, 14ca0 <scols_init_debug@@SMARTCOLS_2.25+0x26b4>
   14c88:	bl	14be4 <scols_init_debug@@SMARTCOLS_2.25+0x25f8>
   14c8c:	bl	78b0 <malloc@plt>
   14c90:	mov	x20, x0
   14c94:	cbnz	x0, 14ca8 <scols_init_debug@@SMARTCOLS_2.25+0x26bc>
   14c98:	mov	x0, x20
   14c9c:	bl	7d80 <free@plt>
   14ca0:	mov	x19, #0x0                   	// #0
   14ca4:	b	14cc0 <scols_init_debug@@SMARTCOLS_2.25+0x26d4>
   14ca8:	mov	x2, x0
   14cac:	mov	x1, x21
   14cb0:	mov	x0, x19
   14cb4:	bl	14a68 <scols_init_debug@@SMARTCOLS_2.25+0x247c>
   14cb8:	mov	x19, x0
   14cbc:	cbz	x0, 14c98 <scols_init_debug@@SMARTCOLS_2.25+0x26ac>
   14cc0:	mov	x0, x19
   14cc4:	ldp	x19, x20, [sp, #16]
   14cc8:	ldr	x21, [sp, #32]
   14ccc:	ldp	x29, x30, [sp], #48
   14cd0:	ret
   14cd4:	stp	x29, x30, [sp, #-64]!
   14cd8:	mov	x29, sp
   14cdc:	stp	x19, x20, [sp, #16]
   14ce0:	stp	x21, x22, [sp, #32]
   14ce4:	mov	x21, x0
   14ce8:	str	x23, [sp, #48]
   14cec:	mov	x23, x1
   14cf0:	bl	74b0 <strlen@plt>
   14cf4:	mov	x19, x0
   14cf8:	mov	x1, x21
   14cfc:	mov	x2, #0x0                   	// #0
   14d00:	mov	x0, #0x0                   	// #0
   14d04:	bl	74f0 <mbstowcs@plt>
   14d08:	cmn	x0, #0x1
   14d0c:	b.eq	14d88 <scols_init_debug@@SMARTCOLS_2.25+0x279c>  // b.none
   14d10:	add	x1, x0, #0x1
   14d14:	mov	x22, x0
   14d18:	mov	x0, #0x1                   	// #1
   14d1c:	lsl	x1, x1, #2
   14d20:	bl	7a70 <calloc@plt>
   14d24:	mov	x20, x0
   14d28:	cbz	x0, 14d60 <scols_init_debug@@SMARTCOLS_2.25+0x2774>
   14d2c:	mov	x2, x22
   14d30:	mov	x1, x21
   14d34:	bl	74f0 <mbstowcs@plt>
   14d38:	cbz	x0, 14d60 <scols_init_debug@@SMARTCOLS_2.25+0x2774>
   14d3c:	ldr	x1, [x23]
   14d40:	mov	x0, x20
   14d44:	bl	14638 <scols_init_debug@@SMARTCOLS_2.25+0x204c>
   14d48:	str	x0, [x23]
   14d4c:	mov	x2, x19
   14d50:	mov	x1, x20
   14d54:	mov	x0, x21
   14d58:	bl	7fe0 <wcstombs@plt>
   14d5c:	mov	x19, x0
   14d60:	mov	x0, x20
   14d64:	bl	7d80 <free@plt>
   14d68:	tbnz	x19, #63, 14d70 <scols_init_debug@@SMARTCOLS_2.25+0x2784>
   14d6c:	strb	wzr, [x21, x19]
   14d70:	mov	x0, x19
   14d74:	ldp	x19, x20, [sp, #16]
   14d78:	ldp	x21, x22, [sp, #32]
   14d7c:	ldr	x23, [sp, #48]
   14d80:	ldp	x29, x30, [sp], #64
   14d84:	ret
   14d88:	mov	x20, #0x0                   	// #0
   14d8c:	b	14d60 <scols_init_debug@@SMARTCOLS_2.25+0x2774>
   14d90:	stp	x29, x30, [sp, #-128]!
   14d94:	mov	x29, sp
   14d98:	stp	x19, x20, [sp, #16]
   14d9c:	stp	x21, x22, [sp, #32]
   14da0:	mov	x22, x2
   14da4:	stp	x23, x24, [sp, #48]
   14da8:	mov	x24, x3
   14dac:	mov	x23, x0
   14db0:	stp	x25, x26, [sp, #64]
   14db4:	mov	w25, w4
   14db8:	mov	w26, w5
   14dbc:	stp	x27, x28, [sp, #80]
   14dc0:	str	x1, [sp, #104]
   14dc4:	str	w6, [sp, #116]
   14dc8:	bl	74b0 <strlen@plt>
   14dcc:	mov	x19, x0
   14dd0:	bl	7da0 <__ctype_get_mb_cur_max@plt>
   14dd4:	cmp	x0, #0x1
   14dd8:	b.ls	14fa8 <scols_init_debug@@SMARTCOLS_2.25+0x29bc>  // b.plast
   14ddc:	mov	x1, x23
   14de0:	mov	x2, #0x0                   	// #0
   14de4:	mov	x0, #0x0                   	// #0
   14de8:	bl	74f0 <mbstowcs@plt>
   14dec:	mov	x27, x0
   14df0:	cmn	x0, #0x1
   14df4:	b.ne	14e38 <scols_init_debug@@SMARTCOLS_2.25+0x284c>  // b.any
   14df8:	tbnz	w26, #0, 14fa8 <scols_init_debug@@SMARTCOLS_2.25+0x29bc>
   14dfc:	mov	x20, #0x0                   	// #0
   14e00:	mov	x28, #0x0                   	// #0
   14e04:	mov	x26, #0xffffffffffffffff    	// #-1
   14e08:	mov	x0, x20
   14e0c:	bl	7d80 <free@plt>
   14e10:	mov	x0, x28
   14e14:	bl	7d80 <free@plt>
   14e18:	mov	x0, x26
   14e1c:	ldp	x19, x20, [sp, #16]
   14e20:	ldp	x21, x22, [sp, #32]
   14e24:	ldp	x23, x24, [sp, #48]
   14e28:	ldp	x25, x26, [sp, #64]
   14e2c:	ldp	x27, x28, [sp, #80]
   14e30:	ldp	x29, x30, [sp], #128
   14e34:	ret
   14e38:	add	x21, x0, #0x1
   14e3c:	lsl	x28, x21, #2
   14e40:	mov	x0, x28
   14e44:	bl	78b0 <malloc@plt>
   14e48:	mov	x20, x0
   14e4c:	cbnz	x0, 14e5c <scols_init_debug@@SMARTCOLS_2.25+0x2870>
   14e50:	tbz	w26, #0, 14dfc <scols_init_debug@@SMARTCOLS_2.25+0x2810>
   14e54:	mov	x27, x19
   14e58:	b	14fb0 <scols_init_debug@@SMARTCOLS_2.25+0x29c4>
   14e5c:	mov	x2, x21
   14e60:	mov	x1, x23
   14e64:	bl	74f0 <mbstowcs@plt>
   14e68:	cbz	x0, 14e54 <scols_init_debug@@SMARTCOLS_2.25+0x2868>
   14e6c:	add	x28, x20, x28
   14e70:	mov	x21, x20
   14e74:	stur	wzr, [x28, #-4]
   14e78:	mov	w28, #0x0                   	// #0
   14e7c:	ldr	w0, [x21]
   14e80:	cbnz	w0, 14f04 <scols_init_debug@@SMARTCOLS_2.25+0x2918>
   14e84:	mov	w21, #0x0                   	// #0
   14e88:	mov	x2, #0x0                   	// #0
   14e8c:	ldr	w0, [x20, x2, lsl #2]
   14e90:	cbnz	w0, 14f20 <scols_init_debug@@SMARTCOLS_2.25+0x2934>
   14e94:	sxtw	x27, w21
   14e98:	cbnz	w28, 14f64 <scols_init_debug@@SMARTCOLS_2.25+0x2978>
   14e9c:	ldr	x0, [x24]
   14ea0:	cmp	x0, x27
   14ea4:	b.cs	14fb0 <scols_init_debug@@SMARTCOLS_2.25+0x29c4>  // b.hs, b.nlast
   14ea8:	add	x21, x19, #0x1
   14eac:	mov	x0, x21
   14eb0:	bl	78b0 <malloc@plt>
   14eb4:	mov	x28, x0
   14eb8:	cbnz	x0, 14f7c <scols_init_debug@@SMARTCOLS_2.25+0x2990>
   14ebc:	tbz	w26, #0, 14e04 <scols_init_debug@@SMARTCOLS_2.25+0x2818>
   14ec0:	ldr	x1, [x24]
   14ec4:	cmp	x1, x27
   14ec8:	b.cc	14fb8 <scols_init_debug@@SMARTCOLS_2.25+0x29cc>  // b.lo, b.ul, b.last
   14ecc:	sub	x1, x1, x27
   14ed0:	csel	x1, x1, xzr, hi  // hi = pmore
   14ed4:	str	x27, [x24]
   14ed8:	add	x26, x1, x19
   14edc:	cbz	x22, 14e08 <scols_init_debug@@SMARTCOLS_2.25+0x281c>
   14ee0:	ldr	x0, [sp, #104]
   14ee4:	sub	x22, x22, #0x1
   14ee8:	cmp	w25, #0x1
   14eec:	add	x22, x0, x22
   14ef0:	b.eq	15018 <scols_init_debug@@SMARTCOLS_2.25+0x2a2c>  // b.none
   14ef4:	cmp	w25, #0x2
   14ef8:	b.eq	14fc8 <scols_init_debug@@SMARTCOLS_2.25+0x29dc>  // b.none
   14efc:	cbz	w25, 15020 <scols_init_debug@@SMARTCOLS_2.25+0x2a34>
   14f00:	bl	7c10 <abort@plt>
   14f04:	bl	8190 <iswprint@plt>
   14f08:	mov	w2, #0xfffd                	// #65533
   14f0c:	cbnz	w0, 14f18 <scols_init_debug@@SMARTCOLS_2.25+0x292c>
   14f10:	mov	w28, #0x1                   	// #1
   14f14:	str	w2, [x21]
   14f18:	add	x21, x21, #0x4
   14f1c:	b	14e7c <scols_init_debug@@SMARTCOLS_2.25+0x2890>
   14f20:	str	x2, [sp, #120]
   14f24:	bl	78e0 <wcwidth@plt>
   14f28:	cmn	w0, #0x1
   14f2c:	b.eq	14f5c <scols_init_debug@@SMARTCOLS_2.25+0x2970>  // b.none
   14f30:	ldr	x2, [sp, #120]
   14f34:	mov	w3, #0x7fffffff            	// #2147483647
   14f38:	sub	w5, w3, w0
   14f3c:	cmp	w5, w21
   14f40:	add	x4, x2, #0x1
   14f44:	b.lt	14f5c <scols_init_debug@@SMARTCOLS_2.25+0x2970>  // b.tstop
   14f48:	add	w21, w21, w0
   14f4c:	cmp	x27, x2
   14f50:	b.eq	14e94 <scols_init_debug@@SMARTCOLS_2.25+0x28a8>  // b.none
   14f54:	mov	x2, x4
   14f58:	b	14e8c <scols_init_debug@@SMARTCOLS_2.25+0x28a0>
   14f5c:	mov	w21, #0xffffffff            	// #-1
   14f60:	b	14e94 <scols_init_debug@@SMARTCOLS_2.25+0x28a8>
   14f64:	mov	x1, x20
   14f68:	mov	x2, #0x0                   	// #0
   14f6c:	mov	x0, #0x0                   	// #0
   14f70:	bl	7fe0 <wcstombs@plt>
   14f74:	add	x21, x0, #0x1
   14f78:	b	14eac <scols_init_debug@@SMARTCOLS_2.25+0x28c0>
   14f7c:	ldr	x1, [x24]
   14f80:	mov	x0, x20
   14f84:	mov	x23, x28
   14f88:	bl	14638 <scols_init_debug@@SMARTCOLS_2.25+0x204c>
   14f8c:	mov	x27, x0
   14f90:	mov	x2, x21
   14f94:	mov	x1, x20
   14f98:	mov	x0, x28
   14f9c:	bl	7fe0 <wcstombs@plt>
   14fa0:	mov	x19, x0
   14fa4:	b	14ec0 <scols_init_debug@@SMARTCOLS_2.25+0x28d4>
   14fa8:	mov	x27, x19
   14fac:	mov	x20, #0x0                   	// #0
   14fb0:	mov	x28, #0x0                   	// #0
   14fb4:	b	14ec0 <scols_init_debug@@SMARTCOLS_2.25+0x28d4>
   14fb8:	mov	x19, x1
   14fbc:	mov	x27, x1
   14fc0:	mov	x1, #0x0                   	// #0
   14fc4:	b	14ed4 <scols_init_debug@@SMARTCOLS_2.25+0x28e8>
   14fc8:	lsr	x24, x1, #1
   14fcc:	and	x1, x1, #0x1
   14fd0:	add	x1, x1, x24
   14fd4:	ldr	x0, [sp, #104]
   14fd8:	add	x1, x0, x1
   14fdc:	cmp	x1, x0
   14fe0:	ccmp	x22, x0, #0x0, ne  // ne = any
   14fe4:	b.hi	1502c <scols_init_debug@@SMARTCOLS_2.25+0x2a40>  // b.pmore
   14fe8:	sub	x2, x22, x0
   14fec:	strb	wzr, [x0]
   14ff0:	cmp	x2, x19
   14ff4:	mov	x1, x23
   14ff8:	csel	x2, x2, x19, ls  // ls = plast
   14ffc:	bl	7dc0 <mempcpy@plt>
   15000:	add	x24, x0, x24
   15004:	cmp	x24, x0
   15008:	ccmp	x22, x0, #0x0, ne  // ne = any
   1500c:	b.hi	15038 <scols_init_debug@@SMARTCOLS_2.25+0x2a4c>  // b.pmore
   15010:	strb	wzr, [x0]
   15014:	b	14e08 <scols_init_debug@@SMARTCOLS_2.25+0x281c>
   15018:	mov	x24, #0x0                   	// #0
   1501c:	b	14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x29e8>
   15020:	mov	x24, x1
   15024:	mov	x1, #0x0                   	// #0
   15028:	b	14fd4 <scols_init_debug@@SMARTCOLS_2.25+0x29e8>
   1502c:	ldrb	w2, [sp, #116]
   15030:	strb	w2, [x0], #1
   15034:	b	14fdc <scols_init_debug@@SMARTCOLS_2.25+0x29f0>
   15038:	ldrb	w1, [sp, #116]
   1503c:	strb	w1, [x0], #1
   15040:	b	15004 <scols_init_debug@@SMARTCOLS_2.25+0x2a18>
   15044:	mov	w6, #0x20                  	// #32
   15048:	b	14d90 <scols_init_debug@@SMARTCOLS_2.25+0x27a4>
   1504c:	stp	x29, x30, [sp, #-48]!
   15050:	mov	x29, sp
   15054:	stp	x19, x20, [sp, #16]
   15058:	mov	x20, x1
   1505c:	mov	x19, x0
   15060:	bl	7da0 <__ctype_get_mb_cur_max@plt>
   15064:	mov	x2, x0
   15068:	mov	x1, x19
   1506c:	mov	x3, #0x0                   	// #0
   15070:	add	x0, sp, #0x2c
   15074:	bl	73e0 <mbrtowc@plt>
   15078:	mov	x19, x0
   1507c:	ldr	w0, [sp, #44]
   15080:	bl	78e0 <wcwidth@plt>
   15084:	sxtw	x0, w0
   15088:	str	x0, [x20]
   1508c:	mov	x0, x19
   15090:	ldp	x19, x20, [sp, #16]
   15094:	ldp	x29, x30, [sp], #48
   15098:	ret
   1509c:	stp	x29, x30, [sp, #-64]!
   150a0:	mov	x29, sp
   150a4:	stp	x19, x20, [sp, #16]
   150a8:	mov	x19, x0
   150ac:	ldr	x0, [x0, #24]
   150b0:	stp	x21, x22, [sp, #32]
   150b4:	cbnz	x0, 150cc <scols_init_debug@@SMARTCOLS_2.25+0x2ae0>
   150b8:	mov	w0, #0x1                   	// #1
   150bc:	ldp	x19, x20, [sp, #16]
   150c0:	ldp	x21, x22, [sp, #32]
   150c4:	ldp	x29, x30, [sp], #64
   150c8:	ret
   150cc:	ldp	x1, x0, [x19, #32]
   150d0:	cmp	x0, x1
   150d4:	b.cs	150b8 <scols_init_debug@@SMARTCOLS_2.25+0x2acc>  // b.hs, b.nlast
   150d8:	ldr	x1, [x19]
   150dc:	adds	x21, x1, x0
   150e0:	b.eq	15144 <scols_init_debug@@SMARTCOLS_2.25+0x2b58>  // b.none
   150e4:	ldrsb	w0, [x1, x0]
   150e8:	cbz	w0, 15144 <scols_init_debug@@SMARTCOLS_2.25+0x2b58>
   150ec:	add	x1, sp, #0x38
   150f0:	mov	x0, x21
   150f4:	bl	1504c <scols_init_debug@@SMARTCOLS_2.25+0x2a60>
   150f8:	mov	x20, x0
   150fc:	mov	x0, x21
   15100:	bl	74b0 <strlen@plt>
   15104:	sub	x22, x0, x20
   15108:	add	x1, x21, x20
   1510c:	mov	x2, x22
   15110:	mov	x0, x21
   15114:	bl	7410 <memmove@plt>
   15118:	strb	wzr, [x21, x22]
   1511c:	cmn	x20, #0x1
   15120:	b.eq	150b8 <scols_init_debug@@SMARTCOLS_2.25+0x2acc>  // b.none
   15124:	ldr	x0, [x19, #32]
   15128:	sub	x20, x0, x20
   1512c:	str	x20, [x19, #32]
   15130:	ldr	x0, [x19]
   15134:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
   15138:	str	x0, [x19, #24]
   1513c:	mov	w0, #0x0                   	// #0
   15140:	b	150bc <scols_init_debug@@SMARTCOLS_2.25+0x2ad0>
   15144:	mov	x20, #0x0                   	// #0
   15148:	b	150fc <scols_init_debug@@SMARTCOLS_2.25+0x2b10>
   1514c:	stp	x29, x30, [sp, #-48]!
   15150:	mov	x29, sp
   15154:	stp	x19, x20, [sp, #16]
   15158:	mov	x20, x0
   1515c:	mov	x0, #0x1                   	// #1
   15160:	stp	x21, x22, [sp, #32]
   15164:	mov	x22, x1
   15168:	mov	x21, x2
   1516c:	mov	x1, #0x38                  	// #56
   15170:	bl	7a70 <calloc@plt>
   15174:	mov	x19, x0
   15178:	cbz	x0, 1519c <scols_init_debug@@SMARTCOLS_2.25+0x2bb0>
   1517c:	mov	x0, x20
   15180:	stp	x20, x22, [x19]
   15184:	str	x21, [x19, #16]
   15188:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
   1518c:	str	x0, [x19, #24]
   15190:	mov	x0, x20
   15194:	bl	74b0 <strlen@plt>
   15198:	str	x0, [x19, #32]
   1519c:	mov	x0, x19
   151a0:	ldp	x19, x20, [sp, #16]
   151a4:	ldp	x21, x22, [sp, #32]
   151a8:	ldp	x29, x30, [sp], #48
   151ac:	ret
   151b0:	stp	x29, x30, [sp, #-32]!
   151b4:	mov	x29, sp
   151b8:	str	x19, [sp, #16]
   151bc:	cbz	x0, 151d8 <scols_init_debug@@SMARTCOLS_2.25+0x2bec>
   151c0:	ldr	x19, [x0]
   151c4:	bl	7d80 <free@plt>
   151c8:	mov	x0, x19
   151cc:	ldr	x19, [sp, #16]
   151d0:	ldp	x29, x30, [sp], #32
   151d4:	ret
   151d8:	mov	x19, #0x0                   	// #0
   151dc:	b	151c4 <scols_init_debug@@SMARTCOLS_2.25+0x2bd8>
   151e0:	stp	x29, x30, [sp, #-80]!
   151e4:	cmp	w1, #0x3
   151e8:	mov	x29, sp
   151ec:	stp	x19, x20, [sp, #16]
   151f0:	stp	x21, x22, [sp, #32]
   151f4:	stp	x23, x24, [sp, #48]
   151f8:	b.hi	15348 <scols_init_debug@@SMARTCOLS_2.25+0x2d5c>  // b.pmore
   151fc:	mov	x19, x0
   15200:	mov	w20, w1
   15204:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   15208:	add	x0, x0, #0xc24
   1520c:	ldrb	w0, [x0, w20, uxtw]
   15210:	adr	x1, 1521c <scols_init_debug@@SMARTCOLS_2.25+0x2c30>
   15214:	add	x0, x1, w0, sxtb #2
   15218:	br	x0
   1521c:	ldr	x22, [x19, #40]
   15220:	cbz	x22, 15350 <scols_init_debug@@SMARTCOLS_2.25+0x2d64>
   15224:	ldr	x0, [x19]
   15228:	str	wzr, [sp, #72]
   1522c:	cbz	x0, 15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>
   15230:	add	x22, x0, x22
   15234:	cmp	x0, x22
   15238:	b.eq	15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>  // b.none
   1523c:	ldrsb	w1, [x0]
   15240:	cbz	w1, 15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>
   15244:	mov	x23, x0
   15248:	add	x24, sp, #0x48
   1524c:	mov	x21, #0x0                   	// #0
   15250:	cmp	x22, x23
   15254:	b.hi	1529c <scols_init_debug@@SMARTCOLS_2.25+0x2cb0>  // b.pmore
   15258:	cmp	x22, x0
   1525c:	b.eq	15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>  // b.none
   15260:	ldr	w0, [sp, #72]
   15264:	bl	78e0 <wcwidth@plt>
   15268:	sxtw	x1, w0
   1526c:	cbz	x21, 15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>
   15270:	ldr	x0, [x19, #40]
   15274:	sub	x21, x0, x21
   15278:	ldr	x0, [x19, #48]
   1527c:	sub	x0, x0, x1
   15280:	stp	x21, x0, [x19, #40]
   15284:	mov	w0, w20
   15288:	ldp	x19, x20, [sp, #16]
   1528c:	ldp	x21, x22, [sp, #32]
   15290:	ldp	x23, x24, [sp, #48]
   15294:	ldp	x29, x30, [sp], #80
   15298:	ret
   1529c:	bl	7da0 <__ctype_get_mb_cur_max@plt>
   152a0:	mov	x2, x0
   152a4:	mov	x1, x23
   152a8:	mov	x0, x24
   152ac:	mov	x3, #0x0                   	// #0
   152b0:	bl	73e0 <mbrtowc@plt>
   152b4:	mov	x21, x0
   152b8:	cmn	x0, #0x3
   152bc:	b.ls	152d0 <scols_init_debug@@SMARTCOLS_2.25+0x2ce4>  // b.plast
   152c0:	add	x1, x23, #0x1
   152c4:	mov	x0, x23
   152c8:	mov	x23, x1
   152cc:	b	15250 <scols_init_debug@@SMARTCOLS_2.25+0x2c64>
   152d0:	add	x1, x23, x0
   152d4:	b	152c4 <scols_init_debug@@SMARTCOLS_2.25+0x2cd8>
   152d8:	ldr	x0, [x19, #24]
   152dc:	ldr	x1, [x19, #48]
   152e0:	cmp	x1, x0
   152e4:	b.cs	15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>  // b.hs, b.nlast
   152e8:	ldr	x2, [x19]
   152ec:	ldr	x1, [x19, #40]
   152f0:	adds	x0, x2, x1
   152f4:	b.eq	15330 <scols_init_debug@@SMARTCOLS_2.25+0x2d44>  // b.none
   152f8:	ldrsb	w1, [x2, x1]
   152fc:	cbz	w1, 15330 <scols_init_debug@@SMARTCOLS_2.25+0x2d44>
   15300:	add	x1, sp, #0x48
   15304:	bl	1504c <scols_init_debug@@SMARTCOLS_2.25+0x2a60>
   15308:	cbz	x0, 15330 <scols_init_debug@@SMARTCOLS_2.25+0x2d44>
   1530c:	ldr	x1, [x19, #40]
   15310:	add	x0, x1, x0
   15314:	str	x0, [x19, #40]
   15318:	ldr	x0, [x19, #48]
   1531c:	ldr	x1, [sp, #72]
   15320:	add	x0, x0, x1
   15324:	str	x0, [x19, #48]
   15328:	b	15330 <scols_init_debug@@SMARTCOLS_2.25+0x2d44>
   1532c:	stp	xzr, xzr, [x19, #40]
   15330:	mov	w20, #0x0                   	// #0
   15334:	b	15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>
   15338:	ldr	x0, [x19, #32]
   1533c:	str	x0, [x19, #40]
   15340:	ldr	x0, [x19, #24]
   15344:	b	15324 <scols_init_debug@@SMARTCOLS_2.25+0x2d38>
   15348:	mov	w20, #0xffffffea            	// #-22
   1534c:	b	15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>
   15350:	mov	w20, #0x1                   	// #1
   15354:	b	15284 <scols_init_debug@@SMARTCOLS_2.25+0x2c98>
   15358:	stp	x29, x30, [sp, #-32]!
   1535c:	mov	x29, sp
   15360:	ldp	x1, x2, [x0, #32]
   15364:	str	x19, [sp, #16]
   15368:	mov	x19, x0
   1536c:	cmp	x2, x1
   15370:	b.cs	15384 <scols_init_debug@@SMARTCOLS_2.25+0x2d98>  // b.hs, b.nlast
   15374:	mov	x0, x19
   15378:	ldr	x19, [sp, #16]
   1537c:	ldp	x29, x30, [sp], #32
   15380:	b	1509c <scols_init_debug@@SMARTCOLS_2.25+0x2ab0>
   15384:	mov	w1, #0x0                   	// #0
   15388:	bl	151e0 <scols_init_debug@@SMARTCOLS_2.25+0x2bf4>
   1538c:	cmp	w0, #0x1
   15390:	b.ne	15374 <scols_init_debug@@SMARTCOLS_2.25+0x2d88>  // b.any
   15394:	ldr	x19, [sp, #16]
   15398:	ldp	x29, x30, [sp], #32
   1539c:	ret
   153a0:	stp	x29, x30, [sp, #-32]!
   153a4:	mov	w1, #0x0                   	// #0
   153a8:	mov	x29, sp
   153ac:	str	x19, [sp, #16]
   153b0:	mov	x19, x0
   153b4:	bl	151e0 <scols_init_debug@@SMARTCOLS_2.25+0x2bf4>
   153b8:	cbnz	w0, 153cc <scols_init_debug@@SMARTCOLS_2.25+0x2de0>
   153bc:	mov	x0, x19
   153c0:	ldr	x19, [sp, #16]
   153c4:	ldp	x29, x30, [sp], #32
   153c8:	b	1509c <scols_init_debug@@SMARTCOLS_2.25+0x2ab0>
   153cc:	mov	w0, #0x1                   	// #1
   153d0:	ldr	x19, [sp, #16]
   153d4:	ldp	x29, x30, [sp], #32
   153d8:	ret
   153dc:	stp	x29, x30, [sp, #-80]!
   153e0:	mov	x29, sp
   153e4:	stp	x19, x20, [sp, #16]
   153e8:	mov	x19, x0
   153ec:	stp	x21, x22, [sp, #32]
   153f0:	mov	w22, w1
   153f4:	stp	x23, x24, [sp, #48]
   153f8:	ldr	x20, [x0, #32]
   153fc:	str	x25, [sp, #64]
   15400:	bl	7da0 <__ctype_get_mb_cur_max@plt>
   15404:	add	x20, x20, x0
   15408:	ldr	x0, [x19, #8]
   1540c:	cmp	x20, x0
   15410:	b.ls	15434 <scols_init_debug@@SMARTCOLS_2.25+0x2e48>  // b.plast
   15414:	mov	w0, #0x1                   	// #1
   15418:	mov	sp, x29
   1541c:	ldp	x19, x20, [sp, #16]
   15420:	ldp	x21, x22, [sp, #32]
   15424:	ldp	x23, x24, [sp, #48]
   15428:	ldr	x25, [sp, #64]
   1542c:	ldp	x29, x30, [sp], #80
   15430:	ret
   15434:	ldr	x20, [x19]
   15438:	mov	x24, sp
   1543c:	ldr	x25, [x19, #40]
   15440:	bl	7da0 <__ctype_get_mb_cur_max@plt>
   15444:	add	x2, x0, #0xf
   15448:	mov	w1, w22
   1544c:	and	x2, x2, #0xfffffffffffffff0
   15450:	sub	sp, sp, x2
   15454:	mov	x0, sp
   15458:	bl	7d40 <wctomb@plt>
   1545c:	sxtw	x21, w0
   15460:	cmn	w0, #0x1
   15464:	b.eq	154ac <scols_init_debug@@SMARTCOLS_2.25+0x2ec0>  // b.none
   15468:	add	x20, x20, x25
   1546c:	mov	w0, w22
   15470:	bl	78e0 <wcwidth@plt>
   15474:	add	x25, x20, x21
   15478:	sxtw	x23, w0
   1547c:	mov	x0, x20
   15480:	bl	74b0 <strlen@plt>
   15484:	mov	x22, x0
   15488:	mov	x2, x0
   1548c:	mov	x1, x20
   15490:	mov	x0, x25
   15494:	bl	7410 <memmove@plt>
   15498:	mov	x2, x21
   1549c:	mov	x1, sp
   154a0:	mov	x0, x20
   154a4:	bl	73f0 <memcpy@plt>
   154a8:	strb	wzr, [x25, x22]
   154ac:	cmn	x21, #0x1
   154b0:	mov	sp, x24
   154b4:	b.eq	15414 <scols_init_debug@@SMARTCOLS_2.25+0x2e28>  // b.none
   154b8:	ldr	x0, [x19, #40]
   154bc:	add	x0, x0, x21
   154c0:	str	x0, [x19, #40]
   154c4:	ldr	x0, [x19, #48]
   154c8:	add	x23, x0, x23
   154cc:	str	x23, [x19, #48]
   154d0:	ldr	x0, [x19, #32]
   154d4:	add	x21, x0, x21
   154d8:	str	x21, [x19, #32]
   154dc:	ldr	x0, [x19]
   154e0:	bl	1480c <scols_init_debug@@SMARTCOLS_2.25+0x2220>
   154e4:	str	x0, [x19, #24]
   154e8:	mov	w0, #0x0                   	// #0
   154ec:	b	15418 <scols_init_debug@@SMARTCOLS_2.25+0x2e2c>
   154f0:	mov	x1, #0x2301                	// #8961
   154f4:	str	xzr, [x0, #16]
   154f8:	movk	x1, #0x6745, lsl #16
   154fc:	movk	x1, #0xab89, lsl #32
   15500:	movk	x1, #0xefcd, lsl #48
   15504:	str	x1, [x0]
   15508:	mov	x1, #0xdcfe                	// #56574
   1550c:	movk	x1, #0x98ba, lsl #16
   15510:	movk	x1, #0x5476, lsl #32
   15514:	movk	x1, #0x1032, lsl #48
   15518:	str	x1, [x0, #8]
   1551c:	ret
   15520:	stp	x29, x30, [sp, #-80]!
   15524:	mov	x29, sp
   15528:	ldp	w8, w9, [x0, #8]
   1552c:	stp	x19, x20, [sp, #16]
   15530:	ldr	w18, [x1, #40]
   15534:	ldp	w11, w10, [x0]
   15538:	eor	w2, w8, w9
   1553c:	ldp	w20, w17, [x1]
   15540:	and	w2, w2, w10
   15544:	eor	w2, w2, w9
   15548:	eor	w5, w10, w8
   1554c:	add	w3, w2, w11
   15550:	mov	w2, #0xa478                	// #42104
   15554:	movk	w2, #0xd76a, lsl #16
   15558:	add	w2, w20, w2
   1555c:	add	w2, w2, w3
   15560:	stp	x21, x22, [sp, #32]
   15564:	ror	w2, w2, #25
   15568:	add	w2, w10, w2
   1556c:	stp	x23, x24, [sp, #48]
   15570:	and	w5, w5, w2
   15574:	eor	w5, w5, w8
   15578:	eor	w12, w10, w2
   1557c:	add	w3, w5, w9
   15580:	mov	w5, #0xb756                	// #46934
   15584:	movk	w5, #0xe8c7, lsl #16
   15588:	add	w5, w17, w5
   1558c:	add	w5, w5, w3
   15590:	ldp	w14, w22, [x1, #8]
   15594:	ror	w5, w5, #20
   15598:	add	w5, w2, w5
   1559c:	and	w12, w12, w5
   155a0:	eor	w7, w2, w5
   155a4:	eor	w12, w12, w10
   155a8:	add	w3, w12, w8
   155ac:	mov	w12, #0x70db                	// #28891
   155b0:	movk	w12, #0x2420, lsl #16
   155b4:	add	w12, w14, w12
   155b8:	add	w12, w12, w3
   155bc:	ldp	w13, w19, [x1, #24]
   155c0:	ror	w12, w12, #15
   155c4:	add	w12, w5, w12
   155c8:	and	w7, w7, w12
   155cc:	eor	w7, w7, w2
   155d0:	add	w3, w7, w10
   155d4:	mov	w7, #0xceee                	// #52974
   155d8:	movk	w7, #0xc1bd, lsl #16
   155dc:	add	w7, w22, w7
   155e0:	add	w7, w7, w3
   155e4:	eor	w3, w5, w12
   155e8:	ror	w7, w7, #10
   155ec:	add	w7, w12, w7
   155f0:	and	w3, w3, w7
   155f4:	eor	w6, w12, w7
   155f8:	eor	w3, w3, w5
   155fc:	add	w4, w3, w2
   15600:	ldr	w2, [x1, #16]
   15604:	mov	w3, #0xfaf                 	// #4015
   15608:	movk	w3, #0xf57c, lsl #16
   1560c:	add	w3, w2, w3
   15610:	add	w3, w3, w4
   15614:	ror	w3, w3, #25
   15618:	add	w3, w7, w3
   1561c:	and	w6, w6, w3
   15620:	eor	w16, w7, w3
   15624:	eor	w6, w6, w12
   15628:	add	w4, w6, w5
   1562c:	ldr	w5, [x1, #20]
   15630:	mov	w6, #0xc62a                	// #50730
   15634:	movk	w6, #0x4787, lsl #16
   15638:	add	w6, w5, w6
   1563c:	add	w6, w6, w4
   15640:	ror	w6, w6, #20
   15644:	add	w6, w3, w6
   15648:	and	w16, w16, w6
   1564c:	eor	w4, w3, w6
   15650:	eor	w16, w16, w7
   15654:	add	w12, w16, w12
   15658:	mov	w16, #0x4613                	// #17939
   1565c:	movk	w16, #0xa830, lsl #16
   15660:	add	w16, w13, w16
   15664:	add	w16, w16, w12
   15668:	ror	w16, w16, #15
   1566c:	add	w16, w6, w16
   15670:	and	w4, w4, w16
   15674:	eor	w4, w4, w3
   15678:	add	w4, w4, w7
   1567c:	mov	w7, #0x9501                	// #38145
   15680:	movk	w7, #0xfd46, lsl #16
   15684:	add	w7, w19, w7
   15688:	add	w7, w7, w4
   1568c:	eor	w4, w6, w16
   15690:	ror	w7, w7, #10
   15694:	add	w7, w16, w7
   15698:	and	w4, w4, w7
   1569c:	eor	w15, w16, w7
   156a0:	eor	w4, w4, w6
   156a4:	add	w12, w4, w3
   156a8:	ldr	w3, [x1, #32]
   156ac:	mov	w4, #0x98d8                	// #39128
   156b0:	movk	w4, #0x6980, lsl #16
   156b4:	add	w4, w3, w4
   156b8:	add	w4, w4, w12
   156bc:	ldr	w12, [x1, #36]
   156c0:	ror	w4, w4, #25
   156c4:	add	w4, w7, w4
   156c8:	and	w15, w15, w4
   156cc:	eor	w21, w7, w4
   156d0:	eor	w15, w15, w16
   156d4:	add	w15, w15, w6
   156d8:	mov	w6, #0xf7af                	// #63407
   156dc:	movk	w6, #0x8b44, lsl #16
   156e0:	add	w6, w12, w6
   156e4:	add	w6, w6, w15
   156e8:	mov	w15, #0xffff5bb1            	// #-42063
   156ec:	ror	w6, w6, #20
   156f0:	add	w6, w4, w6
   156f4:	and	w21, w21, w6
   156f8:	eor	w21, w21, w7
   156fc:	add	w16, w21, w16
   15700:	add	w21, w18, w15
   15704:	add	w16, w21, w16
   15708:	eor	w15, w4, w6
   1570c:	ror	w21, w16, #15
   15710:	add	w21, w6, w21
   15714:	ldr	w16, [x1, #44]
   15718:	and	w15, w15, w21
   1571c:	eor	w23, w6, w21
   15720:	eor	w15, w15, w4
   15724:	add	w7, w15, w7
   15728:	mov	w15, #0xd7be                	// #55230
   1572c:	movk	w15, #0x895c, lsl #16
   15730:	add	w15, w16, w15
   15734:	add	w15, w15, w7
   15738:	ror	w15, w15, #10
   1573c:	add	w15, w21, w15
   15740:	and	w23, w23, w15
   15744:	eor	w24, w21, w15
   15748:	eor	w23, w23, w6
   1574c:	add	w7, w23, w4
   15750:	ldr	w4, [x1, #48]
   15754:	mov	w23, #0x1122                	// #4386
   15758:	movk	w23, #0x6b90, lsl #16
   1575c:	add	w23, w4, w23
   15760:	add	w23, w23, w7
   15764:	ldr	w7, [x1, #52]
   15768:	ror	w23, w23, #25
   1576c:	add	w23, w15, w23
   15770:	and	w24, w24, w23
   15774:	eor	w24, w24, w21
   15778:	add	w6, w24, w6
   1577c:	mov	w24, #0x7193                	// #29075
   15780:	movk	w24, #0xfd98, lsl #16
   15784:	add	w24, w7, w24
   15788:	add	w24, w24, w6
   1578c:	ldr	w6, [x1, #56]
   15790:	str	x25, [sp, #64]
   15794:	eor	w25, w15, w23
   15798:	ror	w24, w24, #20
   1579c:	add	w24, w23, w24
   157a0:	and	w25, w25, w24
   157a4:	eor	w25, w25, w15
   157a8:	add	w25, w25, w21
   157ac:	mov	w21, #0x438e                	// #17294
   157b0:	movk	w21, #0xa679, lsl #16
   157b4:	add	w21, w6, w21
   157b8:	add	w21, w21, w25
   157bc:	eor	w25, w23, w24
   157c0:	ror	w21, w21, #15
   157c4:	add	w21, w24, w21
   157c8:	and	w25, w25, w21
   157cc:	eor	w25, w25, w23
   157d0:	add	w25, w25, w15
   157d4:	ldr	w15, [x1, #60]
   157d8:	mov	w1, #0x821                 	// #2081
   157dc:	movk	w1, #0x49b4, lsl #16
   157e0:	add	w1, w15, w1
   157e4:	add	w1, w1, w25
   157e8:	ror	w1, w1, #10
   157ec:	add	w1, w21, w1
   157f0:	eor	w30, w21, w1
   157f4:	and	w30, w30, w24
   157f8:	eor	w30, w30, w21
   157fc:	add	w23, w30, w23
   15800:	mov	w30, #0x2562                	// #9570
   15804:	movk	w30, #0xf61e, lsl #16
   15808:	add	w30, w17, w30
   1580c:	add	w30, w30, w23
   15810:	ror	w30, w30, #27
   15814:	add	w30, w1, w30
   15818:	eor	w23, w1, w30
   1581c:	and	w23, w23, w21
   15820:	eor	w23, w23, w1
   15824:	add	w24, w23, w24
   15828:	mov	w23, #0xb340                	// #45888
   1582c:	movk	w23, #0xc040, lsl #16
   15830:	add	w23, w13, w23
   15834:	add	w23, w23, w24
   15838:	ror	w23, w23, #23
   1583c:	add	w23, w30, w23
   15840:	eor	w24, w30, w23
   15844:	and	w24, w24, w1
   15848:	eor	w24, w24, w30
   1584c:	add	w24, w24, w21
   15850:	mov	w21, #0x5a51                	// #23121
   15854:	movk	w21, #0x265e, lsl #16
   15858:	add	w21, w16, w21
   1585c:	add	w21, w21, w24
   15860:	ror	w21, w21, #18
   15864:	add	w21, w23, w21
   15868:	eor	w24, w23, w21
   1586c:	and	w24, w24, w30
   15870:	eor	w24, w24, w23
   15874:	add	w24, w24, w1
   15878:	mov	w1, #0xc7aa                	// #51114
   1587c:	movk	w1, #0xe9b6, lsl #16
   15880:	add	w1, w20, w1
   15884:	add	w1, w1, w24
   15888:	ror	w1, w1, #12
   1588c:	add	w1, w21, w1
   15890:	eor	w24, w21, w1
   15894:	and	w24, w24, w23
   15898:	eor	w24, w24, w21
   1589c:	add	w24, w24, w30
   158a0:	mov	w30, #0x105d                	// #4189
   158a4:	movk	w30, #0xd62f, lsl #16
   158a8:	add	w30, w5, w30
   158ac:	add	w30, w30, w24
   158b0:	ror	w30, w30, #27
   158b4:	add	w30, w1, w30
   158b8:	eor	w24, w1, w30
   158bc:	and	w24, w24, w21
   158c0:	eor	w24, w24, w1
   158c4:	add	w24, w24, w23
   158c8:	mov	w23, #0x1453                	// #5203
   158cc:	movk	w23, #0x244, lsl #16
   158d0:	add	w23, w18, w23
   158d4:	add	w23, w23, w24
   158d8:	ror	w23, w23, #23
   158dc:	add	w23, w30, w23
   158e0:	eor	w24, w30, w23
   158e4:	and	w24, w24, w1
   158e8:	eor	w24, w24, w30
   158ec:	add	w24, w24, w21
   158f0:	mov	w21, #0xe681                	// #59009
   158f4:	movk	w21, #0xd8a1, lsl #16
   158f8:	add	w21, w15, w21
   158fc:	add	w21, w21, w24
   15900:	ror	w21, w21, #18
   15904:	add	w21, w23, w21
   15908:	eor	w24, w23, w21
   1590c:	and	w24, w24, w30
   15910:	eor	w24, w24, w23
   15914:	add	w24, w24, w1
   15918:	mov	w1, #0xfbc8                	// #64456
   1591c:	movk	w1, #0xe7d3, lsl #16
   15920:	add	w1, w2, w1
   15924:	add	w1, w1, w24
   15928:	ror	w1, w1, #12
   1592c:	add	w1, w21, w1
   15930:	eor	w24, w21, w1
   15934:	and	w24, w24, w23
   15938:	eor	w24, w24, w21
   1593c:	add	w24, w24, w30
   15940:	mov	w30, #0xcde6                	// #52710
   15944:	movk	w30, #0x21e1, lsl #16
   15948:	add	w30, w12, w30
   1594c:	add	w30, w30, w24
   15950:	ror	w30, w30, #27
   15954:	add	w30, w1, w30
   15958:	eor	w24, w1, w30
   1595c:	and	w24, w24, w21
   15960:	eor	w24, w24, w1
   15964:	add	w24, w24, w23
   15968:	mov	w23, #0x7d6                 	// #2006
   1596c:	movk	w23, #0xc337, lsl #16
   15970:	add	w23, w6, w23
   15974:	add	w23, w23, w24
   15978:	ror	w23, w23, #23
   1597c:	add	w23, w30, w23
   15980:	eor	w24, w30, w23
   15984:	and	w24, w24, w1
   15988:	eor	w24, w24, w30
   1598c:	add	w24, w24, w21
   15990:	mov	w21, #0xd87                 	// #3463
   15994:	movk	w21, #0xf4d5, lsl #16
   15998:	add	w21, w22, w21
   1599c:	add	w21, w21, w24
   159a0:	ror	w21, w21, #18
   159a4:	add	w21, w23, w21
   159a8:	eor	w24, w23, w21
   159ac:	and	w24, w24, w30
   159b0:	eor	w24, w24, w23
   159b4:	add	w24, w24, w1
   159b8:	mov	w1, #0x14ed                	// #5357
   159bc:	movk	w1, #0x455a, lsl #16
   159c0:	add	w1, w3, w1
   159c4:	add	w1, w1, w24
   159c8:	ror	w1, w1, #12
   159cc:	add	w1, w21, w1
   159d0:	eor	w24, w21, w1
   159d4:	and	w24, w24, w23
   159d8:	eor	w24, w24, w21
   159dc:	add	w24, w24, w30
   159e0:	mov	w30, #0xe905                	// #59653
   159e4:	movk	w30, #0xa9e3, lsl #16
   159e8:	add	w30, w7, w30
   159ec:	add	w30, w30, w24
   159f0:	ror	w30, w30, #27
   159f4:	add	w30, w1, w30
   159f8:	eor	w24, w1, w30
   159fc:	and	w24, w24, w21
   15a00:	eor	w24, w24, w1
   15a04:	add	w24, w24, w23
   15a08:	mov	w23, #0xa3f8                	// #41976
   15a0c:	movk	w23, #0xfcef, lsl #16
   15a10:	add	w23, w14, w23
   15a14:	add	w23, w23, w24
   15a18:	ror	w23, w23, #23
   15a1c:	add	w23, w30, w23
   15a20:	eor	w24, w30, w23
   15a24:	and	w24, w24, w1
   15a28:	eor	w24, w24, w30
   15a2c:	add	w21, w24, w21
   15a30:	mov	w24, #0x2d9                 	// #729
   15a34:	movk	w24, #0x676f, lsl #16
   15a38:	add	w24, w19, w24
   15a3c:	add	w24, w24, w21
   15a40:	ror	w24, w24, #18
   15a44:	add	w24, w23, w24
   15a48:	eor	w25, w23, w24
   15a4c:	and	w21, w25, w30
   15a50:	eor	w21, w21, w23
   15a54:	add	w1, w21, w1
   15a58:	mov	w21, #0x4c8a                	// #19594
   15a5c:	movk	w21, #0x8d2a, lsl #16
   15a60:	add	w21, w4, w21
   15a64:	add	w21, w21, w1
   15a68:	ror	w21, w21, #12
   15a6c:	add	w21, w24, w21
   15a70:	eor	w25, w25, w21
   15a74:	eor	w1, w24, w21
   15a78:	add	w30, w25, w30
   15a7c:	sub	w25, w5, #0x5c, lsl #12
   15a80:	sub	w25, w25, #0x6be
   15a84:	add	w30, w25, w30
   15a88:	ror	w30, w30, #28
   15a8c:	add	w30, w21, w30
   15a90:	eor	w1, w1, w30
   15a94:	add	w23, w1, w23
   15a98:	mov	w1, #0xf681                	// #63105
   15a9c:	movk	w1, #0x8771, lsl #16
   15aa0:	add	w1, w3, w1
   15aa4:	add	w1, w1, w23
   15aa8:	eor	w23, w21, w30
   15aac:	ror	w1, w1, #21
   15ab0:	add	w1, w30, w1
   15ab4:	eor	w23, w23, w1
   15ab8:	add	w24, w23, w24
   15abc:	mov	w23, #0x6122                	// #24866
   15ac0:	movk	w23, #0x6d9d, lsl #16
   15ac4:	add	w23, w16, w23
   15ac8:	add	w23, w23, w24
   15acc:	eor	w24, w30, w1
   15ad0:	ror	w23, w23, #16
   15ad4:	add	w23, w1, w23
   15ad8:	eor	w24, w24, w23
   15adc:	add	w24, w24, w21
   15ae0:	mov	w21, #0x380c                	// #14348
   15ae4:	movk	w21, #0xfde5, lsl #16
   15ae8:	add	w21, w6, w21
   15aec:	add	w21, w21, w24
   15af0:	eor	w24, w1, w23
   15af4:	ror	w21, w21, #9
   15af8:	add	w21, w23, w21
   15afc:	eor	w24, w24, w21
   15b00:	add	w24, w24, w30
   15b04:	mov	w30, #0xea44                	// #59972
   15b08:	movk	w30, #0xa4be, lsl #16
   15b0c:	add	w30, w17, w30
   15b10:	add	w30, w30, w24
   15b14:	eor	w24, w23, w21
   15b18:	ror	w30, w30, #28
   15b1c:	add	w30, w21, w30
   15b20:	eor	w24, w24, w30
   15b24:	add	w24, w24, w1
   15b28:	mov	w1, #0xcfa9                	// #53161
   15b2c:	movk	w1, #0x4bde, lsl #16
   15b30:	add	w1, w2, w1
   15b34:	add	w1, w1, w24
   15b38:	eor	w24, w21, w30
   15b3c:	ror	w1, w1, #21
   15b40:	add	w1, w30, w1
   15b44:	eor	w24, w24, w1
   15b48:	add	w24, w24, w23
   15b4c:	mov	w23, #0x4b60                	// #19296
   15b50:	movk	w23, #0xf6bb, lsl #16
   15b54:	add	w23, w19, w23
   15b58:	add	w23, w23, w24
   15b5c:	eor	w24, w30, w1
   15b60:	ror	w23, w23, #16
   15b64:	add	w23, w1, w23
   15b68:	eor	w24, w24, w23
   15b6c:	add	w24, w24, w21
   15b70:	mov	w21, #0xbc70                	// #48240
   15b74:	movk	w21, #0xbebf, lsl #16
   15b78:	add	w21, w18, w21
   15b7c:	add	w21, w21, w24
   15b80:	eor	w24, w1, w23
   15b84:	ror	w21, w21, #9
   15b88:	add	w21, w23, w21
   15b8c:	eor	w24, w24, w21
   15b90:	add	w24, w24, w30
   15b94:	mov	w30, #0x7ec6                	// #32454
   15b98:	movk	w30, #0x289b, lsl #16
   15b9c:	add	w30, w7, w30
   15ba0:	add	w30, w30, w24
   15ba4:	eor	w24, w23, w21
   15ba8:	ror	w30, w30, #28
   15bac:	add	w30, w21, w30
   15bb0:	eor	w24, w24, w30
   15bb4:	add	w24, w24, w1
   15bb8:	mov	w1, #0x27fa                	// #10234
   15bbc:	movk	w1, #0xeaa1, lsl #16
   15bc0:	add	w1, w20, w1
   15bc4:	add	w1, w1, w24
   15bc8:	eor	w24, w21, w30
   15bcc:	ror	w1, w1, #21
   15bd0:	add	w1, w30, w1
   15bd4:	eor	w24, w24, w1
   15bd8:	add	w24, w24, w23
   15bdc:	mov	w23, #0x3085                	// #12421
   15be0:	movk	w23, #0xd4ef, lsl #16
   15be4:	add	w23, w22, w23
   15be8:	add	w23, w23, w24
   15bec:	eor	w24, w30, w1
   15bf0:	ror	w23, w23, #16
   15bf4:	add	w23, w1, w23
   15bf8:	eor	w24, w24, w23
   15bfc:	add	w24, w24, w21
   15c00:	mov	w21, #0x1d05                	// #7429
   15c04:	movk	w21, #0x488, lsl #16
   15c08:	add	w21, w13, w21
   15c0c:	add	w21, w21, w24
   15c10:	eor	w24, w1, w23
   15c14:	ror	w21, w21, #9
   15c18:	add	w21, w23, w21
   15c1c:	eor	w24, w24, w21
   15c20:	add	w24, w24, w30
   15c24:	mov	w30, #0xd039                	// #53305
   15c28:	movk	w30, #0xd9d4, lsl #16
   15c2c:	add	w30, w12, w30
   15c30:	add	w30, w30, w24
   15c34:	eor	w24, w23, w21
   15c38:	ror	w30, w30, #28
   15c3c:	add	w30, w21, w30
   15c40:	eor	w24, w24, w30
   15c44:	add	w24, w24, w1
   15c48:	mov	w1, #0x99e5                	// #39397
   15c4c:	movk	w1, #0xe6db, lsl #16
   15c50:	add	w1, w4, w1
   15c54:	add	w1, w1, w24
   15c58:	eor	w24, w21, w30
   15c5c:	ror	w1, w1, #21
   15c60:	add	w1, w30, w1
   15c64:	eor	w24, w24, w1
   15c68:	add	w24, w24, w23
   15c6c:	mov	w23, #0x7cf8                	// #31992
   15c70:	movk	w23, #0x1fa2, lsl #16
   15c74:	add	w23, w15, w23
   15c78:	add	w23, w23, w24
   15c7c:	eor	w24, w30, w1
   15c80:	ror	w23, w23, #16
   15c84:	add	w23, w1, w23
   15c88:	eor	w24, w24, w23
   15c8c:	add	w24, w24, w21
   15c90:	mov	w21, #0x5665                	// #22117
   15c94:	movk	w21, #0xc4ac, lsl #16
   15c98:	add	w21, w14, w21
   15c9c:	add	w21, w21, w24
   15ca0:	ror	w21, w21, #9
   15ca4:	add	w21, w23, w21
   15ca8:	orn	w24, w21, w1
   15cac:	eor	w24, w24, w23
   15cb0:	add	w24, w24, w30
   15cb4:	mov	w30, #0x2244                	// #8772
   15cb8:	movk	w30, #0xf429, lsl #16
   15cbc:	add	w30, w20, w30
   15cc0:	add	w30, w30, w24
   15cc4:	ror	w30, w30, #26
   15cc8:	add	w30, w21, w30
   15ccc:	orn	w20, w30, w23
   15cd0:	eor	w20, w20, w21
   15cd4:	add	w20, w20, w1
   15cd8:	mov	w1, #0xff97                	// #65431
   15cdc:	movk	w1, #0x432a, lsl #16
   15ce0:	add	w1, w19, w1
   15ce4:	add	w1, w1, w20
   15ce8:	ror	w1, w1, #22
   15cec:	add	w1, w30, w1
   15cf0:	orn	w20, w1, w21
   15cf4:	eor	w20, w20, w30
   15cf8:	add	w23, w20, w23
   15cfc:	mov	w20, #0x23a7                	// #9127
   15d00:	movk	w20, #0xab94, lsl #16
   15d04:	add	w20, w6, w20
   15d08:	add	w20, w20, w23
   15d0c:	ror	w20, w20, #17
   15d10:	add	w20, w1, w20
   15d14:	orn	w19, w20, w30
   15d18:	eor	w19, w19, w1
   15d1c:	add	w21, w19, w21
   15d20:	mov	w19, #0xa039                	// #41017
   15d24:	movk	w19, #0xfc93, lsl #16
   15d28:	add	w19, w5, w19
   15d2c:	add	w19, w19, w21
   15d30:	ror	w19, w19, #11
   15d34:	add	w19, w20, w19
   15d38:	orn	w5, w19, w1
   15d3c:	eor	w5, w5, w20
   15d40:	add	w5, w5, w30
   15d44:	mov	w30, #0x59c3                	// #22979
   15d48:	movk	w30, #0x655b, lsl #16
   15d4c:	add	w30, w4, w30
   15d50:	add	w30, w30, w5
   15d54:	ror	w30, w30, #26
   15d58:	add	w30, w19, w30
   15d5c:	orn	w4, w30, w20
   15d60:	eor	w4, w4, w19
   15d64:	add	w4, w4, w1
   15d68:	mov	w1, #0xcc92                	// #52370
   15d6c:	movk	w1, #0x8f0c, lsl #16
   15d70:	add	w1, w22, w1
   15d74:	add	w1, w1, w4
   15d78:	ror	w1, w1, #22
   15d7c:	add	w1, w30, w1
   15d80:	orn	w6, w1, w19
   15d84:	eor	w6, w6, w30
   15d88:	add	w20, w6, w20
   15d8c:	sub	w6, w18, #0x100, lsl #12
   15d90:	sub	w6, w6, #0xb83
   15d94:	add	w6, w6, w20
   15d98:	ror	w6, w6, #17
   15d9c:	add	w6, w1, w6
   15da0:	orn	w5, w6, w30
   15da4:	eor	w5, w5, w1
   15da8:	add	w19, w5, w19
   15dac:	mov	w5, #0x5dd1                	// #24017
   15db0:	movk	w5, #0x8584, lsl #16
   15db4:	add	w5, w17, w5
   15db8:	add	w5, w5, w19
   15dbc:	ror	w5, w5, #11
   15dc0:	add	w5, w6, w5
   15dc4:	orn	w4, w5, w1
   15dc8:	eor	w4, w4, w6
   15dcc:	add	w30, w4, w30
   15dd0:	mov	w4, #0x7e4f                	// #32335
   15dd4:	movk	w4, #0x6fa8, lsl #16
   15dd8:	add	w4, w3, w4
   15ddc:	add	w4, w4, w30
   15de0:	ror	w4, w4, #26
   15de4:	add	w4, w5, w4
   15de8:	orn	w3, w4, w6
   15dec:	eor	w3, w3, w5
   15df0:	add	w1, w3, w1
   15df4:	mov	w3, #0xe6e0                	// #59104
   15df8:	movk	w3, #0xfe2c, lsl #16
   15dfc:	add	w15, w15, w3
   15e00:	add	w15, w15, w1
   15e04:	ror	w15, w15, #22
   15e08:	add	w3, w4, w15
   15e0c:	orn	w1, w3, w5
   15e10:	eor	w1, w1, w4
   15e14:	add	w1, w1, w6
   15e18:	mov	w6, #0x4314                	// #17172
   15e1c:	movk	w6, #0xa301, lsl #16
   15e20:	add	w6, w13, w6
   15e24:	add	w6, w6, w1
   15e28:	ror	w6, w6, #17
   15e2c:	add	w6, w3, w6
   15e30:	orn	w1, w6, w4
   15e34:	eor	w1, w1, w3
   15e38:	add	w1, w1, w5
   15e3c:	mov	w5, #0x11a1                	// #4513
   15e40:	movk	w5, #0x4e08, lsl #16
   15e44:	add	w5, w7, w5
   15e48:	add	w5, w5, w1
   15e4c:	ror	w5, w5, #11
   15e50:	add	w5, w6, w5
   15e54:	orn	w7, w5, w3
   15e58:	eor	w7, w7, w6
   15e5c:	add	w4, w7, w4
   15e60:	mov	w7, #0x7e82                	// #32386
   15e64:	movk	w7, #0xf753, lsl #16
   15e68:	add	w7, w2, w7
   15e6c:	add	w7, w7, w4
   15e70:	ror	w7, w7, #26
   15e74:	add	w1, w5, w7
   15e78:	orn	w2, w1, w6
   15e7c:	eor	w2, w2, w5
   15e80:	add	w2, w2, w3
   15e84:	mov	w3, #0xf235                	// #62005
   15e88:	movk	w3, #0xbd3a, lsl #16
   15e8c:	add	w3, w16, w3
   15e90:	add	w3, w3, w2
   15e94:	ror	w3, w3, #22
   15e98:	add	w3, w1, w3
   15e9c:	orn	w2, w3, w5
   15ea0:	eor	w2, w2, w1
   15ea4:	add	w6, w2, w6
   15ea8:	mov	w2, #0xd2bb                	// #53947
   15eac:	movk	w2, #0x2ad7, lsl #16
   15eb0:	add	w2, w14, w2
   15eb4:	add	w2, w2, w6
   15eb8:	ror	w2, w2, #17
   15ebc:	add	w2, w3, w2
   15ec0:	orn	w4, w2, w1
   15ec4:	add	w1, w11, w1
   15ec8:	eor	w4, w4, w3
   15ecc:	add	w10, w10, w2
   15ed0:	add	w5, w4, w5
   15ed4:	mov	w4, #0xd391                	// #54161
   15ed8:	movk	w4, #0xeb86, lsl #16
   15edc:	add	w4, w12, w4
   15ee0:	add	w4, w4, w5
   15ee4:	str	w1, [x0]
   15ee8:	add	w2, w8, w2
   15eec:	add	w3, w9, w3
   15ef0:	ror	w1, w4, #11
   15ef4:	add	w1, w1, w10
   15ef8:	stp	w1, w2, [x0, #4]
   15efc:	str	w3, [x0, #12]
   15f00:	ldp	x19, x20, [sp, #16]
   15f04:	ldp	x21, x22, [sp, #32]
   15f08:	ldp	x23, x24, [sp, #48]
   15f0c:	ldr	x25, [sp, #64]
   15f10:	ldp	x29, x30, [sp], #80
   15f14:	ret
   15f18:	stp	x29, x30, [sp, #-64]!
   15f1c:	mov	x29, sp
   15f20:	stp	x19, x20, [sp, #16]
   15f24:	mov	x20, x0
   15f28:	mov	w19, w2
   15f2c:	stp	x23, x24, [sp, #48]
   15f30:	ldr	w23, [x0, #16]
   15f34:	lsl	w0, w2, #3
   15f38:	stp	x21, x22, [sp, #32]
   15f3c:	adds	w0, w0, w23
   15f40:	str	w0, [x20, #16]
   15f44:	mov	x21, x1
   15f48:	b.cc	15f58 <scols_init_debug@@SMARTCOLS_2.25+0x396c>  // b.lo, b.ul, b.last
   15f4c:	ldr	w0, [x20, #20]
   15f50:	add	w0, w0, #0x1
   15f54:	str	w0, [x20, #20]
   15f58:	ldr	w0, [x20, #20]
   15f5c:	ubfx	x23, x23, #3, #6
   15f60:	add	x22, x20, #0x18
   15f64:	add	w0, w0, w19, lsr #29
   15f68:	str	w0, [x20, #20]
   15f6c:	cbz	w23, 15fc8 <scols_init_debug@@SMARTCOLS_2.25+0x39dc>
   15f70:	mov	w0, w23
   15f74:	mov	w24, #0x40                  	// #64
   15f78:	sub	w24, w24, w23
   15f7c:	add	x0, x22, x0
   15f80:	cmp	w19, w24
   15f84:	b.cs	15fa4 <scols_init_debug@@SMARTCOLS_2.25+0x39b8>  // b.hs, b.nlast
   15f88:	mov	w2, w19
   15f8c:	mov	x1, x21
   15f90:	ldp	x19, x20, [sp, #16]
   15f94:	ldp	x21, x22, [sp, #32]
   15f98:	ldp	x23, x24, [sp, #48]
   15f9c:	ldp	x29, x30, [sp], #64
   15fa0:	b	73f0 <memcpy@plt>
   15fa4:	sub	w19, w19, #0x40
   15fa8:	mov	x1, x21
   15fac:	mov	x2, x24
   15fb0:	add	x21, x21, x24
   15fb4:	add	w19, w19, w23
   15fb8:	bl	73f0 <memcpy@plt>
   15fbc:	mov	x1, x22
   15fc0:	mov	x0, x20
   15fc4:	bl	15520 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   15fc8:	mov	x23, x21
   15fcc:	add	w24, w19, w21
   15fd0:	sub	w0, w24, w23
   15fd4:	cmp	w0, #0x3f
   15fd8:	b.hi	15ff8 <scols_init_debug@@SMARTCOLS_2.25+0x3a0c>  // b.pmore
   15fdc:	lsr	w0, w19, #6
   15fe0:	mov	w2, #0xffffffc0            	// #-64
   15fe4:	lsl	w1, w0, #6
   15fe8:	madd	w2, w0, w2, w19
   15fec:	add	x1, x21, x1
   15ff0:	mov	x0, x22
   15ff4:	b	15f90 <scols_init_debug@@SMARTCOLS_2.25+0x39a4>
   15ff8:	ldp	x0, x1, [x23]
   15ffc:	stp	x0, x1, [x22]
   16000:	add	x23, x23, #0x40
   16004:	ldp	x0, x1, [x23, #-48]
   16008:	stp	x0, x1, [x22, #16]
   1600c:	ldp	x0, x1, [x23, #-32]
   16010:	stp	x0, x1, [x22, #32]
   16014:	ldp	x0, x1, [x23, #-16]
   16018:	stp	x0, x1, [x22, #48]
   1601c:	mov	x1, x22
   16020:	mov	x0, x20
   16024:	bl	15520 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   16028:	b	15fd0 <scols_init_debug@@SMARTCOLS_2.25+0x39e4>
   1602c:	stp	x29, x30, [sp, #-48]!
   16030:	mov	x29, sp
   16034:	stp	x19, x20, [sp, #16]
   16038:	add	x20, x1, #0x18
   1603c:	mov	x19, x1
   16040:	ldr	w1, [x1, #16]
   16044:	str	x21, [sp, #32]
   16048:	mov	x21, x0
   1604c:	ubfx	x2, x1, #3, #6
   16050:	mov	w1, #0x3f                  	// #63
   16054:	add	x3, x20, x2
   16058:	sub	w1, w1, w2
   1605c:	add	x0, x3, #0x1
   16060:	mov	w3, #0xffffff80            	// #-128
   16064:	strb	w3, [x20, x2]
   16068:	cmp	w1, #0x7
   1606c:	b.hi	160dc <scols_init_debug@@SMARTCOLS_2.25+0x3af0>  // b.pmore
   16070:	mov	w2, w1
   16074:	mov	w1, #0x0                   	// #0
   16078:	bl	79f0 <memset@plt>
   1607c:	mov	x1, x20
   16080:	mov	x0, x19
   16084:	bl	15520 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   16088:	stp	xzr, xzr, [x19, #24]
   1608c:	stp	xzr, xzr, [x20, #16]
   16090:	stp	xzr, xzr, [x20, #32]
   16094:	str	xzr, [x20, #48]
   16098:	ldr	x0, [x19, #16]
   1609c:	str	x0, [x19, #80]
   160a0:	mov	x1, x20
   160a4:	mov	x0, x19
   160a8:	bl	15520 <scols_init_debug@@SMARTCOLS_2.25+0x2f34>
   160ac:	ldp	x0, x1, [x19]
   160b0:	stp	x0, x1, [x21]
   160b4:	stp	xzr, xzr, [x19]
   160b8:	stp	xzr, xzr, [x19, #16]
   160bc:	stp	xzr, xzr, [x19, #32]
   160c0:	stp	xzr, xzr, [x19, #48]
   160c4:	stp	xzr, xzr, [x19, #64]
   160c8:	ldr	x21, [sp, #32]
   160cc:	str	xzr, [x19, #80]
   160d0:	ldp	x19, x20, [sp, #16]
   160d4:	ldp	x29, x30, [sp], #48
   160d8:	ret
   160dc:	mov	w1, #0x37                  	// #55
   160e0:	sub	w2, w1, w2
   160e4:	mov	w1, #0x0                   	// #0
   160e8:	bl	79f0 <memset@plt>
   160ec:	b	16098 <scols_init_debug@@SMARTCOLS_2.25+0x3aac>
   160f0:	stp	x29, x30, [sp, #-64]!
   160f4:	mov	x29, sp
   160f8:	stp	x19, x20, [sp, #16]
   160fc:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16100:	add	x19, x19, #0x848
   16104:	ldr	w0, [x19, #8]
   16108:	str	x21, [sp, #32]
   1610c:	cbz	w0, 161a0 <scols_init_debug@@SMARTCOLS_2.25+0x3bb4>
   16110:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   16114:	add	x21, sp, #0x3c
   16118:	ldr	x0, [x0, #4032]
   1611c:	ldr	x0, [x0]
   16120:	bl	7f10 <fflush@plt>
   16124:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   16128:	ldr	x0, [x0, #4016]
   1612c:	ldr	x0, [x0]
   16130:	bl	7f10 <fflush@plt>
   16134:	mov	w0, #0x1                   	// #1
   16138:	bl	7b70 <close@plt>
   1613c:	mov	w0, #0x2                   	// #2
   16140:	bl	7b70 <close@plt>
   16144:	ldr	w20, [x19, #8]
   16148:	mov	x1, x21
   1614c:	mov	w0, w20
   16150:	mov	w2, #0x0                   	// #0
   16154:	bl	82e0 <waitpid@plt>
   16158:	tbz	w0, #31, 161a0 <scols_init_debug@@SMARTCOLS_2.25+0x3bb4>
   1615c:	bl	8210 <__errno_location@plt>
   16160:	mov	x19, x0
   16164:	ldr	w0, [x0]
   16168:	cmp	w0, #0x4
   1616c:	b.eq	16148 <scols_init_debug@@SMARTCOLS_2.25+0x3b5c>  // b.none
   16170:	mov	w2, #0x5                   	// #5
   16174:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16178:	mov	x0, #0x0                   	// #0
   1617c:	add	x1, x1, #0xc28
   16180:	bl	8080 <dcgettext@plt>
   16184:	mov	x20, x0
   16188:	ldr	w0, [x19]
   1618c:	bl	7b50 <strerror@plt>
   16190:	mov	x2, x0
   16194:	mov	x1, x20
   16198:	mov	w0, #0x1                   	// #1
   1619c:	bl	8370 <err@plt>
   161a0:	ldp	x19, x20, [sp, #16]
   161a4:	ldr	x21, [sp, #32]
   161a8:	ldp	x29, x30, [sp], #64
   161ac:	ret
   161b0:	stp	x29, x30, [sp, #-32]!
   161b4:	mov	x29, sp
   161b8:	str	x19, [sp, #16]
   161bc:	mov	w19, w0
   161c0:	bl	160f0 <scols_init_debug@@SMARTCOLS_2.25+0x3b04>
   161c4:	mov	w0, w19
   161c8:	ldr	x19, [sp, #16]
   161cc:	ldp	x29, x30, [sp], #32
   161d0:	b	7530 <raise@plt>
   161d4:	stp	x29, x30, [sp, #-288]!
   161d8:	mov	x0, #0x0                   	// #0
   161dc:	mov	x29, sp
   161e0:	str	x19, [sp, #16]
   161e4:	add	x19, sp, #0x20
   161e8:	str	xzr, [x19, x0, lsl #3]
   161ec:	add	x0, x0, #0x1
   161f0:	cmp	x0, #0x10
   161f4:	b.ne	161e8 <scols_init_debug@@SMARTCOLS_2.25+0x3bfc>  // b.any
   161f8:	ldr	x0, [sp, #32]
   161fc:	add	x3, sp, #0xa0
   16200:	mov	x1, x19
   16204:	mov	x2, #0x80                  	// #128
   16208:	orr	x0, x0, #0x1
   1620c:	str	x0, [sp, #32]
   16210:	mov	x0, x3
   16214:	bl	73f0 <memcpy@plt>
   16218:	mov	x3, x0
   1621c:	mov	x4, #0x0                   	// #0
   16220:	mov	x1, x19
   16224:	mov	x2, #0x0                   	// #0
   16228:	mov	w0, #0x1                   	// #1
   1622c:	adrp	x19, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16230:	bl	8000 <select@plt>
   16234:	add	x19, x19, #0xc41
   16238:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1623c:	mov	x0, x19
   16240:	add	x1, x1, #0xc3c
   16244:	mov	w2, #0x0                   	// #0
   16248:	bl	7650 <setenv@plt>
   1624c:	cbz	w0, 1626c <scols_init_debug@@SMARTCOLS_2.25+0x3c80>
   16250:	mov	w2, #0x5                   	// #5
   16254:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16258:	mov	x0, #0x0                   	// #0
   1625c:	add	x1, x1, #0xc46
   16260:	bl	8080 <dcgettext@plt>
   16264:	mov	x1, x19
   16268:	bl	7d00 <warn@plt>
   1626c:	ldr	x19, [sp, #16]
   16270:	ldp	x29, x30, [sp], #288
   16274:	ret
   16278:	stp	x29, x30, [sp, #-224]!
   1627c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16280:	add	x0, x0, #0xc75
   16284:	mov	x29, sp
   16288:	stp	x19, x20, [sp, #16]
   1628c:	stp	x21, x22, [sp, #32]
   16290:	str	x23, [sp, #48]
   16294:	bl	8240 <getenv@plt>
   16298:	mov	x19, x0
   1629c:	mov	w0, #0x1                   	// #1
   162a0:	bl	7fc0 <isatty@plt>
   162a4:	cbz	w0, 162c8 <scols_init_debug@@SMARTCOLS_2.25+0x3cdc>
   162a8:	cbz	x19, 162dc <scols_init_debug@@SMARTCOLS_2.25+0x3cf0>
   162ac:	ldrsb	w20, [x19]
   162b0:	cbz	w20, 162c8 <scols_init_debug@@SMARTCOLS_2.25+0x3cdc>
   162b4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   162b8:	mov	x0, x19
   162bc:	add	x1, x1, #0xc7b
   162c0:	bl	7ce0 <strcmp@plt>
   162c4:	cbnz	w0, 16518 <scols_init_debug@@SMARTCOLS_2.25+0x3f2c>
   162c8:	ldp	x19, x20, [sp, #16]
   162cc:	ldp	x21, x22, [sp, #32]
   162d0:	ldr	x23, [sp, #48]
   162d4:	ldp	x29, x30, [sp], #224
   162d8:	ret
   162dc:	adrp	x19, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   162e0:	add	x19, x19, #0xc70
   162e4:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   162e8:	add	x0, x0, #0xc7f
   162ec:	bl	8240 <getenv@plt>
   162f0:	cbz	x0, 162c8 <scols_init_debug@@SMARTCOLS_2.25+0x3cdc>
   162f4:	bl	7b30 <strdup@plt>
   162f8:	mov	x21, x0
   162fc:	cbnz	x0, 16310 <scols_init_debug@@SMARTCOLS_2.25+0x3d24>
   16300:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16304:	mov	w0, #0x1                   	// #1
   16308:	add	x1, x1, #0xc84
   1630c:	bl	8370 <err@plt>
   16310:	adrp	x20, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16314:	add	x20, x20, #0xc9c
   16318:	mov	x1, x20
   1631c:	bl	7470 <strtok@plt>
   16320:	cbnz	x0, 16334 <scols_init_debug@@SMARTCOLS_2.25+0x3d48>
   16324:	mov	w20, #0x0                   	// #0
   16328:	mov	x0, x21
   1632c:	bl	7d80 <free@plt>
   16330:	b	16534 <scols_init_debug@@SMARTCOLS_2.25+0x3f48>
   16334:	mov	w1, #0x80000               	// #524288
   16338:	bl	7920 <open@plt>
   1633c:	mov	w22, w0
   16340:	tbnz	w0, #31, 16364 <scols_init_debug@@SMARTCOLS_2.25+0x3d78>
   16344:	mov	x1, x19
   16348:	mov	w3, #0x0                   	// #0
   1634c:	mov	w2, #0x1                   	// #1
   16350:	bl	81d0 <faccessat@plt>
   16354:	mov	w23, w0
   16358:	mov	w0, w22
   1635c:	bl	7b70 <close@plt>
   16360:	cbz	w23, 16370 <scols_init_debug@@SMARTCOLS_2.25+0x3d84>
   16364:	mov	x1, x20
   16368:	mov	x0, #0x0                   	// #0
   1636c:	b	1631c <scols_init_debug@@SMARTCOLS_2.25+0x3d30>
   16370:	mov	w20, #0x1                   	// #1
   16374:	b	16328 <scols_init_debug@@SMARTCOLS_2.25+0x3d3c>
   16378:	ldr	w0, [sp, #76]
   1637c:	str	w0, [x21, #12]
   16380:	add	x21, x19, #0x848
   16384:	mov	x0, #0x0                   	// #0
   16388:	bl	7f10 <fflush@plt>
   1638c:	bl	7740 <fork@plt>
   16390:	cmp	w0, #0x0
   16394:	str	w0, [x21, #8]
   16398:	cbnz	w0, 16434 <scols_init_debug@@SMARTCOLS_2.25+0x3e48>
   1639c:	cbz	w20, 16418 <scols_init_debug@@SMARTCOLS_2.25+0x3e2c>
   163a0:	ldr	w0, [sp, #72]
   163a4:	mov	w1, #0x0                   	// #0
   163a8:	bl	8130 <dup2@plt>
   163ac:	ldr	w0, [sp, #72]
   163b0:	bl	7b70 <close@plt>
   163b4:	ldr	w0, [sp, #76]
   163b8:	bl	7b70 <close@plt>
   163bc:	add	x0, x19, #0x848
   163c0:	ldr	x0, [x0, #800]
   163c4:	blr	x0
   163c8:	ldr	x1, [x19, #2120]
   163cc:	ldr	x0, [x1]
   163d0:	bl	7cd0 <execvp@plt>
   163d4:	bl	8210 <__errno_location@plt>
   163d8:	ldr	w0, [x0]
   163dc:	mov	w2, #0x5                   	// #5
   163e0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   163e4:	cmp	w0, #0x2
   163e8:	add	x1, x1, #0xc9e
   163ec:	cset	w20, eq  // eq = none
   163f0:	mov	x0, #0x0                   	// #0
   163f4:	add	w20, w20, #0x7e
   163f8:	bl	8080 <dcgettext@plt>
   163fc:	ldr	x1, [x19, #2120]
   16400:	ldr	x2, [x1]
   16404:	mov	x1, x0
   16408:	mov	w0, w20
   1640c:	bl	8370 <err@plt>
   16410:	mov	w20, #0x0                   	// #0
   16414:	b	16380 <scols_init_debug@@SMARTCOLS_2.25+0x3d94>
   16418:	ldr	w0, [x21, #12]
   1641c:	cmp	w0, #0x0
   16420:	b.le	163bc <scols_init_debug@@SMARTCOLS_2.25+0x3dd0>
   16424:	mov	w1, #0x0                   	// #0
   16428:	bl	8130 <dup2@plt>
   1642c:	ldr	w0, [x21, #12]
   16430:	b	163b8 <scols_init_debug@@SMARTCOLS_2.25+0x3dcc>
   16434:	b.ge	16458 <scols_init_debug@@SMARTCOLS_2.25+0x3e6c>  // b.tcont
   16438:	cbz	w20, 1644c <scols_init_debug@@SMARTCOLS_2.25+0x3e60>
   1643c:	ldr	w0, [sp, #72]
   16440:	bl	7b70 <close@plt>
   16444:	ldr	w0, [sp, #76]
   16448:	b	16584 <scols_init_debug@@SMARTCOLS_2.25+0x3f98>
   1644c:	ldr	w0, [x21, #12]
   16450:	cbz	w0, 162c8 <scols_init_debug@@SMARTCOLS_2.25+0x3cdc>
   16454:	b	16584 <scols_init_debug@@SMARTCOLS_2.25+0x3f98>
   16458:	cbz	w20, 16468 <scols_init_debug@@SMARTCOLS_2.25+0x3e7c>
   1645c:	ldr	w0, [sp, #72]
   16460:	bl	7b70 <close@plt>
   16464:	b	16470 <scols_init_debug@@SMARTCOLS_2.25+0x3e84>
   16468:	ldr	w0, [x21, #12]
   1646c:	cbnz	w0, 16460 <scols_init_debug@@SMARTCOLS_2.25+0x3e74>
   16470:	add	x20, x19, #0x848
   16474:	mov	w1, #0x1                   	// #1
   16478:	ldr	w0, [x20, #12]
   1647c:	bl	8130 <dup2@plt>
   16480:	mov	w0, #0x2                   	// #2
   16484:	bl	7fc0 <isatty@plt>
   16488:	cbz	w0, 16498 <scols_init_debug@@SMARTCOLS_2.25+0x3eac>
   1648c:	ldr	w0, [x20, #12]
   16490:	mov	w1, #0x2                   	// #2
   16494:	bl	8130 <dup2@plt>
   16498:	add	x19, x19, #0x848
   1649c:	add	x20, sp, #0x48
   164a0:	ldr	w0, [x19, #12]
   164a4:	bl	7b70 <close@plt>
   164a8:	add	x0, sp, #0x50
   164ac:	mov	x2, #0x90                  	// #144
   164b0:	mov	w1, #0x0                   	// #0
   164b4:	bl	79f0 <memset@plt>
   164b8:	adrp	x0, 16000 <scols_init_debug@@SMARTCOLS_2.25+0x3a14>
   164bc:	add	x0, x0, #0x1b0
   164c0:	add	x2, x19, #0x20
   164c4:	mov	x1, x20
   164c8:	str	x0, [sp, #72]
   164cc:	mov	w0, #0x2                   	// #2
   164d0:	bl	7b80 <sigaction@plt>
   164d4:	add	x2, x19, #0xb8
   164d8:	mov	x1, x20
   164dc:	mov	w0, #0x1                   	// #1
   164e0:	bl	7b80 <sigaction@plt>
   164e4:	add	x2, x19, #0x150
   164e8:	mov	x1, x20
   164ec:	mov	w0, #0xf                   	// #15
   164f0:	bl	7b80 <sigaction@plt>
   164f4:	add	x2, x19, #0x1e8
   164f8:	mov	x1, x20
   164fc:	mov	w0, #0x3                   	// #3
   16500:	bl	7b80 <sigaction@plt>
   16504:	add	x2, x19, #0x280
   16508:	mov	x1, x20
   1650c:	mov	w0, #0xd                   	// #13
   16510:	bl	7b80 <sigaction@plt>
   16514:	b	162c8 <scols_init_debug@@SMARTCOLS_2.25+0x3cdc>
   16518:	cmp	w20, #0x2f
   1651c:	b.ne	162e4 <scols_init_debug@@SMARTCOLS_2.25+0x3cf8>  // b.any
   16520:	mov	x0, x19
   16524:	mov	w1, #0x1                   	// #1
   16528:	bl	7c40 <access@plt>
   1652c:	cmp	w0, #0x0
   16530:	cset	w20, eq  // eq = none
   16534:	cbz	w20, 162c8 <scols_init_debug@@SMARTCOLS_2.25+0x3cdc>
   16538:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1653c:	add	x0, x0, #0x810
   16540:	str	x19, [x0, #16]
   16544:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16548:	add	x21, x19, #0x848
   1654c:	str	x0, [x19, #2120]
   16550:	mov	w0, #0xffffffff            	// #-1
   16554:	str	w0, [x21, #12]
   16558:	adrp	x0, 16000 <scols_init_debug@@SMARTCOLS_2.25+0x3a14>
   1655c:	add	x0, x0, #0x1d4
   16560:	str	x0, [x21, #800]
   16564:	ldrb	w0, [x21, #792]
   16568:	tbnz	w0, #0, 16410 <scols_init_debug@@SMARTCOLS_2.25+0x3e24>
   1656c:	add	x0, sp, #0x48
   16570:	bl	76a0 <pipe@plt>
   16574:	tbz	w0, #31, 16378 <scols_init_debug@@SMARTCOLS_2.25+0x3d8c>
   16578:	ldr	w0, [x21, #16]
   1657c:	cmp	w0, #0x0
   16580:	b.le	162c8 <scols_init_debug@@SMARTCOLS_2.25+0x3cdc>
   16584:	bl	7b70 <close@plt>
   16588:	b	162c8 <scols_init_debug@@SMARTCOLS_2.25+0x3cdc>
   1658c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16590:	ldr	w0, [x0, #2128]
   16594:	cbnz	w0, 165b4 <scols_init_debug@@SMARTCOLS_2.25+0x3fc8>
   16598:	stp	x29, x30, [sp, #-16]!
   1659c:	mov	x29, sp
   165a0:	bl	16278 <scols_init_debug@@SMARTCOLS_2.25+0x3c8c>
   165a4:	ldp	x29, x30, [sp], #16
   165a8:	adrp	x0, 16000 <scols_init_debug@@SMARTCOLS_2.25+0x3a14>
   165ac:	add	x0, x0, #0xf0
   165b0:	b	24140 <scols_init_debug@@SMARTCOLS_2.25+0x11b54>
   165b4:	ret
   165b8:	stp	x29, x30, [sp, #-32]!
   165bc:	mov	x29, sp
   165c0:	str	x19, [sp, #16]
   165c4:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   165c8:	add	x19, x19, #0x848
   165cc:	ldr	w0, [x19, #8]
   165d0:	cbnz	w0, 165f8 <scols_init_debug@@SMARTCOLS_2.25+0x400c>
   165d4:	mov	w0, #0x1                   	// #1
   165d8:	bl	7550 <dup@plt>
   165dc:	str	w0, [x19, #28]
   165e0:	mov	w0, #0x2                   	// #2
   165e4:	bl	7550 <dup@plt>
   165e8:	str	w0, [x19, #24]
   165ec:	ldr	x19, [sp, #16]
   165f0:	ldp	x29, x30, [sp], #32
   165f4:	b	16278 <scols_init_debug@@SMARTCOLS_2.25+0x3c8c>
   165f8:	ldr	x19, [sp, #16]
   165fc:	ldp	x29, x30, [sp], #32
   16600:	ret
   16604:	stp	x29, x30, [sp, #-32]!
   16608:	mov	x29, sp
   1660c:	str	x19, [sp, #16]
   16610:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16614:	add	x19, x19, #0x848
   16618:	ldr	w0, [x19, #8]
   1661c:	cbz	w0, 166b4 <scols_init_debug@@SMARTCOLS_2.25+0x40c8>
   16620:	bl	160f0 <scols_init_debug@@SMARTCOLS_2.25+0x3b04>
   16624:	ldr	w0, [x19, #28]
   16628:	mov	w1, #0x1                   	// #1
   1662c:	bl	8130 <dup2@plt>
   16630:	ldr	w0, [x19, #24]
   16634:	mov	w1, #0x2                   	// #2
   16638:	bl	8130 <dup2@plt>
   1663c:	ldr	w0, [x19, #28]
   16640:	bl	7b70 <close@plt>
   16644:	ldr	w0, [x19, #24]
   16648:	bl	7b70 <close@plt>
   1664c:	add	x1, x19, #0x20
   16650:	mov	x2, #0x0                   	// #0
   16654:	mov	w0, #0x2                   	// #2
   16658:	bl	7b80 <sigaction@plt>
   1665c:	add	x1, x19, #0xb8
   16660:	mov	x2, #0x0                   	// #0
   16664:	mov	w0, #0x1                   	// #1
   16668:	bl	7b80 <sigaction@plt>
   1666c:	add	x1, x19, #0x150
   16670:	mov	x2, #0x0                   	// #0
   16674:	mov	w0, #0xf                   	// #15
   16678:	bl	7b80 <sigaction@plt>
   1667c:	add	x1, x19, #0x1e8
   16680:	mov	x2, #0x0                   	// #0
   16684:	mov	w0, #0x3                   	// #3
   16688:	bl	7b80 <sigaction@plt>
   1668c:	add	x1, x19, #0x280
   16690:	mov	x2, #0x0                   	// #0
   16694:	mov	w0, #0xd                   	// #13
   16698:	bl	7b80 <sigaction@plt>
   1669c:	mov	x0, x19
   166a0:	mov	x2, #0x328                 	// #808
   166a4:	ldr	x19, [sp, #16]
   166a8:	mov	w1, #0x0                   	// #0
   166ac:	ldp	x29, x30, [sp], #32
   166b0:	b	79f0 <memset@plt>
   166b4:	ldr	x19, [sp, #16]
   166b8:	ldp	x29, x30, [sp], #32
   166bc:	ret
   166c0:	stp	x29, x30, [sp, #-16]!
   166c4:	mov	x29, sp
   166c8:	cbnz	x0, 166ec <scols_init_debug@@SMARTCOLS_2.25+0x4100>
   166cc:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   166d0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   166d4:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   166d8:	add	x3, x3, #0xce7
   166dc:	add	x1, x1, #0xcb6
   166e0:	add	x0, x0, #0xcc9
   166e4:	mov	w2, #0x4a                  	// #74
   166e8:	bl	8200 <__assert_fail@plt>
   166ec:	bl	7b30 <strdup@plt>
   166f0:	cbnz	x0, 16704 <scols_init_debug@@SMARTCOLS_2.25+0x4118>
   166f4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   166f8:	mov	w0, #0x1                   	// #1
   166fc:	add	x1, x1, #0xc84
   16700:	bl	8370 <err@plt>
   16704:	ldp	x29, x30, [sp], #16
   16708:	ret
   1670c:	stp	x29, x30, [sp, #-16]!
   16710:	mov	x1, #0x30                  	// #48
   16714:	mov	x0, #0x1                   	// #1
   16718:	mov	x29, sp
   1671c:	bl	7a70 <calloc@plt>
   16720:	cbnz	x0, 16738 <scols_init_debug@@SMARTCOLS_2.25+0x414c>
   16724:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16728:	mov	x2, #0x30                  	// #48
   1672c:	add	x1, x1, #0xccd
   16730:	mov	w0, #0x1                   	// #1
   16734:	bl	8370 <err@plt>
   16738:	ldp	x29, x30, [sp], #16
   1673c:	ret
   16740:	stp	x29, x30, [sp, #-16]!
   16744:	mov	x0, #0x4000                	// #16384
   16748:	mov	x29, sp
   1674c:	bl	78b0 <malloc@plt>
   16750:	cbnz	x0, 16768 <scols_init_debug@@SMARTCOLS_2.25+0x417c>
   16754:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16758:	mov	x2, #0x4000                	// #16384
   1675c:	add	x1, x1, #0xccd
   16760:	mov	w0, #0x1                   	// #1
   16764:	bl	8370 <err@plt>
   16768:	ldp	x29, x30, [sp], #16
   1676c:	ret
   16770:	stp	x29, x30, [sp, #-64]!
   16774:	cmp	x1, #0x0
   16778:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   1677c:	mov	x29, sp
   16780:	stp	x19, x20, [sp, #16]
   16784:	stp	x21, x22, [sp, #32]
   16788:	str	xzr, [sp, #56]
   1678c:	b.eq	167f0 <scols_init_debug@@SMARTCOLS_2.25+0x4204>  // b.none
   16790:	mov	x20, x1
   16794:	mov	x22, x0
   16798:	mov	x0, #0x4000                	// #16384
   1679c:	bl	16740 <scols_init_debug@@SMARTCOLS_2.25+0x4154>
   167a0:	mov	x1, #0x30                  	// #48
   167a4:	str	x0, [x20]
   167a8:	mov	x0, #0x1                   	// #1
   167ac:	bl	1670c <scols_init_debug@@SMARTCOLS_2.25+0x4120>
   167b0:	mov	x19, x0
   167b4:	bl	8210 <__errno_location@plt>
   167b8:	mov	x21, x0
   167bc:	ldr	x2, [x20]
   167c0:	add	x4, sp, #0x38
   167c4:	str	wzr, [x21]
   167c8:	mov	x1, x19
   167cc:	mov	x0, x22
   167d0:	mov	x3, #0x4000                	// #16384
   167d4:	bl	7400 <getpwnam_r@plt>
   167d8:	cbz	w0, 16808 <scols_init_debug@@SMARTCOLS_2.25+0x421c>
   167dc:	str	w0, [x21]
   167e0:	mov	x0, x19
   167e4:	bl	7d80 <free@plt>
   167e8:	ldr	x0, [x20]
   167ec:	bl	7d80 <free@plt>
   167f0:	mov	x19, #0x0                   	// #0
   167f4:	mov	x0, x19
   167f8:	ldp	x19, x20, [sp, #16]
   167fc:	ldp	x21, x22, [sp, #32]
   16800:	ldp	x29, x30, [sp], #64
   16804:	ret
   16808:	ldr	x0, [sp, #56]
   1680c:	cbnz	x0, 167f4 <scols_init_debug@@SMARTCOLS_2.25+0x4208>
   16810:	mov	w0, #0x16                  	// #22
   16814:	b	167dc <scols_init_debug@@SMARTCOLS_2.25+0x41f0>
   16818:	stp	x29, x30, [sp, #-64]!
   1681c:	mov	x29, sp
   16820:	stp	x19, x20, [sp, #16]
   16824:	stp	x21, x22, [sp, #32]
   16828:	str	xzr, [sp, #56]
   1682c:	cbz	x1, 16890 <scols_init_debug@@SMARTCOLS_2.25+0x42a4>
   16830:	mov	x20, x1
   16834:	mov	w22, w0
   16838:	mov	x0, #0x4000                	// #16384
   1683c:	bl	16740 <scols_init_debug@@SMARTCOLS_2.25+0x4154>
   16840:	mov	x1, #0x30                  	// #48
   16844:	str	x0, [x20]
   16848:	mov	x0, #0x1                   	// #1
   1684c:	bl	1670c <scols_init_debug@@SMARTCOLS_2.25+0x4120>
   16850:	mov	x19, x0
   16854:	bl	8210 <__errno_location@plt>
   16858:	mov	x21, x0
   1685c:	ldr	x2, [x20]
   16860:	add	x4, sp, #0x38
   16864:	str	wzr, [x21]
   16868:	mov	x1, x19
   1686c:	mov	w0, w22
   16870:	mov	x3, #0x4000                	// #16384
   16874:	bl	7730 <getpwuid_r@plt>
   16878:	cbz	w0, 168a8 <scols_init_debug@@SMARTCOLS_2.25+0x42bc>
   1687c:	str	w0, [x21]
   16880:	mov	x0, x19
   16884:	bl	7d80 <free@plt>
   16888:	ldr	x0, [x20]
   1688c:	bl	7d80 <free@plt>
   16890:	mov	x19, #0x0                   	// #0
   16894:	mov	x0, x19
   16898:	ldp	x19, x20, [sp, #16]
   1689c:	ldp	x21, x22, [sp, #32]
   168a0:	ldp	x29, x30, [sp], #64
   168a4:	ret
   168a8:	ldr	x0, [sp, #56]
   168ac:	cbnz	x0, 16894 <scols_init_debug@@SMARTCOLS_2.25+0x42a8>
   168b0:	mov	w0, #0x16                  	// #22
   168b4:	b	1687c <scols_init_debug@@SMARTCOLS_2.25+0x4290>
   168b8:	stp	x29, x30, [sp, #-32]!
   168bc:	mov	x29, sp
   168c0:	str	x19, [sp, #16]
   168c4:	bl	8310 <getlogin@plt>
   168c8:	cbz	x0, 168d8 <scols_init_debug@@SMARTCOLS_2.25+0x42ec>
   168cc:	ldr	x19, [sp, #16]
   168d0:	ldp	x29, x30, [sp], #32
   168d4:	b	166c0 <scols_init_debug@@SMARTCOLS_2.25+0x40d4>
   168d8:	bl	8210 <__errno_location@plt>
   168dc:	mov	x19, x0
   168e0:	str	wzr, [x0]
   168e4:	bl	7690 <getuid@plt>
   168e8:	ldr	w1, [x19]
   168ec:	cbnz	w1, 16908 <scols_init_debug@@SMARTCOLS_2.25+0x431c>
   168f0:	bl	7cf0 <getpwuid@plt>
   168f4:	cbz	x0, 16908 <scols_init_debug@@SMARTCOLS_2.25+0x431c>
   168f8:	ldr	x0, [x0]
   168fc:	cbz	x0, 16908 <scols_init_debug@@SMARTCOLS_2.25+0x431c>
   16900:	ldrsb	w1, [x0]
   16904:	cbnz	w1, 168cc <scols_init_debug@@SMARTCOLS_2.25+0x42e0>
   16908:	mov	x0, #0x0                   	// #0
   1690c:	ldr	x19, [sp, #16]
   16910:	ldp	x29, x30, [sp], #32
   16914:	ret
   16918:	stp	x29, x30, [sp, #-48]!
   1691c:	mov	x1, #0x0                   	// #0
   16920:	mov	x29, sp
   16924:	stp	x19, x20, [sp, #16]
   16928:	add	x20, sp, #0x20
   1692c:	mov	x0, x20
   16930:	bl	7a10 <gettimeofday@plt>
   16934:	bl	7840 <getpid@plt>
   16938:	mov	w19, w0
   1693c:	bl	7690 <getuid@plt>
   16940:	ldp	x1, x2, [sp, #32]
   16944:	eor	w0, w0, w19, lsl #16
   16948:	eor	w1, w1, w2
   1694c:	eor	w0, w1, w0
   16950:	bl	8090 <srandom@plt>
   16954:	bl	7840 <getpid@plt>
   16958:	mov	w1, w0
   1695c:	ldr	x3, [sp, #32]
   16960:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16964:	ldr	x2, [x0, #2040]
   16968:	add	x0, x0, #0x7f8
   1696c:	blr	x2
   16970:	mrs	x2, tpidr_el0
   16974:	eor	w1, w1, w3
   16978:	add	x19, x2, x0
   1697c:	strh	w1, [x2, x0]
   16980:	bl	7970 <getppid@plt>
   16984:	ldr	x1, [sp, #40]
   16988:	eor	w0, w0, w1
   1698c:	strh	w0, [x19, #2]
   16990:	ldr	x0, [sp, #32]
   16994:	eor	x1, x1, x0
   16998:	mov	x0, x20
   1699c:	asr	x1, x1, #16
   169a0:	strh	w1, [x19, #4]
   169a4:	mov	x1, #0x0                   	// #0
   169a8:	bl	7a10 <gettimeofday@plt>
   169ac:	ldp	x19, x0, [sp, #32]
   169b0:	eor	w19, w19, w0
   169b4:	and	w19, w19, #0x1f
   169b8:	cbnz	w19, 169c8 <scols_init_debug@@SMARTCOLS_2.25+0x43dc>
   169bc:	ldp	x19, x20, [sp, #16]
   169c0:	ldp	x29, x30, [sp], #48
   169c4:	ret
   169c8:	sub	w19, w19, #0x1
   169cc:	bl	7a40 <random@plt>
   169d0:	b	169b8 <scols_init_debug@@SMARTCOLS_2.25+0x43cc>
   169d4:	stp	x29, x30, [sp, #-32]!
   169d8:	mov	x29, sp
   169dc:	stp	x19, x20, [sp, #16]
   169e0:	mov	w20, w0
   169e4:	mov	w19, w1
   169e8:	bl	7a40 <random@plt>
   169ec:	sub	w1, w19, w20
   169f0:	add	w1, w1, #0x1
   169f4:	sxtw	x1, w1
   169f8:	sdiv	x2, x0, x1
   169fc:	msub	x0, x2, x1, x0
   16a00:	add	w0, w20, w0
   16a04:	ldp	x19, x20, [sp, #16]
   16a08:	ldp	x29, x30, [sp], #32
   16a0c:	ret
   16a10:	stp	x29, x30, [sp, #-32]!
   16a14:	mov	w1, #0x80000               	// #524288
   16a18:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16a1c:	mov	x29, sp
   16a20:	add	x0, x0, #0xcef
   16a24:	str	x19, [sp, #16]
   16a28:	bl	7920 <open@plt>
   16a2c:	cmn	w0, #0x1
   16a30:	b.ne	16a48 <scols_init_debug@@SMARTCOLS_2.25+0x445c>  // b.any
   16a34:	mov	w1, #0x800                 	// #2048
   16a38:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16a3c:	movk	w1, #0x8, lsl #16
   16a40:	add	x0, x0, #0xcfc
   16a44:	bl	7920 <open@plt>
   16a48:	mov	w19, w0
   16a4c:	tbnz	w0, #31, 16a6c <scols_init_debug@@SMARTCOLS_2.25+0x4480>
   16a50:	mov	w1, #0x1                   	// #1
   16a54:	bl	7ef0 <fcntl@plt>
   16a58:	tbnz	w0, #31, 16a6c <scols_init_debug@@SMARTCOLS_2.25+0x4480>
   16a5c:	orr	w2, w0, #0x1
   16a60:	mov	w1, #0x2                   	// #2
   16a64:	mov	w0, w19
   16a68:	bl	7ef0 <fcntl@plt>
   16a6c:	bl	16918 <scols_init_debug@@SMARTCOLS_2.25+0x432c>
   16a70:	mov	w0, w19
   16a74:	ldr	x19, [sp, #16]
   16a78:	ldp	x29, x30, [sp], #32
   16a7c:	ret
   16a80:	stp	x29, x30, [sp, #-96]!
   16a84:	mov	x29, sp
   16a88:	stp	x19, x20, [sp, #16]
   16a8c:	mov	x19, x0
   16a90:	stp	x21, x22, [sp, #32]
   16a94:	mov	x21, x1
   16a98:	mov	x20, x21
   16a9c:	mov	x22, x19
   16aa0:	stp	x23, x24, [sp, #48]
   16aa4:	mov	w24, #0x0                   	// #0
   16aa8:	stp	x25, x26, [sp, #64]
   16aac:	mov	x25, #0x5940                	// #22848
   16ab0:	bl	8210 <__errno_location@plt>
   16ab4:	add	x26, sp, #0x50
   16ab8:	mov	x23, x0
   16abc:	movk	x25, #0x773, lsl #16
   16ac0:	cbnz	x20, 16b68 <scols_init_debug@@SMARTCOLS_2.25+0x457c>
   16ac4:	ldr	w0, [x23]
   16ac8:	cmp	w0, #0x26
   16acc:	b.ne	16adc <scols_init_debug@@SMARTCOLS_2.25+0x44f0>  // b.any
   16ad0:	bl	16a10 <scols_init_debug@@SMARTCOLS_2.25+0x4424>
   16ad4:	mov	w23, w0
   16ad8:	tbz	w0, #31, 16c14 <scols_init_debug@@SMARTCOLS_2.25+0x4628>
   16adc:	add	x21, x19, x21
   16ae0:	mov	x20, x19
   16ae4:	bl	16918 <scols_init_debug@@SMARTCOLS_2.25+0x432c>
   16ae8:	cmp	x20, x21
   16aec:	b.ne	16c28 <scols_init_debug@@SMARTCOLS_2.25+0x463c>  // b.any
   16af0:	mrs	x20, tpidr_el0
   16af4:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16af8:	ldr	x1, [x0, #2040]
   16afc:	add	x0, x0, #0x7f8
   16b00:	blr	x1
   16b04:	add	x22, x20, x0
   16b08:	ldr	w0, [x20, x0]
   16b0c:	ldrsh	w23, [x22, #4]
   16b10:	str	w0, [sp, #80]
   16b14:	ldrh	w0, [x22, #4]
   16b18:	strh	w0, [sp, #84]
   16b1c:	mov	x0, #0xb2                  	// #178
   16b20:	bl	82d0 <syscall@plt>
   16b24:	eor	w23, w23, w0
   16b28:	strh	w23, [x22, #4]
   16b2c:	add	x22, sp, #0x50
   16b30:	cmp	x19, x21
   16b34:	b.ne	16c40 <scols_init_debug@@SMARTCOLS_2.25+0x4654>  // b.any
   16b38:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16b3c:	ldr	x1, [x0, #2040]
   16b40:	add	x0, x0, #0x7f8
   16b44:	blr	x1
   16b48:	ldr	w1, [sp, #80]
   16b4c:	str	w1, [x20, x0]
   16b50:	ldp	x19, x20, [sp, #16]
   16b54:	ldp	x21, x22, [sp, #32]
   16b58:	ldp	x23, x24, [sp, #48]
   16b5c:	ldp	x25, x26, [sp, #64]
   16b60:	ldp	x29, x30, [sp], #96
   16b64:	ret
   16b68:	str	wzr, [x23]
   16b6c:	mov	x1, x20
   16b70:	mov	x0, x22
   16b74:	mov	w2, #0x1                   	// #1
   16b78:	bl	8180 <getrandom@plt>
   16b7c:	cmp	w0, #0x0
   16b80:	b.le	16b94 <scols_init_debug@@SMARTCOLS_2.25+0x45a8>
   16b84:	sub	x20, x20, w0, sxtw
   16b88:	add	x22, x22, w0, sxtw
   16b8c:	mov	w24, #0x0                   	// #0
   16b90:	b	16ac0 <scols_init_debug@@SMARTCOLS_2.25+0x44d4>
   16b94:	ldr	w0, [x23]
   16b98:	cmp	w0, #0xb
   16b9c:	b.ne	16ac4 <scols_init_debug@@SMARTCOLS_2.25+0x44d8>  // b.any
   16ba0:	cmp	w24, #0x7
   16ba4:	b.gt	16ac4 <scols_init_debug@@SMARTCOLS_2.25+0x44d8>
   16ba8:	mov	x0, x26
   16bac:	add	w24, w24, #0x1
   16bb0:	mov	x1, #0x0                   	// #0
   16bb4:	stp	xzr, x25, [sp, #80]
   16bb8:	bl	7e00 <nanosleep@plt>
   16bbc:	b	16ac0 <scols_init_debug@@SMARTCOLS_2.25+0x44d4>
   16bc0:	add	w24, w24, #0x1
   16bc4:	mov	x0, x26
   16bc8:	mov	x1, #0x0                   	// #0
   16bcc:	stp	xzr, x25, [sp, #80]
   16bd0:	bl	7e00 <nanosleep@plt>
   16bd4:	cbz	x20, 16bf8 <scols_init_debug@@SMARTCOLS_2.25+0x460c>
   16bd8:	mov	x2, x20
   16bdc:	mov	x1, x22
   16be0:	mov	w0, w23
   16be4:	bl	7fb0 <read@plt>
   16be8:	cmp	x0, #0x0
   16bec:	b.gt	16c04 <scols_init_debug@@SMARTCOLS_2.25+0x4618>
   16bf0:	cmp	w24, #0x8
   16bf4:	b.le	16bc0 <scols_init_debug@@SMARTCOLS_2.25+0x45d4>
   16bf8:	mov	w0, w23
   16bfc:	bl	7b70 <close@plt>
   16c00:	b	16adc <scols_init_debug@@SMARTCOLS_2.25+0x44f0>
   16c04:	sub	x20, x20, x0
   16c08:	add	x22, x22, x0
   16c0c:	mov	w24, #0x0                   	// #0
   16c10:	b	16bd4 <scols_init_debug@@SMARTCOLS_2.25+0x45e8>
   16c14:	mov	x25, #0x5940                	// #22848
   16c18:	add	x26, sp, #0x50
   16c1c:	mov	w24, #0x0                   	// #0
   16c20:	movk	x25, #0x773, lsl #16
   16c24:	b	16bd4 <scols_init_debug@@SMARTCOLS_2.25+0x45e8>
   16c28:	bl	7a40 <random@plt>
   16c2c:	asr	x1, x0, #7
   16c30:	ldrb	w0, [x20], #1
   16c34:	eor	w0, w0, w1
   16c38:	sturb	w0, [x20, #-1]
   16c3c:	b	16ae8 <scols_init_debug@@SMARTCOLS_2.25+0x44fc>
   16c40:	mov	x0, x22
   16c44:	bl	7fd0 <jrand48@plt>
   16c48:	asr	x1, x0, #7
   16c4c:	ldrb	w0, [x19], #1
   16c50:	eor	w0, w0, w1
   16c54:	sturb	w0, [x19, #-1]
   16c58:	b	16b30 <scols_init_debug@@SMARTCOLS_2.25+0x4544>
   16c5c:	mov	w2, #0x5                   	// #5
   16c60:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16c64:	mov	x0, #0x0                   	// #0
   16c68:	add	x1, x1, #0xd08
   16c6c:	b	8080 <dcgettext@plt>
   16c70:	stp	x29, x30, [sp, #-64]!
   16c74:	adrp	x2, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   16c78:	mov	x29, sp
   16c7c:	stp	x21, x22, [sp, #32]
   16c80:	mov	w22, w0
   16c84:	mov	x21, x1
   16c88:	ldr	x0, [x2, #4048]
   16c8c:	str	x23, [sp, #48]
   16c90:	stp	x19, x20, [sp, #16]
   16c94:	mov	x19, x2
   16c98:	mov	x1, #0x0                   	// #0
   16c9c:	ldr	x23, [x0]
   16ca0:	add	w0, w1, #0x1
   16ca4:	ldr	x2, [x23, x1, lsl #3]
   16ca8:	add	x1, x1, #0x1
   16cac:	cbnz	x2, 16ca0 <scols_init_debug@@SMARTCOLS_2.25+0x46b4>
   16cb0:	sbfiz	x0, x0, #3, #32
   16cb4:	bl	78b0 <malloc@plt>
   16cb8:	ldr	x2, [x19, #4048]
   16cbc:	mov	x20, x0
   16cc0:	mov	x19, #0x0                   	// #0
   16cc4:	str	x0, [x2]
   16cc8:	cbnz	x0, 16cf0 <scols_init_debug@@SMARTCOLS_2.25+0x4704>
   16ccc:	ldp	x19, x20, [sp, #16]
   16cd0:	ldp	x21, x22, [sp, #32]
   16cd4:	ldr	x23, [sp, #48]
   16cd8:	ldp	x29, x30, [sp], #64
   16cdc:	ret
   16ce0:	bl	7b30 <strdup@plt>
   16ce4:	str	x0, [x20, x19, lsl #3]
   16ce8:	add	x19, x19, #0x1
   16cec:	cbz	x0, 16ccc <scols_init_debug@@SMARTCOLS_2.25+0x46e0>
   16cf0:	ldr	x0, [x23, x19, lsl #3]
   16cf4:	mov	w2, w19
   16cf8:	lsl	x1, x19, #3
   16cfc:	add	x3, x20, x19, lsl #3
   16d00:	cbnz	x0, 16ce0 <scols_init_debug@@SMARTCOLS_2.25+0x46f4>
   16d04:	str	xzr, [x3]
   16d08:	ldr	x19, [x21]
   16d0c:	cbz	w2, 16d44 <scols_init_debug@@SMARTCOLS_2.25+0x4758>
   16d10:	add	x23, x23, x1
   16d14:	ldur	x20, [x23, #-8]
   16d18:	mov	x0, x20
   16d1c:	bl	74b0 <strlen@plt>
   16d20:	add	x0, x20, x0
   16d24:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16d28:	sub	x0, x0, x19
   16d2c:	add	x2, x1, #0xb70
   16d30:	cmp	x0, #0x1
   16d34:	str	x0, [x1, #2928]
   16d38:	b.ls	16ccc <scols_init_debug@@SMARTCOLS_2.25+0x46e0>  // b.plast
   16d3c:	str	x21, [x2, #8]
   16d40:	b	16ccc <scols_init_debug@@SMARTCOLS_2.25+0x46e0>
   16d44:	add	x22, x21, w22, sxtw #3
   16d48:	ldur	x20, [x22, #-8]
   16d4c:	b	16d18 <scols_init_debug@@SMARTCOLS_2.25+0x472c>
   16d50:	sub	sp, sp, #0x830
   16d54:	stp	x29, x30, [sp]
   16d58:	mov	x29, sp
   16d5c:	stp	x19, x20, [sp, #16]
   16d60:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16d64:	stp	x21, x22, [sp, #32]
   16d68:	mov	x21, x1
   16d6c:	add	x1, x19, #0xb70
   16d70:	ldr	x1, [x1, #8]
   16d74:	cbz	x1, 16df8 <scols_init_debug@@SMARTCOLS_2.25+0x480c>
   16d78:	mov	x22, x0
   16d7c:	bl	74b0 <strlen@plt>
   16d80:	mov	x20, x0
   16d84:	mov	x0, x21
   16d88:	bl	74b0 <strlen@plt>
   16d8c:	add	x20, x20, x0
   16d90:	add	x20, x20, #0x5
   16d94:	cmp	x20, #0x800
   16d98:	b.hi	16df8 <scols_init_debug@@SMARTCOLS_2.25+0x480c>  // b.pmore
   16d9c:	mov	x2, x22
   16da0:	mov	x3, x21
   16da4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16da8:	add	x1, x1, #0xd1d
   16dac:	add	x20, sp, #0x30
   16db0:	mov	x0, x20
   16db4:	bl	7680 <sprintf@plt>
   16db8:	mov	x0, x20
   16dbc:	bl	74b0 <strlen@plt>
   16dc0:	ldr	x2, [x19, #2928]
   16dc4:	sub	x1, x2, #0x2
   16dc8:	cmp	x1, x0
   16dcc:	b.cs	16dd4 <scols_init_debug@@SMARTCOLS_2.25+0x47e8>  // b.hs, b.nlast
   16dd0:	strb	wzr, [x20, x1]
   16dd4:	add	x19, x19, #0xb70
   16dd8:	mov	w1, #0x0                   	// #0
   16ddc:	ldr	x19, [x19, #8]
   16de0:	ldr	x0, [x19]
   16de4:	bl	79f0 <memset@plt>
   16de8:	ldr	x0, [x19]
   16dec:	mov	x1, x20
   16df0:	bl	7f30 <strcpy@plt>
   16df4:	str	xzr, [x19, #8]
   16df8:	ldp	x29, x30, [sp]
   16dfc:	ldp	x19, x20, [sp, #16]
   16e00:	ldp	x21, x22, [sp, #32]
   16e04:	add	sp, sp, #0x830
   16e08:	ret
   16e0c:	str	xzr, [x1]
   16e10:	cbz	x0, 16e48 <scols_init_debug@@SMARTCOLS_2.25+0x485c>
   16e14:	ldrsb	w2, [x0]
   16e18:	cmp	w2, #0x2f
   16e1c:	b.ne	16e68 <scols_init_debug@@SMARTCOLS_2.25+0x487c>  // b.any
   16e20:	ldrsb	w2, [x0, #1]
   16e24:	cmp	w2, #0x2f
   16e28:	b.eq	16e4c <scols_init_debug@@SMARTCOLS_2.25+0x4860>  // b.none
   16e2c:	mov	x2, #0x1                   	// #1
   16e30:	str	x2, [x1]
   16e34:	add	x2, x0, x2
   16e38:	ldrsb	w3, [x2]
   16e3c:	cmp	w3, #0x2f
   16e40:	ccmp	w3, #0x0, #0x4, ne  // ne = any
   16e44:	b.ne	16e54 <scols_init_debug@@SMARTCOLS_2.25+0x4868>  // b.any
   16e48:	ret
   16e4c:	add	x0, x0, #0x1
   16e50:	b	16e10 <scols_init_debug@@SMARTCOLS_2.25+0x4824>
   16e54:	ldr	x3, [x1]
   16e58:	add	x2, x2, #0x1
   16e5c:	add	x3, x3, #0x1
   16e60:	str	x3, [x1]
   16e64:	b	16e38 <scols_init_debug@@SMARTCOLS_2.25+0x484c>
   16e68:	cbnz	w2, 16e2c <scols_init_debug@@SMARTCOLS_2.25+0x4840>
   16e6c:	mov	x0, #0x0                   	// #0
   16e70:	b	16e48 <scols_init_debug@@SMARTCOLS_2.25+0x485c>
   16e74:	stp	x29, x30, [sp, #-64]!
   16e78:	mov	x29, sp
   16e7c:	stp	x21, x22, [sp, #32]
   16e80:	mov	x22, x0
   16e84:	str	x23, [sp, #48]
   16e88:	mov	x23, x1
   16e8c:	stp	x19, x20, [sp, #16]
   16e90:	mov	x20, #0x0                   	// #0
   16e94:	mov	w19, #0x0                   	// #0
   16e98:	ldrsb	w1, [x22, x20]
   16e9c:	mov	w21, w20
   16ea0:	cbz	w1, 16ebc <scols_init_debug@@SMARTCOLS_2.25+0x48d0>
   16ea4:	cbnz	w19, 16ed8 <scols_init_debug@@SMARTCOLS_2.25+0x48ec>
   16ea8:	cmp	w1, #0x5c
   16eac:	b.eq	16ee4 <scols_init_debug@@SMARTCOLS_2.25+0x48f8>  // b.none
   16eb0:	mov	x0, x23
   16eb4:	bl	7e90 <strchr@plt>
   16eb8:	cbz	x0, 16edc <scols_init_debug@@SMARTCOLS_2.25+0x48f0>
   16ebc:	sub	w0, w21, w19
   16ec0:	ldp	x19, x20, [sp, #16]
   16ec4:	sxtw	x0, w0
   16ec8:	ldp	x21, x22, [sp, #32]
   16ecc:	ldr	x23, [sp, #48]
   16ed0:	ldp	x29, x30, [sp], #64
   16ed4:	ret
   16ed8:	mov	w19, #0x0                   	// #0
   16edc:	add	x20, x20, #0x1
   16ee0:	b	16e98 <scols_init_debug@@SMARTCOLS_2.25+0x48ac>
   16ee4:	mov	w19, #0x1                   	// #1
   16ee8:	b	16edc <scols_init_debug@@SMARTCOLS_2.25+0x48f0>
   16eec:	stp	x29, x30, [sp, #-64]!
   16ef0:	mov	x29, sp
   16ef4:	stp	x19, x20, [sp, #16]
   16ef8:	mov	x19, x0
   16efc:	stp	x21, x22, [sp, #32]
   16f00:	mov	x21, x1
   16f04:	mov	w22, w2
   16f08:	str	xzr, [sp, #56]
   16f0c:	bl	8210 <__errno_location@plt>
   16f10:	str	wzr, [x0]
   16f14:	mov	x20, x0
   16f18:	cbz	x19, 16f54 <scols_init_debug@@SMARTCOLS_2.25+0x4968>
   16f1c:	ldrsb	w0, [x19]
   16f20:	cbz	w0, 16f54 <scols_init_debug@@SMARTCOLS_2.25+0x4968>
   16f24:	add	x1, sp, #0x38
   16f28:	mov	w2, w22
   16f2c:	mov	x0, x19
   16f30:	bl	7bf0 <strtoumax@plt>
   16f34:	ldr	w1, [x20]
   16f38:	cbnz	w1, 16f54 <scols_init_debug@@SMARTCOLS_2.25+0x4968>
   16f3c:	ldr	x1, [sp, #56]
   16f40:	cmp	x1, x19
   16f44:	b.eq	16f54 <scols_init_debug@@SMARTCOLS_2.25+0x4968>  // b.none
   16f48:	cbz	x1, 16f80 <scols_init_debug@@SMARTCOLS_2.25+0x4994>
   16f4c:	ldrsb	w1, [x1]
   16f50:	cbz	w1, 16f80 <scols_init_debug@@SMARTCOLS_2.25+0x4994>
   16f54:	ldr	w1, [x20]
   16f58:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16f5c:	mov	x3, x19
   16f60:	mov	x2, x21
   16f64:	cmp	w1, #0x22
   16f68:	ldr	w0, [x0, #2096]
   16f6c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16f70:	add	x1, x1, #0xd26
   16f74:	b.ne	16f7c <scols_init_debug@@SMARTCOLS_2.25+0x4990>  // b.any
   16f78:	bl	8370 <err@plt>
   16f7c:	bl	8160 <errx@plt>
   16f80:	ldp	x19, x20, [sp, #16]
   16f84:	ldp	x21, x22, [sp, #32]
   16f88:	ldp	x29, x30, [sp], #64
   16f8c:	ret
   16f90:	stp	x29, x30, [sp, #-32]!
   16f94:	mov	x29, sp
   16f98:	stp	x19, x20, [sp, #16]
   16f9c:	mov	x19, x1
   16fa0:	mov	x20, x0
   16fa4:	bl	8210 <__errno_location@plt>
   16fa8:	mov	w1, #0x22                  	// #34
   16fac:	str	w1, [x0]
   16fb0:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   16fb4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   16fb8:	mov	x3, x20
   16fbc:	mov	x2, x19
   16fc0:	ldr	w0, [x0, #2096]
   16fc4:	add	x1, x1, #0xd26
   16fc8:	bl	8370 <err@plt>
   16fcc:	stp	x29, x30, [sp, #-32]!
   16fd0:	mov	x29, sp
   16fd4:	stp	x19, x20, [sp, #16]
   16fd8:	mov	x20, x1
   16fdc:	mov	x19, x0
   16fe0:	bl	16eec <scols_init_debug@@SMARTCOLS_2.25+0x4900>
   16fe4:	mov	x1, #0xffffffff            	// #4294967295
   16fe8:	cmp	x0, x1
   16fec:	b.ls	16ffc <scols_init_debug@@SMARTCOLS_2.25+0x4a10>  // b.plast
   16ff0:	mov	x1, x20
   16ff4:	mov	x0, x19
   16ff8:	bl	16f90 <scols_init_debug@@SMARTCOLS_2.25+0x49a4>
   16ffc:	ldp	x19, x20, [sp, #16]
   17000:	ldp	x29, x30, [sp], #32
   17004:	ret
   17008:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1700c:	str	w0, [x1, #2096]
   17010:	ret
   17014:	stp	x29, x30, [sp, #-128]!
   17018:	mov	x29, sp
   1701c:	stp	x19, x20, [sp, #16]
   17020:	stp	x21, x22, [sp, #32]
   17024:	stp	x23, x24, [sp, #48]
   17028:	stp	x25, x26, [sp, #64]
   1702c:	stp	x27, x28, [sp, #80]
   17030:	str	xzr, [x1]
   17034:	cbnz	x0, 1704c <scols_init_debug@@SMARTCOLS_2.25+0x4a60>
   17038:	mov	w23, #0xffffffea            	// #-22
   1703c:	bl	8210 <__errno_location@plt>
   17040:	neg	w1, w23
   17044:	str	w1, [x0]
   17048:	b	17348 <scols_init_debug@@SMARTCOLS_2.25+0x4d5c>
   1704c:	mov	x21, x0
   17050:	ldrsb	w0, [x0]
   17054:	cbz	w0, 17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   17058:	mov	x20, x1
   1705c:	mov	x22, x2
   17060:	bl	7d10 <__ctype_b_loc@plt>
   17064:	mov	x25, x0
   17068:	mov	x0, x21
   1706c:	ldr	x3, [x25]
   17070:	ldrb	w2, [x0]
   17074:	ldrsb	w1, [x0]
   17078:	ldrh	w2, [x3, x2, lsl #1]
   1707c:	tbnz	w2, #13, 170e0 <scols_init_debug@@SMARTCOLS_2.25+0x4af4>
   17080:	cmp	w1, #0x2d
   17084:	b.eq	17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>  // b.none
   17088:	bl	8210 <__errno_location@plt>
   1708c:	mov	x24, x0
   17090:	add	x26, sp, #0x78
   17094:	mov	x0, x21
   17098:	mov	x1, x26
   1709c:	mov	w2, #0x0                   	// #0
   170a0:	str	wzr, [x24]
   170a4:	str	xzr, [sp, #120]
   170a8:	bl	7bf0 <strtoumax@plt>
   170ac:	ldr	w23, [x24]
   170b0:	ldr	x28, [sp, #120]
   170b4:	mov	x19, x0
   170b8:	cmp	x28, x21
   170bc:	b.eq	170d0 <scols_init_debug@@SMARTCOLS_2.25+0x4ae4>  // b.none
   170c0:	cbz	w23, 170e8 <scols_init_debug@@SMARTCOLS_2.25+0x4afc>
   170c4:	sub	x0, x0, #0x1
   170c8:	cmn	x0, #0x3
   170cc:	b.ls	170e8 <scols_init_debug@@SMARTCOLS_2.25+0x4afc>  // b.plast
   170d0:	cbz	w23, 17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   170d4:	neg	w23, w23
   170d8:	tbnz	w23, #31, 1703c <scols_init_debug@@SMARTCOLS_2.25+0x4a50>
   170dc:	b	17348 <scols_init_debug@@SMARTCOLS_2.25+0x4d5c>
   170e0:	add	x0, x0, #0x1
   170e4:	b	17070 <scols_init_debug@@SMARTCOLS_2.25+0x4a84>
   170e8:	cbz	x28, 17340 <scols_init_debug@@SMARTCOLS_2.25+0x4d54>
   170ec:	ldrsb	w0, [x28]
   170f0:	cbz	w0, 17340 <scols_init_debug@@SMARTCOLS_2.25+0x4d54>
   170f4:	mov	w21, #0x0                   	// #0
   170f8:	mov	x27, #0x0                   	// #0
   170fc:	ldrsb	w0, [x28, #1]
   17100:	cmp	w0, #0x69
   17104:	b.ne	171dc <scols_init_debug@@SMARTCOLS_2.25+0x4bf0>  // b.any
   17108:	ldrsb	w0, [x28, #2]
   1710c:	and	w0, w0, #0xffffffdf
   17110:	cmp	w0, #0x42
   17114:	b.ne	17120 <scols_init_debug@@SMARTCOLS_2.25+0x4b34>  // b.any
   17118:	ldrsb	w0, [x28, #3]
   1711c:	cbz	w0, 172e8 <scols_init_debug@@SMARTCOLS_2.25+0x4cfc>
   17120:	bl	77b0 <localeconv@plt>
   17124:	mov	x3, x0
   17128:	cbz	x0, 172c4 <scols_init_debug@@SMARTCOLS_2.25+0x4cd8>
   1712c:	ldr	x3, [x0]
   17130:	cbz	x3, 172c4 <scols_init_debug@@SMARTCOLS_2.25+0x4cd8>
   17134:	mov	x0, x3
   17138:	str	x3, [sp, #104]
   1713c:	bl	74b0 <strlen@plt>
   17140:	mov	x23, x0
   17144:	ldr	x3, [sp, #104]
   17148:	cbnz	x27, 17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   1714c:	ldrsb	w0, [x28]
   17150:	cbz	w0, 17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   17154:	cbz	x3, 17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   17158:	mov	x2, x23
   1715c:	mov	x1, x28
   17160:	mov	x0, x3
   17164:	bl	7990 <strncmp@plt>
   17168:	cbnz	w0, 17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   1716c:	add	x23, x28, x23
   17170:	sub	w1, w21, w23
   17174:	ldrsb	w0, [x23]
   17178:	add	w21, w1, w23
   1717c:	cmp	w0, #0x30
   17180:	b.eq	172cc <scols_init_debug@@SMARTCOLS_2.25+0x4ce0>  // b.none
   17184:	ldr	x1, [x25]
   17188:	ldrh	w0, [x1, w0, sxtw #1]
   1718c:	tbz	w0, #11, 172d4 <scols_init_debug@@SMARTCOLS_2.25+0x4ce8>
   17190:	str	wzr, [x24]
   17194:	mov	x0, x23
   17198:	mov	x1, x26
   1719c:	mov	w2, #0x0                   	// #0
   171a0:	str	xzr, [sp, #120]
   171a4:	bl	7bf0 <strtoumax@plt>
   171a8:	mov	x27, x0
   171ac:	ldr	x0, [sp, #120]
   171b0:	cmp	x0, x23
   171b4:	ldr	w23, [x24]
   171b8:	b.eq	170d0 <scols_init_debug@@SMARTCOLS_2.25+0x4ae4>  // b.none
   171bc:	cbz	w23, 172e0 <scols_init_debug@@SMARTCOLS_2.25+0x4cf4>
   171c0:	sub	x1, x27, #0x1
   171c4:	cmn	x1, #0x3
   171c8:	b.hi	170d0 <scols_init_debug@@SMARTCOLS_2.25+0x4ae4>  // b.pmore
   171cc:	cbz	x0, 17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   171d0:	ldrsb	w0, [x0]
   171d4:	cbnz	w0, 172d8 <scols_init_debug@@SMARTCOLS_2.25+0x4cec>
   171d8:	b	17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   171dc:	and	w1, w0, #0xffffffdf
   171e0:	cmp	w1, #0x42
   171e4:	b.ne	1711c <scols_init_debug@@SMARTCOLS_2.25+0x4b30>  // b.any
   171e8:	ldrsb	w0, [x28, #2]
   171ec:	cbnz	w0, 17120 <scols_init_debug@@SMARTCOLS_2.25+0x4b34>
   171f0:	mov	w24, #0x3e8                 	// #1000
   171f4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   171f8:	ldrsb	w25, [x28]
   171fc:	add	x23, x3, #0xd2f
   17200:	mov	w1, w25
   17204:	mov	x0, x23
   17208:	bl	7e90 <strchr@plt>
   1720c:	mov	x3, x0
   17210:	cbz	x0, 172f0 <scols_init_debug@@SMARTCOLS_2.25+0x4d04>
   17214:	sub	x3, x3, x23
   17218:	sxtw	x4, w24
   1721c:	add	w3, w3, #0x1
   17220:	mov	w1, w3
   17224:	mov	w0, w3
   17228:	cbnz	w0, 17310 <scols_init_debug@@SMARTCOLS_2.25+0x4d24>
   1722c:	mov	w23, #0x0                   	// #0
   17230:	cbz	x22, 17238 <scols_init_debug@@SMARTCOLS_2.25+0x4c4c>
   17234:	str	w3, [x22]
   17238:	cmp	x27, #0x0
   1723c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
   17240:	b.eq	172bc <scols_init_debug@@SMARTCOLS_2.25+0x4cd0>  // b.none
   17244:	sxtw	x0, w24
   17248:	mov	x2, #0x1                   	// #1
   1724c:	umulh	x3, x2, x0
   17250:	sub	w1, w1, #0x1
   17254:	cbnz	x3, 17260 <scols_init_debug@@SMARTCOLS_2.25+0x4c74>
   17258:	mul	x2, x2, x0
   1725c:	cbnz	w1, 1724c <scols_init_debug@@SMARTCOLS_2.25+0x4c60>
   17260:	mov	x0, #0xa                   	// #10
   17264:	mov	x1, x0
   17268:	cmp	x27, x0
   1726c:	b.hi	1732c <scols_init_debug@@SMARTCOLS_2.25+0x4d40>  // b.pmore
   17270:	mov	w1, #0x0                   	// #0
   17274:	mov	x3, #0xa                   	// #10
   17278:	cmp	w21, w1
   1727c:	b.ne	17334 <scols_init_debug@@SMARTCOLS_2.25+0x4d48>  // b.any
   17280:	mov	x3, #0x1                   	// #1
   17284:	mov	x4, #0xa                   	// #10
   17288:	udiv	x1, x27, x4
   1728c:	mov	x6, x27
   17290:	msub	x5, x1, x4, x27
   17294:	mov	x27, x1
   17298:	mov	x1, x3
   1729c:	mul	x3, x3, x4
   172a0:	cbz	x5, 172b4 <scols_init_debug@@SMARTCOLS_2.25+0x4cc8>
   172a4:	udiv	x1, x0, x1
   172a8:	udiv	x1, x1, x5
   172ac:	udiv	x1, x2, x1
   172b0:	add	x19, x19, x1
   172b4:	cmp	x6, #0x9
   172b8:	b.hi	17288 <scols_init_debug@@SMARTCOLS_2.25+0x4c9c>  // b.pmore
   172bc:	str	x19, [x20]
   172c0:	b	170d8 <scols_init_debug@@SMARTCOLS_2.25+0x4aec>
   172c4:	mov	x23, #0x0                   	// #0
   172c8:	b	17148 <scols_init_debug@@SMARTCOLS_2.25+0x4b5c>
   172cc:	add	x23, x23, #0x1
   172d0:	b	17174 <scols_init_debug@@SMARTCOLS_2.25+0x4b88>
   172d4:	str	x23, [sp, #120]
   172d8:	ldr	x28, [sp, #120]
   172dc:	b	170fc <scols_init_debug@@SMARTCOLS_2.25+0x4b10>
   172e0:	cbnz	x27, 171cc <scols_init_debug@@SMARTCOLS_2.25+0x4be0>
   172e4:	b	172d8 <scols_init_debug@@SMARTCOLS_2.25+0x4cec>
   172e8:	mov	w24, #0x400                 	// #1024
   172ec:	b	171f4 <scols_init_debug@@SMARTCOLS_2.25+0x4c08>
   172f0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   172f4:	add	x23, x3, #0xd38
   172f8:	mov	w1, w25
   172fc:	mov	x0, x23
   17300:	bl	7e90 <strchr@plt>
   17304:	mov	x3, x0
   17308:	cbnz	x0, 17214 <scols_init_debug@@SMARTCOLS_2.25+0x4c28>
   1730c:	b	17038 <scols_init_debug@@SMARTCOLS_2.25+0x4a4c>
   17310:	umulh	x2, x19, x4
   17314:	sub	w0, w0, #0x1
   17318:	cbnz	x2, 17324 <scols_init_debug@@SMARTCOLS_2.25+0x4d38>
   1731c:	mul	x19, x19, x4
   17320:	b	17228 <scols_init_debug@@SMARTCOLS_2.25+0x4c3c>
   17324:	mov	w23, #0xffffffde            	// #-34
   17328:	b	17230 <scols_init_debug@@SMARTCOLS_2.25+0x4c44>
   1732c:	mul	x0, x0, x1
   17330:	b	17268 <scols_init_debug@@SMARTCOLS_2.25+0x4c7c>
   17334:	mul	x0, x0, x3
   17338:	add	w1, w1, #0x1
   1733c:	b	17278 <scols_init_debug@@SMARTCOLS_2.25+0x4c8c>
   17340:	mov	w23, #0x0                   	// #0
   17344:	str	x19, [x20]
   17348:	mov	w0, w23
   1734c:	ldp	x19, x20, [sp, #16]
   17350:	ldp	x21, x22, [sp, #32]
   17354:	ldp	x23, x24, [sp, #48]
   17358:	ldp	x25, x26, [sp, #64]
   1735c:	ldp	x27, x28, [sp, #80]
   17360:	ldp	x29, x30, [sp], #128
   17364:	ret
   17368:	mov	x2, #0x0                   	// #0
   1736c:	b	17014 <scols_init_debug@@SMARTCOLS_2.25+0x4a28>
   17370:	stp	x29, x30, [sp, #-48]!
   17374:	mov	x29, sp
   17378:	stp	x19, x20, [sp, #16]
   1737c:	mov	x20, x1
   17380:	mov	x19, x0
   17384:	stp	x21, x22, [sp, #32]
   17388:	mov	x21, x0
   1738c:	cbz	x19, 173e8 <scols_init_debug@@SMARTCOLS_2.25+0x4dfc>
   17390:	ldrsb	w22, [x19]
   17394:	cbnz	w22, 173c4 <scols_init_debug@@SMARTCOLS_2.25+0x4dd8>
   17398:	cbnz	x20, 173ec <scols_init_debug@@SMARTCOLS_2.25+0x4e00>
   1739c:	cmp	x19, #0x0
   173a0:	ccmp	x21, x19, #0x2, ne  // ne = any
   173a4:	b.cs	173b0 <scols_init_debug@@SMARTCOLS_2.25+0x4dc4>  // b.hs, b.nlast
   173a8:	ldrsb	w0, [x19]
   173ac:	cbz	w0, 173e0 <scols_init_debug@@SMARTCOLS_2.25+0x4df4>
   173b0:	mov	w0, #0x0                   	// #0
   173b4:	ldp	x19, x20, [sp, #16]
   173b8:	ldp	x21, x22, [sp, #32]
   173bc:	ldp	x29, x30, [sp], #48
   173c0:	ret
   173c4:	bl	7d10 <__ctype_b_loc@plt>
   173c8:	ubfiz	x22, x22, #1, #8
   173cc:	ldr	x0, [x0]
   173d0:	ldrh	w0, [x0, x22]
   173d4:	tbz	w0, #11, 17398 <scols_init_debug@@SMARTCOLS_2.25+0x4dac>
   173d8:	add	x19, x19, #0x1
   173dc:	b	1738c <scols_init_debug@@SMARTCOLS_2.25+0x4da0>
   173e0:	mov	w0, #0x1                   	// #1
   173e4:	b	173b4 <scols_init_debug@@SMARTCOLS_2.25+0x4dc8>
   173e8:	cbz	x20, 173b0 <scols_init_debug@@SMARTCOLS_2.25+0x4dc4>
   173ec:	str	x19, [x20]
   173f0:	b	1739c <scols_init_debug@@SMARTCOLS_2.25+0x4db0>
   173f4:	stp	x29, x30, [sp, #-48]!
   173f8:	mov	x29, sp
   173fc:	stp	x19, x20, [sp, #16]
   17400:	mov	x20, x1
   17404:	mov	x19, x0
   17408:	stp	x21, x22, [sp, #32]
   1740c:	mov	x21, x0
   17410:	cbz	x19, 1746c <scols_init_debug@@SMARTCOLS_2.25+0x4e80>
   17414:	ldrsb	w22, [x19]
   17418:	cbnz	w22, 17448 <scols_init_debug@@SMARTCOLS_2.25+0x4e5c>
   1741c:	cbnz	x20, 17470 <scols_init_debug@@SMARTCOLS_2.25+0x4e84>
   17420:	cmp	x19, #0x0
   17424:	ccmp	x21, x19, #0x2, ne  // ne = any
   17428:	b.cs	17434 <scols_init_debug@@SMARTCOLS_2.25+0x4e48>  // b.hs, b.nlast
   1742c:	ldrsb	w0, [x19]
   17430:	cbz	w0, 17464 <scols_init_debug@@SMARTCOLS_2.25+0x4e78>
   17434:	mov	w0, #0x0                   	// #0
   17438:	ldp	x19, x20, [sp, #16]
   1743c:	ldp	x21, x22, [sp, #32]
   17440:	ldp	x29, x30, [sp], #48
   17444:	ret
   17448:	bl	7d10 <__ctype_b_loc@plt>
   1744c:	ubfiz	x22, x22, #1, #8
   17450:	ldr	x0, [x0]
   17454:	ldrh	w0, [x0, x22]
   17458:	tbz	w0, #12, 1741c <scols_init_debug@@SMARTCOLS_2.25+0x4e30>
   1745c:	add	x19, x19, #0x1
   17460:	b	17410 <scols_init_debug@@SMARTCOLS_2.25+0x4e24>
   17464:	mov	w0, #0x1                   	// #1
   17468:	b	17438 <scols_init_debug@@SMARTCOLS_2.25+0x4e4c>
   1746c:	cbz	x20, 17434 <scols_init_debug@@SMARTCOLS_2.25+0x4e48>
   17470:	str	x19, [x20]
   17474:	b	17420 <scols_init_debug@@SMARTCOLS_2.25+0x4e34>
   17478:	stp	x29, x30, [sp, #-128]!
   1747c:	mov	x29, sp
   17480:	stp	x19, x20, [sp, #16]
   17484:	mov	x19, x0
   17488:	add	x0, sp, #0x80
   1748c:	mov	x20, x1
   17490:	stp	x21, x22, [sp, #32]
   17494:	add	x21, sp, #0x80
   17498:	stp	x0, x0, [sp, #48]
   1749c:	add	x0, sp, #0x50
   174a0:	str	x0, [sp, #64]
   174a4:	mov	w0, #0xffffffd0            	// #-48
   174a8:	str	w0, [sp, #72]
   174ac:	str	wzr, [sp, #76]
   174b0:	stp	x2, x3, [sp, #80]
   174b4:	stp	x4, x5, [sp, #96]
   174b8:	stp	x6, x7, [sp, #112]
   174bc:	ldr	w1, [sp, #72]
   174c0:	ldr	x0, [sp, #48]
   174c4:	tbnz	w1, #31, 17528 <scols_init_debug@@SMARTCOLS_2.25+0x4f3c>
   174c8:	add	x1, x0, #0xf
   174cc:	and	x1, x1, #0xfffffffffffffff8
   174d0:	str	x1, [sp, #48]
   174d4:	ldr	x1, [x0]
   174d8:	cbz	x1, 17558 <scols_init_debug@@SMARTCOLS_2.25+0x4f6c>
   174dc:	ldr	w2, [sp, #72]
   174e0:	ldr	x0, [sp, #48]
   174e4:	tbnz	w2, #31, 17540 <scols_init_debug@@SMARTCOLS_2.25+0x4f54>
   174e8:	add	x2, x0, #0xf
   174ec:	and	x2, x2, #0xfffffffffffffff8
   174f0:	str	x2, [sp, #48]
   174f4:	ldr	x22, [x0]
   174f8:	cbz	x22, 17558 <scols_init_debug@@SMARTCOLS_2.25+0x4f6c>
   174fc:	mov	x0, x19
   17500:	bl	7ce0 <strcmp@plt>
   17504:	cbz	w0, 17574 <scols_init_debug@@SMARTCOLS_2.25+0x4f88>
   17508:	mov	x1, x22
   1750c:	mov	x0, x19
   17510:	bl	7ce0 <strcmp@plt>
   17514:	cbnz	w0, 174bc <scols_init_debug@@SMARTCOLS_2.25+0x4ed0>
   17518:	ldp	x19, x20, [sp, #16]
   1751c:	ldp	x21, x22, [sp, #32]
   17520:	ldp	x29, x30, [sp], #128
   17524:	ret
   17528:	add	w2, w1, #0x8
   1752c:	str	w2, [sp, #72]
   17530:	cmp	w2, #0x0
   17534:	b.gt	174c8 <scols_init_debug@@SMARTCOLS_2.25+0x4edc>
   17538:	add	x0, x21, w1, sxtw
   1753c:	b	174d4 <scols_init_debug@@SMARTCOLS_2.25+0x4ee8>
   17540:	add	w3, w2, #0x8
   17544:	str	w3, [sp, #72]
   17548:	cmp	w3, #0x0
   1754c:	b.gt	174e8 <scols_init_debug@@SMARTCOLS_2.25+0x4efc>
   17550:	add	x0, x21, w2, sxtw
   17554:	b	174f4 <scols_init_debug@@SMARTCOLS_2.25+0x4f08>
   17558:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1755c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   17560:	mov	x3, x19
   17564:	mov	x2, x20
   17568:	ldr	w0, [x0, #2096]
   1756c:	add	x1, x1, #0xd26
   17570:	bl	8160 <errx@plt>
   17574:	mov	w0, #0x1                   	// #1
   17578:	b	17518 <scols_init_debug@@SMARTCOLS_2.25+0x4f2c>
   1757c:	add	x1, x0, x1
   17580:	sxtb	w2, w2
   17584:	cmp	x0, x1
   17588:	b.eq	17594 <scols_init_debug@@SMARTCOLS_2.25+0x4fa8>  // b.none
   1758c:	ldrsb	w3, [x0]
   17590:	cbnz	w3, 1759c <scols_init_debug@@SMARTCOLS_2.25+0x4fb0>
   17594:	mov	x0, #0x0                   	// #0
   17598:	ret
   1759c:	cmp	w2, w3
   175a0:	b.eq	17598 <scols_init_debug@@SMARTCOLS_2.25+0x4fac>  // b.none
   175a4:	add	x0, x0, #0x1
   175a8:	b	17584 <scols_init_debug@@SMARTCOLS_2.25+0x4f98>
   175ac:	stp	x29, x30, [sp, #-32]!
   175b0:	mov	w2, #0xa                   	// #10
   175b4:	mov	x29, sp
   175b8:	stp	x19, x20, [sp, #16]
   175bc:	mov	x20, x1
   175c0:	mov	x19, x0
   175c4:	bl	16fcc <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   175c8:	mov	w1, #0xffff                	// #65535
   175cc:	cmp	w0, w1
   175d0:	b.ls	175e0 <scols_init_debug@@SMARTCOLS_2.25+0x4ff4>  // b.plast
   175d4:	mov	x1, x20
   175d8:	mov	x0, x19
   175dc:	bl	16f90 <scols_init_debug@@SMARTCOLS_2.25+0x49a4>
   175e0:	ldp	x19, x20, [sp, #16]
   175e4:	ldp	x29, x30, [sp], #32
   175e8:	ret
   175ec:	stp	x29, x30, [sp, #-32]!
   175f0:	mov	w2, #0x10                  	// #16
   175f4:	mov	x29, sp
   175f8:	stp	x19, x20, [sp, #16]
   175fc:	mov	x20, x1
   17600:	mov	x19, x0
   17604:	bl	16fcc <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   17608:	mov	w1, #0xffff                	// #65535
   1760c:	cmp	w0, w1
   17610:	b.ls	17620 <scols_init_debug@@SMARTCOLS_2.25+0x5034>  // b.plast
   17614:	mov	x1, x20
   17618:	mov	x0, x19
   1761c:	bl	16f90 <scols_init_debug@@SMARTCOLS_2.25+0x49a4>
   17620:	ldp	x19, x20, [sp, #16]
   17624:	ldp	x29, x30, [sp], #32
   17628:	ret
   1762c:	mov	w2, #0xa                   	// #10
   17630:	b	16fcc <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   17634:	mov	w2, #0x10                  	// #16
   17638:	b	16fcc <scols_init_debug@@SMARTCOLS_2.25+0x49e0>
   1763c:	stp	x29, x30, [sp, #-64]!
   17640:	mov	x29, sp
   17644:	stp	x19, x20, [sp, #16]
   17648:	mov	x19, x0
   1764c:	str	x21, [sp, #32]
   17650:	mov	x21, x1
   17654:	str	xzr, [sp, #56]
   17658:	bl	8210 <__errno_location@plt>
   1765c:	str	wzr, [x0]
   17660:	mov	x20, x0
   17664:	cbz	x19, 176a0 <scols_init_debug@@SMARTCOLS_2.25+0x50b4>
   17668:	ldrsb	w0, [x19]
   1766c:	cbz	w0, 176a0 <scols_init_debug@@SMARTCOLS_2.25+0x50b4>
   17670:	add	x1, sp, #0x38
   17674:	mov	x0, x19
   17678:	mov	w2, #0xa                   	// #10
   1767c:	bl	75a0 <strtoimax@plt>
   17680:	ldr	w1, [x20]
   17684:	cbnz	w1, 176a0 <scols_init_debug@@SMARTCOLS_2.25+0x50b4>
   17688:	ldr	x1, [sp, #56]
   1768c:	cmp	x1, x19
   17690:	b.eq	176a0 <scols_init_debug@@SMARTCOLS_2.25+0x50b4>  // b.none
   17694:	cbz	x1, 176cc <scols_init_debug@@SMARTCOLS_2.25+0x50e0>
   17698:	ldrsb	w1, [x1]
   1769c:	cbz	w1, 176cc <scols_init_debug@@SMARTCOLS_2.25+0x50e0>
   176a0:	ldr	w1, [x20]
   176a4:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   176a8:	mov	x3, x19
   176ac:	mov	x2, x21
   176b0:	cmp	w1, #0x22
   176b4:	ldr	w0, [x0, #2096]
   176b8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   176bc:	add	x1, x1, #0xd26
   176c0:	b.ne	176c8 <scols_init_debug@@SMARTCOLS_2.25+0x50dc>  // b.any
   176c4:	bl	8370 <err@plt>
   176c8:	bl	8160 <errx@plt>
   176cc:	ldp	x19, x20, [sp, #16]
   176d0:	ldr	x21, [sp, #32]
   176d4:	ldp	x29, x30, [sp], #64
   176d8:	ret
   176dc:	stp	x29, x30, [sp, #-32]!
   176e0:	mov	x29, sp
   176e4:	stp	x19, x20, [sp, #16]
   176e8:	mov	x19, x1
   176ec:	mov	x20, x0
   176f0:	bl	1763c <scols_init_debug@@SMARTCOLS_2.25+0x5050>
   176f4:	mov	x1, #0x80000000            	// #2147483648
   176f8:	add	x1, x0, x1
   176fc:	mov	x2, #0xffffffff            	// #4294967295
   17700:	cmp	x1, x2
   17704:	b.ls	17730 <scols_init_debug@@SMARTCOLS_2.25+0x5144>  // b.plast
   17708:	bl	8210 <__errno_location@plt>
   1770c:	mov	w1, #0x22                  	// #34
   17710:	str	w1, [x0]
   17714:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   17718:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1771c:	mov	x3, x20
   17720:	mov	x2, x19
   17724:	ldr	w0, [x0, #2096]
   17728:	add	x1, x1, #0xd26
   1772c:	bl	8370 <err@plt>
   17730:	ldp	x19, x20, [sp, #16]
   17734:	ldp	x29, x30, [sp], #32
   17738:	ret
   1773c:	stp	x29, x30, [sp, #-32]!
   17740:	mov	x29, sp
   17744:	stp	x19, x20, [sp, #16]
   17748:	mov	x19, x1
   1774c:	mov	x20, x0
   17750:	bl	176dc <scols_init_debug@@SMARTCOLS_2.25+0x50f0>
   17754:	add	w2, w0, #0x8, lsl #12
   17758:	mov	w1, #0xffff                	// #65535
   1775c:	cmp	w2, w1
   17760:	b.ls	1778c <scols_init_debug@@SMARTCOLS_2.25+0x51a0>  // b.plast
   17764:	bl	8210 <__errno_location@plt>
   17768:	mov	w1, #0x22                  	// #34
   1776c:	str	w1, [x0]
   17770:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   17774:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   17778:	mov	x3, x20
   1777c:	mov	x2, x19
   17780:	ldr	w0, [x0, #2096]
   17784:	add	x1, x1, #0xd26
   17788:	bl	8370 <err@plt>
   1778c:	ldp	x19, x20, [sp, #16]
   17790:	ldp	x29, x30, [sp], #32
   17794:	ret
   17798:	mov	w2, #0xa                   	// #10
   1779c:	b	16eec <scols_init_debug@@SMARTCOLS_2.25+0x4900>
   177a0:	mov	w2, #0x10                  	// #16
   177a4:	b	16eec <scols_init_debug@@SMARTCOLS_2.25+0x4900>
   177a8:	stp	x29, x30, [sp, #-64]!
   177ac:	mov	x29, sp
   177b0:	stp	x19, x20, [sp, #16]
   177b4:	mov	x19, x0
   177b8:	str	x21, [sp, #32]
   177bc:	mov	x21, x1
   177c0:	str	xzr, [sp, #56]
   177c4:	bl	8210 <__errno_location@plt>
   177c8:	str	wzr, [x0]
   177cc:	mov	x20, x0
   177d0:	cbz	x19, 17808 <scols_init_debug@@SMARTCOLS_2.25+0x521c>
   177d4:	ldrsb	w0, [x19]
   177d8:	cbz	w0, 17808 <scols_init_debug@@SMARTCOLS_2.25+0x521c>
   177dc:	mov	x0, x19
   177e0:	add	x1, sp, #0x38
   177e4:	bl	75f0 <strtod@plt>
   177e8:	ldr	w0, [x20]
   177ec:	cbnz	w0, 17808 <scols_init_debug@@SMARTCOLS_2.25+0x521c>
   177f0:	ldr	x0, [sp, #56]
   177f4:	cmp	x0, x19
   177f8:	b.eq	17808 <scols_init_debug@@SMARTCOLS_2.25+0x521c>  // b.none
   177fc:	cbz	x0, 17834 <scols_init_debug@@SMARTCOLS_2.25+0x5248>
   17800:	ldrsb	w0, [x0]
   17804:	cbz	w0, 17834 <scols_init_debug@@SMARTCOLS_2.25+0x5248>
   17808:	ldr	w1, [x20]
   1780c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   17810:	mov	x3, x19
   17814:	mov	x2, x21
   17818:	cmp	w1, #0x22
   1781c:	ldr	w0, [x0, #2096]
   17820:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   17824:	add	x1, x1, #0xd26
   17828:	b.ne	17830 <scols_init_debug@@SMARTCOLS_2.25+0x5244>  // b.any
   1782c:	bl	8370 <err@plt>
   17830:	bl	8160 <errx@plt>
   17834:	ldp	x19, x20, [sp, #16]
   17838:	ldr	x21, [sp, #32]
   1783c:	ldp	x29, x30, [sp], #64
   17840:	ret
   17844:	stp	x29, x30, [sp, #-64]!
   17848:	mov	x29, sp
   1784c:	stp	x19, x20, [sp, #16]
   17850:	mov	x19, x0
   17854:	str	x21, [sp, #32]
   17858:	mov	x21, x1
   1785c:	str	xzr, [sp, #56]
   17860:	bl	8210 <__errno_location@plt>
   17864:	str	wzr, [x0]
   17868:	mov	x20, x0
   1786c:	cbz	x19, 178a8 <scols_init_debug@@SMARTCOLS_2.25+0x52bc>
   17870:	ldrsb	w0, [x19]
   17874:	cbz	w0, 178a8 <scols_init_debug@@SMARTCOLS_2.25+0x52bc>
   17878:	add	x1, sp, #0x38
   1787c:	mov	x0, x19
   17880:	mov	w2, #0xa                   	// #10
   17884:	bl	7d30 <strtol@plt>
   17888:	ldr	w1, [x20]
   1788c:	cbnz	w1, 178a8 <scols_init_debug@@SMARTCOLS_2.25+0x52bc>
   17890:	ldr	x1, [sp, #56]
   17894:	cmp	x1, x19
   17898:	b.eq	178a8 <scols_init_debug@@SMARTCOLS_2.25+0x52bc>  // b.none
   1789c:	cbz	x1, 178d4 <scols_init_debug@@SMARTCOLS_2.25+0x52e8>
   178a0:	ldrsb	w1, [x1]
   178a4:	cbz	w1, 178d4 <scols_init_debug@@SMARTCOLS_2.25+0x52e8>
   178a8:	ldr	w1, [x20]
   178ac:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   178b0:	mov	x3, x19
   178b4:	mov	x2, x21
   178b8:	cmp	w1, #0x22
   178bc:	ldr	w0, [x0, #2096]
   178c0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   178c4:	add	x1, x1, #0xd26
   178c8:	b.ne	178d0 <scols_init_debug@@SMARTCOLS_2.25+0x52e4>  // b.any
   178cc:	bl	8370 <err@plt>
   178d0:	bl	8160 <errx@plt>
   178d4:	ldp	x19, x20, [sp, #16]
   178d8:	ldr	x21, [sp, #32]
   178dc:	ldp	x29, x30, [sp], #64
   178e0:	ret
   178e4:	stp	x29, x30, [sp, #-64]!
   178e8:	mov	x29, sp
   178ec:	stp	x19, x20, [sp, #16]
   178f0:	mov	x19, x0
   178f4:	str	x21, [sp, #32]
   178f8:	mov	x21, x1
   178fc:	str	xzr, [sp, #56]
   17900:	bl	8210 <__errno_location@plt>
   17904:	str	wzr, [x0]
   17908:	mov	x20, x0
   1790c:	cbz	x19, 17948 <scols_init_debug@@SMARTCOLS_2.25+0x535c>
   17910:	ldrsb	w0, [x19]
   17914:	cbz	w0, 17948 <scols_init_debug@@SMARTCOLS_2.25+0x535c>
   17918:	add	x1, sp, #0x38
   1791c:	mov	x0, x19
   17920:	mov	w2, #0xa                   	// #10
   17924:	bl	74a0 <strtoul@plt>
   17928:	ldr	w1, [x20]
   1792c:	cbnz	w1, 17948 <scols_init_debug@@SMARTCOLS_2.25+0x535c>
   17930:	ldr	x1, [sp, #56]
   17934:	cmp	x1, x19
   17938:	b.eq	17948 <scols_init_debug@@SMARTCOLS_2.25+0x535c>  // b.none
   1793c:	cbz	x1, 17974 <scols_init_debug@@SMARTCOLS_2.25+0x5388>
   17940:	ldrsb	w1, [x1]
   17944:	cbz	w1, 17974 <scols_init_debug@@SMARTCOLS_2.25+0x5388>
   17948:	ldr	w1, [x20]
   1794c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   17950:	mov	x3, x19
   17954:	mov	x2, x21
   17958:	cmp	w1, #0x22
   1795c:	ldr	w0, [x0, #2096]
   17960:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   17964:	add	x1, x1, #0xd26
   17968:	b.ne	17970 <scols_init_debug@@SMARTCOLS_2.25+0x5384>  // b.any
   1796c:	bl	8370 <err@plt>
   17970:	bl	8160 <errx@plt>
   17974:	ldp	x19, x20, [sp, #16]
   17978:	ldr	x21, [sp, #32]
   1797c:	ldp	x29, x30, [sp], #64
   17980:	ret
   17984:	stp	x29, x30, [sp, #-48]!
   17988:	mov	x29, sp
   1798c:	stp	x19, x20, [sp, #16]
   17990:	mov	x19, x1
   17994:	mov	x20, x0
   17998:	add	x1, sp, #0x28
   1799c:	bl	17368 <scols_init_debug@@SMARTCOLS_2.25+0x4d7c>
   179a0:	cbnz	w0, 179b4 <scols_init_debug@@SMARTCOLS_2.25+0x53c8>
   179a4:	ldp	x19, x20, [sp, #16]
   179a8:	ldr	x0, [sp, #40]
   179ac:	ldp	x29, x30, [sp], #48
   179b0:	ret
   179b4:	bl	8210 <__errno_location@plt>
   179b8:	mov	x1, x0
   179bc:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   179c0:	mov	x3, x20
   179c4:	ldr	w2, [x1]
   179c8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   179cc:	ldr	w0, [x0, #2096]
   179d0:	cbz	w2, 179e0 <scols_init_debug@@SMARTCOLS_2.25+0x53f4>
   179d4:	mov	x2, x19
   179d8:	add	x1, x1, #0xd26
   179dc:	bl	8370 <err@plt>
   179e0:	mov	x2, x19
   179e4:	add	x1, x1, #0xd26
   179e8:	bl	8160 <errx@plt>
   179ec:	stp	x29, x30, [sp, #-32]!
   179f0:	mov	x29, sp
   179f4:	str	x19, [sp, #16]
   179f8:	mov	x19, x1
   179fc:	mov	x1, x2
   17a00:	bl	177a8 <scols_init_debug@@SMARTCOLS_2.25+0x51bc>
   17a04:	fcvtzs	d1, d0
   17a08:	mov	x0, #0x848000000000        	// #145685290680320
   17a0c:	movk	x0, #0x412e, lsl #48
   17a10:	str	d1, [x19]
   17a14:	scvtf	d1, d1
   17a18:	fsub	d0, d0, d1
   17a1c:	fmov	d1, x0
   17a20:	fmul	d0, d0, d1
   17a24:	fcvtzs	d0, d0
   17a28:	str	d0, [x19, #8]
   17a2c:	ldr	x19, [sp, #16]
   17a30:	ldp	x29, x30, [sp], #32
   17a34:	ret
   17a38:	mov	w3, w0
   17a3c:	mov	x0, x1
   17a40:	and	w1, w3, #0xf000
   17a44:	cmp	w1, #0x4, lsl #12
   17a48:	b.ne	17b78 <scols_init_debug@@SMARTCOLS_2.25+0x558c>  // b.any
   17a4c:	mov	w1, #0x64                  	// #100
   17a50:	mov	w2, #0x1                   	// #1
   17a54:	strb	w1, [x0]
   17a58:	and	x4, x2, #0xffff
   17a5c:	add	w5, w2, #0x1
   17a60:	and	x5, x5, #0x3
   17a64:	tst	x3, #0x100
   17a68:	mov	w6, #0x2d                  	// #45
   17a6c:	mov	w1, #0x72                  	// #114
   17a70:	csel	w1, w1, w6, ne  // ne = any
   17a74:	tst	x3, #0x80
   17a78:	strb	w1, [x0, x4]
   17a7c:	mov	w1, #0x77                  	// #119
   17a80:	csel	w1, w1, w6, ne  // ne = any
   17a84:	strb	w1, [x0, x5]
   17a88:	add	w4, w2, #0x2
   17a8c:	and	w1, w3, #0x40
   17a90:	and	w4, w4, #0xffff
   17a94:	tbz	w3, #11, 17be0 <scols_init_debug@@SMARTCOLS_2.25+0x55f4>
   17a98:	cmp	w1, #0x0
   17a9c:	mov	w5, #0x53                  	// #83
   17aa0:	mov	w1, #0x73                  	// #115
   17aa4:	csel	w1, w1, w5, ne  // ne = any
   17aa8:	and	x4, x4, #0xffff
   17aac:	add	w5, w2, #0x3
   17ab0:	and	x5, x5, #0x7
   17ab4:	tst	x3, #0x20
   17ab8:	mov	w6, #0x2d                  	// #45
   17abc:	strb	w1, [x0, x4]
   17ac0:	add	w4, w2, #0x4
   17ac4:	and	x4, x4, #0xf
   17ac8:	mov	w1, #0x72                  	// #114
   17acc:	csel	w1, w1, w6, ne  // ne = any
   17ad0:	tst	x3, #0x10
   17ad4:	strb	w1, [x0, x5]
   17ad8:	mov	w1, #0x77                  	// #119
   17adc:	csel	w1, w1, w6, ne  // ne = any
   17ae0:	strb	w1, [x0, x4]
   17ae4:	add	w5, w2, #0x5
   17ae8:	and	w1, w3, #0x8
   17aec:	and	w5, w5, #0xffff
   17af0:	tbz	w3, #10, 17bf0 <scols_init_debug@@SMARTCOLS_2.25+0x5604>
   17af4:	cmp	w1, #0x0
   17af8:	mov	w4, #0x53                  	// #83
   17afc:	mov	w1, #0x73                  	// #115
   17b00:	csel	w1, w1, w4, ne  // ne = any
   17b04:	and	x5, x5, #0xffff
   17b08:	add	w4, w2, #0x6
   17b0c:	and	x4, x4, #0xf
   17b10:	tst	x3, #0x4
   17b14:	mov	w6, #0x2d                  	// #45
   17b18:	strb	w1, [x0, x5]
   17b1c:	add	w5, w2, #0x7
   17b20:	and	x5, x5, #0xf
   17b24:	mov	w1, #0x72                  	// #114
   17b28:	csel	w1, w1, w6, ne  // ne = any
   17b2c:	tst	x3, #0x2
   17b30:	strb	w1, [x0, x4]
   17b34:	mov	w1, #0x77                  	// #119
   17b38:	csel	w1, w1, w6, ne  // ne = any
   17b3c:	strb	w1, [x0, x5]
   17b40:	add	w4, w2, #0x8
   17b44:	and	w1, w3, #0x1
   17b48:	and	w4, w4, #0xffff
   17b4c:	tbz	w3, #9, 17c00 <scols_init_debug@@SMARTCOLS_2.25+0x5614>
   17b50:	cmp	w1, #0x0
   17b54:	mov	w3, #0x54                  	// #84
   17b58:	mov	w1, #0x74                  	// #116
   17b5c:	csel	w1, w1, w3, ne  // ne = any
   17b60:	and	x3, x4, #0xffff
   17b64:	add	w2, w2, #0x9
   17b68:	and	x2, x2, #0xffff
   17b6c:	strb	w1, [x0, x3]
   17b70:	strb	wzr, [x0, x2]
   17b74:	ret
   17b78:	cmp	w1, #0xa, lsl #12
   17b7c:	b.ne	17b88 <scols_init_debug@@SMARTCOLS_2.25+0x559c>  // b.any
   17b80:	mov	w1, #0x6c                  	// #108
   17b84:	b	17a50 <scols_init_debug@@SMARTCOLS_2.25+0x5464>
   17b88:	cmp	w1, #0x2, lsl #12
   17b8c:	b.ne	17b98 <scols_init_debug@@SMARTCOLS_2.25+0x55ac>  // b.any
   17b90:	mov	w1, #0x63                  	// #99
   17b94:	b	17a50 <scols_init_debug@@SMARTCOLS_2.25+0x5464>
   17b98:	cmp	w1, #0x6, lsl #12
   17b9c:	b.ne	17ba8 <scols_init_debug@@SMARTCOLS_2.25+0x55bc>  // b.any
   17ba0:	mov	w1, #0x62                  	// #98
   17ba4:	b	17a50 <scols_init_debug@@SMARTCOLS_2.25+0x5464>
   17ba8:	cmp	w1, #0xc, lsl #12
   17bac:	b.ne	17bb8 <scols_init_debug@@SMARTCOLS_2.25+0x55cc>  // b.any
   17bb0:	mov	w1, #0x73                  	// #115
   17bb4:	b	17a50 <scols_init_debug@@SMARTCOLS_2.25+0x5464>
   17bb8:	cmp	w1, #0x1, lsl #12
   17bbc:	b.ne	17bc8 <scols_init_debug@@SMARTCOLS_2.25+0x55dc>  // b.any
   17bc0:	mov	w1, #0x70                  	// #112
   17bc4:	b	17a50 <scols_init_debug@@SMARTCOLS_2.25+0x5464>
   17bc8:	cmp	w1, #0x8, lsl #12
   17bcc:	b.ne	17bd8 <scols_init_debug@@SMARTCOLS_2.25+0x55ec>  // b.any
   17bd0:	mov	w1, #0x2d                  	// #45
   17bd4:	b	17a50 <scols_init_debug@@SMARTCOLS_2.25+0x5464>
   17bd8:	mov	w2, #0x0                   	// #0
   17bdc:	b	17a58 <scols_init_debug@@SMARTCOLS_2.25+0x546c>
   17be0:	cmp	w1, #0x0
   17be4:	mov	w1, #0x78                  	// #120
   17be8:	csel	w1, w1, w6, ne  // ne = any
   17bec:	b	17aa8 <scols_init_debug@@SMARTCOLS_2.25+0x54bc>
   17bf0:	cmp	w1, #0x0
   17bf4:	mov	w1, #0x78                  	// #120
   17bf8:	csel	w1, w1, w6, ne  // ne = any
   17bfc:	b	17b04 <scols_init_debug@@SMARTCOLS_2.25+0x5518>
   17c00:	cmp	w1, #0x0
   17c04:	mov	w1, #0x78                  	// #120
   17c08:	csel	w1, w1, w6, ne  // ne = any
   17c0c:	b	17b60 <scols_init_debug@@SMARTCOLS_2.25+0x5574>
   17c10:	stp	x29, x30, [sp, #-96]!
   17c14:	mov	x29, sp
   17c18:	stp	x19, x20, [sp, #16]
   17c1c:	stp	x21, x22, [sp, #32]
   17c20:	add	x21, sp, #0x38
   17c24:	tbz	w0, #1, 17d38 <scols_init_debug@@SMARTCOLS_2.25+0x574c>
   17c28:	add	x4, x21, #0x1
   17c2c:	mov	w2, #0x20                  	// #32
   17c30:	strb	w2, [sp, #56]
   17c34:	mov	w2, #0xa                   	// #10
   17c38:	mov	x3, #0x1                   	// #1
   17c3c:	lsl	x5, x3, x2
   17c40:	cmp	x1, x5
   17c44:	b.cc	17c54 <scols_init_debug@@SMARTCOLS_2.25+0x5668>  // b.lo, b.ul, b.last
   17c48:	add	w2, w2, #0xa
   17c4c:	cmp	w2, #0x46
   17c50:	b.ne	17c3c <scols_init_debug@@SMARTCOLS_2.25+0x5650>  // b.any
   17c54:	subs	w5, w2, #0xa
   17c58:	b.eq	17d40 <scols_init_debug@@SMARTCOLS_2.25+0x5754>  // b.none
   17c5c:	mov	w3, #0xa                   	// #10
   17c60:	udiv	w3, w5, w3
   17c64:	sxtw	x3, w3
   17c68:	adrp	x6, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   17c6c:	add	x6, x6, #0xd41
   17c70:	ldrsb	w6, [x3, x6]
   17c74:	cbz	w5, 17d48 <scols_init_debug@@SMARTCOLS_2.25+0x575c>
   17c78:	mov	x19, #0xffffffffffffffff    	// #-1
   17c7c:	lsr	x20, x1, x5
   17c80:	lsl	x19, x19, x5
   17c84:	bic	x1, x1, x19
   17c88:	mov	x3, x4
   17c8c:	strb	w6, [x3], #1
   17c90:	tbz	w0, #0, 17ca8 <scols_init_debug@@SMARTCOLS_2.25+0x56bc>
   17c94:	cmp	w6, #0x42
   17c98:	b.eq	17ca8 <scols_init_debug@@SMARTCOLS_2.25+0x56bc>  // b.none
   17c9c:	add	x3, x4, #0x3
   17ca0:	mov	w5, #0x4269                	// #17001
   17ca4:	sturh	w5, [x4, #1]
   17ca8:	strb	wzr, [x3]
   17cac:	add	x22, sp, #0x40
   17cb0:	cbz	x1, 17d6c <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   17cb4:	sub	w2, w2, #0x14
   17cb8:	lsr	x1, x1, x2
   17cbc:	tbz	w0, #2, 17d54 <scols_init_debug@@SMARTCOLS_2.25+0x5768>
   17cc0:	add	x1, x1, #0x5
   17cc4:	mov	x0, #0xa                   	// #10
   17cc8:	udiv	x19, x1, x0
   17ccc:	udiv	x1, x19, x0
   17cd0:	msub	x0, x1, x0, x19
   17cd4:	cmp	x0, #0x0
   17cd8:	csel	x19, x19, x1, ne  // ne = any
   17cdc:	cbz	x19, 17d6c <scols_init_debug@@SMARTCOLS_2.25+0x5780>
   17ce0:	bl	77b0 <localeconv@plt>
   17ce4:	cbz	x0, 17cf8 <scols_init_debug@@SMARTCOLS_2.25+0x570c>
   17ce8:	ldr	x4, [x0]
   17cec:	cbz	x4, 17cf8 <scols_init_debug@@SMARTCOLS_2.25+0x570c>
   17cf0:	ldrsb	w1, [x4]
   17cf4:	cbnz	w1, 17d00 <scols_init_debug@@SMARTCOLS_2.25+0x5714>
   17cf8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   17cfc:	add	x4, x0, #0xad3
   17d00:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   17d04:	mov	x6, x21
   17d08:	mov	x5, x19
   17d0c:	mov	w3, w20
   17d10:	add	x2, x2, #0xd49
   17d14:	mov	x0, x22
   17d18:	mov	x1, #0x20                  	// #32
   17d1c:	bl	7790 <snprintf@plt>
   17d20:	mov	x0, x22
   17d24:	bl	7b30 <strdup@plt>
   17d28:	ldp	x19, x20, [sp, #16]
   17d2c:	ldp	x21, x22, [sp, #32]
   17d30:	ldp	x29, x30, [sp], #96
   17d34:	ret
   17d38:	mov	x4, x21
   17d3c:	b	17c34 <scols_init_debug@@SMARTCOLS_2.25+0x5648>
   17d40:	mov	x3, #0x0                   	// #0
   17d44:	b	17c68 <scols_init_debug@@SMARTCOLS_2.25+0x567c>
   17d48:	mov	w20, w1
   17d4c:	mov	x1, #0x0                   	// #0
   17d50:	b	17c88 <scols_init_debug@@SMARTCOLS_2.25+0x569c>
   17d54:	add	x1, x1, #0x32
   17d58:	mov	x19, #0x64                  	// #100
   17d5c:	udiv	x19, x1, x19
   17d60:	cmp	x19, #0xa
   17d64:	b.ne	17cdc <scols_init_debug@@SMARTCOLS_2.25+0x56f0>  // b.any
   17d68:	add	w20, w20, #0x1
   17d6c:	mov	x4, x21
   17d70:	mov	w3, w20
   17d74:	mov	x0, x22
   17d78:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   17d7c:	mov	x1, #0x20                  	// #32
   17d80:	add	x2, x2, #0xd53
   17d84:	bl	7790 <snprintf@plt>
   17d88:	b	17d20 <scols_init_debug@@SMARTCOLS_2.25+0x5734>
   17d8c:	cbnz	x0, 17db0 <scols_init_debug@@SMARTCOLS_2.25+0x57c4>
   17d90:	mov	w0, #0xffffffff            	// #-1
   17d94:	ret
   17d98:	mov	w0, #0xffffffff            	// #-1
   17d9c:	ldp	x19, x20, [sp, #16]
   17da0:	ldp	x21, x22, [sp, #32]
   17da4:	ldp	x23, x24, [sp, #48]
   17da8:	ldp	x29, x30, [sp], #64
   17dac:	ret
   17db0:	stp	x29, x30, [sp, #-64]!
   17db4:	mov	x29, sp
   17db8:	stp	x19, x20, [sp, #16]
   17dbc:	mov	x19, x0
   17dc0:	stp	x21, x22, [sp, #32]
   17dc4:	stp	x23, x24, [sp, #48]
   17dc8:	ldrsb	w0, [x0]
   17dcc:	cbz	w0, 17d98 <scols_init_debug@@SMARTCOLS_2.25+0x57ac>
   17dd0:	cmp	x1, #0x0
   17dd4:	mov	x22, x1
   17dd8:	mov	x23, x2
   17ddc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   17de0:	b.eq	17d98 <scols_init_debug@@SMARTCOLS_2.25+0x57ac>  // b.none
   17de4:	mov	x24, x3
   17de8:	cbz	x3, 17d98 <scols_init_debug@@SMARTCOLS_2.25+0x57ac>
   17dec:	mov	x0, #0x0                   	// #0
   17df0:	mov	x20, #0x0                   	// #0
   17df4:	ldrsb	w1, [x19]
   17df8:	cbnz	w1, 17e04 <scols_init_debug@@SMARTCOLS_2.25+0x5818>
   17dfc:	mov	x0, x20
   17e00:	b	17d9c <scols_init_debug@@SMARTCOLS_2.25+0x57b0>
   17e04:	cmp	x23, x20
   17e08:	b.ls	17e6c <scols_init_debug@@SMARTCOLS_2.25+0x5880>  // b.plast
   17e0c:	cmp	x0, #0x0
   17e10:	csel	x0, x0, x19, ne  // ne = any
   17e14:	cmp	w1, #0x2c
   17e18:	ldrsb	w1, [x19, #1]
   17e1c:	csel	x21, x19, xzr, eq  // eq = none
   17e20:	cbnz	w1, 17e60 <scols_init_debug@@SMARTCOLS_2.25+0x5874>
   17e24:	add	x21, x19, #0x1
   17e28:	cmp	x0, x21
   17e2c:	b.cs	17d98 <scols_init_debug@@SMARTCOLS_2.25+0x57ac>  // b.hs, b.nlast
   17e30:	sub	x1, x21, x0
   17e34:	blr	x24
   17e38:	mov	w1, w0
   17e3c:	cmn	w0, #0x1
   17e40:	b.eq	17d98 <scols_init_debug@@SMARTCOLS_2.25+0x57ac>  // b.none
   17e44:	str	w1, [x22, x20, lsl #2]
   17e48:	add	x0, x20, #0x1
   17e4c:	ldrsb	w1, [x21]
   17e50:	cbz	w1, 17d9c <scols_init_debug@@SMARTCOLS_2.25+0x57b0>
   17e54:	mov	x20, x0
   17e58:	mov	x0, #0x0                   	// #0
   17e5c:	b	17e64 <scols_init_debug@@SMARTCOLS_2.25+0x5878>
   17e60:	cbnz	x21, 17e28 <scols_init_debug@@SMARTCOLS_2.25+0x583c>
   17e64:	add	x19, x19, #0x1
   17e68:	b	17df4 <scols_init_debug@@SMARTCOLS_2.25+0x5808>
   17e6c:	mov	w0, #0xfffffffe            	// #-2
   17e70:	b	17d9c <scols_init_debug@@SMARTCOLS_2.25+0x57b0>
   17e74:	cbz	x0, 17ee8 <scols_init_debug@@SMARTCOLS_2.25+0x58fc>
   17e78:	stp	x29, x30, [sp, #-32]!
   17e7c:	mov	x29, sp
   17e80:	str	x19, [sp, #16]
   17e84:	mov	x19, x3
   17e88:	mov	x3, x4
   17e8c:	ldrsb	w4, [x0]
   17e90:	cbz	w4, 17ef0 <scols_init_debug@@SMARTCOLS_2.25+0x5904>
   17e94:	cbz	x19, 17ef0 <scols_init_debug@@SMARTCOLS_2.25+0x5904>
   17e98:	ldr	x5, [x19]
   17e9c:	cmp	x5, x2
   17ea0:	b.hi	17ef0 <scols_init_debug@@SMARTCOLS_2.25+0x5904>  // b.pmore
   17ea4:	cmp	w4, #0x2b
   17ea8:	b.ne	17ee0 <scols_init_debug@@SMARTCOLS_2.25+0x58f4>  // b.any
   17eac:	add	x0, x0, #0x1
   17eb0:	ldr	x4, [x19]
   17eb4:	sub	x2, x2, x4
   17eb8:	add	x1, x1, x4, lsl #2
   17ebc:	bl	17d8c <scols_init_debug@@SMARTCOLS_2.25+0x57a0>
   17ec0:	cmp	w0, #0x0
   17ec4:	b.le	17ed4 <scols_init_debug@@SMARTCOLS_2.25+0x58e8>
   17ec8:	ldr	x1, [x19]
   17ecc:	add	x1, x1, w0, sxtw
   17ed0:	str	x1, [x19]
   17ed4:	ldr	x19, [sp, #16]
   17ed8:	ldp	x29, x30, [sp], #32
   17edc:	ret
   17ee0:	str	xzr, [x19]
   17ee4:	b	17eb0 <scols_init_debug@@SMARTCOLS_2.25+0x58c4>
   17ee8:	mov	w0, #0xffffffff            	// #-1
   17eec:	ret
   17ef0:	mov	w0, #0xffffffff            	// #-1
   17ef4:	b	17ed4 <scols_init_debug@@SMARTCOLS_2.25+0x58e8>
   17ef8:	cmp	x0, #0x0
   17efc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   17f00:	b.eq	17fb8 <scols_init_debug@@SMARTCOLS_2.25+0x59cc>  // b.none
   17f04:	stp	x29, x30, [sp, #-64]!
   17f08:	mov	x29, sp
   17f0c:	stp	x19, x20, [sp, #16]
   17f10:	mov	x20, x1
   17f14:	stp	x21, x22, [sp, #32]
   17f18:	str	x23, [sp, #48]
   17f1c:	cbz	x1, 17fc0 <scols_init_debug@@SMARTCOLS_2.25+0x59d4>
   17f20:	mov	x22, x2
   17f24:	mov	x19, x0
   17f28:	mov	w23, #0x1                   	// #1
   17f2c:	mov	x0, #0x0                   	// #0
   17f30:	ldrsb	w1, [x19]
   17f34:	cbz	w1, 17f8c <scols_init_debug@@SMARTCOLS_2.25+0x59a0>
   17f38:	cmp	x0, #0x0
   17f3c:	csel	x0, x0, x19, ne  // ne = any
   17f40:	cmp	w1, #0x2c
   17f44:	ldrsb	w1, [x19, #1]
   17f48:	csel	x21, x19, xzr, eq  // eq = none
   17f4c:	cbnz	w1, 17fa4 <scols_init_debug@@SMARTCOLS_2.25+0x59b8>
   17f50:	add	x21, x19, #0x1
   17f54:	cmp	x0, x21
   17f58:	b.cs	17fc8 <scols_init_debug@@SMARTCOLS_2.25+0x59dc>  // b.hs, b.nlast
   17f5c:	sub	x1, x21, x0
   17f60:	blr	x22
   17f64:	tbnz	w0, #31, 17f90 <scols_init_debug@@SMARTCOLS_2.25+0x59a4>
   17f68:	asr	w1, w0, #3
   17f6c:	and	w3, w0, #0x7
   17f70:	sxtw	x1, w1
   17f74:	lsl	w3, w23, w3
   17f78:	ldrb	w0, [x20, x1]
   17f7c:	orr	w3, w3, w0
   17f80:	strb	w3, [x20, x1]
   17f84:	ldrsb	w0, [x21]
   17f88:	cbnz	w0, 17fb0 <scols_init_debug@@SMARTCOLS_2.25+0x59c4>
   17f8c:	mov	w0, #0x0                   	// #0
   17f90:	ldp	x19, x20, [sp, #16]
   17f94:	ldp	x21, x22, [sp, #32]
   17f98:	ldr	x23, [sp, #48]
   17f9c:	ldp	x29, x30, [sp], #64
   17fa0:	ret
   17fa4:	cbnz	x21, 17f54 <scols_init_debug@@SMARTCOLS_2.25+0x5968>
   17fa8:	add	x19, x19, #0x1
   17fac:	b	17f30 <scols_init_debug@@SMARTCOLS_2.25+0x5944>
   17fb0:	mov	x0, #0x0                   	// #0
   17fb4:	b	17fa8 <scols_init_debug@@SMARTCOLS_2.25+0x59bc>
   17fb8:	mov	w0, #0xffffffea            	// #-22
   17fbc:	ret
   17fc0:	mov	w0, #0xffffffea            	// #-22
   17fc4:	b	17f90 <scols_init_debug@@SMARTCOLS_2.25+0x59a4>
   17fc8:	mov	w0, #0xffffffff            	// #-1
   17fcc:	b	17f90 <scols_init_debug@@SMARTCOLS_2.25+0x59a4>
   17fd0:	cmp	x0, #0x0
   17fd4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
   17fd8:	b.eq	18074 <scols_init_debug@@SMARTCOLS_2.25+0x5a88>  // b.none
   17fdc:	stp	x29, x30, [sp, #-48]!
   17fe0:	mov	x29, sp
   17fe4:	stp	x19, x20, [sp, #16]
   17fe8:	mov	x20, x1
   17fec:	stp	x21, x22, [sp, #32]
   17ff0:	cbz	x1, 1807c <scols_init_debug@@SMARTCOLS_2.25+0x5a90>
   17ff4:	mov	x22, x2
   17ff8:	mov	x19, x0
   17ffc:	mov	x0, #0x0                   	// #0
   18000:	ldrsb	w1, [x19]
   18004:	cbz	w1, 1804c <scols_init_debug@@SMARTCOLS_2.25+0x5a60>
   18008:	cmp	x0, #0x0
   1800c:	csel	x0, x0, x19, ne  // ne = any
   18010:	cmp	w1, #0x2c
   18014:	ldrsb	w1, [x19, #1]
   18018:	csel	x21, x19, xzr, eq  // eq = none
   1801c:	cbnz	w1, 18060 <scols_init_debug@@SMARTCOLS_2.25+0x5a74>
   18020:	add	x21, x19, #0x1
   18024:	cmp	x0, x21
   18028:	b.cs	18084 <scols_init_debug@@SMARTCOLS_2.25+0x5a98>  // b.hs, b.nlast
   1802c:	sub	x1, x21, x0
   18030:	blr	x22
   18034:	tbnz	x0, #63, 18050 <scols_init_debug@@SMARTCOLS_2.25+0x5a64>
   18038:	ldr	x1, [x20]
   1803c:	orr	x0, x1, x0
   18040:	str	x0, [x20]
   18044:	ldrsb	w0, [x21]
   18048:	cbnz	w0, 1806c <scols_init_debug@@SMARTCOLS_2.25+0x5a80>
   1804c:	mov	w0, #0x0                   	// #0
   18050:	ldp	x19, x20, [sp, #16]
   18054:	ldp	x21, x22, [sp, #32]
   18058:	ldp	x29, x30, [sp], #48
   1805c:	ret
   18060:	cbnz	x21, 18024 <scols_init_debug@@SMARTCOLS_2.25+0x5a38>
   18064:	add	x19, x19, #0x1
   18068:	b	18000 <scols_init_debug@@SMARTCOLS_2.25+0x5a14>
   1806c:	mov	x0, #0x0                   	// #0
   18070:	b	18064 <scols_init_debug@@SMARTCOLS_2.25+0x5a78>
   18074:	mov	w0, #0xffffffea            	// #-22
   18078:	ret
   1807c:	mov	w0, #0xffffffea            	// #-22
   18080:	b	18050 <scols_init_debug@@SMARTCOLS_2.25+0x5a64>
   18084:	mov	w0, #0xffffffff            	// #-1
   18088:	b	18050 <scols_init_debug@@SMARTCOLS_2.25+0x5a64>
   1808c:	stp	x29, x30, [sp, #-80]!
   18090:	mov	x29, sp
   18094:	stp	x19, x20, [sp, #16]
   18098:	stp	x21, x22, [sp, #32]
   1809c:	stp	x23, x24, [sp, #48]
   180a0:	str	xzr, [sp, #72]
   180a4:	cbnz	x0, 180c0 <scols_init_debug@@SMARTCOLS_2.25+0x5ad4>
   180a8:	mov	w0, #0x0                   	// #0
   180ac:	ldp	x19, x20, [sp, #16]
   180b0:	ldp	x21, x22, [sp, #32]
   180b4:	ldp	x23, x24, [sp, #48]
   180b8:	ldp	x29, x30, [sp], #80
   180bc:	ret
   180c0:	str	w3, [x1]
   180c4:	mov	x19, x0
   180c8:	str	w3, [x2]
   180cc:	mov	x23, x1
   180d0:	mov	x21, x2
   180d4:	mov	w22, w3
   180d8:	bl	8210 <__errno_location@plt>
   180dc:	str	wzr, [x0]
   180e0:	mov	x20, x0
   180e4:	add	x24, sp, #0x48
   180e8:	ldrsb	w0, [x19]
   180ec:	cmp	w0, #0x3a
   180f0:	b.ne	18134 <scols_init_debug@@SMARTCOLS_2.25+0x5b48>  // b.any
   180f4:	add	x19, x19, #0x1
   180f8:	mov	x1, x24
   180fc:	mov	x0, x19
   18100:	mov	w2, #0xa                   	// #10
   18104:	bl	7d30 <strtol@plt>
   18108:	str	w0, [x21]
   1810c:	ldr	w0, [x20]
   18110:	cbnz	w0, 1812c <scols_init_debug@@SMARTCOLS_2.25+0x5b40>
   18114:	ldr	x0, [sp, #72]
   18118:	cbz	x0, 1812c <scols_init_debug@@SMARTCOLS_2.25+0x5b40>
   1811c:	ldrsb	w1, [x0]
   18120:	cbnz	w1, 1812c <scols_init_debug@@SMARTCOLS_2.25+0x5b40>
   18124:	cmp	x0, x19
   18128:	b.ne	180a8 <scols_init_debug@@SMARTCOLS_2.25+0x5abc>  // b.any
   1812c:	mov	w0, #0xffffffff            	// #-1
   18130:	b	180ac <scols_init_debug@@SMARTCOLS_2.25+0x5ac0>
   18134:	mov	x1, x24
   18138:	mov	x0, x19
   1813c:	mov	w2, #0xa                   	// #10
   18140:	bl	7d30 <strtol@plt>
   18144:	str	w0, [x23]
   18148:	str	w0, [x21]
   1814c:	ldr	w0, [x20]
   18150:	cbnz	w0, 1812c <scols_init_debug@@SMARTCOLS_2.25+0x5b40>
   18154:	ldr	x4, [sp, #72]
   18158:	cbz	x4, 1812c <scols_init_debug@@SMARTCOLS_2.25+0x5b40>
   1815c:	cmp	x4, x19
   18160:	b.eq	1812c <scols_init_debug@@SMARTCOLS_2.25+0x5b40>  // b.none
   18164:	ldrsb	w1, [x4]
   18168:	cmp	w1, #0x3a
   1816c:	b.ne	18180 <scols_init_debug@@SMARTCOLS_2.25+0x5b94>  // b.any
   18170:	ldrsb	w1, [x4, #1]
   18174:	cbnz	w1, 18188 <scols_init_debug@@SMARTCOLS_2.25+0x5b9c>
   18178:	str	w22, [x21]
   1817c:	b	180ac <scols_init_debug@@SMARTCOLS_2.25+0x5ac0>
   18180:	cmp	w1, #0x2d
   18184:	b.ne	180a8 <scols_init_debug@@SMARTCOLS_2.25+0x5abc>  // b.any
   18188:	add	x19, x4, #0x1
   1818c:	str	wzr, [x20]
   18190:	str	xzr, [sp, #72]
   18194:	b	180f8 <scols_init_debug@@SMARTCOLS_2.25+0x5b0c>
   18198:	stp	x29, x30, [sp, #-80]!
   1819c:	mov	x29, sp
   181a0:	stp	x19, x20, [sp, #16]
   181a4:	mov	x19, x1
   181a8:	stp	x21, x22, [sp, #32]
   181ac:	add	x22, sp, #0x40
   181b0:	str	x23, [sp, #48]
   181b4:	add	x23, sp, #0x48
   181b8:	cmp	x0, #0x0
   181bc:	ccmp	x19, #0x0, #0x4, ne  // ne = any
   181c0:	b.ne	181cc <scols_init_debug@@SMARTCOLS_2.25+0x5be0>  // b.any
   181c4:	mov	w0, #0x0                   	// #0
   181c8:	b	18254 <scols_init_debug@@SMARTCOLS_2.25+0x5c68>
   181cc:	mov	x1, x22
   181d0:	bl	16e0c <scols_init_debug@@SMARTCOLS_2.25+0x4820>
   181d4:	mov	x1, x23
   181d8:	mov	x20, x0
   181dc:	mov	x0, x19
   181e0:	bl	16e0c <scols_init_debug@@SMARTCOLS_2.25+0x4820>
   181e4:	mov	x19, x0
   181e8:	ldp	x21, x0, [sp, #64]
   181ec:	adds	x1, x21, x0
   181f0:	b.eq	18250 <scols_init_debug@@SMARTCOLS_2.25+0x5c64>  // b.none
   181f4:	cmp	x1, #0x1
   181f8:	b.ne	1821c <scols_init_debug@@SMARTCOLS_2.25+0x5c30>  // b.any
   181fc:	cbz	x20, 1820c <scols_init_debug@@SMARTCOLS_2.25+0x5c20>
   18200:	ldrsb	w1, [x20]
   18204:	cmp	w1, #0x2f
   18208:	b.eq	18250 <scols_init_debug@@SMARTCOLS_2.25+0x5c64>  // b.none
   1820c:	cbz	x19, 181c4 <scols_init_debug@@SMARTCOLS_2.25+0x5bd8>
   18210:	ldrsb	w1, [x19]
   18214:	cmp	w1, #0x2f
   18218:	b.eq	18250 <scols_init_debug@@SMARTCOLS_2.25+0x5c64>  // b.none
   1821c:	cmp	x20, #0x0
   18220:	ccmp	x19, #0x0, #0x4, ne  // ne = any
   18224:	b.eq	181c4 <scols_init_debug@@SMARTCOLS_2.25+0x5bd8>  // b.none
   18228:	cmp	x21, x0
   1822c:	b.ne	181c4 <scols_init_debug@@SMARTCOLS_2.25+0x5bd8>  // b.any
   18230:	mov	x2, x21
   18234:	mov	x1, x19
   18238:	mov	x0, x20
   1823c:	bl	7990 <strncmp@plt>
   18240:	cbnz	w0, 181c4 <scols_init_debug@@SMARTCOLS_2.25+0x5bd8>
   18244:	add	x0, x20, x21
   18248:	add	x19, x19, x21
   1824c:	b	181b8 <scols_init_debug@@SMARTCOLS_2.25+0x5bcc>
   18250:	mov	w0, #0x1                   	// #1
   18254:	ldp	x19, x20, [sp, #16]
   18258:	ldp	x21, x22, [sp, #32]
   1825c:	ldr	x23, [sp, #48]
   18260:	ldp	x29, x30, [sp], #80
   18264:	ret
   18268:	stp	x29, x30, [sp, #-64]!
   1826c:	mov	x29, sp
   18270:	stp	x19, x20, [sp, #16]
   18274:	stp	x21, x22, [sp, #32]
   18278:	mov	x21, x1
   1827c:	orr	x1, x0, x1
   18280:	stp	x23, x24, [sp, #48]
   18284:	cbnz	x1, 182a4 <scols_init_debug@@SMARTCOLS_2.25+0x5cb8>
   18288:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1828c:	add	x0, x0, #0xb01
   18290:	ldp	x19, x20, [sp, #16]
   18294:	ldp	x21, x22, [sp, #32]
   18298:	ldp	x23, x24, [sp, #48]
   1829c:	ldp	x29, x30, [sp], #64
   182a0:	b	7b30 <strdup@plt>
   182a4:	mov	x23, x0
   182a8:	mov	x22, x2
   182ac:	cbnz	x0, 182cc <scols_init_debug@@SMARTCOLS_2.25+0x5ce0>
   182b0:	mov	x0, x21
   182b4:	mov	x1, x2
   182b8:	ldp	x19, x20, [sp, #16]
   182bc:	ldp	x21, x22, [sp, #32]
   182c0:	ldp	x23, x24, [sp, #48]
   182c4:	ldp	x29, x30, [sp], #64
   182c8:	b	7e70 <strndup@plt>
   182cc:	cbz	x21, 18290 <scols_init_debug@@SMARTCOLS_2.25+0x5ca4>
   182d0:	bl	74b0 <strlen@plt>
   182d4:	mov	x20, x0
   182d8:	mvn	x0, x0
   182dc:	cmp	x22, x0
   182e0:	b.hi	18330 <scols_init_debug@@SMARTCOLS_2.25+0x5d44>  // b.pmore
   182e4:	add	x24, x22, x20
   182e8:	add	x0, x24, #0x1
   182ec:	bl	78b0 <malloc@plt>
   182f0:	mov	x19, x0
   182f4:	cbz	x0, 18318 <scols_init_debug@@SMARTCOLS_2.25+0x5d2c>
   182f8:	mov	x2, x20
   182fc:	mov	x1, x23
   18300:	bl	73f0 <memcpy@plt>
   18304:	mov	x2, x22
   18308:	mov	x1, x21
   1830c:	add	x0, x19, x20
   18310:	bl	73f0 <memcpy@plt>
   18314:	strb	wzr, [x19, x24]
   18318:	mov	x0, x19
   1831c:	ldp	x19, x20, [sp, #16]
   18320:	ldp	x21, x22, [sp, #32]
   18324:	ldp	x23, x24, [sp, #48]
   18328:	ldp	x29, x30, [sp], #64
   1832c:	ret
   18330:	mov	x19, #0x0                   	// #0
   18334:	b	18318 <scols_init_debug@@SMARTCOLS_2.25+0x5d2c>
   18338:	stp	x29, x30, [sp, #-32]!
   1833c:	mov	x29, sp
   18340:	stp	x19, x20, [sp, #16]
   18344:	mov	x20, x0
   18348:	mov	x19, x1
   1834c:	cbz	x1, 18370 <scols_init_debug@@SMARTCOLS_2.25+0x5d84>
   18350:	mov	x0, x1
   18354:	bl	74b0 <strlen@plt>
   18358:	mov	x2, x0
   1835c:	mov	x1, x19
   18360:	mov	x0, x20
   18364:	ldp	x19, x20, [sp, #16]
   18368:	ldp	x29, x30, [sp], #32
   1836c:	b	18268 <scols_init_debug@@SMARTCOLS_2.25+0x5c7c>
   18370:	mov	x2, #0x0                   	// #0
   18374:	b	1835c <scols_init_debug@@SMARTCOLS_2.25+0x5d70>
   18378:	stp	x29, x30, [sp, #-288]!
   1837c:	mov	x29, sp
   18380:	str	x19, [sp, #16]
   18384:	mov	x19, x0
   18388:	add	x0, sp, #0x120
   1838c:	stp	x0, x0, [sp, #80]
   18390:	add	x0, sp, #0xf0
   18394:	str	x0, [sp, #96]
   18398:	mov	w0, #0xffffffd0            	// #-48
   1839c:	str	w0, [sp, #104]
   183a0:	mov	w0, #0xffffff80            	// #-128
   183a4:	str	w0, [sp, #108]
   183a8:	add	x0, sp, #0x48
   183ac:	stp	x2, x3, [sp, #240]
   183b0:	ldp	x2, x3, [sp, #80]
   183b4:	stp	x2, x3, [sp, #32]
   183b8:	ldp	x2, x3, [sp, #96]
   183bc:	stp	x2, x3, [sp, #48]
   183c0:	add	x2, sp, #0x20
   183c4:	str	q0, [sp, #112]
   183c8:	str	q1, [sp, #128]
   183cc:	str	q2, [sp, #144]
   183d0:	str	q3, [sp, #160]
   183d4:	str	q4, [sp, #176]
   183d8:	str	q5, [sp, #192]
   183dc:	str	q6, [sp, #208]
   183e0:	str	q7, [sp, #224]
   183e4:	stp	x4, x5, [sp, #256]
   183e8:	stp	x6, x7, [sp, #272]
   183ec:	bl	7e10 <vasprintf@plt>
   183f0:	tbnz	w0, #31, 18420 <scols_init_debug@@SMARTCOLS_2.25+0x5e34>
   183f4:	ldr	x1, [sp, #72]
   183f8:	sxtw	x2, w0
   183fc:	mov	x0, x19
   18400:	bl	18268 <scols_init_debug@@SMARTCOLS_2.25+0x5c7c>
   18404:	mov	x19, x0
   18408:	ldr	x0, [sp, #72]
   1840c:	bl	7d80 <free@plt>
   18410:	mov	x0, x19
   18414:	ldr	x19, [sp, #16]
   18418:	ldp	x29, x30, [sp], #288
   1841c:	ret
   18420:	mov	x19, #0x0                   	// #0
   18424:	b	18410 <scols_init_debug@@SMARTCOLS_2.25+0x5e24>
   18428:	stp	x29, x30, [sp, #-80]!
   1842c:	mov	x29, sp
   18430:	stp	x23, x24, [sp, #48]
   18434:	ldr	x23, [x0]
   18438:	stp	x19, x20, [sp, #16]
   1843c:	mov	x20, x0
   18440:	stp	x21, x22, [sp, #32]
   18444:	ldrsb	w0, [x23]
   18448:	cbz	w0, 18474 <scols_init_debug@@SMARTCOLS_2.25+0x5e88>
   1844c:	mov	x0, x23
   18450:	mov	x22, x1
   18454:	mov	x21, x2
   18458:	mov	w24, w3
   1845c:	mov	x1, x2
   18460:	bl	7e80 <strspn@plt>
   18464:	add	x19, x23, x0
   18468:	ldrsb	w23, [x23, x0]
   1846c:	cbnz	w23, 1847c <scols_init_debug@@SMARTCOLS_2.25+0x5e90>
   18470:	str	x19, [x20]
   18474:	mov	x19, #0x0                   	// #0
   18478:	b	184e8 <scols_init_debug@@SMARTCOLS_2.25+0x5efc>
   1847c:	cbz	w24, 18530 <scols_init_debug@@SMARTCOLS_2.25+0x5f44>
   18480:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18484:	mov	w1, w23
   18488:	add	x0, x0, #0xd58
   1848c:	bl	7e90 <strchr@plt>
   18490:	cbz	x0, 18500 <scols_init_debug@@SMARTCOLS_2.25+0x5f14>
   18494:	add	x1, sp, #0x48
   18498:	add	x24, x19, #0x1
   1849c:	mov	x0, x24
   184a0:	strb	w23, [sp, #72]
   184a4:	strb	wzr, [sp, #73]
   184a8:	bl	16e74 <scols_init_debug@@SMARTCOLS_2.25+0x4888>
   184ac:	add	x1, x19, x0
   184b0:	str	x0, [x22]
   184b4:	ldrsb	w1, [x1, #1]
   184b8:	cbz	w1, 18470 <scols_init_debug@@SMARTCOLS_2.25+0x5e84>
   184bc:	cmp	w23, w1
   184c0:	b.ne	18470 <scols_init_debug@@SMARTCOLS_2.25+0x5e84>  // b.any
   184c4:	add	x0, x0, #0x2
   184c8:	add	x22, x19, x0
   184cc:	ldrsb	w1, [x19, x0]
   184d0:	cbz	w1, 184e0 <scols_init_debug@@SMARTCOLS_2.25+0x5ef4>
   184d4:	mov	x0, x21
   184d8:	bl	7e90 <strchr@plt>
   184dc:	cbz	x0, 18470 <scols_init_debug@@SMARTCOLS_2.25+0x5e84>
   184e0:	mov	x19, x24
   184e4:	str	x22, [x20]
   184e8:	mov	x0, x19
   184ec:	ldp	x19, x20, [sp, #16]
   184f0:	ldp	x21, x22, [sp, #32]
   184f4:	ldp	x23, x24, [sp, #48]
   184f8:	ldp	x29, x30, [sp], #80
   184fc:	ret
   18500:	mov	x1, x21
   18504:	mov	x0, x19
   18508:	bl	16e74 <scols_init_debug@@SMARTCOLS_2.25+0x4888>
   1850c:	str	x0, [x22]
   18510:	add	x22, x19, x0
   18514:	ldrsb	w1, [x19, x0]
   18518:	cbz	w1, 18528 <scols_init_debug@@SMARTCOLS_2.25+0x5f3c>
   1851c:	mov	x0, x21
   18520:	bl	7e90 <strchr@plt>
   18524:	cbz	x0, 18470 <scols_init_debug@@SMARTCOLS_2.25+0x5e84>
   18528:	str	x22, [x20]
   1852c:	b	184e8 <scols_init_debug@@SMARTCOLS_2.25+0x5efc>
   18530:	mov	x1, x21
   18534:	mov	x0, x19
   18538:	bl	81c0 <strcspn@plt>
   1853c:	str	x0, [x22]
   18540:	add	x0, x19, x0
   18544:	str	x0, [x20]
   18548:	b	184e8 <scols_init_debug@@SMARTCOLS_2.25+0x5efc>
   1854c:	stp	x29, x30, [sp, #-32]!
   18550:	mov	x29, sp
   18554:	str	x19, [sp, #16]
   18558:	mov	x19, x0
   1855c:	mov	x0, x19
   18560:	bl	79c0 <fgetc@plt>
   18564:	cmn	w0, #0x1
   18568:	b.eq	18584 <scols_init_debug@@SMARTCOLS_2.25+0x5f98>  // b.none
   1856c:	cmp	w0, #0xa
   18570:	b.ne	1855c <scols_init_debug@@SMARTCOLS_2.25+0x5f70>  // b.any
   18574:	mov	w0, #0x0                   	// #0
   18578:	ldr	x19, [sp, #16]
   1857c:	ldp	x29, x30, [sp], #32
   18580:	ret
   18584:	mov	w0, #0x1                   	// #1
   18588:	b	18578 <scols_init_debug@@SMARTCOLS_2.25+0x5f8c>
   1858c:	stp	x29, x30, [sp, #-144]!
   18590:	mov	x29, sp
   18594:	stp	x19, x20, [sp, #16]
   18598:	stp	x21, x22, [sp, #32]
   1859c:	stp	x23, x24, [sp, #48]
   185a0:	stp	x25, x26, [sp, #64]
   185a4:	stp	x27, x28, [sp, #80]
   185a8:	str	x1, [sp, #96]
   185ac:	cbnz	x0, 185d0 <scols_init_debug@@SMARTCOLS_2.25+0x5fe4>
   185b0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   185b4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   185b8:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   185bc:	add	x3, x3, #0xf45
   185c0:	add	x1, x1, #0xd5b
   185c4:	add	x0, x0, #0x589
   185c8:	mov	w2, #0x4d                  	// #77
   185cc:	bl	8200 <__assert_fail@plt>
   185d0:	adrp	x23, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   185d4:	add	x27, sp, #0x88
   185d8:	add	x23, x23, #0x890
   185dc:	mov	x28, x0
   185e0:	adrp	x26, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   185e4:	mov	w20, #0x0                   	// #0
   185e8:	add	x0, x26, #0xd6b
   185ec:	mov	x25, #0x0                   	// #0
   185f0:	str	x0, [sp, #104]
   185f4:	add	x1, x26, #0xd6b
   185f8:	mov	x0, x28
   185fc:	bl	7e80 <strspn@plt>
   18600:	add	x22, x28, x0
   18604:	ldrsb	w0, [x28, x0]
   18608:	cbnz	w0, 18618 <scols_init_debug@@SMARTCOLS_2.25+0x602c>
   1860c:	cbnz	w20, 18778 <scols_init_debug@@SMARTCOLS_2.25+0x618c>
   18610:	mov	w0, #0xffffffea            	// #-22
   18614:	b	18648 <scols_init_debug@@SMARTCOLS_2.25+0x605c>
   18618:	bl	8210 <__errno_location@plt>
   1861c:	mov	x24, x0
   18620:	mov	x1, x27
   18624:	mov	x0, x22
   18628:	mov	w2, #0xa                   	// #10
   1862c:	str	wzr, [x24]
   18630:	bl	75d0 <strtoll@plt>
   18634:	mov	x19, x0
   18638:	ldr	w1, [x24]
   1863c:	cmp	w1, #0x0
   18640:	b.le	18664 <scols_init_debug@@SMARTCOLS_2.25+0x6078>
   18644:	neg	w0, w1
   18648:	ldp	x19, x20, [sp, #16]
   1864c:	ldp	x21, x22, [sp, #32]
   18650:	ldp	x23, x24, [sp, #48]
   18654:	ldp	x25, x26, [sp, #64]
   18658:	ldp	x27, x28, [sp, #80]
   1865c:	ldp	x29, x30, [sp], #144
   18660:	ret
   18664:	tbz	x0, #63, 18670 <scols_init_debug@@SMARTCOLS_2.25+0x6084>
   18668:	mov	w0, #0xffffffde            	// #-34
   1866c:	b	18648 <scols_init_debug@@SMARTCOLS_2.25+0x605c>
   18670:	ldr	x21, [sp, #136]
   18674:	ldrsb	w0, [x21]
   18678:	cmp	w0, #0x2e
   1867c:	b.ne	18748 <scols_init_debug@@SMARTCOLS_2.25+0x615c>  // b.any
   18680:	str	wzr, [x24]
   18684:	add	x21, x21, #0x1
   18688:	mov	x1, x27
   1868c:	mov	x0, x21
   18690:	mov	w2, #0xa                   	// #10
   18694:	bl	75d0 <strtoll@plt>
   18698:	mov	x20, x0
   1869c:	ldr	w0, [x24]
   186a0:	cmp	w0, #0x0
   186a4:	b.le	186b0 <scols_init_debug@@SMARTCOLS_2.25+0x60c4>
   186a8:	neg	w0, w0
   186ac:	b	18648 <scols_init_debug@@SMARTCOLS_2.25+0x605c>
   186b0:	tbnz	x20, #63, 18668 <scols_init_debug@@SMARTCOLS_2.25+0x607c>
   186b4:	ldr	x0, [sp, #136]
   186b8:	cmp	x21, x0
   186bc:	b.eq	18610 <scols_init_debug@@SMARTCOLS_2.25+0x6024>  // b.none
   186c0:	sub	w21, w0, w21
   186c4:	ldr	x1, [sp, #104]
   186c8:	mov	x24, #0x0                   	// #0
   186cc:	ldr	x28, [sp, #136]
   186d0:	mov	x0, x28
   186d4:	bl	7e80 <strspn@plt>
   186d8:	add	x28, x28, x0
   186dc:	str	x28, [sp, #136]
   186e0:	lsl	x0, x24, #4
   186e4:	mov	w22, w24
   186e8:	ldr	x1, [x0, x23]
   186ec:	cbz	x1, 18768 <scols_init_debug@@SMARTCOLS_2.25+0x617c>
   186f0:	mov	x0, x1
   186f4:	str	x1, [sp, #120]
   186f8:	bl	74b0 <strlen@plt>
   186fc:	mov	x2, x0
   18700:	cbz	x0, 18768 <scols_init_debug@@SMARTCOLS_2.25+0x617c>
   18704:	ldr	x1, [sp, #120]
   18708:	mov	x0, x28
   1870c:	str	x2, [sp, #112]
   18710:	bl	7990 <strncmp@plt>
   18714:	cbnz	w0, 18768 <scols_init_debug@@SMARTCOLS_2.25+0x617c>
   18718:	ubfiz	x22, x22, #4, #32
   1871c:	mov	x0, #0xa                   	// #10
   18720:	add	x22, x23, x22
   18724:	ldr	x2, [sp, #112]
   18728:	ldr	x1, [x22, #8]
   1872c:	mul	x20, x20, x1
   18730:	cbnz	w21, 1875c <scols_init_debug@@SMARTCOLS_2.25+0x6170>
   18734:	madd	x19, x19, x1, x20
   18738:	add	x28, x28, x2
   1873c:	mov	w20, #0x1                   	// #1
   18740:	add	x25, x25, x19
   18744:	b	185f4 <scols_init_debug@@SMARTCOLS_2.25+0x6008>
   18748:	cmp	x22, x21
   1874c:	b.eq	18610 <scols_init_debug@@SMARTCOLS_2.25+0x6024>  // b.none
   18750:	mov	w21, #0x0                   	// #0
   18754:	mov	x20, #0x0                   	// #0
   18758:	b	186c4 <scols_init_debug@@SMARTCOLS_2.25+0x60d8>
   1875c:	udiv	x20, x20, x0
   18760:	sub	w21, w21, #0x1
   18764:	b	18730 <scols_init_debug@@SMARTCOLS_2.25+0x6144>
   18768:	add	x24, x24, #0x1
   1876c:	cmp	x24, #0x1c
   18770:	b.ne	186e0 <scols_init_debug@@SMARTCOLS_2.25+0x60f4>  // b.any
   18774:	b	18610 <scols_init_debug@@SMARTCOLS_2.25+0x6024>
   18778:	ldr	x0, [sp, #96]
   1877c:	str	x25, [x0]
   18780:	mov	w0, #0x0                   	// #0
   18784:	b	18648 <scols_init_debug@@SMARTCOLS_2.25+0x605c>
   18788:	stp	x29, x30, [sp, #-224]!
   1878c:	mov	x29, sp
   18790:	stp	x19, x20, [sp, #16]
   18794:	stp	x21, x22, [sp, #32]
   18798:	stp	x23, x24, [sp, #48]
   1879c:	stp	x25, x26, [sp, #64]
   187a0:	stp	xzr, xzr, [sp, #96]
   187a4:	cbnz	x0, 187cc <scols_init_debug@@SMARTCOLS_2.25+0x61e0>
   187a8:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   187ac:	add	x3, x3, #0xf45
   187b0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   187b4:	adrp	x0, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   187b8:	add	x3, x3, #0xa
   187bc:	add	x1, x1, #0xd5b
   187c0:	add	x0, x0, #0x589
   187c4:	mov	w2, #0xc4                  	// #196
   187c8:	bl	8200 <__assert_fail@plt>
   187cc:	mov	x23, x1
   187d0:	cbnz	x1, 187f8 <scols_init_debug@@SMARTCOLS_2.25+0x620c>
   187d4:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   187d8:	add	x3, x3, #0xf45
   187dc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   187e0:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   187e4:	add	x3, x3, #0xa
   187e8:	add	x1, x1, #0xd5b
   187ec:	add	x0, x0, #0xd70
   187f0:	mov	w2, #0xc5                  	// #197
   187f4:	b	187c8 <scols_init_debug@@SMARTCOLS_2.25+0x61dc>
   187f8:	mov	x19, x0
   187fc:	add	x20, sp, #0x70
   18800:	mov	x0, #0x0                   	// #0
   18804:	bl	7880 <time@plt>
   18808:	mov	x1, x20
   1880c:	str	x0, [sp, #88]
   18810:	add	x0, sp, #0x58
   18814:	bl	7640 <localtime_r@plt>
   18818:	mov	w21, #0xffffffff            	// #-1
   1881c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18820:	mov	x0, x19
   18824:	add	x1, x1, #0xd75
   18828:	str	w21, [sp, #144]
   1882c:	bl	7ce0 <strcmp@plt>
   18830:	cbnz	w0, 18884 <scols_init_debug@@SMARTCOLS_2.25+0x6298>
   18834:	mov	w21, #0xffffffff            	// #-1
   18838:	mov	x0, x20
   1883c:	bl	7bc0 <mktime@plt>
   18840:	cmn	x0, #0x1
   18844:	b.eq	18be8 <scols_init_debug@@SMARTCOLS_2.25+0x65fc>  // b.none
   18848:	tbnz	w21, #31, 18858 <scols_init_debug@@SMARTCOLS_2.25+0x626c>
   1884c:	ldr	w1, [sp, #136]
   18850:	cmp	w1, w21
   18854:	b.ne	18be8 <scols_init_debug@@SMARTCOLS_2.25+0x65fc>  // b.any
   18858:	ldr	x1, [sp, #96]
   1885c:	mov	x2, #0x4240                	// #16960
   18860:	movk	x2, #0xf, lsl #16
   18864:	mov	w19, #0x0                   	// #0
   18868:	madd	x0, x0, x2, x1
   1886c:	ldr	x2, [sp, #104]
   18870:	sub	x1, x0, x2
   18874:	cmp	x2, x0
   18878:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
   1887c:	str	x0, [x23]
   18880:	b	18908 <scols_init_debug@@SMARTCOLS_2.25+0x631c>
   18884:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18888:	mov	x0, x19
   1888c:	add	x1, x1, #0xd79
   18890:	bl	7ce0 <strcmp@plt>
   18894:	cbnz	w0, 188a4 <scols_init_debug@@SMARTCOLS_2.25+0x62b8>
   18898:	str	xzr, [sp, #112]
   1889c:	str	wzr, [sp, #120]
   188a0:	b	18838 <scols_init_debug@@SMARTCOLS_2.25+0x624c>
   188a4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   188a8:	mov	x0, x19
   188ac:	add	x1, x1, #0xd7f
   188b0:	bl	7ce0 <strcmp@plt>
   188b4:	cbnz	w0, 188c8 <scols_init_debug@@SMARTCOLS_2.25+0x62dc>
   188b8:	ldr	w0, [sp, #124]
   188bc:	sub	w0, w0, #0x1
   188c0:	str	w0, [sp, #124]
   188c4:	b	18898 <scols_init_debug@@SMARTCOLS_2.25+0x62ac>
   188c8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   188cc:	mov	x0, x19
   188d0:	add	x1, x1, #0xd89
   188d4:	bl	7ce0 <strcmp@plt>
   188d8:	cbnz	w0, 188e8 <scols_init_debug@@SMARTCOLS_2.25+0x62fc>
   188dc:	ldr	w0, [sp, #124]
   188e0:	add	w0, w0, #0x1
   188e4:	b	188c0 <scols_init_debug@@SMARTCOLS_2.25+0x62d4>
   188e8:	ldrsb	w0, [x19]
   188ec:	cmp	w0, #0x2b
   188f0:	b.ne	18924 <scols_init_debug@@SMARTCOLS_2.25+0x6338>  // b.any
   188f4:	add	x1, sp, #0x60
   188f8:	add	x0, x19, #0x1
   188fc:	bl	1858c <scols_init_debug@@SMARTCOLS_2.25+0x5fa0>
   18900:	mov	w19, w0
   18904:	tbz	w19, #31, 18834 <scols_init_debug@@SMARTCOLS_2.25+0x6248>
   18908:	mov	w0, w19
   1890c:	ldp	x19, x20, [sp, #16]
   18910:	ldp	x21, x22, [sp, #32]
   18914:	ldp	x23, x24, [sp, #48]
   18918:	ldp	x25, x26, [sp, #64]
   1891c:	ldp	x29, x30, [sp], #224
   18920:	ret
   18924:	cmp	w0, #0x2d
   18928:	b.ne	18934 <scols_init_debug@@SMARTCOLS_2.25+0x6348>  // b.any
   1892c:	add	x1, sp, #0x68
   18930:	b	188f8 <scols_init_debug@@SMARTCOLS_2.25+0x630c>
   18934:	mov	x0, x19
   18938:	bl	74b0 <strlen@plt>
   1893c:	cmp	x0, #0x3
   18940:	b.ls	1898c <scols_init_debug@@SMARTCOLS_2.25+0x63a0>  // b.plast
   18944:	sub	x21, x0, #0x4
   18948:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1894c:	add	x0, x19, x21
   18950:	add	x1, x1, #0xd92
   18954:	mov	x2, #0x4                   	// #4
   18958:	bl	7cb0 <memcmp@plt>
   1895c:	cbnz	w0, 1898c <scols_init_debug@@SMARTCOLS_2.25+0x63a0>
   18960:	mov	x1, x21
   18964:	mov	x0, x19
   18968:	bl	7e70 <strndup@plt>
   1896c:	mov	x21, x0
   18970:	cbz	x0, 18bfc <scols_init_debug@@SMARTCOLS_2.25+0x6610>
   18974:	add	x1, sp, #0x68
   18978:	bl	1858c <scols_init_debug@@SMARTCOLS_2.25+0x5fa0>
   1897c:	mov	w19, w0
   18980:	mov	x0, x21
   18984:	bl	7d80 <free@plt>
   18988:	b	18904 <scols_init_debug@@SMARTCOLS_2.25+0x6318>
   1898c:	adrp	x24, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   18990:	add	x24, x24, #0x890
   18994:	add	x24, x24, #0x1c0
   18998:	mov	x21, #0x0                   	// #0
   1899c:	lsl	x0, x21, #4
   189a0:	mov	w25, w21
   189a4:	ldr	x26, [x0, x24]
   189a8:	cbz	x26, 18abc <scols_init_debug@@SMARTCOLS_2.25+0x64d0>
   189ac:	mov	x0, x26
   189b0:	bl	74b0 <strlen@plt>
   189b4:	mov	x22, x0
   189b8:	cbz	x0, 18abc <scols_init_debug@@SMARTCOLS_2.25+0x64d0>
   189bc:	mov	x2, x0
   189c0:	mov	x1, x26
   189c4:	mov	x0, x19
   189c8:	bl	7de0 <strncasecmp@plt>
   189cc:	cbnz	w0, 18abc <scols_init_debug@@SMARTCOLS_2.25+0x64d0>
   189d0:	ldrsb	w0, [x19, x22]
   189d4:	cmp	w0, #0x20
   189d8:	b.ne	18abc <scols_init_debug@@SMARTCOLS_2.25+0x64d0>  // b.any
   189dc:	ubfiz	x25, x25, #4, #32
   189e0:	add	x22, x22, #0x1
   189e4:	add	x24, x24, x25
   189e8:	add	x19, x19, x22
   189ec:	ldr	w21, [x24, #8]
   189f0:	add	x22, sp, #0xa8
   189f4:	mov	x1, x20
   189f8:	mov	x2, #0x38                  	// #56
   189fc:	mov	x0, x22
   18a00:	bl	73f0 <memcpy@plt>
   18a04:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18a08:	mov	x2, x20
   18a0c:	add	x1, x1, #0xd97
   18a10:	mov	x0, x19
   18a14:	bl	7750 <strptime@plt>
   18a18:	cbz	x0, 18a24 <scols_init_debug@@SMARTCOLS_2.25+0x6438>
   18a1c:	ldrsb	w0, [x0]
   18a20:	cbz	w0, 18838 <scols_init_debug@@SMARTCOLS_2.25+0x624c>
   18a24:	mov	x1, x22
   18a28:	mov	x2, #0x38                  	// #56
   18a2c:	mov	x0, x20
   18a30:	bl	73f0 <memcpy@plt>
   18a34:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18a38:	mov	x2, x20
   18a3c:	add	x1, x1, #0xda9
   18a40:	mov	x0, x19
   18a44:	bl	7750 <strptime@plt>
   18a48:	cbz	x0, 18a54 <scols_init_debug@@SMARTCOLS_2.25+0x6468>
   18a4c:	ldrsb	w0, [x0]
   18a50:	cbz	w0, 18838 <scols_init_debug@@SMARTCOLS_2.25+0x624c>
   18a54:	mov	x1, x22
   18a58:	mov	x2, #0x38                  	// #56
   18a5c:	mov	x0, x20
   18a60:	bl	73f0 <memcpy@plt>
   18a64:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18a68:	mov	x2, x20
   18a6c:	add	x1, x1, #0xdbb
   18a70:	mov	x0, x19
   18a74:	bl	7750 <strptime@plt>
   18a78:	cbz	x0, 18a84 <scols_init_debug@@SMARTCOLS_2.25+0x6498>
   18a7c:	ldrsb	w0, [x0]
   18a80:	cbz	w0, 18838 <scols_init_debug@@SMARTCOLS_2.25+0x624c>
   18a84:	mov	x1, x22
   18a88:	mov	x2, #0x38                  	// #56
   18a8c:	mov	x0, x20
   18a90:	bl	73f0 <memcpy@plt>
   18a94:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18a98:	mov	x2, x20
   18a9c:	add	x1, x1, #0xdcd
   18aa0:	mov	x0, x19
   18aa4:	bl	7750 <strptime@plt>
   18aa8:	cbz	x0, 18ad0 <scols_init_debug@@SMARTCOLS_2.25+0x64e4>
   18aac:	ldrsb	w0, [x0]
   18ab0:	cbnz	w0, 18ad0 <scols_init_debug@@SMARTCOLS_2.25+0x64e4>
   18ab4:	str	wzr, [sp, #112]
   18ab8:	b	18838 <scols_init_debug@@SMARTCOLS_2.25+0x624c>
   18abc:	add	x21, x21, #0x1
   18ac0:	cmp	x21, #0xe
   18ac4:	b.ne	1899c <scols_init_debug@@SMARTCOLS_2.25+0x63b0>  // b.any
   18ac8:	mov	w21, #0xffffffff            	// #-1
   18acc:	b	189f0 <scols_init_debug@@SMARTCOLS_2.25+0x6404>
   18ad0:	mov	x1, x22
   18ad4:	mov	x2, #0x38                  	// #56
   18ad8:	mov	x0, x20
   18adc:	bl	73f0 <memcpy@plt>
   18ae0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18ae4:	mov	x2, x20
   18ae8:	add	x1, x1, #0xddc
   18aec:	mov	x0, x19
   18af0:	bl	7750 <strptime@plt>
   18af4:	cbz	x0, 18b00 <scols_init_debug@@SMARTCOLS_2.25+0x6514>
   18af8:	ldrsb	w0, [x0]
   18afc:	cbz	w0, 18ab4 <scols_init_debug@@SMARTCOLS_2.25+0x64c8>
   18b00:	mov	x1, x22
   18b04:	mov	x2, #0x38                  	// #56
   18b08:	mov	x0, x20
   18b0c:	bl	73f0 <memcpy@plt>
   18b10:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18b14:	mov	x2, x20
   18b18:	add	x1, x1, #0xdeb
   18b1c:	mov	x0, x19
   18b20:	bl	7750 <strptime@plt>
   18b24:	cbz	x0, 18b30 <scols_init_debug@@SMARTCOLS_2.25+0x6544>
   18b28:	ldrsb	w0, [x0]
   18b2c:	cbz	w0, 18898 <scols_init_debug@@SMARTCOLS_2.25+0x62ac>
   18b30:	mov	x1, x22
   18b34:	mov	x2, #0x38                  	// #56
   18b38:	mov	x0, x20
   18b3c:	bl	73f0 <memcpy@plt>
   18b40:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18b44:	mov	x2, x20
   18b48:	add	x1, x1, #0xdf4
   18b4c:	mov	x0, x19
   18b50:	bl	7750 <strptime@plt>
   18b54:	cbz	x0, 18b60 <scols_init_debug@@SMARTCOLS_2.25+0x6574>
   18b58:	ldrsb	w0, [x0]
   18b5c:	cbz	w0, 18898 <scols_init_debug@@SMARTCOLS_2.25+0x62ac>
   18b60:	mov	x1, x22
   18b64:	mov	x2, #0x38                  	// #56
   18b68:	mov	x0, x20
   18b6c:	bl	73f0 <memcpy@plt>
   18b70:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18b74:	mov	x2, x20
   18b78:	add	x1, x1, #0xdb2
   18b7c:	mov	x0, x19
   18b80:	bl	7750 <strptime@plt>
   18b84:	cbz	x0, 18b90 <scols_init_debug@@SMARTCOLS_2.25+0x65a4>
   18b88:	ldrsb	w0, [x0]
   18b8c:	cbz	w0, 18838 <scols_init_debug@@SMARTCOLS_2.25+0x624c>
   18b90:	mov	x1, x22
   18b94:	mov	x2, #0x38                  	// #56
   18b98:	mov	x0, x20
   18b9c:	bl	73f0 <memcpy@plt>
   18ba0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18ba4:	mov	x2, x20
   18ba8:	add	x1, x1, #0xde5
   18bac:	mov	x0, x19
   18bb0:	bl	7750 <strptime@plt>
   18bb4:	cbz	x0, 18bc0 <scols_init_debug@@SMARTCOLS_2.25+0x65d4>
   18bb8:	ldrsb	w0, [x0]
   18bbc:	cbz	w0, 18ab4 <scols_init_debug@@SMARTCOLS_2.25+0x64c8>
   18bc0:	mov	x1, x22
   18bc4:	mov	x2, #0x38                  	// #56
   18bc8:	mov	x0, x20
   18bcc:	bl	73f0 <memcpy@plt>
   18bd0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18bd4:	mov	x2, x20
   18bd8:	add	x1, x1, #0xdfd
   18bdc:	mov	x0, x19
   18be0:	bl	7750 <strptime@plt>
   18be4:	cbnz	x0, 18bf0 <scols_init_debug@@SMARTCOLS_2.25+0x6604>
   18be8:	mov	w19, #0xffffffea            	// #-22
   18bec:	b	18908 <scols_init_debug@@SMARTCOLS_2.25+0x631c>
   18bf0:	ldrsb	w0, [x0]
   18bf4:	cbz	w0, 18ab4 <scols_init_debug@@SMARTCOLS_2.25+0x64c8>
   18bf8:	b	18be8 <scols_init_debug@@SMARTCOLS_2.25+0x65fc>
   18bfc:	mov	w19, #0xfffffff4            	// #-12
   18c00:	b	18908 <scols_init_debug@@SMARTCOLS_2.25+0x631c>
   18c04:	ldr	w1, [x0, #32]
   18c08:	tbnz	w1, #31, 18c14 <scols_init_debug@@SMARTCOLS_2.25+0x6628>
   18c0c:	ldr	w0, [x0, #40]
   18c10:	ret
   18c14:	mov	w0, #0x0                   	// #0
   18c18:	b	18c10 <scols_init_debug@@SMARTCOLS_2.25+0x6624>
   18c1c:	stp	x29, x30, [sp, #-64]!
   18c20:	mov	x29, sp
   18c24:	stp	x19, x20, [sp, #16]
   18c28:	mov	x20, x3
   18c2c:	mov	x19, x4
   18c30:	stp	x21, x22, [sp, #32]
   18c34:	mov	x21, x0
   18c38:	mov	w22, w2
   18c3c:	str	x23, [sp, #48]
   18c40:	mov	x23, x1
   18c44:	tbz	w22, #0, 18cb4 <scols_init_debug@@SMARTCOLS_2.25+0x66c8>
   18c48:	mov	x1, x4
   18c4c:	mov	x0, x3
   18c50:	ldp	w5, w4, [x21, #12]
   18c54:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18c58:	ldrsw	x3, [x21, #20]
   18c5c:	add	x2, x2, #0xe0a
   18c60:	add	w4, w4, #0x1
   18c64:	add	x3, x3, #0x76c
   18c68:	bl	7790 <snprintf@plt>
   18c6c:	tbz	w0, #31, 18ca0 <scols_init_debug@@SMARTCOLS_2.25+0x66b4>
   18c70:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18c74:	add	x1, x1, #0xe19
   18c78:	mov	w2, #0x5                   	// #5
   18c7c:	mov	x0, #0x0                   	// #0
   18c80:	bl	8080 <dcgettext@plt>
   18c84:	bl	7fa0 <warnx@plt>
   18c88:	mov	w0, #0xffffffff            	// #-1
   18c8c:	ldp	x19, x20, [sp, #16]
   18c90:	ldp	x21, x22, [sp, #32]
   18c94:	ldr	x23, [sp, #48]
   18c98:	ldp	x29, x30, [sp], #64
   18c9c:	ret
   18ca0:	sxtw	x1, w0
   18ca4:	cmp	x19, w0, sxtw
   18ca8:	b.cc	18c70 <scols_init_debug@@SMARTCOLS_2.25+0x6684>  // b.lo, b.ul, b.last
   18cac:	sub	x19, x19, x1
   18cb0:	add	x20, x20, x1
   18cb4:	and	w0, w22, #0x3
   18cb8:	cmp	w0, #0x3
   18cbc:	b.ne	18cdc <scols_init_debug@@SMARTCOLS_2.25+0x66f0>  // b.any
   18cc0:	cbz	x19, 18c70 <scols_init_debug@@SMARTCOLS_2.25+0x6684>
   18cc4:	tst	x22, #0x20
   18cc8:	sub	x19, x19, #0x1
   18ccc:	mov	w0, #0x54                  	// #84
   18cd0:	mov	w1, #0x20                  	// #32
   18cd4:	csel	w0, w0, w1, ne  // ne = any
   18cd8:	strb	w0, [x20], #1
   18cdc:	tbz	w22, #1, 18d14 <scols_init_debug@@SMARTCOLS_2.25+0x6728>
   18ce0:	ldp	w5, w4, [x21]
   18ce4:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18ce8:	ldr	w3, [x21, #8]
   18cec:	add	x2, x2, #0xe3b
   18cf0:	mov	x1, x19
   18cf4:	mov	x0, x20
   18cf8:	bl	7790 <snprintf@plt>
   18cfc:	tbnz	w0, #31, 18c70 <scols_init_debug@@SMARTCOLS_2.25+0x6684>
   18d00:	sxtw	x1, w0
   18d04:	cmp	x19, w0, sxtw
   18d08:	b.cc	18c70 <scols_init_debug@@SMARTCOLS_2.25+0x6684>  // b.lo, b.ul, b.last
   18d0c:	sub	x19, x19, x1
   18d10:	add	x20, x20, x1
   18d14:	tbz	w22, #3, 18d54 <scols_init_debug@@SMARTCOLS_2.25+0x6768>
   18d18:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18d1c:	mov	x3, x23
   18d20:	add	x2, x2, #0xe4a
   18d24:	mov	x1, x19
   18d28:	mov	x0, x20
   18d2c:	bl	7790 <snprintf@plt>
   18d30:	tbnz	w0, #31, 18c70 <scols_init_debug@@SMARTCOLS_2.25+0x6684>
   18d34:	sxtw	x1, w0
   18d38:	cmp	x19, w0, sxtw
   18d3c:	b.cc	18c70 <scols_init_debug@@SMARTCOLS_2.25+0x6684>  // b.lo, b.ul, b.last
   18d40:	sub	x19, x19, x1
   18d44:	add	x20, x20, x1
   18d48:	tbnz	w22, #2, 18d68 <scols_init_debug@@SMARTCOLS_2.25+0x677c>
   18d4c:	mov	w0, #0x0                   	// #0
   18d50:	b	18c8c <scols_init_debug@@SMARTCOLS_2.25+0x66a0>
   18d54:	tbz	w22, #4, 18d48 <scols_init_debug@@SMARTCOLS_2.25+0x675c>
   18d58:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18d5c:	mov	x3, x23
   18d60:	add	x2, x2, #0xe51
   18d64:	b	18d24 <scols_init_debug@@SMARTCOLS_2.25+0x6738>
   18d68:	mov	x0, x21
   18d6c:	bl	18c04 <scols_init_debug@@SMARTCOLS_2.25+0x6618>
   18d70:	mov	w4, #0x3c                  	// #60
   18d74:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18d78:	mov	x1, x19
   18d7c:	add	x2, x2, #0xe58
   18d80:	sdiv	w0, w0, w4
   18d84:	sdiv	w3, w0, w4
   18d88:	msub	w4, w3, w4, w0
   18d8c:	mov	x0, x20
   18d90:	cmp	w4, #0x0
   18d94:	cneg	w4, w4, lt  // lt = tstop
   18d98:	bl	7790 <snprintf@plt>
   18d9c:	tbnz	w0, #31, 18c70 <scols_init_debug@@SMARTCOLS_2.25+0x6684>
   18da0:	cmp	x19, w0, sxtw
   18da4:	b.cs	18d4c <scols_init_debug@@SMARTCOLS_2.25+0x6760>  // b.hs, b.nlast
   18da8:	b	18c70 <scols_init_debug@@SMARTCOLS_2.25+0x6684>
   18dac:	stp	x29, x30, [sp, #-128]!
   18db0:	mov	x29, sp
   18db4:	stp	x19, x20, [sp, #16]
   18db8:	mov	w20, w1
   18dbc:	mov	x19, x0
   18dc0:	stp	x21, x22, [sp, #32]
   18dc4:	add	x21, sp, #0x48
   18dc8:	mov	x22, x2
   18dcc:	str	x23, [sp, #48]
   18dd0:	mov	x1, x21
   18dd4:	mov	x23, x3
   18dd8:	tbz	w20, #6, 18e10 <scols_init_debug@@SMARTCOLS_2.25+0x6824>
   18ddc:	bl	7a20 <gmtime_r@plt>
   18de0:	cbz	x0, 18e18 <scols_init_debug@@SMARTCOLS_2.25+0x682c>
   18de4:	ldr	x1, [x19, #8]
   18de8:	mov	x4, x23
   18dec:	mov	x3, x22
   18df0:	mov	w2, w20
   18df4:	mov	x0, x21
   18df8:	bl	18c1c <scols_init_debug@@SMARTCOLS_2.25+0x6630>
   18dfc:	ldp	x19, x20, [sp, #16]
   18e00:	ldp	x21, x22, [sp, #32]
   18e04:	ldr	x23, [sp, #48]
   18e08:	ldp	x29, x30, [sp], #128
   18e0c:	ret
   18e10:	bl	7640 <localtime_r@plt>
   18e14:	b	18de0 <scols_init_debug@@SMARTCOLS_2.25+0x67f4>
   18e18:	mov	w2, #0x5                   	// #5
   18e1c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18e20:	mov	x0, #0x0                   	// #0
   18e24:	add	x1, x1, #0xe63
   18e28:	bl	8080 <dcgettext@plt>
   18e2c:	ldr	x1, [x19]
   18e30:	bl	7fa0 <warnx@plt>
   18e34:	mov	w0, #0xffffffff            	// #-1
   18e38:	b	18dfc <scols_init_debug@@SMARTCOLS_2.25+0x6810>
   18e3c:	mov	x4, x3
   18e40:	mov	x3, x2
   18e44:	mov	w2, w1
   18e48:	mov	x1, #0x0                   	// #0
   18e4c:	b	18c1c <scols_init_debug@@SMARTCOLS_2.25+0x6630>
   18e50:	stp	x29, x30, [sp, #-128]!
   18e54:	mov	x29, sp
   18e58:	stp	x19, x20, [sp, #16]
   18e5c:	mov	w19, w1
   18e60:	mov	x20, x0
   18e64:	stp	x21, x22, [sp, #32]
   18e68:	add	x21, sp, #0x48
   18e6c:	mov	x22, x2
   18e70:	str	x23, [sp, #48]
   18e74:	mov	x1, x21
   18e78:	mov	x23, x3
   18e7c:	tbz	w19, #6, 18eb4 <scols_init_debug@@SMARTCOLS_2.25+0x68c8>
   18e80:	bl	7a20 <gmtime_r@plt>
   18e84:	cbz	x0, 18ebc <scols_init_debug@@SMARTCOLS_2.25+0x68d0>
   18e88:	mov	x4, x23
   18e8c:	mov	x3, x22
   18e90:	mov	w2, w19
   18e94:	mov	x0, x21
   18e98:	mov	x1, #0x0                   	// #0
   18e9c:	bl	18c1c <scols_init_debug@@SMARTCOLS_2.25+0x6630>
   18ea0:	ldp	x19, x20, [sp, #16]
   18ea4:	ldp	x21, x22, [sp, #32]
   18ea8:	ldr	x23, [sp, #48]
   18eac:	ldp	x29, x30, [sp], #128
   18eb0:	ret
   18eb4:	bl	7640 <localtime_r@plt>
   18eb8:	b	18e84 <scols_init_debug@@SMARTCOLS_2.25+0x6898>
   18ebc:	mov	w2, #0x5                   	// #5
   18ec0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18ec4:	mov	x0, #0x0                   	// #0
   18ec8:	add	x1, x1, #0xe63
   18ecc:	bl	8080 <dcgettext@plt>
   18ed0:	mov	x1, x20
   18ed4:	bl	7fa0 <warnx@plt>
   18ed8:	mov	w0, #0xffffffff            	// #-1
   18edc:	b	18ea0 <scols_init_debug@@SMARTCOLS_2.25+0x68b4>
   18ee0:	stp	x29, x30, [sp, #-176]!
   18ee4:	mov	x29, sp
   18ee8:	stp	x23, x24, [sp, #48]
   18eec:	mov	x24, x0
   18ef0:	mov	w23, w2
   18ef4:	ldr	x0, [x1]
   18ef8:	stp	x19, x20, [sp, #16]
   18efc:	mov	x20, x3
   18f00:	stp	x21, x22, [sp, #32]
   18f04:	mov	x19, x4
   18f08:	mov	x21, x1
   18f0c:	cbnz	x0, 18f1c <scols_init_debug@@SMARTCOLS_2.25+0x6930>
   18f10:	mov	x0, x21
   18f14:	mov	x1, #0x0                   	// #0
   18f18:	bl	7a10 <gettimeofday@plt>
   18f1c:	add	x22, sp, #0x40
   18f20:	mov	x0, x24
   18f24:	mov	x1, x22
   18f28:	bl	7640 <localtime_r@plt>
   18f2c:	add	x1, sp, #0x78
   18f30:	mov	x0, x21
   18f34:	bl	7640 <localtime_r@plt>
   18f38:	ldr	w1, [sp, #92]
   18f3c:	ldr	w0, [sp, #148]
   18f40:	cmp	w1, w0
   18f44:	ldr	w1, [sp, #84]
   18f48:	ldr	w0, [sp, #140]
   18f4c:	b.ne	18f90 <scols_init_debug@@SMARTCOLS_2.25+0x69a4>  // b.any
   18f50:	cmp	w1, w0
   18f54:	b.ne	18fcc <scols_init_debug@@SMARTCOLS_2.25+0x69e0>  // b.any
   18f58:	ldp	w4, w3, [sp, #68]
   18f5c:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18f60:	mov	x1, x19
   18f64:	add	x2, x2, #0xe40
   18f68:	mov	x0, x20
   18f6c:	bl	7790 <snprintf@plt>
   18f70:	tbnz	w0, #31, 18fdc <scols_init_debug@@SMARTCOLS_2.25+0x69f0>
   18f74:	cmp	x19, w0, sxtw
   18f78:	csetm	w0, cc  // cc = lo, ul, last
   18f7c:	ldp	x19, x20, [sp, #16]
   18f80:	ldp	x21, x22, [sp, #32]
   18f84:	ldp	x23, x24, [sp, #48]
   18f88:	ldp	x29, x30, [sp], #176
   18f8c:	ret
   18f90:	cmp	w1, w0
   18f94:	b.ne	18fcc <scols_init_debug@@SMARTCOLS_2.25+0x69e0>  // b.any
   18f98:	mov	x3, x22
   18f9c:	tbz	w23, #1, 18fc0 <scols_init_debug@@SMARTCOLS_2.25+0x69d4>
   18fa0:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18fa4:	add	x2, x2, #0xe7d
   18fa8:	mov	x1, x19
   18fac:	mov	x0, x20
   18fb0:	bl	76c0 <strftime@plt>
   18fb4:	cmp	w0, #0x0
   18fb8:	csetm	w0, le
   18fbc:	b	18f7c <scols_init_debug@@SMARTCOLS_2.25+0x6990>
   18fc0:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18fc4:	add	x2, x2, #0xe8b
   18fc8:	b	18fa8 <scols_init_debug@@SMARTCOLS_2.25+0x69bc>
   18fcc:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   18fd0:	mov	x3, x22
   18fd4:	add	x2, x2, #0xe88
   18fd8:	b	18fa8 <scols_init_debug@@SMARTCOLS_2.25+0x69bc>
   18fdc:	mov	w0, #0xffffffff            	// #-1
   18fe0:	b	18f7c <scols_init_debug@@SMARTCOLS_2.25+0x6990>
   18fe4:	stp	x29, x30, [sp, #-48]!
   18fe8:	mov	x29, sp
   18fec:	stp	x19, x20, [sp, #16]
   18ff0:	bl	8240 <getenv@plt>
   18ff4:	cbz	x0, 1904c <scols_init_debug@@SMARTCOLS_2.25+0x6a60>
   18ff8:	mov	x19, x0
   18ffc:	str	xzr, [sp, #40]
   19000:	bl	8210 <__errno_location@plt>
   19004:	mov	x20, x0
   19008:	add	x1, sp, #0x28
   1900c:	mov	x0, x19
   19010:	mov	w2, #0xa                   	// #10
   19014:	str	wzr, [x20]
   19018:	bl	7d30 <strtol@plt>
   1901c:	ldr	w1, [x20]
   19020:	cbnz	w1, 1904c <scols_init_debug@@SMARTCOLS_2.25+0x6a60>
   19024:	ldr	x1, [sp, #40]
   19028:	cbz	x1, 1904c <scols_init_debug@@SMARTCOLS_2.25+0x6a60>
   1902c:	ldrsb	w2, [x1]
   19030:	cbnz	w2, 1904c <scols_init_debug@@SMARTCOLS_2.25+0x6a60>
   19034:	cmp	x1, x19
   19038:	b.ls	1904c <scols_init_debug@@SMARTCOLS_2.25+0x6a60>  // b.plast
   1903c:	sub	x2, x0, #0x1
   19040:	mov	x1, #0x7ffffffe            	// #2147483646
   19044:	cmp	x2, x1
   19048:	b.ls	19050 <scols_init_debug@@SMARTCOLS_2.25+0x6a64>  // b.plast
   1904c:	mov	w0, #0xffffffff            	// #-1
   19050:	ldp	x19, x20, [sp, #16]
   19054:	ldp	x29, x30, [sp], #48
   19058:	ret
   1905c:	stp	x29, x30, [sp, #-64]!
   19060:	mov	x29, sp
   19064:	add	x2, sp, #0x38
   19068:	stp	x19, x20, [sp, #16]
   1906c:	mov	x20, x1
   19070:	mov	x1, #0x5413                	// #21523
   19074:	str	x21, [sp, #32]
   19078:	mov	x21, x0
   1907c:	mov	w0, #0x1                   	// #1
   19080:	bl	8380 <ioctl@plt>
   19084:	cbnz	w0, 190e0 <scols_init_debug@@SMARTCOLS_2.25+0x6af4>
   19088:	ldrh	w0, [sp, #58]
   1908c:	ldrh	w19, [sp, #56]
   19090:	cbz	x21, 190a8 <scols_init_debug@@SMARTCOLS_2.25+0x6abc>
   19094:	cbnz	w0, 190a4 <scols_init_debug@@SMARTCOLS_2.25+0x6ab8>
   19098:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1909c:	add	x0, x0, #0xf5f
   190a0:	bl	18fe4 <scols_init_debug@@SMARTCOLS_2.25+0x69f8>
   190a4:	str	w0, [x21]
   190a8:	cbz	x20, 190c4 <scols_init_debug@@SMARTCOLS_2.25+0x6ad8>
   190ac:	cbnz	w19, 190c0 <scols_init_debug@@SMARTCOLS_2.25+0x6ad4>
   190b0:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   190b4:	add	x0, x0, #0xf67
   190b8:	bl	18fe4 <scols_init_debug@@SMARTCOLS_2.25+0x69f8>
   190bc:	mov	w19, w0
   190c0:	str	w19, [x20]
   190c4:	mov	w0, #0x0                   	// #0
   190c8:	ldp	x19, x20, [sp, #16]
   190cc:	ldr	x21, [sp, #32]
   190d0:	ldp	x29, x30, [sp], #64
   190d4:	ret
   190d8:	mov	w19, #0x0                   	// #0
   190dc:	b	19098 <scols_init_debug@@SMARTCOLS_2.25+0x6aac>
   190e0:	cbnz	x21, 190d8 <scols_init_debug@@SMARTCOLS_2.25+0x6aec>
   190e4:	cbnz	x20, 190b0 <scols_init_debug@@SMARTCOLS_2.25+0x6ac4>
   190e8:	b	190c4 <scols_init_debug@@SMARTCOLS_2.25+0x6ad8>
   190ec:	stp	x29, x30, [sp, #-48]!
   190f0:	mov	x1, #0x0                   	// #0
   190f4:	mov	x29, sp
   190f8:	str	x19, [sp, #16]
   190fc:	mov	w19, w0
   19100:	add	x0, sp, #0x2c
   19104:	str	wzr, [sp, #44]
   19108:	bl	1905c <scols_init_debug@@SMARTCOLS_2.25+0x6a70>
   1910c:	ldr	w0, [sp, #44]
   19110:	cmp	w0, #0x0
   19114:	csel	w0, w19, w0, le
   19118:	ldr	x19, [sp, #16]
   1911c:	ldp	x29, x30, [sp], #48
   19120:	ret
   19124:	stp	x29, x30, [sp, #-16]!
   19128:	mov	w0, #0x0                   	// #0
   1912c:	mov	x29, sp
   19130:	bl	7fc0 <isatty@plt>
   19134:	cbnz	w0, 19164 <scols_init_debug@@SMARTCOLS_2.25+0x6b78>
   19138:	mov	w0, #0x1                   	// #1
   1913c:	bl	7fc0 <isatty@plt>
   19140:	cbnz	w0, 1916c <scols_init_debug@@SMARTCOLS_2.25+0x6b80>
   19144:	mov	w0, #0x2                   	// #2
   19148:	bl	7fc0 <isatty@plt>
   1914c:	cmp	w0, #0x0
   19150:	mov	w1, #0x2                   	// #2
   19154:	mov	w0, #0xffffffea            	// #-22
   19158:	csel	w0, w0, w1, eq  // eq = none
   1915c:	ldp	x29, x30, [sp], #16
   19160:	ret
   19164:	mov	w0, #0x0                   	// #0
   19168:	b	1915c <scols_init_debug@@SMARTCOLS_2.25+0x6b70>
   1916c:	mov	w0, #0x1                   	// #1
   19170:	b	1915c <scols_init_debug@@SMARTCOLS_2.25+0x6b70>
   19174:	stp	x29, x30, [sp, #-48]!
   19178:	mov	x29, sp
   1917c:	stp	x19, x20, [sp, #16]
   19180:	mov	x20, x2
   19184:	stp	x21, x22, [sp, #32]
   19188:	mov	x22, x0
   1918c:	mov	x21, x1
   19190:	cbz	x1, 19198 <scols_init_debug@@SMARTCOLS_2.25+0x6bac>
   19194:	str	xzr, [x1]
   19198:	cbz	x22, 191a0 <scols_init_debug@@SMARTCOLS_2.25+0x6bb4>
   1919c:	str	xzr, [x22]
   191a0:	cbz	x20, 191a8 <scols_init_debug@@SMARTCOLS_2.25+0x6bbc>
   191a4:	str	xzr, [x20]
   191a8:	bl	19124 <scols_init_debug@@SMARTCOLS_2.25+0x6b38>
   191ac:	mov	w3, w0
   191b0:	tbnz	w0, #31, 191d4 <scols_init_debug@@SMARTCOLS_2.25+0x6be8>
   191b4:	bl	7630 <ttyname@plt>
   191b8:	mov	x19, x0
   191bc:	cbz	x0, 19238 <scols_init_debug@@SMARTCOLS_2.25+0x6c4c>
   191c0:	cbz	x22, 191c8 <scols_init_debug@@SMARTCOLS_2.25+0x6bdc>
   191c4:	str	x0, [x22]
   191c8:	orr	x0, x21, x20
   191cc:	cbnz	x0, 191e8 <scols_init_debug@@SMARTCOLS_2.25+0x6bfc>
   191d0:	mov	w3, #0x0                   	// #0
   191d4:	mov	w0, w3
   191d8:	ldp	x19, x20, [sp, #16]
   191dc:	ldp	x21, x22, [sp, #32]
   191e0:	ldp	x29, x30, [sp], #48
   191e4:	ret
   191e8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   191ec:	mov	x0, x19
   191f0:	add	x1, x1, #0xf6d
   191f4:	mov	x2, #0x5                   	// #5
   191f8:	bl	7990 <strncmp@plt>
   191fc:	cbnz	w0, 19204 <scols_init_debug@@SMARTCOLS_2.25+0x6c18>
   19200:	add	x19, x19, #0x5
   19204:	cbz	x21, 19210 <scols_init_debug@@SMARTCOLS_2.25+0x6c24>
   19208:	str	x19, [x21]
   1920c:	cbz	x20, 191d0 <scols_init_debug@@SMARTCOLS_2.25+0x6be4>
   19210:	ldrsb	w21, [x19]
   19214:	cbz	w21, 191d0 <scols_init_debug@@SMARTCOLS_2.25+0x6be4>
   19218:	bl	7d10 <__ctype_b_loc@plt>
   1921c:	ldr	x0, [x0]
   19220:	ldrh	w0, [x0, w21, sxtw #1]
   19224:	tbz	w0, #11, 19230 <scols_init_debug@@SMARTCOLS_2.25+0x6c44>
   19228:	str	x19, [x20]
   1922c:	b	191d0 <scols_init_debug@@SMARTCOLS_2.25+0x6be4>
   19230:	add	x19, x19, #0x1
   19234:	b	19210 <scols_init_debug@@SMARTCOLS_2.25+0x6c24>
   19238:	mov	w3, #0xffffffff            	// #-1
   1923c:	b	191d4 <scols_init_debug@@SMARTCOLS_2.25+0x6be8>
   19240:	stp	x29, x30, [sp, #-32]!
   19244:	mov	x29, sp
   19248:	str	x19, [sp, #16]
   1924c:	mov	x19, x0
   19250:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19254:	add	x0, x0, #0xf73
   19258:	bl	8240 <getenv@plt>
   1925c:	cmp	x0, #0x0
   19260:	str	x0, [x19]
   19264:	mov	w0, #0xffffffea            	// #-22
   19268:	csel	w0, w0, wzr, ne  // ne = any
   1926c:	ldr	x19, [sp, #16]
   19270:	ldp	x29, x30, [sp], #32
   19274:	ret
   19278:	stp	x29, x30, [sp, #-48]!
   1927c:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19280:	add	x0, x0, #0xf80
   19284:	mov	x29, sp
   19288:	stp	x19, x20, [sp, #16]
   1928c:	stp	x21, x22, [sp, #32]
   19290:	bl	8240 <getenv@plt>
   19294:	cbnz	x0, 19348 <scols_init_debug@@SMARTCOLS_2.25+0x6d5c>
   19298:	adrp	x19, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1929c:	add	x19, x19, #0xf78
   192a0:	mov	x0, x19
   192a4:	bl	7b30 <strdup@plt>
   192a8:	cbnz	x0, 192bc <scols_init_debug@@SMARTCOLS_2.25+0x6cd0>
   192ac:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   192b0:	mov	w0, #0x1                   	// #1
   192b4:	add	x1, x1, #0xc84
   192b8:	bl	8370 <err@plt>
   192bc:	bl	7ac0 <__xpg_basename@plt>
   192c0:	mov	x22, x0
   192c4:	bl	74b0 <strlen@plt>
   192c8:	add	x21, x0, #0x2
   192cc:	mov	x0, x21
   192d0:	bl	78b0 <malloc@plt>
   192d4:	mov	x20, x0
   192d8:	cbnz	x0, 192f0 <scols_init_debug@@SMARTCOLS_2.25+0x6d04>
   192dc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   192e0:	mov	x2, x21
   192e4:	add	x1, x1, #0xccd
   192e8:	mov	w0, #0x1                   	// #1
   192ec:	bl	8370 <err@plt>
   192f0:	mov	w1, #0x2d                  	// #45
   192f4:	strb	w1, [x0], #1
   192f8:	mov	x1, x22
   192fc:	bl	7f30 <strcpy@plt>
   19300:	mov	x1, x20
   19304:	mov	x2, #0x0                   	// #0
   19308:	mov	x0, x19
   1930c:	bl	7570 <execl@plt>
   19310:	bl	8210 <__errno_location@plt>
   19314:	ldr	w0, [x0]
   19318:	mov	w2, #0x5                   	// #5
   1931c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19320:	cmp	w0, #0x2
   19324:	add	x1, x1, #0xc9e
   19328:	cset	w20, eq  // eq = none
   1932c:	mov	x0, #0x0                   	// #0
   19330:	add	w20, w20, #0x7e
   19334:	bl	8080 <dcgettext@plt>
   19338:	mov	x1, x0
   1933c:	mov	x2, x19
   19340:	mov	w0, w20
   19344:	b	192ec <scols_init_debug@@SMARTCOLS_2.25+0x6d00>
   19348:	mov	x19, x0
   1934c:	b	192a0 <scols_init_debug@@SMARTCOLS_2.25+0x6cb4>
   19350:	cbz	x0, 1938c <scols_init_debug@@SMARTCOLS_2.25+0x6da0>
   19354:	stp	x29, x30, [sp, #-32]!
   19358:	mov	x29, sp
   1935c:	stp	x19, x20, [sp, #16]
   19360:	mov	x19, x0
   19364:	mov	x20, x0
   19368:	ldr	x0, [x20]
   1936c:	cbnz	x0, 19380 <scols_init_debug@@SMARTCOLS_2.25+0x6d94>
   19370:	str	xzr, [x19]
   19374:	ldp	x19, x20, [sp, #16]
   19378:	ldp	x29, x30, [sp], #32
   1937c:	ret
   19380:	add	x20, x20, #0x8
   19384:	bl	7d80 <free@plt>
   19388:	b	19368 <scols_init_debug@@SMARTCOLS_2.25+0x6d7c>
   1938c:	ret
   19390:	stp	x29, x30, [sp, #-32]!
   19394:	mov	x29, sp
   19398:	str	x19, [sp, #16]
   1939c:	mov	x19, x0
   193a0:	bl	19350 <scols_init_debug@@SMARTCOLS_2.25+0x6d64>
   193a4:	mov	x0, x19
   193a8:	bl	7d80 <free@plt>
   193ac:	mov	x0, #0x0                   	// #0
   193b0:	ldr	x19, [sp, #16]
   193b4:	ldp	x29, x30, [sp], #32
   193b8:	ret
   193bc:	cbz	x0, 193dc <scols_init_debug@@SMARTCOLS_2.25+0x6df0>
   193c0:	sub	x1, x0, #0x8
   193c4:	mov	x2, #0x0                   	// #0
   193c8:	mov	w0, w2
   193cc:	add	x2, x2, #0x1
   193d0:	ldr	x3, [x1, x2, lsl #3]
   193d4:	cbnz	x3, 193c8 <scols_init_debug@@SMARTCOLS_2.25+0x6ddc>
   193d8:	ret
   193dc:	mov	w0, #0x0                   	// #0
   193e0:	b	193d8 <scols_init_debug@@SMARTCOLS_2.25+0x6dec>
   193e4:	stp	x29, x30, [sp, #-48]!
   193e8:	mov	x29, sp
   193ec:	stp	x19, x20, [sp, #16]
   193f0:	str	x21, [sp, #32]
   193f4:	mov	x21, x0
   193f8:	bl	193bc <scols_init_debug@@SMARTCOLS_2.25+0x6dd0>
   193fc:	add	w0, w0, #0x1
   19400:	lsl	x0, x0, #3
   19404:	bl	78b0 <malloc@plt>
   19408:	mov	x19, x0
   1940c:	cbz	x0, 1944c <scols_init_debug@@SMARTCOLS_2.25+0x6e60>
   19410:	cbnz	x21, 19420 <scols_init_debug@@SMARTCOLS_2.25+0x6e34>
   19414:	mov	x1, x0
   19418:	str	xzr, [x1]
   1941c:	b	1944c <scols_init_debug@@SMARTCOLS_2.25+0x6e60>
   19420:	mov	x20, #0x0                   	// #0
   19424:	ldr	x0, [x21, x20]
   19428:	add	x1, x19, x20
   1942c:	cbz	x0, 19418 <scols_init_debug@@SMARTCOLS_2.25+0x6e2c>
   19430:	bl	7b30 <strdup@plt>
   19434:	str	x0, [x19, x20]
   19438:	add	x20, x20, #0x8
   1943c:	cbnz	x0, 19424 <scols_init_debug@@SMARTCOLS_2.25+0x6e38>
   19440:	mov	x0, x19
   19444:	mov	x19, #0x0                   	// #0
   19448:	bl	19390 <scols_init_debug@@SMARTCOLS_2.25+0x6da4>
   1944c:	mov	x0, x19
   19450:	ldp	x19, x20, [sp, #16]
   19454:	ldr	x21, [sp, #32]
   19458:	ldp	x29, x30, [sp], #48
   1945c:	ret
   19460:	stp	x29, x30, [sp, #-96]!
   19464:	mov	x29, sp
   19468:	stp	x19, x20, [sp, #16]
   1946c:	mov	x20, x1
   19470:	stp	x21, x22, [sp, #32]
   19474:	mov	x21, x0
   19478:	ldr	x22, [x1]
   1947c:	str	x23, [sp, #48]
   19480:	ldr	w23, [x1, #24]
   19484:	cbz	x0, 1956c <scols_init_debug@@SMARTCOLS_2.25+0x6f80>
   19488:	ldp	x2, x3, [x1]
   1948c:	stp	x2, x3, [sp, #64]
   19490:	cmn	x0, #0x1
   19494:	ldp	x2, x3, [x1, #16]
   19498:	stp	x2, x3, [sp, #80]
   1949c:	cset	w0, ne  // ne = any
   194a0:	ldr	w1, [sp, #88]
   194a4:	ldr	x4, [sp, #72]
   194a8:	ldr	x2, [sp, #64]
   194ac:	tbnz	w1, #31, 19548 <scols_init_debug@@SMARTCOLS_2.25+0x6f5c>
   194b0:	add	x3, x2, #0xf
   194b4:	and	x3, x3, #0xfffffffffffffff8
   194b8:	str	x3, [sp, #64]
   194bc:	mov	w3, w1
   194c0:	ldr	x1, [x2]
   194c4:	cbnz	x1, 19534 <scols_init_debug@@SMARTCOLS_2.25+0x6f48>
   194c8:	add	w0, w0, #0x1
   194cc:	lsl	x0, x0, #3
   194d0:	bl	78b0 <malloc@plt>
   194d4:	mov	x19, x0
   194d8:	cbz	x0, 1951c <scols_init_debug@@SMARTCOLS_2.25+0x6f30>
   194dc:	cbz	x21, 195c4 <scols_init_debug@@SMARTCOLS_2.25+0x6fd8>
   194e0:	cmn	x21, #0x1
   194e4:	b.eq	19574 <scols_init_debug@@SMARTCOLS_2.25+0x6f88>  // b.none
   194e8:	mov	x0, x21
   194ec:	bl	7b30 <strdup@plt>
   194f0:	str	x0, [x19]
   194f4:	cbz	x0, 195cc <scols_init_debug@@SMARTCOLS_2.25+0x6fe0>
   194f8:	mov	w21, #0x1                   	// #1
   194fc:	ldr	x2, [x20, #8]
   19500:	tbnz	w23, #31, 19598 <scols_init_debug@@SMARTCOLS_2.25+0x6fac>
   19504:	add	x1, x22, #0xf
   19508:	mov	x0, x22
   1950c:	and	x22, x1, #0xfffffffffffffff8
   19510:	ldr	x0, [x0]
   19514:	cbnz	x0, 1957c <scols_init_debug@@SMARTCOLS_2.25+0x6f90>
   19518:	str	xzr, [x19, w21, uxtw #3]
   1951c:	mov	x0, x19
   19520:	ldp	x19, x20, [sp, #16]
   19524:	ldp	x21, x22, [sp, #32]
   19528:	ldr	x23, [sp, #48]
   1952c:	ldp	x29, x30, [sp], #96
   19530:	ret
   19534:	cmn	x1, #0x1
   19538:	b.eq	19540 <scols_init_debug@@SMARTCOLS_2.25+0x6f54>  // b.none
   1953c:	add	w0, w0, #0x1
   19540:	mov	w1, w3
   19544:	b	194a8 <scols_init_debug@@SMARTCOLS_2.25+0x6ebc>
   19548:	add	w3, w1, #0x8
   1954c:	cmp	w3, #0x0
   19550:	b.le	19564 <scols_init_debug@@SMARTCOLS_2.25+0x6f78>
   19554:	add	x1, x2, #0xf
   19558:	and	x1, x1, #0xfffffffffffffff8
   1955c:	str	x1, [sp, #64]
   19560:	b	194c0 <scols_init_debug@@SMARTCOLS_2.25+0x6ed4>
   19564:	add	x2, x4, w1, sxtw
   19568:	b	194c0 <scols_init_debug@@SMARTCOLS_2.25+0x6ed4>
   1956c:	mov	w0, #0x0                   	// #0
   19570:	b	194c8 <scols_init_debug@@SMARTCOLS_2.25+0x6edc>
   19574:	mov	w21, #0x0                   	// #0
   19578:	b	194fc <scols_init_debug@@SMARTCOLS_2.25+0x6f10>
   1957c:	cmn	x0, #0x1
   19580:	b.eq	19500 <scols_init_debug@@SMARTCOLS_2.25+0x6f14>  // b.none
   19584:	bl	7b30 <strdup@plt>
   19588:	str	x0, [x19, w21, uxtw #3]
   1958c:	cbz	x0, 195cc <scols_init_debug@@SMARTCOLS_2.25+0x6fe0>
   19590:	add	w21, w21, #0x1
   19594:	b	194fc <scols_init_debug@@SMARTCOLS_2.25+0x6f10>
   19598:	add	w1, w23, #0x8
   1959c:	cmp	w1, #0x0
   195a0:	b.le	195b8 <scols_init_debug@@SMARTCOLS_2.25+0x6fcc>
   195a4:	add	x3, x22, #0xf
   195a8:	mov	x0, x22
   195ac:	mov	w23, w1
   195b0:	and	x22, x3, #0xfffffffffffffff8
   195b4:	b	19510 <scols_init_debug@@SMARTCOLS_2.25+0x6f24>
   195b8:	add	x0, x2, w23, sxtw
   195bc:	mov	w23, w1
   195c0:	b	19510 <scols_init_debug@@SMARTCOLS_2.25+0x6f24>
   195c4:	mov	w21, #0x0                   	// #0
   195c8:	b	19518 <scols_init_debug@@SMARTCOLS_2.25+0x6f2c>
   195cc:	mov	x0, x19
   195d0:	mov	x19, #0x0                   	// #0
   195d4:	bl	19390 <scols_init_debug@@SMARTCOLS_2.25+0x6da4>
   195d8:	b	1951c <scols_init_debug@@SMARTCOLS_2.25+0x6f30>
   195dc:	stp	x29, x30, [sp, #-272]!
   195e0:	mov	x29, sp
   195e4:	stp	x1, x2, [sp, #216]
   195e8:	add	x1, sp, #0x110
   195ec:	stp	x1, x1, [sp, #48]
   195f0:	add	x1, sp, #0xd0
   195f4:	str	x1, [sp, #64]
   195f8:	mov	w1, #0xffffffc8            	// #-56
   195fc:	str	w1, [sp, #72]
   19600:	mov	w1, #0xffffff80            	// #-128
   19604:	str	w1, [sp, #76]
   19608:	add	x1, sp, #0x10
   1960c:	stp	x3, x4, [sp, #232]
   19610:	ldp	x2, x3, [sp, #48]
   19614:	stp	x2, x3, [sp, #16]
   19618:	ldp	x2, x3, [sp, #64]
   1961c:	stp	x2, x3, [sp, #32]
   19620:	str	q0, [sp, #80]
   19624:	str	q1, [sp, #96]
   19628:	str	q2, [sp, #112]
   1962c:	str	q3, [sp, #128]
   19630:	str	q4, [sp, #144]
   19634:	str	q5, [sp, #160]
   19638:	str	q6, [sp, #176]
   1963c:	str	q7, [sp, #192]
   19640:	stp	x5, x6, [sp, #248]
   19644:	str	x7, [sp, #264]
   19648:	bl	19460 <scols_init_debug@@SMARTCOLS_2.25+0x6e74>
   1964c:	ldp	x29, x30, [sp], #272
   19650:	ret
   19654:	stp	x29, x30, [sp, #-80]!
   19658:	mov	x29, sp
   1965c:	stp	x19, x20, [sp, #16]
   19660:	stp	x21, x22, [sp, #32]
   19664:	stp	x23, x24, [sp, #48]
   19668:	cbnz	x0, 1968c <scols_init_debug@@SMARTCOLS_2.25+0x70a0>
   1966c:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19670:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19674:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19678:	add	x3, x3, #0xf91
   1967c:	add	x1, x1, #0xf86
   19680:	add	x0, x0, #0xd24
   19684:	mov	w2, #0xc1                  	// #193
   19688:	bl	8200 <__assert_fail@plt>
   1968c:	add	x21, sp, #0x48
   19690:	add	x22, sp, #0x40
   19694:	mov	x23, x0
   19698:	mov	x20, x1
   1969c:	mov	x2, x1
   196a0:	mov	x0, x22
   196a4:	mov	x1, x21
   196a8:	mov	w3, #0x0                   	// #0
   196ac:	mov	w19, #0x0                   	// #0
   196b0:	str	x23, [sp, #64]
   196b4:	bl	18428 <scols_init_debug@@SMARTCOLS_2.25+0x5e3c>
   196b8:	add	w19, w19, #0x1
   196bc:	cbnz	x0, 19700 <scols_init_debug@@SMARTCOLS_2.25+0x7114>
   196c0:	ubfiz	x0, x19, #3, #32
   196c4:	bl	78b0 <malloc@plt>
   196c8:	mov	x19, x0
   196cc:	cbz	x0, 19734 <scols_init_debug@@SMARTCOLS_2.25+0x7148>
   196d0:	str	x23, [sp, #64]
   196d4:	mov	w23, #0x0                   	// #0
   196d8:	mov	x2, x20
   196dc:	mov	x1, x21
   196e0:	mov	x0, x22
   196e4:	mov	w3, #0x0                   	// #0
   196e8:	bl	18428 <scols_init_debug@@SMARTCOLS_2.25+0x5e3c>
   196ec:	ubfiz	x24, x23, #3, #32
   196f0:	add	x1, x19, x24
   196f4:	cbnz	x0, 19718 <scols_init_debug@@SMARTCOLS_2.25+0x712c>
   196f8:	str	xzr, [x1]
   196fc:	b	19734 <scols_init_debug@@SMARTCOLS_2.25+0x7148>
   19700:	mov	x2, x20
   19704:	mov	x1, x21
   19708:	mov	x0, x22
   1970c:	mov	w3, #0x0                   	// #0
   19710:	bl	18428 <scols_init_debug@@SMARTCOLS_2.25+0x5e3c>
   19714:	b	196b8 <scols_init_debug@@SMARTCOLS_2.25+0x70cc>
   19718:	ldr	x1, [sp, #72]
   1971c:	bl	7e70 <strndup@plt>
   19720:	str	x0, [x19, x24]
   19724:	cbnz	x0, 1974c <scols_init_debug@@SMARTCOLS_2.25+0x7160>
   19728:	mov	x0, x19
   1972c:	mov	x19, #0x0                   	// #0
   19730:	bl	19390 <scols_init_debug@@SMARTCOLS_2.25+0x6da4>
   19734:	mov	x0, x19
   19738:	ldp	x19, x20, [sp, #16]
   1973c:	ldp	x21, x22, [sp, #32]
   19740:	ldp	x23, x24, [sp, #48]
   19744:	ldp	x29, x30, [sp], #80
   19748:	ret
   1974c:	add	w23, w23, #0x1
   19750:	mov	x2, x20
   19754:	mov	x1, x21
   19758:	mov	x0, x22
   1975c:	mov	w3, #0x0                   	// #0
   19760:	bl	18428 <scols_init_debug@@SMARTCOLS_2.25+0x5e3c>
   19764:	b	196ec <scols_init_debug@@SMARTCOLS_2.25+0x7100>
   19768:	stp	x29, x30, [sp, #-64]!
   1976c:	mov	x29, sp
   19770:	stp	x19, x20, [sp, #16]
   19774:	stp	x21, x22, [sp, #32]
   19778:	mov	x21, x0
   1977c:	str	x23, [sp, #48]
   19780:	cbnz	x1, 197d4 <scols_init_debug@@SMARTCOLS_2.25+0x71e8>
   19784:	adrp	x19, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   19788:	add	x19, x19, #0x84e
   1978c:	mov	x0, x19
   19790:	mov	x22, x21
   19794:	bl	74b0 <strlen@plt>
   19798:	mov	x23, x0
   1979c:	mov	x20, #0x0                   	// #0
   197a0:	cbnz	x22, 197dc <scols_init_debug@@SMARTCOLS_2.25+0x71f0>
   197a4:	add	x0, x20, #0x1
   197a8:	bl	78b0 <malloc@plt>
   197ac:	mov	x20, x0
   197b0:	cbz	x0, 197bc <scols_init_debug@@SMARTCOLS_2.25+0x71d0>
   197b4:	cbnz	x21, 19804 <scols_init_debug@@SMARTCOLS_2.25+0x7218>
   197b8:	strb	wzr, [x0]
   197bc:	mov	x0, x20
   197c0:	ldp	x19, x20, [sp, #16]
   197c4:	ldp	x21, x22, [sp, #32]
   197c8:	ldr	x23, [sp, #48]
   197cc:	ldp	x29, x30, [sp], #64
   197d0:	ret
   197d4:	mov	x19, x1
   197d8:	b	1978c <scols_init_debug@@SMARTCOLS_2.25+0x71a0>
   197dc:	ldr	x0, [x22]
   197e0:	cbz	x0, 197a4 <scols_init_debug@@SMARTCOLS_2.25+0x71b8>
   197e4:	cbz	x20, 197ec <scols_init_debug@@SMARTCOLS_2.25+0x7200>
   197e8:	add	x20, x20, x23
   197ec:	bl	74b0 <strlen@plt>
   197f0:	add	x22, x22, #0x8
   197f4:	add	x20, x20, x0
   197f8:	b	197a0 <scols_init_debug@@SMARTCOLS_2.25+0x71b4>
   197fc:	mov	x0, x20
   19800:	b	1981c <scols_init_debug@@SMARTCOLS_2.25+0x7230>
   19804:	ldr	x22, [x21]
   19808:	cbz	x22, 197b8 <scols_init_debug@@SMARTCOLS_2.25+0x71cc>
   1980c:	cmp	x0, x20
   19810:	b.eq	197fc <scols_init_debug@@SMARTCOLS_2.25+0x7210>  // b.none
   19814:	mov	x1, x19
   19818:	bl	77c0 <stpcpy@plt>
   1981c:	mov	x1, x22
   19820:	add	x21, x21, #0x8
   19824:	bl	77c0 <stpcpy@plt>
   19828:	b	197b4 <scols_init_debug@@SMARTCOLS_2.25+0x71c8>
   1982c:	cbz	x1, 19898 <scols_init_debug@@SMARTCOLS_2.25+0x72ac>
   19830:	stp	x29, x30, [sp, #-48]!
   19834:	mov	x29, sp
   19838:	stp	x19, x20, [sp, #16]
   1983c:	mov	x20, x0
   19840:	ldr	x0, [x0]
   19844:	str	x21, [sp, #32]
   19848:	mov	x21, x1
   1984c:	bl	193bc <scols_init_debug@@SMARTCOLS_2.25+0x6dd0>
   19850:	mov	w19, w0
   19854:	adds	w1, w0, #0x2
   19858:	b.cs	1986c <scols_init_debug@@SMARTCOLS_2.25+0x7280>  // b.hs, b.nlast
   1985c:	ldr	x0, [x20]
   19860:	ubfiz	x1, x1, #3, #32
   19864:	bl	7b00 <realloc@plt>
   19868:	cbnz	x0, 19880 <scols_init_debug@@SMARTCOLS_2.25+0x7294>
   1986c:	mov	w0, #0xfffffff4            	// #-12
   19870:	ldp	x19, x20, [sp, #16]
   19874:	ldr	x21, [sp, #32]
   19878:	ldp	x29, x30, [sp], #48
   1987c:	ret
   19880:	str	x21, [x0, w19, uxtw #3]
   19884:	add	w19, w19, #0x1
   19888:	str	xzr, [x0, x19, lsl #3]
   1988c:	str	x0, [x20]
   19890:	mov	w0, #0x0                   	// #0
   19894:	b	19870 <scols_init_debug@@SMARTCOLS_2.25+0x7284>
   19898:	mov	w0, #0x0                   	// #0
   1989c:	ret
   198a0:	stp	x29, x30, [sp, #-64]!
   198a4:	mov	x29, sp
   198a8:	stp	x19, x20, [sp, #16]
   198ac:	mov	x20, x1
   198b0:	stp	x21, x22, [sp, #32]
   198b4:	mov	x22, x0
   198b8:	str	x23, [sp, #48]
   198bc:	mov	x23, x2
   198c0:	cbz	x20, 198cc <scols_init_debug@@SMARTCOLS_2.25+0x72e0>
   198c4:	ldr	x0, [x20]
   198c8:	cbnz	x0, 198d4 <scols_init_debug@@SMARTCOLS_2.25+0x72e8>
   198cc:	mov	w19, #0x0                   	// #0
   198d0:	b	19900 <scols_init_debug@@SMARTCOLS_2.25+0x7314>
   198d4:	mov	x1, x23
   198d8:	bl	18338 <scols_init_debug@@SMARTCOLS_2.25+0x5d4c>
   198dc:	mov	x21, x0
   198e0:	cbz	x0, 19920 <scols_init_debug@@SMARTCOLS_2.25+0x7334>
   198e4:	mov	x1, x0
   198e8:	mov	x0, x22
   198ec:	bl	1982c <scols_init_debug@@SMARTCOLS_2.25+0x7240>
   198f0:	mov	w19, w0
   198f4:	tbz	w0, #31, 19918 <scols_init_debug@@SMARTCOLS_2.25+0x732c>
   198f8:	mov	x0, x21
   198fc:	bl	7d80 <free@plt>
   19900:	mov	w0, w19
   19904:	ldp	x19, x20, [sp, #16]
   19908:	ldp	x21, x22, [sp, #32]
   1990c:	ldr	x23, [sp, #48]
   19910:	ldp	x29, x30, [sp], #64
   19914:	ret
   19918:	add	x20, x20, #0x8
   1991c:	b	198c0 <scols_init_debug@@SMARTCOLS_2.25+0x72d4>
   19920:	mov	w19, #0xfffffff4            	// #-12
   19924:	b	19900 <scols_init_debug@@SMARTCOLS_2.25+0x7314>
   19928:	cbz	x1, 199bc <scols_init_debug@@SMARTCOLS_2.25+0x73d0>
   1992c:	stp	x29, x30, [sp, #-48]!
   19930:	mov	x29, sp
   19934:	stp	x21, x22, [sp, #32]
   19938:	mov	x21, x0
   1993c:	mov	x22, x1
   19940:	ldr	x0, [x0]
   19944:	stp	x19, x20, [sp, #16]
   19948:	bl	193bc <scols_init_debug@@SMARTCOLS_2.25+0x6dd0>
   1994c:	mov	w19, w0
   19950:	adds	w0, w0, #0x2
   19954:	b.cs	19968 <scols_init_debug@@SMARTCOLS_2.25+0x737c>  // b.hs, b.nlast
   19958:	ubfiz	x0, x0, #3, #32
   1995c:	bl	78b0 <malloc@plt>
   19960:	mov	x20, x0
   19964:	cbnz	x0, 1997c <scols_init_debug@@SMARTCOLS_2.25+0x7390>
   19968:	mov	w0, #0xfffffff4            	// #-12
   1996c:	ldp	x19, x20, [sp, #16]
   19970:	ldp	x21, x22, [sp, #32]
   19974:	ldp	x29, x30, [sp], #48
   19978:	ret
   1997c:	add	x1, x0, #0x8
   19980:	mov	x2, #0x0                   	// #0
   19984:	ldr	x0, [x21]
   19988:	cmp	w19, w2
   1998c:	b.hi	199ac <scols_init_debug@@SMARTCOLS_2.25+0x73c0>  // b.pmore
   19990:	add	w19, w19, #0x1
   19994:	str	x22, [x20]
   19998:	str	xzr, [x20, x19, lsl #3]
   1999c:	bl	7d80 <free@plt>
   199a0:	mov	w0, #0x0                   	// #0
   199a4:	str	x20, [x21]
   199a8:	b	1996c <scols_init_debug@@SMARTCOLS_2.25+0x7380>
   199ac:	ldr	x3, [x0, x2, lsl #3]
   199b0:	str	x3, [x1, x2, lsl #3]
   199b4:	add	x2, x2, #0x1
   199b8:	b	19988 <scols_init_debug@@SMARTCOLS_2.25+0x739c>
   199bc:	mov	w0, #0x0                   	// #0
   199c0:	ret
   199c4:	stp	x29, x30, [sp, #-32]!
   199c8:	mov	x29, sp
   199cc:	stp	x19, x20, [sp, #16]
   199d0:	mov	x20, x1
   199d4:	bl	1982c <scols_init_debug@@SMARTCOLS_2.25+0x7240>
   199d8:	mov	w19, w0
   199dc:	tbz	w0, #31, 199e8 <scols_init_debug@@SMARTCOLS_2.25+0x73fc>
   199e0:	mov	x0, x20
   199e4:	bl	7d80 <free@plt>
   199e8:	mov	w0, w19
   199ec:	ldp	x19, x20, [sp, #16]
   199f0:	ldp	x29, x30, [sp], #32
   199f4:	ret
   199f8:	stp	x29, x30, [sp, #-32]!
   199fc:	mov	x29, sp
   19a00:	stp	x19, x20, [sp, #16]
   19a04:	mov	x20, x1
   19a08:	bl	19928 <scols_init_debug@@SMARTCOLS_2.25+0x733c>
   19a0c:	mov	w19, w0
   19a10:	tbz	w0, #31, 19a1c <scols_init_debug@@SMARTCOLS_2.25+0x7430>
   19a14:	mov	x0, x20
   19a18:	bl	7d80 <free@plt>
   19a1c:	mov	w0, w19
   19a20:	ldp	x19, x20, [sp, #16]
   19a24:	ldp	x29, x30, [sp], #32
   19a28:	ret
   19a2c:	cbz	x1, 19a60 <scols_init_debug@@SMARTCOLS_2.25+0x7474>
   19a30:	stp	x29, x30, [sp, #-32]!
   19a34:	mov	x29, sp
   19a38:	str	x19, [sp, #16]
   19a3c:	mov	x19, x0
   19a40:	mov	x0, x1
   19a44:	bl	7b30 <strdup@plt>
   19a48:	mov	x1, x0
   19a4c:	cbz	x0, 19a68 <scols_init_debug@@SMARTCOLS_2.25+0x747c>
   19a50:	mov	x0, x19
   19a54:	ldr	x19, [sp, #16]
   19a58:	ldp	x29, x30, [sp], #32
   19a5c:	b	199c4 <scols_init_debug@@SMARTCOLS_2.25+0x73d8>
   19a60:	mov	w0, #0x0                   	// #0
   19a64:	ret
   19a68:	mov	w0, #0xfffffff4            	// #-12
   19a6c:	ldr	x19, [sp, #16]
   19a70:	ldp	x29, x30, [sp], #32
   19a74:	ret
   19a78:	stp	x29, x30, [sp, #-32]!
   19a7c:	mov	x29, sp
   19a80:	stp	x19, x20, [sp, #16]
   19a84:	mov	x20, x0
   19a88:	mov	x19, x1
   19a8c:	cbz	x19, 19a98 <scols_init_debug@@SMARTCOLS_2.25+0x74ac>
   19a90:	ldr	x1, [x19]
   19a94:	cbnz	x1, 19aa8 <scols_init_debug@@SMARTCOLS_2.25+0x74bc>
   19a98:	mov	w0, #0x0                   	// #0
   19a9c:	ldp	x19, x20, [sp, #16]
   19aa0:	ldp	x29, x30, [sp], #32
   19aa4:	ret
   19aa8:	mov	x0, x20
   19aac:	bl	19a2c <scols_init_debug@@SMARTCOLS_2.25+0x7440>
   19ab0:	tbnz	w0, #31, 19a9c <scols_init_debug@@SMARTCOLS_2.25+0x74b0>
   19ab4:	add	x19, x19, #0x8
   19ab8:	b	19a8c <scols_init_debug@@SMARTCOLS_2.25+0x74a0>
   19abc:	stp	x29, x30, [sp, #-64]!
   19ac0:	mov	x29, sp
   19ac4:	stp	x19, x20, [sp, #16]
   19ac8:	mov	x20, x0
   19acc:	stp	x21, x22, [sp, #32]
   19ad0:	str	x23, [sp, #48]
   19ad4:	cbz	x0, 19b2c <scols_init_debug@@SMARTCOLS_2.25+0x7540>
   19ad8:	mov	x22, x1
   19adc:	cbnz	x1, 19b4c <scols_init_debug@@SMARTCOLS_2.25+0x7560>
   19ae0:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19ae4:	add	x3, x3, #0xf91
   19ae8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19aec:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   19af0:	add	x3, x3, #0xb
   19af4:	add	x1, x1, #0xf86
   19af8:	add	x0, x0, #0xd24
   19afc:	mov	w2, #0x15a                 	// #346
   19b00:	bl	8200 <__assert_fail@plt>
   19b04:	mov	x1, x22
   19b08:	mov	x0, x21
   19b0c:	bl	7ce0 <strcmp@plt>
   19b10:	cbnz	w0, 19b44 <scols_init_debug@@SMARTCOLS_2.25+0x7558>
   19b14:	mov	x0, x21
   19b18:	bl	7d80 <free@plt>
   19b1c:	add	x23, x23, #0x8
   19b20:	ldr	x21, [x23]
   19b24:	cbnz	x21, 19b04 <scols_init_debug@@SMARTCOLS_2.25+0x7518>
   19b28:	str	xzr, [x19]
   19b2c:	mov	x0, x20
   19b30:	ldp	x19, x20, [sp, #16]
   19b34:	ldp	x21, x22, [sp, #32]
   19b38:	ldr	x23, [sp, #48]
   19b3c:	ldp	x29, x30, [sp], #64
   19b40:	ret
   19b44:	str	x21, [x19], #8
   19b48:	b	19b1c <scols_init_debug@@SMARTCOLS_2.25+0x7530>
   19b4c:	mov	x19, x0
   19b50:	mov	x23, x0
   19b54:	b	19b20 <scols_init_debug@@SMARTCOLS_2.25+0x7534>
   19b58:	stp	x29, x30, [sp, #-288]!
   19b5c:	mov	x29, sp
   19b60:	str	x19, [sp, #16]
   19b64:	mov	x19, x0
   19b68:	add	x0, sp, #0x120
   19b6c:	stp	x0, x0, [sp, #80]
   19b70:	add	x0, sp, #0xf0
   19b74:	str	x0, [sp, #96]
   19b78:	mov	w0, #0xffffffd0            	// #-48
   19b7c:	str	w0, [sp, #104]
   19b80:	mov	w0, #0xffffff80            	// #-128
   19b84:	str	w0, [sp, #108]
   19b88:	add	x0, sp, #0x48
   19b8c:	stp	x2, x3, [sp, #240]
   19b90:	ldp	x2, x3, [sp, #80]
   19b94:	stp	x2, x3, [sp, #32]
   19b98:	ldp	x2, x3, [sp, #96]
   19b9c:	stp	x2, x3, [sp, #48]
   19ba0:	add	x2, sp, #0x20
   19ba4:	str	q0, [sp, #112]
   19ba8:	str	q1, [sp, #128]
   19bac:	str	q2, [sp, #144]
   19bb0:	str	q3, [sp, #160]
   19bb4:	str	q4, [sp, #176]
   19bb8:	str	q5, [sp, #192]
   19bbc:	str	q6, [sp, #208]
   19bc0:	str	q7, [sp, #224]
   19bc4:	stp	x4, x5, [sp, #256]
   19bc8:	stp	x6, x7, [sp, #272]
   19bcc:	bl	7e10 <vasprintf@plt>
   19bd0:	tbnz	w0, #31, 19bec <scols_init_debug@@SMARTCOLS_2.25+0x7600>
   19bd4:	ldr	x1, [sp, #72]
   19bd8:	mov	x0, x19
   19bdc:	bl	199c4 <scols_init_debug@@SMARTCOLS_2.25+0x73d8>
   19be0:	ldr	x19, [sp, #16]
   19be4:	ldp	x29, x30, [sp], #288
   19be8:	ret
   19bec:	mov	w0, #0xfffffff4            	// #-12
   19bf0:	b	19be0 <scols_init_debug@@SMARTCOLS_2.25+0x75f4>
   19bf4:	stp	x29, x30, [sp, #-80]!
   19bf8:	mov	x29, sp
   19bfc:	ldp	x4, x5, [x2]
   19c00:	stp	x4, x5, [sp, #32]
   19c04:	ldp	x2, x3, [x2, #16]
   19c08:	str	x19, [sp, #16]
   19c0c:	mov	x19, x0
   19c10:	add	x0, sp, #0x48
   19c14:	stp	x2, x3, [sp, #48]
   19c18:	add	x2, sp, #0x20
   19c1c:	bl	7e10 <vasprintf@plt>
   19c20:	tbnz	w0, #31, 19c3c <scols_init_debug@@SMARTCOLS_2.25+0x7650>
   19c24:	ldr	x1, [sp, #72]
   19c28:	mov	x0, x19
   19c2c:	bl	199c4 <scols_init_debug@@SMARTCOLS_2.25+0x73d8>
   19c30:	ldr	x19, [sp, #16]
   19c34:	ldp	x29, x30, [sp], #80
   19c38:	ret
   19c3c:	mov	w0, #0xfffffff4            	// #-12
   19c40:	b	19c30 <scols_init_debug@@SMARTCOLS_2.25+0x7644>
   19c44:	stp	x29, x30, [sp, #-32]!
   19c48:	mov	x29, sp
   19c4c:	str	x19, [sp, #16]
   19c50:	mov	x19, x0
   19c54:	bl	193bc <scols_init_debug@@SMARTCOLS_2.25+0x6dd0>
   19c58:	cmp	w0, #0x1
   19c5c:	b.ls	19c90 <scols_init_debug@@SMARTCOLS_2.25+0x76a4>  // b.plast
   19c60:	lsr	w3, w0, #1
   19c64:	sub	w0, w0, #0x1
   19c68:	mov	x1, #0x0                   	// #0
   19c6c:	sub	w2, w0, w1
   19c70:	ldr	x4, [x19, x1, lsl #3]
   19c74:	lsl	x2, x2, #3
   19c78:	ldr	x5, [x19, x2]
   19c7c:	str	x5, [x19, x1, lsl #3]
   19c80:	str	x4, [x19, x2]
   19c84:	add	x1, x1, #0x1
   19c88:	cmp	w3, w1
   19c8c:	b.hi	19c6c <scols_init_debug@@SMARTCOLS_2.25+0x7680>  // b.pmore
   19c90:	mov	x0, x19
   19c94:	ldr	x19, [sp, #16]
   19c98:	ldp	x29, x30, [sp], #32
   19c9c:	ret
   19ca0:	stp	x29, x30, [sp, #-96]!
   19ca4:	mov	x29, sp
   19ca8:	stp	x19, x20, [sp, #16]
   19cac:	stp	x21, x22, [sp, #32]
   19cb0:	stp	x23, x24, [sp, #48]
   19cb4:	ldr	w24, [x0, #8]
   19cb8:	stp	x25, x26, [sp, #64]
   19cbc:	stp	x27, x28, [sp, #80]
   19cc0:	ldp	w23, w21, [x0]
   19cc4:	ldp	w18, w16, [x1]
   19cc8:	ldp	w3, w7, [x1, #8]
   19ccc:	ror	w2, w23, #27
   19cd0:	ldp	w9, w27, [x1, #16]
   19cd4:	eor	w28, w24, w21, ror #2
   19cd8:	ldp	w26, w30, [x1, #24]
   19cdc:	and	w28, w28, w23
   19ce0:	ldp	w6, w15, [x1, #32]
   19ce4:	rev	w18, w18
   19ce8:	ldp	w20, w5, [x1, #40]
   19cec:	eor	w28, w28, w24
   19cf0:	ldp	w4, w19, [x1, #48]
   19cf4:	rev	w16, w16
   19cf8:	ldp	w13, w1, [x1, #56]
   19cfc:	add	w28, w28, w16
   19d00:	ldp	w22, w10, [x0, #12]
   19d04:	ror	w14, w23, #2
   19d08:	rev	w3, w3
   19d0c:	rev	w7, w7
   19d10:	eor	w8, w24, w22
   19d14:	ror	w12, w21, #2
   19d18:	and	w8, w8, w21
   19d1c:	rev	w9, w9
   19d20:	eor	w8, w8, w22
   19d24:	rev	w27, w27
   19d28:	add	w8, w8, w2
   19d2c:	mov	w2, #0x7999                	// #31129
   19d30:	movk	w2, #0x5a82, lsl #16
   19d34:	add	w10, w10, w2
   19d38:	add	w8, w8, w10
   19d3c:	add	w10, w22, w2
   19d40:	add	w8, w18, w8
   19d44:	add	w28, w28, w10
   19d48:	add	w25, w24, w2
   19d4c:	add	w12, w12, w2
   19d50:	eor	w17, w14, w8, ror #2
   19d54:	ror	w10, w8, #27
   19d58:	add	w28, w10, w28
   19d5c:	eor	w10, w14, w21, ror #2
   19d60:	and	w10, w10, w8
   19d64:	and	w17, w17, w28
   19d68:	eor	w10, w10, w21, ror #2
   19d6c:	eor	w17, w17, w14
   19d70:	add	w10, w10, w3
   19d74:	add	w17, w17, w7
   19d78:	add	w25, w10, w25
   19d7c:	ror	w10, w28, #27
   19d80:	add	w10, w10, w25
   19d84:	ror	w28, w28, #2
   19d88:	add	w17, w17, w12
   19d8c:	ror	w25, w8, #2
   19d90:	eor	w12, w28, w10, ror #2
   19d94:	ror	w11, w10, #27
   19d98:	add	w17, w11, w17
   19d9c:	eor	w11, w28, w8, ror #2
   19da0:	and	w11, w11, w10
   19da4:	and	w12, w12, w17
   19da8:	eor	w8, w11, w8, ror #2
   19dac:	add	w11, w14, w2
   19db0:	add	w8, w8, w9
   19db4:	eor	w12, w12, w28
   19db8:	add	w8, w8, w11
   19dbc:	ror	w11, w17, #27
   19dc0:	add	w11, w11, w8
   19dc4:	add	w25, w12, w25
   19dc8:	add	w12, w27, w2
   19dcc:	ror	w17, w17, #2
   19dd0:	add	w25, w25, w12
   19dd4:	ror	w12, w11, #27
   19dd8:	add	w25, w12, w25
   19ddc:	eor	w12, w17, w10, ror #2
   19de0:	and	w12, w12, w11
   19de4:	rev	w26, w26
   19de8:	eor	w8, w17, w11, ror #2
   19dec:	ror	w14, w10, #2
   19df0:	eor	w10, w12, w10, ror #2
   19df4:	add	w12, w26, w2
   19df8:	add	w10, w10, w28
   19dfc:	and	w8, w8, w25
   19e00:	add	w10, w10, w12
   19e04:	ror	w12, w25, #27
   19e08:	add	w12, w12, w10
   19e0c:	rev	w30, w30
   19e10:	eor	w8, w8, w17
   19e14:	ror	w25, w25, #2
   19e18:	add	w14, w8, w14
   19e1c:	add	w8, w30, w2
   19e20:	add	w14, w14, w8
   19e24:	ror	w8, w12, #27
   19e28:	add	w14, w8, w14
   19e2c:	eor	w8, w25, w11, ror #2
   19e30:	and	w8, w8, w12
   19e34:	rev	w6, w6
   19e38:	rev	w15, w15
   19e3c:	ror	w10, w11, #2
   19e40:	eor	w11, w8, w11, ror #2
   19e44:	add	w8, w6, w2
   19e48:	add	w11, w11, w17
   19e4c:	eor	w17, w25, w12, ror #2
   19e50:	add	w11, w11, w8
   19e54:	and	w17, w17, w14
   19e58:	eor	w17, w17, w25
   19e5c:	ror	w8, w14, #27
   19e60:	add	w8, w8, w11
   19e64:	ror	w14, w14, #2
   19e68:	eor	w28, w14, w12, ror #2
   19e6c:	add	w10, w17, w10
   19e70:	add	w17, w15, w2
   19e74:	and	w28, w28, w8
   19e78:	add	w10, w10, w17
   19e7c:	ror	w17, w8, #27
   19e80:	rev	w20, w20
   19e84:	add	w17, w17, w10
   19e88:	rev	w5, w5
   19e8c:	ror	w11, w12, #2
   19e90:	eor	w12, w28, w12, ror #2
   19e94:	add	w28, w20, w2
   19e98:	add	w12, w12, w25
   19e9c:	eor	w25, w14, w8, ror #2
   19ea0:	add	w12, w12, w28
   19ea4:	and	w25, w25, w17
   19ea8:	eor	w25, w25, w14
   19eac:	ror	w28, w17, #27
   19eb0:	add	w28, w28, w12
   19eb4:	ror	w17, w17, #2
   19eb8:	eor	w10, w17, w8, ror #2
   19ebc:	add	w11, w25, w11
   19ec0:	add	w25, w5, w2
   19ec4:	and	w10, w10, w28
   19ec8:	add	w11, w11, w25
   19ecc:	ror	w25, w28, #27
   19ed0:	rev	w4, w4
   19ed4:	add	w25, w25, w11
   19ed8:	eor	w11, w17, w28, ror #2
   19edc:	ror	w12, w8, #2
   19ee0:	eor	w8, w10, w8, ror #2
   19ee4:	add	w10, w4, w2
   19ee8:	add	w8, w8, w14
   19eec:	and	w11, w11, w25
   19ef0:	add	w8, w8, w10
   19ef4:	ror	w10, w25, #27
   19ef8:	add	w10, w10, w8
   19efc:	rev	w19, w19
   19f00:	eor	w11, w11, w17
   19f04:	ror	w25, w25, #2
   19f08:	add	w12, w11, w12
   19f0c:	add	w11, w19, w2
   19f10:	add	w12, w12, w11
   19f14:	ror	w11, w10, #27
   19f18:	add	w12, w11, w12
   19f1c:	eor	w11, w25, w28, ror #2
   19f20:	and	w11, w11, w10
   19f24:	rev	w13, w13
   19f28:	eor	w14, w6, w19
   19f2c:	ror	w8, w28, #2
   19f30:	eor	w28, w11, w28, ror #2
   19f34:	add	w11, w13, w2
   19f38:	add	w28, w28, w17
   19f3c:	eor	w17, w25, w10, ror #2
   19f40:	add	w28, w28, w11
   19f44:	and	w17, w17, w12
   19f48:	eor	w18, w18, w3
   19f4c:	ror	w11, w12, #27
   19f50:	add	w11, w11, w28
   19f54:	ror	w12, w12, #2
   19f58:	rev	w1, w1
   19f5c:	eor	w17, w17, w25
   19f60:	eor	w18, w18, w14
   19f64:	eor	w14, w12, w10, ror #2
   19f68:	and	w14, w14, w11
   19f6c:	add	w8, w17, w8
   19f70:	add	w17, w1, w2
   19f74:	ror	w28, w10, #2
   19f78:	add	w8, w8, w17
   19f7c:	eor	w10, w14, w10, ror #2
   19f80:	ror	w17, w11, #27
   19f84:	add	w17, w17, w8
   19f88:	ror	w18, w18, #31
   19f8c:	eor	w16, w16, w7
   19f90:	add	w25, w10, w25
   19f94:	eor	w10, w15, w13
   19f98:	add	w14, w18, w2
   19f9c:	eor	w10, w10, w16
   19fa0:	eor	w16, w12, w11, ror #2
   19fa4:	add	w25, w25, w14
   19fa8:	and	w16, w16, w17
   19fac:	ror	w14, w17, #27
   19fb0:	add	w14, w14, w25
   19fb4:	ror	w10, w10, #31
   19fb8:	eor	w8, w20, w1
   19fbc:	ror	w17, w17, #2
   19fc0:	eor	w16, w16, w12
   19fc4:	eor	w3, w3, w9
   19fc8:	add	w28, w16, w28
   19fcc:	eor	w3, w3, w8
   19fd0:	add	w16, w10, w2
   19fd4:	eor	w8, w17, w11, ror #2
   19fd8:	add	w28, w28, w16
   19fdc:	and	w8, w8, w14
   19fe0:	ror	w16, w14, #27
   19fe4:	add	w16, w16, w28
   19fe8:	ror	w3, w3, #31
   19fec:	eor	w7, w7, w27
   19ff0:	ror	w25, w11, #2
   19ff4:	eor	w11, w8, w11, ror #2
   19ff8:	add	w8, w3, w2
   19ffc:	add	w12, w11, w12
   1a000:	eor	w9, w9, w26
   1a004:	add	w12, w12, w8
   1a008:	ror	w8, w16, #27
   1a00c:	add	w8, w8, w12
   1a010:	eor	w12, w5, w18
   1a014:	eor	w7, w7, w12
   1a018:	eor	w12, w17, w14, ror #2
   1a01c:	and	w12, w12, w16
   1a020:	ror	w16, w16, #2
   1a024:	eor	w12, w12, w17
   1a028:	ror	w7, w7, #31
   1a02c:	add	w12, w12, w25
   1a030:	add	w2, w7, w2
   1a034:	add	w2, w12, w2
   1a038:	ror	w12, w8, #27
   1a03c:	add	w12, w12, w2
   1a040:	eor	w2, w4, w10
   1a044:	eor	w9, w9, w2
   1a048:	ror	w11, w14, #2
   1a04c:	eor	w14, w16, w14, ror #2
   1a050:	eor	w2, w19, w3
   1a054:	eor	w14, w14, w8
   1a058:	ror	w9, w9, #31
   1a05c:	add	w28, w14, w17
   1a060:	mov	w17, #0xeba1                	// #60321
   1a064:	movk	w17, #0x6ed9, lsl #16
   1a068:	eor	w25, w16, w8, ror #2
   1a06c:	add	w14, w9, w17
   1a070:	eor	w27, w27, w30
   1a074:	add	w14, w28, w14
   1a078:	eor	w25, w25, w12
   1a07c:	eor	w27, w27, w2
   1a080:	ror	w28, w12, #27
   1a084:	add	w28, w28, w14
   1a088:	ror	w12, w12, #2
   1a08c:	ror	w14, w8, #2
   1a090:	eor	w8, w12, w8, ror #2
   1a094:	ror	w27, w27, #31
   1a098:	eor	w2, w26, w6
   1a09c:	eor	w8, w8, w28
   1a0a0:	eor	w26, w13, w7
   1a0a4:	eor	w30, w30, w15
   1a0a8:	add	w11, w25, w11
   1a0ac:	eor	w2, w2, w26
   1a0b0:	add	w25, w27, w17
   1a0b4:	add	w16, w8, w16
   1a0b8:	eor	w8, w1, w9
   1a0bc:	add	w11, w11, w25
   1a0c0:	eor	w8, w8, w30
   1a0c4:	ror	w25, w28, #27
   1a0c8:	add	w25, w25, w11
   1a0cc:	ror	w2, w2, #31
   1a0d0:	eor	w11, w12, w28, ror #2
   1a0d4:	ror	w8, w8, #31
   1a0d8:	add	w26, w2, w17
   1a0dc:	eor	w11, w11, w25
   1a0e0:	add	w16, w16, w26
   1a0e4:	add	w14, w11, w14
   1a0e8:	add	w11, w8, w17
   1a0ec:	ror	w26, w25, #27
   1a0f0:	add	w26, w26, w16
   1a0f4:	ror	w25, w25, #2
   1a0f8:	add	w14, w14, w11
   1a0fc:	eor	w6, w6, w20
   1a100:	eor	w11, w18, w27
   1a104:	ror	w16, w28, #2
   1a108:	eor	w6, w6, w11
   1a10c:	eor	w28, w25, w28, ror #2
   1a110:	eor	w28, w28, w26
   1a114:	ror	w30, w26, #27
   1a118:	add	w14, w30, w14
   1a11c:	ror	w6, w6, #31
   1a120:	add	w12, w28, w12
   1a124:	eor	w15, w15, w5
   1a128:	eor	w28, w10, w2
   1a12c:	add	w11, w6, w17
   1a130:	eor	w15, w15, w28
   1a134:	add	w12, w12, w11
   1a138:	eor	w28, w25, w26, ror #2
   1a13c:	ror	w11, w14, #27
   1a140:	add	w11, w11, w12
   1a144:	ror	w15, w15, #31
   1a148:	eor	w28, w28, w14
   1a14c:	eor	w20, w20, w4
   1a150:	add	w16, w28, w16
   1a154:	add	w28, w15, w17
   1a158:	add	w16, w16, w28
   1a15c:	ror	w28, w11, #27
   1a160:	add	w28, w28, w16
   1a164:	eor	w16, w3, w8
   1a168:	eor	w20, w20, w16
   1a16c:	ror	w14, w14, #2
   1a170:	ror	w12, w26, #2
   1a174:	eor	w26, w14, w26, ror #2
   1a178:	ror	w20, w20, #31
   1a17c:	eor	w26, w26, w11
   1a180:	ror	w16, w28, #27
   1a184:	add	w25, w26, w25
   1a188:	add	w26, w20, w17
   1a18c:	add	w25, w25, w26
   1a190:	eor	w5, w5, w19
   1a194:	add	w25, w16, w25
   1a198:	eor	w16, w7, w6
   1a19c:	eor	w5, w5, w16
   1a1a0:	eor	w16, w14, w11, ror #2
   1a1a4:	eor	w16, w16, w28
   1a1a8:	ror	w28, w28, #2
   1a1ac:	add	w12, w16, w12
   1a1b0:	ror	w5, w5, #31
   1a1b4:	add	w16, w5, w17
   1a1b8:	ror	w26, w11, #2
   1a1bc:	add	w12, w12, w16
   1a1c0:	eor	w11, w28, w11, ror #2
   1a1c4:	eor	w11, w11, w25
   1a1c8:	ror	w16, w25, #27
   1a1cc:	add	w12, w16, w12
   1a1d0:	eor	w4, w4, w13
   1a1d4:	eor	w16, w9, w15
   1a1d8:	eor	w19, w19, w1
   1a1dc:	eor	w4, w4, w16
   1a1e0:	add	w14, w11, w14
   1a1e4:	eor	w11, w27, w20
   1a1e8:	eor	w16, w28, w25, ror #2
   1a1ec:	eor	w11, w11, w19
   1a1f0:	ror	w4, w4, #31
   1a1f4:	add	w30, w4, w17
   1a1f8:	eor	w16, w16, w12
   1a1fc:	add	w14, w14, w30
   1a200:	ror	w11, w11, #31
   1a204:	add	w26, w16, w26
   1a208:	ror	w30, w12, #27
   1a20c:	add	w16, w11, w17
   1a210:	add	w30, w30, w14
   1a214:	add	w26, w26, w16
   1a218:	eor	w13, w13, w18
   1a21c:	eor	w16, w2, w5
   1a220:	ror	w12, w12, #2
   1a224:	eor	w13, w13, w16
   1a228:	ror	w19, w30, #27
   1a22c:	add	w26, w19, w26
   1a230:	ror	w14, w25, #2
   1a234:	eor	w25, w12, w25, ror #2
   1a238:	ror	w13, w13, #31
   1a23c:	eor	w25, w25, w30
   1a240:	add	w16, w13, w17
   1a244:	eor	w19, w8, w4
   1a248:	add	w28, w25, w28
   1a24c:	eor	w1, w1, w10
   1a250:	add	w28, w28, w16
   1a254:	eor	w1, w1, w19
   1a258:	ror	w16, w26, #27
   1a25c:	add	w16, w16, w28
   1a260:	eor	w28, w12, w30, ror #2
   1a264:	eor	w28, w28, w26
   1a268:	ror	w1, w1, #31
   1a26c:	add	w14, w28, w14
   1a270:	add	w28, w1, w17
   1a274:	add	w14, w14, w28
   1a278:	ror	w28, w16, #27
   1a27c:	add	w28, w28, w14
   1a280:	eor	w18, w18, w3
   1a284:	eor	w14, w6, w11
   1a288:	ror	w26, w26, #2
   1a28c:	eor	w14, w14, w18
   1a290:	ror	w25, w30, #2
   1a294:	eor	w30, w26, w30, ror #2
   1a298:	eor	w19, w15, w13
   1a29c:	eor	w30, w30, w16
   1a2a0:	ror	w14, w14, #31
   1a2a4:	eor	w10, w10, w7
   1a2a8:	add	w12, w30, w12
   1a2ac:	eor	w10, w10, w19
   1a2b0:	add	w30, w14, w17
   1a2b4:	add	w12, w12, w30
   1a2b8:	ror	w18, w28, #27
   1a2bc:	eor	w30, w26, w16, ror #2
   1a2c0:	add	w12, w18, w12
   1a2c4:	eor	w19, w20, w1
   1a2c8:	ror	w10, w10, #31
   1a2cc:	eor	w30, w30, w28
   1a2d0:	eor	w3, w3, w9
   1a2d4:	add	w25, w30, w25
   1a2d8:	ror	w28, w28, #2
   1a2dc:	add	w30, w10, w17
   1a2e0:	eor	w3, w3, w19
   1a2e4:	add	w25, w25, w30
   1a2e8:	ror	w18, w16, #2
   1a2ec:	eor	w16, w28, w16, ror #2
   1a2f0:	ror	w30, w12, #27
   1a2f4:	add	w30, w30, w25
   1a2f8:	ror	w3, w3, #31
   1a2fc:	eor	w16, w16, w12
   1a300:	add	w19, w3, w17
   1a304:	eor	w25, w5, w14
   1a308:	add	w26, w16, w26
   1a30c:	eor	w7, w7, w27
   1a310:	add	w26, w26, w19
   1a314:	eor	w7, w7, w25
   1a318:	ror	w19, w30, #27
   1a31c:	add	w19, w19, w26
   1a320:	eor	w26, w28, w12, ror #2
   1a324:	eor	w25, w4, w10
   1a328:	ror	w7, w7, #31
   1a32c:	eor	w26, w26, w30
   1a330:	eor	w9, w9, w2
   1a334:	ror	w30, w30, #2
   1a338:	add	w18, w26, w18
   1a33c:	ror	w16, w12, #2
   1a340:	add	w26, w7, w17
   1a344:	eor	w9, w9, w25
   1a348:	eor	w12, w30, w12, ror #2
   1a34c:	add	w18, w18, w26
   1a350:	eor	w12, w12, w19
   1a354:	ror	w26, w19, #27
   1a358:	add	w18, w26, w18
   1a35c:	ror	w9, w9, #31
   1a360:	eor	w27, w27, w8
   1a364:	add	w28, w12, w28
   1a368:	eor	w12, w11, w3
   1a36c:	add	w25, w9, w17
   1a370:	eor	w12, w12, w27
   1a374:	add	w28, w28, w25
   1a378:	eor	w26, w30, w19, ror #2
   1a37c:	ror	w25, w18, #27
   1a380:	add	w25, w25, w28
   1a384:	ror	w12, w12, #31
   1a388:	eor	w26, w26, w18
   1a38c:	eor	w2, w2, w6
   1a390:	add	w16, w26, w16
   1a394:	add	w26, w12, w17
   1a398:	add	w16, w16, w26
   1a39c:	ror	w26, w25, #27
   1a3a0:	add	w16, w26, w16
   1a3a4:	ror	w26, w18, #2
   1a3a8:	eor	w18, w13, w7
   1a3ac:	ror	w28, w19, #2
   1a3b0:	eor	w2, w2, w18
   1a3b4:	eor	w19, w26, w19, ror #2
   1a3b8:	eor	w18, w1, w9
   1a3bc:	eor	w19, w19, w25
   1a3c0:	eor	w8, w8, w15
   1a3c4:	ror	w2, w2, #31
   1a3c8:	add	w27, w2, w17
   1a3cc:	add	w30, w19, w30
   1a3d0:	eor	w8, w8, w18
   1a3d4:	add	w30, w30, w27
   1a3d8:	eor	w19, w26, w25, ror #2
   1a3dc:	ror	w27, w16, #27
   1a3e0:	add	w27, w27, w30
   1a3e4:	ror	w8, w8, #31
   1a3e8:	eor	w19, w19, w16
   1a3ec:	add	w17, w8, w17
   1a3f0:	add	w19, w19, w28
   1a3f4:	eor	w6, w6, w20
   1a3f8:	add	w17, w19, w17
   1a3fc:	ror	w19, w27, #27
   1a400:	add	w19, w19, w17
   1a404:	eor	w17, w14, w12
   1a408:	orr	w18, w27, w16, ror #2
   1a40c:	eor	w6, w6, w17
   1a410:	mov	w17, #0xbcdc                	// #48348
   1a414:	ror	w30, w25, #2
   1a418:	and	w25, w18, w25, ror #2
   1a41c:	and	w18, w27, w16, ror #2
   1a420:	orr	w25, w25, w18
   1a424:	ror	w6, w6, #31
   1a428:	movk	w17, #0x8f1b, lsl #16
   1a42c:	ror	w18, w19, #27
   1a430:	add	w25, w25, w18
   1a434:	add	w18, w6, w17
   1a438:	add	w18, w25, w18
   1a43c:	eor	w15, w15, w5
   1a440:	add	w18, w18, w26
   1a444:	eor	w26, w10, w2
   1a448:	eor	w15, w15, w26
   1a44c:	orr	w26, w19, w27, ror #2
   1a450:	eor	w20, w20, w4
   1a454:	ror	w28, w16, #2
   1a458:	and	w16, w26, w16, ror #2
   1a45c:	and	w26, w19, w27, ror #2
   1a460:	orr	w16, w16, w26
   1a464:	ror	w15, w15, #31
   1a468:	add	w26, w15, w17
   1a46c:	add	w30, w16, w30
   1a470:	add	w30, w30, w26
   1a474:	eor	w16, w3, w8
   1a478:	eor	w16, w16, w20
   1a47c:	ror	w26, w18, #27
   1a480:	add	w26, w26, w30
   1a484:	orr	w20, w18, w19, ror #2
   1a488:	ror	w25, w27, #2
   1a48c:	and	w27, w20, w27, ror #2
   1a490:	and	w20, w18, w19, ror #2
   1a494:	orr	w27, w27, w20
   1a498:	ror	w16, w16, #31
   1a49c:	eor	w5, w5, w11
   1a4a0:	ror	w20, w26, #27
   1a4a4:	add	w20, w27, w20
   1a4a8:	add	w27, w16, w17
   1a4ac:	add	w20, w20, w27
   1a4b0:	ror	w30, w19, #2
   1a4b4:	add	w20, w20, w28
   1a4b8:	eor	w28, w7, w6
   1a4bc:	eor	w5, w5, w28
   1a4c0:	orr	w28, w26, w18, ror #2
   1a4c4:	and	w19, w28, w19, ror #2
   1a4c8:	and	w28, w26, w18, ror #2
   1a4cc:	orr	w19, w19, w28
   1a4d0:	ror	w5, w5, #31
   1a4d4:	add	w28, w5, w17
   1a4d8:	add	w25, w19, w25
   1a4dc:	add	w25, w25, w28
   1a4e0:	eor	w19, w9, w15
   1a4e4:	eor	w4, w4, w13
   1a4e8:	ror	w28, w20, #27
   1a4ec:	add	w28, w28, w25
   1a4f0:	eor	w4, w4, w19
   1a4f4:	orr	w19, w20, w26, ror #2
   1a4f8:	ror	w27, w18, #2
   1a4fc:	and	w18, w19, w18, ror #2
   1a500:	and	w19, w20, w26, ror #2
   1a504:	orr	w18, w18, w19
   1a508:	ror	w4, w4, #31
   1a50c:	eor	w11, w11, w1
   1a510:	ror	w19, w28, #27
   1a514:	add	w19, w18, w19
   1a518:	add	w18, w4, w17
   1a51c:	add	w19, w19, w18
   1a520:	eor	w18, w12, w16
   1a524:	eor	w11, w18, w11
   1a528:	orr	w18, w28, w20, ror #2
   1a52c:	add	w19, w19, w30
   1a530:	ror	w25, w26, #2
   1a534:	and	w26, w18, w26, ror #2
   1a538:	and	w18, w28, w20, ror #2
   1a53c:	orr	w26, w26, w18
   1a540:	ror	w11, w11, #31
   1a544:	add	w18, w11, w17
   1a548:	add	w27, w26, w27
   1a54c:	add	w27, w27, w18
   1a550:	ror	w18, w19, #27
   1a554:	add	w18, w18, w27
   1a558:	eor	w13, w13, w14
   1a55c:	eor	w27, w2, w5
   1a560:	ror	w30, w20, #2
   1a564:	eor	w13, w13, w27
   1a568:	orr	w27, w19, w28, ror #2
   1a56c:	and	w20, w27, w20, ror #2
   1a570:	and	w27, w19, w28, ror #2
   1a574:	orr	w20, w20, w27
   1a578:	ror	w13, w13, #31
   1a57c:	eor	w1, w1, w10
   1a580:	ror	w27, w18, #27
   1a584:	add	w27, w20, w27
   1a588:	add	w20, w13, w17
   1a58c:	add	w27, w27, w20
   1a590:	eor	w20, w8, w4
   1a594:	eor	w1, w1, w20
   1a598:	orr	w20, w18, w19, ror #2
   1a59c:	add	w27, w27, w25
   1a5a0:	ror	w26, w28, #2
   1a5a4:	and	w28, w20, w28, ror #2
   1a5a8:	and	w20, w18, w19, ror #2
   1a5ac:	orr	w28, w28, w20
   1a5b0:	ror	w1, w1, #31
   1a5b4:	add	w20, w1, w17
   1a5b8:	add	w30, w28, w30
   1a5bc:	add	w30, w30, w20
   1a5c0:	ror	w20, w27, #27
   1a5c4:	add	w20, w20, w30
   1a5c8:	eor	w14, w14, w3
   1a5cc:	eor	w30, w6, w11
   1a5d0:	ror	w25, w19, #2
   1a5d4:	eor	w14, w14, w30
   1a5d8:	orr	w30, w27, w18, ror #2
   1a5dc:	and	w19, w30, w19, ror #2
   1a5e0:	and	w30, w27, w18, ror #2
   1a5e4:	orr	w19, w19, w30
   1a5e8:	ror	w14, w14, #31
   1a5ec:	eor	w10, w10, w7
   1a5f0:	ror	w30, w20, #27
   1a5f4:	add	w30, w19, w30
   1a5f8:	add	w19, w14, w17
   1a5fc:	add	w30, w30, w19
   1a600:	eor	w19, w15, w13
   1a604:	eor	w10, w10, w19
   1a608:	orr	w19, w20, w27, ror #2
   1a60c:	add	w30, w30, w26
   1a610:	ror	w28, w18, #2
   1a614:	and	w18, w19, w18, ror #2
   1a618:	and	w19, w20, w27, ror #2
   1a61c:	orr	w18, w18, w19
   1a620:	ror	w10, w10, #31
   1a624:	add	w19, w10, w17
   1a628:	add	w25, w18, w25
   1a62c:	add	w25, w25, w19
   1a630:	eor	w18, w16, w1
   1a634:	eor	w3, w3, w9
   1a638:	ror	w19, w30, #27
   1a63c:	add	w19, w19, w25
   1a640:	eor	w3, w3, w18
   1a644:	orr	w18, w30, w20, ror #2
   1a648:	ror	w26, w27, #2
   1a64c:	and	w27, w18, w27, ror #2
   1a650:	and	w18, w30, w20, ror #2
   1a654:	orr	w27, w27, w18
   1a658:	ror	w3, w3, #31
   1a65c:	eor	w7, w7, w12
   1a660:	ror	w18, w19, #27
   1a664:	add	w18, w27, w18
   1a668:	add	w27, w3, w17
   1a66c:	add	w18, w18, w27
   1a670:	ror	w25, w20, #2
   1a674:	add	w18, w18, w28
   1a678:	eor	w28, w5, w14
   1a67c:	eor	w7, w28, w7
   1a680:	orr	w28, w19, w30, ror #2
   1a684:	and	w20, w28, w20, ror #2
   1a688:	and	w28, w19, w30, ror #2
   1a68c:	orr	w20, w20, w28
   1a690:	ror	w7, w7, #31
   1a694:	add	w26, w20, w26
   1a698:	add	w20, w7, w17
   1a69c:	eor	w28, w4, w10
   1a6a0:	add	w26, w26, w20
   1a6a4:	eor	w9, w9, w2
   1a6a8:	ror	w20, w18, #27
   1a6ac:	add	w26, w20, w26
   1a6b0:	eor	w9, w9, w28
   1a6b4:	orr	w28, w18, w19, ror #2
   1a6b8:	ror	w27, w30, #2
   1a6bc:	and	w28, w28, w30, ror #2
   1a6c0:	and	w30, w18, w19, ror #2
   1a6c4:	orr	w28, w28, w30
   1a6c8:	ror	w9, w9, #31
   1a6cc:	eor	w12, w12, w8
   1a6d0:	ror	w30, w26, #27
   1a6d4:	add	w30, w28, w30
   1a6d8:	add	w28, w9, w17
   1a6dc:	add	w30, w30, w28
   1a6e0:	eor	w28, w11, w3
   1a6e4:	eor	w12, w12, w28
   1a6e8:	orr	w28, w26, w18, ror #2
   1a6ec:	add	w25, w30, w25
   1a6f0:	ror	w20, w19, #2
   1a6f4:	and	w19, w28, w19, ror #2
   1a6f8:	and	w28, w26, w18, ror #2
   1a6fc:	orr	w19, w19, w28
   1a700:	ror	w12, w12, #31
   1a704:	add	w27, w19, w27
   1a708:	add	w19, w12, w17
   1a70c:	eor	w28, w13, w7
   1a710:	add	w27, w27, w19
   1a714:	eor	w2, w2, w6
   1a718:	ror	w19, w25, #27
   1a71c:	add	w27, w19, w27
   1a720:	eor	w2, w2, w28
   1a724:	orr	w28, w25, w26, ror #2
   1a728:	ror	w30, w18, #2
   1a72c:	and	w28, w28, w18, ror #2
   1a730:	and	w18, w25, w26, ror #2
   1a734:	orr	w28, w28, w18
   1a738:	ror	w2, w2, #31
   1a73c:	eor	w8, w8, w15
   1a740:	ror	w18, w27, #27
   1a744:	add	w18, w28, w18
   1a748:	add	w28, w2, w17
   1a74c:	add	w18, w18, w28
   1a750:	eor	w28, w1, w9
   1a754:	eor	w8, w8, w28
   1a758:	orr	w28, w27, w25, ror #2
   1a75c:	add	w20, w18, w20
   1a760:	ror	w19, w26, #2
   1a764:	and	w26, w28, w26, ror #2
   1a768:	and	w28, w27, w25, ror #2
   1a76c:	orr	w26, w26, w28
   1a770:	ror	w8, w8, #31
   1a774:	add	w30, w26, w30
   1a778:	add	w26, w8, w17
   1a77c:	eor	w28, w14, w12
   1a780:	add	w30, w30, w26
   1a784:	eor	w6, w6, w16
   1a788:	ror	w26, w20, #27
   1a78c:	add	w30, w26, w30
   1a790:	eor	w6, w6, w28
   1a794:	orr	w28, w20, w27, ror #2
   1a798:	ror	w18, w25, #2
   1a79c:	and	w25, w28, w25, ror #2
   1a7a0:	and	w28, w20, w27, ror #2
   1a7a4:	orr	w28, w25, w28
   1a7a8:	ror	w6, w6, #31
   1a7ac:	eor	w15, w15, w5
   1a7b0:	ror	w25, w30, #27
   1a7b4:	add	w25, w28, w25
   1a7b8:	add	w28, w6, w17
   1a7bc:	add	w25, w25, w28
   1a7c0:	eor	w28, w10, w2
   1a7c4:	eor	w15, w28, w15
   1a7c8:	orr	w28, w30, w20, ror #2
   1a7cc:	add	w19, w25, w19
   1a7d0:	ror	w26, w27, #2
   1a7d4:	and	w27, w28, w27, ror #2
   1a7d8:	and	w28, w30, w20, ror #2
   1a7dc:	orr	w27, w27, w28
   1a7e0:	ror	w15, w15, #31
   1a7e4:	add	w18, w27, w18
   1a7e8:	add	w27, w15, w17
   1a7ec:	eor	w28, w3, w8
   1a7f0:	add	w18, w18, w27
   1a7f4:	eor	w16, w16, w4
   1a7f8:	ror	w27, w19, #27
   1a7fc:	add	w18, w27, w18
   1a800:	eor	w16, w16, w28
   1a804:	orr	w28, w19, w30, ror #2
   1a808:	ror	w25, w20, #2
   1a80c:	and	w20, w28, w20, ror #2
   1a810:	and	w28, w19, w30, ror #2
   1a814:	orr	w28, w20, w28
   1a818:	ror	w16, w16, #31
   1a81c:	eor	w5, w5, w11
   1a820:	ror	w20, w18, #27
   1a824:	add	w20, w28, w20
   1a828:	add	w28, w16, w17
   1a82c:	add	w20, w20, w28
   1a830:	eor	w28, w7, w6
   1a834:	eor	w5, w5, w28
   1a838:	orr	w28, w18, w19, ror #2
   1a83c:	add	w26, w20, w26
   1a840:	ror	w27, w30, #2
   1a844:	and	w30, w28, w30, ror #2
   1a848:	and	w28, w18, w19, ror #2
   1a84c:	orr	w30, w30, w28
   1a850:	ror	w5, w5, #31
   1a854:	add	w25, w30, w25
   1a858:	add	w17, w5, w17
   1a85c:	add	w17, w25, w17
   1a860:	ror	w25, w26, #27
   1a864:	add	w17, w25, w17
   1a868:	eor	w4, w4, w13
   1a86c:	eor	w25, w9, w15
   1a870:	ror	w18, w18, #2
   1a874:	eor	w4, w4, w25
   1a878:	ror	w20, w19, #2
   1a87c:	eor	w19, w18, w19, ror #2
   1a880:	eor	w25, w12, w16
   1a884:	eor	w19, w19, w26
   1a888:	ror	w4, w4, #31
   1a88c:	eor	w11, w11, w1
   1a890:	mov	w28, #0xc1d6                	// #49622
   1a894:	movk	w28, #0xca62, lsl #16
   1a898:	add	w27, w19, w27
   1a89c:	eor	w11, w11, w25
   1a8a0:	add	w19, w4, w28
   1a8a4:	eor	w25, w18, w26, ror #2
   1a8a8:	add	w27, w27, w19
   1a8ac:	ror	w19, w17, #27
   1a8b0:	add	w27, w19, w27
   1a8b4:	ror	w11, w11, #31
   1a8b8:	eor	w25, w25, w17
   1a8bc:	eor	w13, w13, w14
   1a8c0:	add	w20, w25, w20
   1a8c4:	add	w25, w11, w28
   1a8c8:	add	w20, w20, w25
   1a8cc:	ror	w25, w27, #27
   1a8d0:	add	w20, w25, w20
   1a8d4:	eor	w25, w2, w5
   1a8d8:	eor	w13, w25, w13
   1a8dc:	ror	w17, w17, #2
   1a8e0:	eor	w1, w1, w10
   1a8e4:	ror	w19, w26, #2
   1a8e8:	eor	w26, w17, w26, ror #2
   1a8ec:	ror	w13, w13, #31
   1a8f0:	eor	w26, w26, w27
   1a8f4:	ror	w25, w20, #27
   1a8f8:	add	w18, w26, w18
   1a8fc:	add	w26, w13, w28
   1a900:	add	w18, w18, w26
   1a904:	eor	w26, w8, w4
   1a908:	eor	w1, w1, w26
   1a90c:	eor	w26, w17, w27, ror #2
   1a910:	add	w18, w25, w18
   1a914:	eor	w26, w26, w20
   1a918:	add	w19, w26, w19
   1a91c:	ror	w1, w1, #31
   1a920:	add	w26, w1, w28
   1a924:	eor	w14, w14, w3
   1a928:	add	w19, w19, w26
   1a92c:	ror	w26, w18, #27
   1a930:	add	w19, w26, w19
   1a934:	eor	w26, w6, w11
   1a938:	eor	w14, w14, w26
   1a93c:	ror	w20, w20, #2
   1a940:	eor	w10, w10, w7
   1a944:	ror	w25, w27, #2
   1a948:	eor	w27, w20, w27, ror #2
   1a94c:	ror	w14, w14, #31
   1a950:	eor	w27, w27, w18
   1a954:	ror	w26, w19, #27
   1a958:	add	w17, w27, w17
   1a95c:	add	w27, w14, w28
   1a960:	add	w17, w17, w27
   1a964:	eor	w27, w15, w13
   1a968:	eor	w10, w27, w10
   1a96c:	eor	w27, w20, w18, ror #2
   1a970:	add	w17, w26, w17
   1a974:	eor	w27, w27, w19
   1a978:	add	w25, w27, w25
   1a97c:	ror	w10, w10, #31
   1a980:	add	w27, w10, w28
   1a984:	eor	w3, w3, w9
   1a988:	add	w25, w25, w27
   1a98c:	ror	w27, w17, #27
   1a990:	add	w25, w27, w25
   1a994:	eor	w27, w16, w1
   1a998:	eor	w3, w3, w27
   1a99c:	ror	w19, w19, #2
   1a9a0:	eor	w27, w5, w14
   1a9a4:	ror	w26, w18, #2
   1a9a8:	eor	w18, w19, w18, ror #2
   1a9ac:	ror	w3, w3, #31
   1a9b0:	eor	w18, w18, w17
   1a9b4:	eor	w7, w7, w12
   1a9b8:	add	w20, w18, w20
   1a9bc:	eor	w7, w7, w27
   1a9c0:	add	w18, w3, w28
   1a9c4:	eor	w27, w19, w17, ror #2
   1a9c8:	add	w20, w20, w18
   1a9cc:	ror	w18, w25, #27
   1a9d0:	add	w20, w18, w20
   1a9d4:	ror	w7, w7, #31
   1a9d8:	eor	w27, w27, w25
   1a9dc:	eor	w9, w9, w2
   1a9e0:	add	w26, w27, w26
   1a9e4:	add	w27, w7, w28
   1a9e8:	add	w26, w26, w27
   1a9ec:	ror	w27, w20, #27
   1a9f0:	add	w26, w27, w26
   1a9f4:	eor	w27, w4, w10
   1a9f8:	eor	w9, w27, w9
   1a9fc:	ror	w25, w25, #2
   1aa00:	eor	w27, w11, w3
   1aa04:	ror	w18, w17, #2
   1aa08:	eor	w17, w25, w17, ror #2
   1aa0c:	ror	w9, w9, #31
   1aa10:	eor	w17, w17, w20
   1aa14:	eor	w12, w12, w8
   1aa18:	add	w19, w17, w19
   1aa1c:	eor	w12, w12, w27
   1aa20:	add	w17, w9, w28
   1aa24:	eor	w27, w25, w20, ror #2
   1aa28:	add	w19, w19, w17
   1aa2c:	ror	w17, w26, #27
   1aa30:	add	w19, w17, w19
   1aa34:	ror	w12, w12, #31
   1aa38:	eor	w27, w27, w26
   1aa3c:	ror	w26, w26, #2
   1aa40:	add	w18, w27, w18
   1aa44:	add	w27, w12, w28
   1aa48:	add	w18, w18, w27
   1aa4c:	ror	w27, w19, #27
   1aa50:	add	w18, w27, w18
   1aa54:	eor	w27, w2, w6
   1aa58:	eor	w2, w13, w7
   1aa5c:	ror	w17, w20, #2
   1aa60:	eor	w27, w27, w2
   1aa64:	eor	w20, w26, w20, ror #2
   1aa68:	eor	w20, w20, w19
   1aa6c:	eor	w8, w8, w15
   1aa70:	add	w25, w20, w25
   1aa74:	ror	w27, w27, #31
   1aa78:	add	w20, w27, w28
   1aa7c:	ror	w2, w18, #27
   1aa80:	add	w25, w25, w20
   1aa84:	eor	w20, w1, w9
   1aa88:	eor	w8, w8, w20
   1aa8c:	eor	w20, w26, w19, ror #2
   1aa90:	add	w25, w2, w25
   1aa94:	eor	w20, w20, w18
   1aa98:	add	w17, w20, w17
   1aa9c:	ror	w8, w8, #31
   1aaa0:	add	w20, w8, w28
   1aaa4:	eor	w6, w6, w16
   1aaa8:	add	w17, w17, w20
   1aaac:	ror	w20, w25, #27
   1aab0:	add	w17, w20, w17
   1aab4:	eor	w20, w14, w12
   1aab8:	eor	w6, w6, w20
   1aabc:	ror	w18, w18, #2
   1aac0:	eor	w20, w10, w27
   1aac4:	ror	w2, w19, #2
   1aac8:	eor	w19, w18, w19, ror #2
   1aacc:	ror	w6, w6, #31
   1aad0:	eor	w19, w19, w25
   1aad4:	eor	w15, w15, w5
   1aad8:	add	w26, w19, w26
   1aadc:	eor	w15, w15, w20
   1aae0:	add	w19, w6, w28
   1aae4:	eor	w20, w18, w25, ror #2
   1aae8:	add	w26, w26, w19
   1aaec:	ror	w19, w17, #27
   1aaf0:	add	w26, w19, w26
   1aaf4:	ror	w15, w15, #31
   1aaf8:	eor	w20, w20, w17
   1aafc:	eor	w16, w16, w4
   1ab00:	eor	w3, w3, w8
   1ab04:	ror	w17, w17, #2
   1ab08:	add	w2, w20, w2
   1ab0c:	eor	w3, w16, w3
   1ab10:	add	w20, w15, w28
   1ab14:	ror	w19, w25, #2
   1ab18:	add	w2, w2, w20
   1ab1c:	eor	w25, w17, w25, ror #2
   1ab20:	eor	w25, w25, w26
   1ab24:	ror	w20, w26, #27
   1ab28:	add	w2, w20, w2
   1ab2c:	eor	w5, w5, w11
   1ab30:	eor	w7, w7, w6
   1ab34:	ror	w3, w3, #31
   1ab38:	add	w18, w25, w18
   1ab3c:	eor	w7, w5, w7
   1ab40:	add	w25, w3, w28
   1ab44:	ror	w16, w2, #27
   1ab48:	eor	w5, w17, w26, ror #2
   1ab4c:	add	w18, w18, w25
   1ab50:	add	w18, w16, w18
   1ab54:	ror	w7, w7, #31
   1ab58:	eor	w5, w5, w2
   1ab5c:	eor	w4, w4, w13
   1ab60:	eor	w9, w9, w15
   1ab64:	ror	w25, w2, #2
   1ab68:	add	w19, w5, w19
   1ab6c:	eor	w9, w4, w9
   1ab70:	add	w5, w7, w28
   1ab74:	ror	w20, w26, #2
   1ab78:	add	w19, w19, w5
   1ab7c:	eor	w26, w25, w26, ror #2
   1ab80:	ror	w5, w18, #27
   1ab84:	add	w19, w5, w19
   1ab88:	ror	w9, w9, #31
   1ab8c:	eor	w26, w26, w18
   1ab90:	eor	w11, w11, w1
   1ab94:	add	w17, w26, w17
   1ab98:	eor	w3, w12, w3
   1ab9c:	add	w26, w9, w28
   1aba0:	ror	w2, w19, #27
   1aba4:	add	w17, w17, w26
   1aba8:	eor	w3, w11, w3
   1abac:	add	w17, w2, w17
   1abb0:	eor	w2, w25, w18, ror #2
   1abb4:	eor	w2, w2, w19
   1abb8:	ror	w3, w3, #31
   1abbc:	add	w3, w3, w28
   1abc0:	add	w20, w2, w20
   1abc4:	add	w20, w3, w20
   1abc8:	ror	w2, w17, #27
   1abcc:	add	w20, w2, w20
   1abd0:	eor	w27, w27, w7
   1abd4:	eor	w2, w13, w14
   1abd8:	ror	w19, w19, #2
   1abdc:	eor	w2, w2, w27
   1abe0:	ror	w26, w18, #2
   1abe4:	eor	w18, w19, w18, ror #2
   1abe8:	eor	w1, w1, w10
   1abec:	eor	w18, w18, w17
   1abf0:	eor	w8, w8, w9
   1abf4:	add	w25, w18, w25
   1abf8:	ror	w2, w2, #31
   1abfc:	add	w2, w2, w28
   1ac00:	eor	w1, w1, w8
   1ac04:	add	w2, w2, w25
   1ac08:	ror	w3, w20, #27
   1ac0c:	add	w2, w3, w2
   1ac10:	ror	w1, w1, #31
   1ac14:	add	w1, w1, w26
   1ac18:	ror	w3, w17, #2
   1ac1c:	add	w23, w23, w28
   1ac20:	eor	w17, w19, w17, ror #2
   1ac24:	add	w23, w1, w23
   1ac28:	eor	w17, w17, w20
   1ac2c:	ror	w1, w2, #27
   1ac30:	add	w17, w17, w1
   1ac34:	ldr	w1, [x0, #16]
   1ac38:	add	w23, w23, w17
   1ac3c:	ror	w20, w20, #2
   1ac40:	add	w21, w21, w2
   1ac44:	add	w24, w20, w24
   1ac48:	add	w22, w22, w3
   1ac4c:	add	w19, w1, w19
   1ac50:	stp	w23, w21, [x0]
   1ac54:	stp	w24, w22, [x0, #8]
   1ac58:	str	w19, [x0, #16]
   1ac5c:	ldp	x19, x20, [sp, #16]
   1ac60:	ldp	x21, x22, [sp, #32]
   1ac64:	ldp	x23, x24, [sp, #48]
   1ac68:	ldp	x25, x26, [sp, #64]
   1ac6c:	ldp	x27, x28, [sp, #80]
   1ac70:	ldp	x29, x30, [sp], #96
   1ac74:	ret
   1ac78:	mov	x1, #0x2301                	// #8961
   1ac7c:	str	wzr, [x0, #24]
   1ac80:	movk	x1, #0x6745, lsl #16
   1ac84:	movk	x1, #0xab89, lsl #32
   1ac88:	movk	x1, #0xefcd, lsl #48
   1ac8c:	str	x1, [x0]
   1ac90:	mov	x1, #0xdcfe                	// #56574
   1ac94:	movk	x1, #0x98ba, lsl #16
   1ac98:	movk	x1, #0x5476, lsl #32
   1ac9c:	movk	x1, #0x1032, lsl #48
   1aca0:	str	x1, [x0, #8]
   1aca4:	mov	x1, #0xe1f0                	// #57840
   1aca8:	movk	x1, #0xc3d2, lsl #16
   1acac:	str	x1, [x0, #16]
   1acb0:	ret
   1acb4:	stp	x29, x30, [sp, #-48]!
   1acb8:	mov	x29, sp
   1acbc:	stp	x19, x20, [sp, #16]
   1acc0:	mov	x19, x0
   1acc4:	ldr	w3, [x0, #20]
   1acc8:	lsl	w0, w2, #3
   1accc:	stp	x21, x22, [sp, #32]
   1acd0:	adds	w0, w0, w3
   1acd4:	str	w0, [x19, #20]
   1acd8:	mov	x22, x1
   1acdc:	mov	w21, w2
   1ace0:	b.cc	1acf0 <scols_init_debug@@SMARTCOLS_2.25+0x8704>  // b.lo, b.ul, b.last
   1ace4:	ldr	w0, [x19, #24]
   1ace8:	add	w0, w0, #0x1
   1acec:	str	w0, [x19, #24]
   1acf0:	ldr	w0, [x19, #24]
   1acf4:	ubfx	x3, x3, #3, #6
   1acf8:	add	w0, w0, w21, lsr #29
   1acfc:	str	w0, [x19, #24]
   1ad00:	add	w0, w21, w3
   1ad04:	cmp	w0, #0x3f
   1ad08:	b.ls	1ad80 <scols_init_debug@@SMARTCOLS_2.25+0x8794>  // b.plast
   1ad0c:	mov	w0, w3
   1ad10:	mov	w2, #0x40                  	// #64
   1ad14:	sub	w20, w2, w3
   1ad18:	sub	w2, w2, w3
   1ad1c:	add	x0, x0, #0x1c
   1ad20:	mov	x1, x22
   1ad24:	add	x0, x19, x0
   1ad28:	bl	73f0 <memcpy@plt>
   1ad2c:	add	x1, x19, #0x1c
   1ad30:	mov	x0, x19
   1ad34:	bl	19ca0 <scols_init_debug@@SMARTCOLS_2.25+0x76b4>
   1ad38:	add	w0, w20, #0x3f
   1ad3c:	add	x1, x22, w20, uxtw
   1ad40:	cmp	w21, w0
   1ad44:	b.hi	1ad70 <scols_init_debug@@SMARTCOLS_2.25+0x8784>  // b.pmore
   1ad48:	mov	w3, #0x0                   	// #0
   1ad4c:	mov	w3, w3
   1ad50:	sub	w2, w21, w20
   1ad54:	add	x3, x3, #0x1c
   1ad58:	add	x1, x22, w20, uxtw
   1ad5c:	add	x0, x19, x3
   1ad60:	ldp	x19, x20, [sp, #16]
   1ad64:	ldp	x21, x22, [sp, #32]
   1ad68:	ldp	x29, x30, [sp], #48
   1ad6c:	b	73f0 <memcpy@plt>
   1ad70:	mov	x0, x19
   1ad74:	add	w20, w20, #0x40
   1ad78:	bl	19ca0 <scols_init_debug@@SMARTCOLS_2.25+0x76b4>
   1ad7c:	b	1ad38 <scols_init_debug@@SMARTCOLS_2.25+0x874c>
   1ad80:	mov	w20, #0x0                   	// #0
   1ad84:	b	1ad4c <scols_init_debug@@SMARTCOLS_2.25+0x8760>
   1ad88:	stp	x29, x30, [sp, #-64]!
   1ad8c:	mov	x29, sp
   1ad90:	stp	x19, x20, [sp, #16]
   1ad94:	mov	x20, x0
   1ad98:	mov	x19, x1
   1ad9c:	stp	x21, x22, [sp, #32]
   1ada0:	add	x21, sp, #0x38
   1ada4:	mov	x1, #0x0                   	// #0
   1ada8:	cmp	w1, #0x3
   1adac:	mvn	w0, w1
   1adb0:	cset	x2, ls  // ls = plast
   1adb4:	add	x2, x2, #0x4
   1adb8:	ubfiz	w3, w0, #3, #2
   1adbc:	add	x2, x19, x2, lsl #2
   1adc0:	ldr	w0, [x2, #4]
   1adc4:	lsr	w0, w0, w3
   1adc8:	strb	w0, [x1, x21]
   1adcc:	add	x1, x1, #0x1
   1add0:	cmp	x1, #0x8
   1add4:	b.ne	1ada8 <scols_init_debug@@SMARTCOLS_2.25+0x87bc>  // b.any
   1add8:	add	x22, sp, #0x37
   1addc:	mov	w0, #0xffffff80            	// #-128
   1ade0:	strb	w0, [sp, #55]
   1ade4:	mov	x0, x19
   1ade8:	mov	x1, x22
   1adec:	mov	w2, #0x1                   	// #1
   1adf0:	bl	1acb4 <scols_init_debug@@SMARTCOLS_2.25+0x86c8>
   1adf4:	ldr	w0, [x19, #20]
   1adf8:	and	w0, w0, #0x1f8
   1adfc:	cmp	w0, #0x1c0
   1ae00:	b.ne	1ae68 <scols_init_debug@@SMARTCOLS_2.25+0x887c>  // b.any
   1ae04:	mov	x1, x21
   1ae08:	mov	x0, x19
   1ae0c:	mov	w2, #0x8                   	// #8
   1ae10:	bl	1acb4 <scols_init_debug@@SMARTCOLS_2.25+0x86c8>
   1ae14:	mov	x1, #0x0                   	// #0
   1ae18:	lsr	w3, w1, #2
   1ae1c:	mvn	w0, w1
   1ae20:	ubfiz	w2, w0, #3, #2
   1ae24:	ldr	w0, [x19, x3, lsl #2]
   1ae28:	lsr	w0, w0, w2
   1ae2c:	strb	w0, [x20, x1]
   1ae30:	add	x1, x1, #0x1
   1ae34:	cmp	x1, #0x14
   1ae38:	b.ne	1ae18 <scols_init_debug@@SMARTCOLS_2.25+0x882c>  // b.any
   1ae3c:	stp	xzr, xzr, [x19]
   1ae40:	stp	xzr, xzr, [x19, #16]
   1ae44:	stp	xzr, xzr, [x19, #32]
   1ae48:	stp	xzr, xzr, [x19, #48]
   1ae4c:	stp	xzr, xzr, [x19, #64]
   1ae50:	ldp	x21, x22, [sp, #32]
   1ae54:	str	xzr, [x19, #80]
   1ae58:	str	wzr, [x19, #88]
   1ae5c:	ldp	x19, x20, [sp, #16]
   1ae60:	ldp	x29, x30, [sp], #64
   1ae64:	ret
   1ae68:	strb	wzr, [sp, #55]
   1ae6c:	b	1ade4 <scols_init_debug@@SMARTCOLS_2.25+0x87f8>
   1ae70:	stp	x29, x30, [sp, #-144]!
   1ae74:	mov	x29, sp
   1ae78:	stp	x19, x20, [sp, #16]
   1ae7c:	mov	w20, w2
   1ae80:	mov	x19, x1
   1ae84:	add	x20, x19, w20, uxtw
   1ae88:	stp	x21, x22, [sp, #32]
   1ae8c:	add	x22, sp, #0x30
   1ae90:	mov	x21, x0
   1ae94:	mov	x0, x22
   1ae98:	bl	1ac78 <scols_init_debug@@SMARTCOLS_2.25+0x868c>
   1ae9c:	cmp	x19, x20
   1aea0:	b.ne	1aec4 <scols_init_debug@@SMARTCOLS_2.25+0x88d8>  // b.any
   1aea4:	mov	x1, x22
   1aea8:	mov	x0, x21
   1aeac:	bl	1ad88 <scols_init_debug@@SMARTCOLS_2.25+0x879c>
   1aeb0:	strb	wzr, [x21, #20]
   1aeb4:	ldp	x19, x20, [sp, #16]
   1aeb8:	ldp	x21, x22, [sp, #32]
   1aebc:	ldp	x29, x30, [sp], #144
   1aec0:	ret
   1aec4:	mov	x1, x19
   1aec8:	mov	x0, x22
   1aecc:	mov	w2, #0x1                   	// #1
   1aed0:	add	x19, x19, #0x1
   1aed4:	bl	1acb4 <scols_init_debug@@SMARTCOLS_2.25+0x86c8>
   1aed8:	b	1ae9c <scols_init_debug@@SMARTCOLS_2.25+0x88b0>
   1aedc:	stp	x29, x30, [sp, #-64]!
   1aee0:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1aee4:	mov	x2, #0x3                   	// #3
   1aee8:	mov	x29, sp
   1aeec:	add	x1, x1, #0xfa8
   1aef0:	stp	x19, x20, [sp, #16]
   1aef4:	mov	x19, x0
   1aef8:	stp	x21, x22, [sp, #32]
   1aefc:	bl	7de0 <strncasecmp@plt>
   1af00:	cbnz	w0, 1af08 <scols_init_debug@@SMARTCOLS_2.25+0x891c>
   1af04:	add	x19, x19, #0x3
   1af08:	mov	x0, x19
   1af0c:	mov	x2, #0x2                   	// #2
   1af10:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1af14:	add	x1, x1, #0x696
   1af18:	bl	7de0 <strncasecmp@plt>
   1af1c:	mov	w21, w0
   1af20:	cbnz	w0, 1b008 <scols_init_debug@@SMARTCOLS_2.25+0x8a1c>
   1af24:	add	x20, x19, #0x2
   1af28:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1af2c:	mov	x0, x20
   1af30:	add	x1, x1, #0xfac
   1af34:	mov	x2, #0x4                   	// #4
   1af38:	str	xzr, [sp, #56]
   1af3c:	bl	7de0 <strncasecmp@plt>
   1af40:	cbnz	w0, 1af64 <scols_init_debug@@SMARTCOLS_2.25+0x8978>
   1af44:	add	x20, x19, #0x6
   1af48:	bl	7d10 <__ctype_b_loc@plt>
   1af4c:	ldrsb	x1, [x20]
   1af50:	ldr	x0, [x0]
   1af54:	ldrh	w0, [x0, x1, lsl #1]
   1af58:	tbnz	w0, #11, 1af88 <scols_init_debug@@SMARTCOLS_2.25+0x899c>
   1af5c:	mov	w19, #0xffffffff            	// #-1
   1af60:	b	1afe8 <scols_init_debug@@SMARTCOLS_2.25+0x89fc>
   1af64:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1af68:	mov	x0, x20
   1af6c:	add	x1, x1, #0xfb1
   1af70:	mov	x2, #0x4                   	// #4
   1af74:	bl	7de0 <strncasecmp@plt>
   1af78:	cbnz	w0, 1af48 <scols_init_debug@@SMARTCOLS_2.25+0x895c>
   1af7c:	add	x20, x19, #0x6
   1af80:	mov	w21, #0x1                   	// #1
   1af84:	b	1af48 <scols_init_debug@@SMARTCOLS_2.25+0x895c>
   1af88:	bl	8210 <__errno_location@plt>
   1af8c:	mov	x22, x0
   1af90:	add	x1, sp, #0x38
   1af94:	mov	x0, x20
   1af98:	mov	w2, #0xa                   	// #10
   1af9c:	str	wzr, [x22]
   1afa0:	bl	7d30 <strtol@plt>
   1afa4:	mov	x19, x0
   1afa8:	ldr	x0, [sp, #56]
   1afac:	cbz	x0, 1af5c <scols_init_debug@@SMARTCOLS_2.25+0x8970>
   1afb0:	cmp	x20, x0
   1afb4:	b.eq	1af5c <scols_init_debug@@SMARTCOLS_2.25+0x8970>  // b.none
   1afb8:	ldr	w0, [x22]
   1afbc:	cbnz	w0, 1af5c <scols_init_debug@@SMARTCOLS_2.25+0x8970>
   1afc0:	tbnz	w19, #31, 1af5c <scols_init_debug@@SMARTCOLS_2.25+0x8970>
   1afc4:	cbz	w21, 1affc <scols_init_debug@@SMARTCOLS_2.25+0x8a10>
   1afc8:	bl	7560 <__libc_current_sigrtmax@plt>
   1afcc:	sub	w19, w0, w19
   1afd0:	bl	79a0 <__libc_current_sigrtmin@plt>
   1afd4:	cmp	w0, w19
   1afd8:	b.gt	1af5c <scols_init_debug@@SMARTCOLS_2.25+0x8970>
   1afdc:	bl	7560 <__libc_current_sigrtmax@plt>
   1afe0:	cmp	w19, w0
   1afe4:	b.gt	1af5c <scols_init_debug@@SMARTCOLS_2.25+0x8970>
   1afe8:	mov	w0, w19
   1afec:	ldp	x19, x20, [sp, #16]
   1aff0:	ldp	x21, x22, [sp, #32]
   1aff4:	ldp	x29, x30, [sp], #64
   1aff8:	ret
   1affc:	bl	79a0 <__libc_current_sigrtmin@plt>
   1b000:	add	w19, w0, w19
   1b004:	b	1afd0 <scols_init_debug@@SMARTCOLS_2.25+0x89e4>
   1b008:	adrp	x20, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b00c:	add	x20, x20, #0xb30
   1b010:	mov	x21, #0x0                   	// #0
   1b014:	lsl	x22, x21, #4
   1b018:	mov	x1, x19
   1b01c:	ldr	x0, [x22, x20]
   1b020:	bl	7ae0 <strcasecmp@plt>
   1b024:	cbnz	w0, 1b034 <scols_init_debug@@SMARTCOLS_2.25+0x8a48>
   1b028:	add	x20, x20, x22
   1b02c:	ldr	w19, [x20, #8]
   1b030:	b	1afe8 <scols_init_debug@@SMARTCOLS_2.25+0x89fc>
   1b034:	add	x21, x21, #0x1
   1b038:	cmp	x21, #0x22
   1b03c:	b.ne	1b014 <scols_init_debug@@SMARTCOLS_2.25+0x8a28>  // b.any
   1b040:	b	1af5c <scols_init_debug@@SMARTCOLS_2.25+0x8970>
   1b044:	adrp	x2, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b048:	add	x3, x2, #0xb30
   1b04c:	mov	x1, #0x0                   	// #0
   1b050:	ldr	w4, [x3, #8]
   1b054:	cmp	w4, w0
   1b058:	b.ne	1b06c <scols_init_debug@@SMARTCOLS_2.25+0x8a80>  // b.any
   1b05c:	add	x2, x2, #0xb30
   1b060:	lsl	x1, x1, #4
   1b064:	ldr	x0, [x2, x1]
   1b068:	ret
   1b06c:	add	x1, x1, #0x1
   1b070:	add	x3, x3, #0x10
   1b074:	cmp	x1, #0x22
   1b078:	b.ne	1b050 <scols_init_debug@@SMARTCOLS_2.25+0x8a64>  // b.any
   1b07c:	mov	x0, #0x0                   	// #0
   1b080:	b	1b068 <scols_init_debug@@SMARTCOLS_2.25+0x8a7c>
   1b084:	cmp	x0, #0x21
   1b088:	b.hi	1b0c4 <scols_init_debug@@SMARTCOLS_2.25+0x8ad8>  // b.pmore
   1b08c:	cbz	x1, 1b0a4 <scols_init_debug@@SMARTCOLS_2.25+0x8ab8>
   1b090:	lsl	x3, x0, #4
   1b094:	adrp	x4, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b098:	add	x4, x4, #0xb30
   1b09c:	ldr	x3, [x4, x3]
   1b0a0:	str	x3, [x1]
   1b0a4:	cbz	x2, 1b0bc <scols_init_debug@@SMARTCOLS_2.25+0x8ad0>
   1b0a8:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b0ac:	add	x1, x1, #0xb30
   1b0b0:	add	x0, x1, x0, lsl #4
   1b0b4:	ldr	w0, [x0, #8]
   1b0b8:	str	w0, [x2]
   1b0bc:	mov	w0, #0x0                   	// #0
   1b0c0:	b	1b0c8 <scols_init_debug@@SMARTCOLS_2.25+0x8adc>
   1b0c4:	mov	w0, #0xffffffff            	// #-1
   1b0c8:	ret
   1b0cc:	stp	x29, x30, [sp, #-48]!
   1b0d0:	mov	x29, sp
   1b0d4:	stp	x19, x20, [sp, #16]
   1b0d8:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b0dc:	ldr	w0, [x20, #2100]
   1b0e0:	stp	x21, x22, [sp, #32]
   1b0e4:	cmn	w0, #0x1
   1b0e8:	b.ne	1b110 <scols_init_debug@@SMARTCOLS_2.25+0x8b24>  // b.any
   1b0ec:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1b0f0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b0f4:	add	x1, x1, #0x592
   1b0f8:	add	x0, x0, #0x4b
   1b0fc:	bl	7870 <fopen@plt>
   1b100:	mov	x19, x0
   1b104:	cbnz	x0, 1b120 <scols_init_debug@@SMARTCOLS_2.25+0x8b34>
   1b108:	mov	w0, #0x25                  	// #37
   1b10c:	str	w0, [x20, #2100]
   1b110:	ldp	x19, x20, [sp, #16]
   1b114:	ldp	x21, x22, [sp, #32]
   1b118:	ldp	x29, x30, [sp], #48
   1b11c:	ret
   1b120:	add	x22, x20, #0x834
   1b124:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b128:	mov	x2, x22
   1b12c:	add	x1, x1, #0x73c
   1b130:	bl	7960 <__isoc99_fscanf@plt>
   1b134:	mov	x21, x20
   1b138:	mov	w20, w0
   1b13c:	mov	x0, x19
   1b140:	bl	7820 <fclose@plt>
   1b144:	cmp	w20, #0x1
   1b148:	b.eq	1b154 <scols_init_debug@@SMARTCOLS_2.25+0x8b68>  // b.none
   1b14c:	mov	w0, #0x25                  	// #37
   1b150:	str	w0, [x21, #2100]
   1b154:	ldr	w0, [x21, #2100]
   1b158:	b	1b110 <scols_init_debug@@SMARTCOLS_2.25+0x8b24>
   1b15c:	stp	x29, x30, [sp, #-464]!
   1b160:	mov	x29, sp
   1b164:	stp	x19, x20, [sp, #16]
   1b168:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b16c:	ldr	w0, [x19, #2104]
   1b170:	str	x21, [sp, #32]
   1b174:	stp	wzr, wzr, [sp, #60]
   1b178:	cmn	w0, #0x1
   1b17c:	str	wzr, [sp, #68]
   1b180:	b.ne	1b1a0 <scols_init_debug@@SMARTCOLS_2.25+0x8bb4>  // b.any
   1b184:	add	x20, sp, #0x48
   1b188:	mov	x21, x19
   1b18c:	mov	x0, x20
   1b190:	bl	8230 <uname@plt>
   1b194:	cbz	w0, 1b1b0 <scols_init_debug@@SMARTCOLS_2.25+0x8bc4>
   1b198:	str	wzr, [x21, #2104]
   1b19c:	mov	w0, #0x0                   	// #0
   1b1a0:	ldp	x19, x20, [sp, #16]
   1b1a4:	ldr	x21, [sp, #32]
   1b1a8:	ldp	x29, x30, [sp], #464
   1b1ac:	ret
   1b1b0:	add	x4, sp, #0x44
   1b1b4:	add	x3, sp, #0x40
   1b1b8:	add	x2, sp, #0x3c
   1b1bc:	add	x0, x20, #0x82
   1b1c0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b1c4:	add	x1, x1, #0x69
   1b1c8:	bl	80c0 <__isoc99_sscanf@plt>
   1b1cc:	sub	w0, w0, #0x1
   1b1d0:	cmp	w0, #0x2
   1b1d4:	b.hi	1b198 <scols_init_debug@@SMARTCOLS_2.25+0x8bac>  // b.pmore
   1b1d8:	ldr	w0, [sp, #64]
   1b1dc:	lsl	w1, w0, #8
   1b1e0:	ldr	w0, [sp, #60]
   1b1e4:	add	w0, w1, w0, lsl #16
   1b1e8:	ldr	w1, [sp, #68]
   1b1ec:	add	w0, w0, w1
   1b1f0:	str	w0, [x19, #2104]
   1b1f4:	b	1b1a0 <scols_init_debug@@SMARTCOLS_2.25+0x8bb4>
   1b1f8:	ldr	w2, [x0]
   1b1fc:	ldr	w1, [x1]
   1b200:	cmp	w2, w1
   1b204:	cset	w3, gt
   1b208:	cset	w0, lt  // lt = tstop
   1b20c:	sub	w0, w3, w0
   1b210:	ret
   1b214:	stp	x29, x30, [sp, #-272]!
   1b218:	mov	x29, sp
   1b21c:	stp	x19, x20, [sp, #16]
   1b220:	mov	x20, x1
   1b224:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b228:	str	q0, [sp, #96]
   1b22c:	str	q1, [sp, #112]
   1b230:	str	q2, [sp, #128]
   1b234:	str	q3, [sp, #144]
   1b238:	str	q4, [sp, #160]
   1b23c:	str	q5, [sp, #176]
   1b240:	str	q6, [sp, #192]
   1b244:	str	q7, [sp, #208]
   1b248:	stp	x2, x3, [sp, #224]
   1b24c:	stp	x4, x5, [sp, #240]
   1b250:	stp	x6, x7, [sp, #256]
   1b254:	cbz	x0, 1b27c <scols_init_debug@@SMARTCOLS_2.25+0x8c90>
   1b258:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b25c:	ldr	w1, [x1, #2944]
   1b260:	tbnz	w1, #24, 1b27c <scols_init_debug@@SMARTCOLS_2.25+0x8c90>
   1b264:	ldr	x3, [x19, #4016]
   1b268:	mov	x2, x0
   1b26c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1b270:	add	x1, x1, #0x1d1
   1b274:	ldr	x0, [x3]
   1b278:	bl	8340 <fprintf@plt>
   1b27c:	add	x0, sp, #0x110
   1b280:	stp	x0, x0, [sp, #64]
   1b284:	add	x0, sp, #0xe0
   1b288:	str	x0, [sp, #80]
   1b28c:	mov	w0, #0xffffffd0            	// #-48
   1b290:	str	w0, [sp, #88]
   1b294:	mov	w0, #0xffffff80            	// #-128
   1b298:	str	w0, [sp, #92]
   1b29c:	add	x2, sp, #0x20
   1b2a0:	ldr	x19, [x19, #4016]
   1b2a4:	ldp	x0, x1, [sp, #64]
   1b2a8:	stp	x0, x1, [sp, #32]
   1b2ac:	ldp	x0, x1, [sp, #80]
   1b2b0:	stp	x0, x1, [sp, #48]
   1b2b4:	ldr	x0, [x19]
   1b2b8:	mov	x1, x20
   1b2bc:	bl	81e0 <vfprintf@plt>
   1b2c0:	ldr	x1, [x19]
   1b2c4:	mov	w0, #0xa                   	// #10
   1b2c8:	bl	76e0 <fputc@plt>
   1b2cc:	ldp	x19, x20, [sp, #16]
   1b2d0:	ldp	x29, x30, [sp], #272
   1b2d4:	ret
   1b2d8:	stp	x29, x30, [sp, #-48]!
   1b2dc:	mov	x29, sp
   1b2e0:	stp	x19, x20, [sp, #16]
   1b2e4:	str	x21, [sp, #32]
   1b2e8:	cbnz	x0, 1b304 <scols_init_debug@@SMARTCOLS_2.25+0x8d18>
   1b2ec:	mov	x20, #0x0                   	// #0
   1b2f0:	mov	x0, x20
   1b2f4:	ldp	x19, x20, [sp, #16]
   1b2f8:	ldr	x21, [sp, #32]
   1b2fc:	ldp	x29, x30, [sp], #48
   1b300:	ret
   1b304:	ldrsb	w1, [x0]
   1b308:	mov	x19, x0
   1b30c:	cbz	w1, 1b2ec <scols_init_debug@@SMARTCOLS_2.25+0x8d00>
   1b310:	ldr	w1, [x0, #152]
   1b314:	tbnz	w1, #5, 1b2ec <scols_init_debug@@SMARTCOLS_2.25+0x8d00>
   1b318:	ldr	x20, [x0, #160]
   1b31c:	cbnz	x20, 1b3e0 <scols_init_debug@@SMARTCOLS_2.25+0x8df4>
   1b320:	bl	23c90 <scols_init_debug@@SMARTCOLS_2.25+0x116a4>
   1b324:	cbnz	x0, 1b37c <scols_init_debug@@SMARTCOLS_2.25+0x8d90>
   1b328:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b32c:	ldr	w0, [x0, #2944]
   1b330:	tbz	w0, #2, 1b2ec <scols_init_debug@@SMARTCOLS_2.25+0x8d00>
   1b334:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b338:	ldr	x0, [x0, #4016]
   1b33c:	ldr	x21, [x0]
   1b340:	bl	7840 <getpid@plt>
   1b344:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b348:	mov	w2, w0
   1b34c:	add	x4, x4, #0x72
   1b350:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b354:	add	x3, x3, #0x76
   1b358:	mov	x0, x21
   1b35c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1b360:	add	x1, x1, #0x1ef
   1b364:	bl	8340 <fprintf@plt>
   1b368:	mov	x0, x19
   1b36c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b370:	add	x1, x1, #0x7e
   1b374:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1b378:	b	1b2f0 <scols_init_debug@@SMARTCOLS_2.25+0x8d04>
   1b37c:	mov	x2, #0x0                   	// #0
   1b380:	mov	x1, #0x0                   	// #0
   1b384:	bl	22df0 <scols_init_debug@@SMARTCOLS_2.25+0x10804>
   1b388:	str	x0, [x19, #160]
   1b38c:	cbnz	x0, 1b3e0 <scols_init_debug@@SMARTCOLS_2.25+0x8df4>
   1b390:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b394:	ldr	w0, [x0, #2944]
   1b398:	tbz	w0, #2, 1b3e0 <scols_init_debug@@SMARTCOLS_2.25+0x8df4>
   1b39c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b3a0:	ldr	x0, [x0, #4016]
   1b3a4:	ldr	x20, [x0]
   1b3a8:	bl	7840 <getpid@plt>
   1b3ac:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b3b0:	mov	w2, w0
   1b3b4:	add	x4, x4, #0x72
   1b3b8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b3bc:	add	x3, x3, #0x76
   1b3c0:	mov	x0, x20
   1b3c4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1b3c8:	add	x1, x1, #0x1ef
   1b3cc:	bl	8340 <fprintf@plt>
   1b3d0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b3d4:	mov	x0, x19
   1b3d8:	add	x1, x1, #0x9d
   1b3dc:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1b3e0:	ldr	x20, [x19, #160]
   1b3e4:	b	1b2f0 <scols_init_debug@@SMARTCOLS_2.25+0x8d04>
   1b3e8:	stp	x29, x30, [sp, #-288]!
   1b3ec:	mov	x29, sp
   1b3f0:	add	x0, sp, #0x120
   1b3f4:	stp	x0, x0, [sp, #64]
   1b3f8:	add	x0, sp, #0xe0
   1b3fc:	str	x19, [sp, #16]
   1b400:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b404:	str	x0, [sp, #80]
   1b408:	mov	w0, #0xffffffc8            	// #-56
   1b40c:	str	w0, [sp, #88]
   1b410:	mov	w0, #0xffffff80            	// #-128
   1b414:	str	w0, [sp, #92]
   1b418:	ldr	x19, [x19, #4016]
   1b41c:	stp	x1, x2, [sp, #232]
   1b420:	add	x2, sp, #0x20
   1b424:	ldp	x0, x1, [sp, #64]
   1b428:	stp	x0, x1, [sp, #32]
   1b42c:	ldp	x0, x1, [sp, #80]
   1b430:	stp	x0, x1, [sp, #48]
   1b434:	str	q0, [sp, #96]
   1b438:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b43c:	str	q1, [sp, #112]
   1b440:	add	x1, x1, #0xb0
   1b444:	str	q2, [sp, #128]
   1b448:	str	q3, [sp, #144]
   1b44c:	str	q4, [sp, #160]
   1b450:	str	q5, [sp, #176]
   1b454:	str	q6, [sp, #192]
   1b458:	str	q7, [sp, #208]
   1b45c:	stp	x3, x4, [sp, #248]
   1b460:	stp	x5, x6, [sp, #264]
   1b464:	str	x7, [sp, #280]
   1b468:	ldr	x0, [x19]
   1b46c:	bl	81e0 <vfprintf@plt>
   1b470:	ldr	x1, [x19]
   1b474:	mov	w0, #0xa                   	// #10
   1b478:	bl	76e0 <fputc@plt>
   1b47c:	ldr	x19, [sp, #16]
   1b480:	ldp	x29, x30, [sp], #288
   1b484:	ret
   1b488:	stp	x29, x30, [sp, #-112]!
   1b48c:	mov	x29, sp
   1b490:	stp	x19, x20, [sp, #16]
   1b494:	mov	x19, x0
   1b498:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b49c:	stp	x21, x22, [sp, #32]
   1b4a0:	mov	x21, x1
   1b4a4:	ldr	w0, [x0, #2944]
   1b4a8:	stp	x23, x24, [sp, #48]
   1b4ac:	mov	w24, w2
   1b4b0:	stp	x25, x26, [sp, #64]
   1b4b4:	stp	x27, x28, [sp, #80]
   1b4b8:	tbz	w0, #3, 1b500 <scols_init_debug@@SMARTCOLS_2.25+0x8f14>
   1b4bc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b4c0:	ldr	x0, [x0, #4016]
   1b4c4:	ldr	x20, [x0]
   1b4c8:	bl	7840 <getpid@plt>
   1b4cc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b4d0:	mov	w2, w0
   1b4d4:	add	x4, x4, #0xbd
   1b4d8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b4dc:	add	x3, x3, #0x76
   1b4e0:	mov	x0, x20
   1b4e4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1b4e8:	add	x1, x1, #0x1ef
   1b4ec:	bl	8340 <fprintf@plt>
   1b4f0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b4f4:	mov	x1, x19
   1b4f8:	add	x0, x0, #0xb0
   1b4fc:	bl	1b3e8 <scols_init_debug@@SMARTCOLS_2.25+0x8dfc>
   1b500:	mov	x0, x19
   1b504:	bl	76b0 <opendir@plt>
   1b508:	mov	x22, x0
   1b50c:	cbz	x0, 1b698 <scols_init_debug@@SMARTCOLS_2.25+0x90ac>
   1b510:	ldr	x0, [x21]
   1b514:	adrp	x25, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1b518:	adrp	x26, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1b51c:	add	x25, x25, #0xad3
   1b520:	add	x26, x26, #0xad2
   1b524:	add	x27, sp, #0x68
   1b528:	bl	7d80 <free@plt>
   1b52c:	mov	w23, #0x0                   	// #0
   1b530:	mov	w20, #0x0                   	// #0
   1b534:	str	xzr, [x21]
   1b538:	mov	x0, x22
   1b53c:	bl	7af0 <readdir@plt>
   1b540:	mov	x19, x0
   1b544:	cbnz	x0, 1b578 <scols_init_debug@@SMARTCOLS_2.25+0x8f8c>
   1b548:	cbz	w20, 1b568 <scols_init_debug@@SMARTCOLS_2.25+0x8f7c>
   1b54c:	ldr	x0, [x21]
   1b550:	cbz	x0, 1b568 <scols_init_debug@@SMARTCOLS_2.25+0x8f7c>
   1b554:	adrp	x3, 1b000 <scols_init_debug@@SMARTCOLS_2.25+0x8a14>
   1b558:	mov	w1, w20
   1b55c:	add	x3, x3, #0x1f8
   1b560:	mov	x2, #0x4                   	// #4
   1b564:	bl	7700 <qsort@plt>
   1b568:	mov	x0, x22
   1b56c:	bl	7b40 <closedir@plt>
   1b570:	mov	w0, w20
   1b574:	b	1b618 <scols_init_debug@@SMARTCOLS_2.25+0x902c>
   1b578:	ldrb	w1, [x19, #18]
   1b57c:	cmp	w1, #0xa
   1b580:	b.hi	1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>  // b.pmore
   1b584:	mov	x0, #0x441                 	// #1089
   1b588:	lsr	x0, x0, x1
   1b58c:	tbz	w0, #0, 1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>
   1b590:	add	x19, x19, #0x13
   1b594:	mov	x1, x25
   1b598:	mov	x0, x19
   1b59c:	bl	7ce0 <strcmp@plt>
   1b5a0:	cbz	w0, 1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>
   1b5a4:	mov	x1, x26
   1b5a8:	mov	x0, x19
   1b5ac:	bl	7ce0 <strcmp@plt>
   1b5b0:	cbz	w0, 1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>
   1b5b4:	cbz	w24, 1b634 <scols_init_debug@@SMARTCOLS_2.25+0x9048>
   1b5b8:	add	x2, sp, #0x64
   1b5bc:	mov	x0, x19
   1b5c0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b5c4:	add	x1, x1, #0xc2
   1b5c8:	bl	80c0 <__isoc99_sscanf@plt>
   1b5cc:	cmp	w0, #0x1
   1b5d0:	b.ne	1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>  // b.any
   1b5d4:	ldr	w0, [sp, #100]
   1b5d8:	cmp	w0, #0x7
   1b5dc:	b.ls	1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>  // b.plast
   1b5e0:	add	w19, w20, #0x1
   1b5e4:	cmp	w19, w23
   1b5e8:	b.ls	1b680 <scols_init_debug@@SMARTCOLS_2.25+0x9094>  // b.plast
   1b5ec:	ldr	x0, [x21]
   1b5f0:	add	w23, w23, #0x1
   1b5f4:	ubfiz	x1, x23, #2, #32
   1b5f8:	bl	7b00 <realloc@plt>
   1b5fc:	cbnz	x0, 1b67c <scols_init_debug@@SMARTCOLS_2.25+0x9090>
   1b600:	ldr	x0, [x21]
   1b604:	bl	7d80 <free@plt>
   1b608:	str	xzr, [x21]
   1b60c:	mov	x0, x22
   1b610:	bl	7b40 <closedir@plt>
   1b614:	mov	w0, #0xffffffff            	// #-1
   1b618:	ldp	x19, x20, [sp, #16]
   1b61c:	ldp	x21, x22, [sp, #32]
   1b620:	ldp	x23, x24, [sp, #48]
   1b624:	ldp	x25, x26, [sp, #64]
   1b628:	ldp	x27, x28, [sp, #80]
   1b62c:	ldp	x29, x30, [sp], #112
   1b630:	ret
   1b634:	str	xzr, [sp, #104]
   1b638:	bl	8210 <__errno_location@plt>
   1b63c:	mov	x28, x0
   1b640:	mov	x1, x27
   1b644:	mov	x0, x19
   1b648:	mov	w2, #0xa                   	// #10
   1b64c:	str	wzr, [x28]
   1b650:	bl	7d30 <strtol@plt>
   1b654:	str	w0, [sp, #100]
   1b658:	ldr	x0, [sp, #104]
   1b65c:	cmp	x19, x0
   1b660:	b.eq	1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>  // b.none
   1b664:	cbz	x0, 1b670 <scols_init_debug@@SMARTCOLS_2.25+0x9084>
   1b668:	ldrsb	w0, [x0]
   1b66c:	cbnz	w0, 1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>
   1b670:	ldr	w0, [x28]
   1b674:	cbz	w0, 1b5d4 <scols_init_debug@@SMARTCOLS_2.25+0x8fe8>
   1b678:	b	1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>
   1b67c:	str	x0, [x21]
   1b680:	ldr	x0, [x21]
   1b684:	cbz	x0, 1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>
   1b688:	ldr	w1, [sp, #100]
   1b68c:	str	w1, [x0, w20, uxtw #2]
   1b690:	mov	w20, w19
   1b694:	b	1b538 <scols_init_debug@@SMARTCOLS_2.25+0x8f4c>
   1b698:	mov	w0, #0x0                   	// #0
   1b69c:	b	1b618 <scols_init_debug@@SMARTCOLS_2.25+0x902c>
   1b6a0:	cbz	x0, 1b828 <scols_init_debug@@SMARTCOLS_2.25+0x923c>
   1b6a4:	stp	x29, x30, [sp, #-48]!
   1b6a8:	mov	x29, sp
   1b6ac:	stp	x19, x20, [sp, #16]
   1b6b0:	mov	x19, x0
   1b6b4:	ldr	w0, [x0, #136]
   1b6b8:	str	x21, [sp, #32]
   1b6bc:	mov	x20, x1
   1b6c0:	tbnz	w0, #31, 1b718 <scols_init_debug@@SMARTCOLS_2.25+0x912c>
   1b6c4:	bl	7b70 <close@plt>
   1b6c8:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b6cc:	ldr	w0, [x0, #2944]
   1b6d0:	tbz	w0, #2, 1b718 <scols_init_debug@@SMARTCOLS_2.25+0x912c>
   1b6d4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b6d8:	ldr	x0, [x0, #4016]
   1b6dc:	ldr	x21, [x0]
   1b6e0:	bl	7840 <getpid@plt>
   1b6e4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b6e8:	mov	w2, w0
   1b6ec:	add	x4, x4, #0x72
   1b6f0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b6f4:	add	x3, x3, #0x76
   1b6f8:	mov	x0, x21
   1b6fc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1b700:	add	x1, x1, #0x1ef
   1b704:	bl	8340 <fprintf@plt>
   1b708:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b70c:	mov	x0, x19
   1b710:	add	x1, x1, #0xd4
   1b714:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1b718:	mov	x0, #0xffffffff            	// #4294967295
   1b71c:	stp	x0, xzr, [x19, #136]
   1b720:	ldrb	w0, [x19, #156]
   1b724:	mov	w1, #0xfffffffa            	// #-6
   1b728:	mov	x2, #0xe8                  	// #232
   1b72c:	and	w0, w0, w1
   1b730:	strb	w0, [x19, #156]
   1b734:	mov	x0, x19
   1b738:	mov	w1, #0x0                   	// #0
   1b73c:	strb	wzr, [x0], #168
   1b740:	bl	79f0 <memset@plt>
   1b744:	cbz	x20, 1b7e4 <scols_init_debug@@SMARTCOLS_2.25+0x91f8>
   1b748:	ldrsb	w0, [x20]
   1b74c:	cmp	w0, #0x2f
   1b750:	b.eq	1b810 <scols_init_debug@@SMARTCOLS_2.25+0x9224>  // b.none
   1b754:	ldr	w0, [x19, #152]
   1b758:	tbz	w0, #7, 1b804 <scols_init_debug@@SMARTCOLS_2.25+0x9218>
   1b75c:	mov	x0, x20
   1b760:	bl	74b0 <strlen@plt>
   1b764:	cmp	x0, #0x4
   1b768:	b.ls	1b830 <scols_init_debug@@SMARTCOLS_2.25+0x9244>  // b.plast
   1b76c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b770:	add	x20, x20, #0x4
   1b774:	add	x3, x3, #0xc9
   1b778:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b77c:	mov	x4, x20
   1b780:	add	x2, x2, #0xe8
   1b784:	mov	x0, x19
   1b788:	mov	x1, #0x80                  	// #128
   1b78c:	bl	7790 <snprintf@plt>
   1b790:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b794:	ldr	w0, [x0, #2944]
   1b798:	tbz	w0, #2, 1b7e4 <scols_init_debug@@SMARTCOLS_2.25+0x91f8>
   1b79c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b7a0:	ldr	x0, [x0, #4016]
   1b7a4:	ldr	x21, [x0]
   1b7a8:	bl	7840 <getpid@plt>
   1b7ac:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b7b0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b7b4:	add	x4, x4, #0x72
   1b7b8:	add	x3, x3, #0x76
   1b7bc:	mov	w2, w0
   1b7c0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1b7c4:	mov	x0, x21
   1b7c8:	add	x1, x1, #0x1ef
   1b7cc:	bl	8340 <fprintf@plt>
   1b7d0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b7d4:	mov	x2, x20
   1b7d8:	add	x1, x1, #0xed
   1b7dc:	mov	x0, x19
   1b7e0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1b7e4:	ldr	x0, [x19, #160]
   1b7e8:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   1b7ec:	str	xzr, [x19, #160]
   1b7f0:	mov	w0, #0x0                   	// #0
   1b7f4:	ldp	x19, x20, [sp, #16]
   1b7f8:	ldr	x21, [sp, #32]
   1b7fc:	ldp	x29, x30, [sp], #48
   1b800:	ret
   1b804:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1b808:	add	x3, x3, #0xf6d
   1b80c:	b	1b778 <scols_init_debug@@SMARTCOLS_2.25+0x918c>
   1b810:	mov	x1, x20
   1b814:	mov	x0, x19
   1b818:	mov	x2, #0x7f                  	// #127
   1b81c:	bl	8150 <strncpy@plt>
   1b820:	strb	wzr, [x19, #127]
   1b824:	b	1b790 <scols_init_debug@@SMARTCOLS_2.25+0x91a4>
   1b828:	mov	w0, #0xffffffea            	// #-22
   1b82c:	ret
   1b830:	mov	w0, #0xffffffff            	// #-1
   1b834:	b	1b7f4 <scols_init_debug@@SMARTCOLS_2.25+0x9208>
   1b838:	cbz	x0, 1b84c <scols_init_debug@@SMARTCOLS_2.25+0x9260>
   1b83c:	ldrsb	w0, [x0]
   1b840:	cmp	w0, #0x0
   1b844:	cset	w0, ne  // ne = any
   1b848:	ret
   1b84c:	mov	w0, #0x0                   	// #0
   1b850:	b	1b848 <scols_init_debug@@SMARTCOLS_2.25+0x925c>
   1b854:	sub	sp, sp, #0x290
   1b858:	mov	x2, #0x1c8                 	// #456
   1b85c:	stp	x29, x30, [sp]
   1b860:	mov	x29, sp
   1b864:	stp	x23, x24, [sp, #48]
   1b868:	add	x23, sp, #0xc8
   1b86c:	stp	x19, x20, [sp, #16]
   1b870:	mov	x19, x0
   1b874:	mov	x0, x23
   1b878:	stp	x21, x22, [sp, #32]
   1b87c:	mov	w22, w1
   1b880:	mov	w1, #0x0                   	// #0
   1b884:	bl	79f0 <memset@plt>
   1b888:	mov	w0, #0xffffffff            	// #-1
   1b88c:	str	w0, [sp, #336]
   1b890:	cbz	x19, 1bb5c <scols_init_debug@@SMARTCOLS_2.25+0x9570>
   1b894:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1b898:	ldr	w0, [x20, #2944]
   1b89c:	cbnz	w0, 1b940 <scols_init_debug@@SMARTCOLS_2.25+0x9354>
   1b8a0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b8a4:	add	x0, x0, #0xfe
   1b8a8:	bl	8240 <getenv@plt>
   1b8ac:	cbz	x0, 1bb3c <scols_init_debug@@SMARTCOLS_2.25+0x9550>
   1b8b0:	add	x1, sp, #0x48
   1b8b4:	mov	w2, #0x0                   	// #0
   1b8b8:	bl	74a0 <strtoul@plt>
   1b8bc:	mov	w21, w0
   1b8c0:	ldr	x0, [sp, #72]
   1b8c4:	cbz	x0, 1b8e0 <scols_init_debug@@SMARTCOLS_2.25+0x92f4>
   1b8c8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1b8cc:	add	x1, x1, #0x46
   1b8d0:	bl	7ce0 <strcmp@plt>
   1b8d4:	cmp	w0, #0x0
   1b8d8:	mov	w0, #0xffff                	// #65535
   1b8dc:	csel	w21, w21, w0, ne  // ne = any
   1b8e0:	str	w21, [x20, #2944]
   1b8e4:	ldr	w21, [x20, #2944]
   1b8e8:	cbz	w21, 1b934 <scols_init_debug@@SMARTCOLS_2.25+0x9348>
   1b8ec:	bl	7690 <getuid@plt>
   1b8f0:	mov	w24, w0
   1b8f4:	bl	7600 <geteuid@plt>
   1b8f8:	cmp	w24, w0
   1b8fc:	b.eq	1bb44 <scols_init_debug@@SMARTCOLS_2.25+0x9558>  // b.none
   1b900:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b904:	orr	w21, w21, #0x1000000
   1b908:	str	w21, [x20, #2944]
   1b90c:	ldr	x0, [x0, #4016]
   1b910:	ldr	x21, [x0]
   1b914:	bl	7840 <getpid@plt>
   1b918:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b91c:	mov	w2, w0
   1b920:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1b924:	add	x3, x3, #0x76
   1b928:	add	x1, x1, #0x4a
   1b92c:	mov	x0, x21
   1b930:	bl	8340 <fprintf@plt>
   1b934:	ldr	w0, [x20, #2944]
   1b938:	orr	w0, w0, #0x2
   1b93c:	str	w0, [x20, #2944]
   1b940:	ldr	w0, [x20, #2944]
   1b944:	tbz	w0, #2, 1b98c <scols_init_debug@@SMARTCOLS_2.25+0x93a0>
   1b948:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b94c:	ldr	x0, [x0, #4016]
   1b950:	ldr	x21, [x0]
   1b954:	bl	7840 <getpid@plt>
   1b958:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b95c:	mov	w2, w0
   1b960:	add	x4, x4, #0x72
   1b964:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b968:	add	x3, x3, #0x76
   1b96c:	mov	x0, x21
   1b970:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1b974:	add	x1, x1, #0x1ef
   1b978:	bl	8340 <fprintf@plt>
   1b97c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b980:	mov	x0, x19
   1b984:	add	x1, x1, #0x10c
   1b988:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1b98c:	mov	x1, x23
   1b990:	mov	x2, #0x1c8                 	// #456
   1b994:	mov	x0, x19
   1b998:	bl	73f0 <memcpy@plt>
   1b99c:	str	w22, [x19, #152]
   1b9a0:	mov	x0, x19
   1b9a4:	mov	x1, #0x0                   	// #0
   1b9a8:	bl	1b6a0 <scols_init_debug@@SMARTCOLS_2.25+0x90b4>
   1b9ac:	mov	w21, w0
   1b9b0:	cbnz	w0, 1bb20 <scols_init_debug@@SMARTCOLS_2.25+0x9534>
   1b9b4:	add	x22, sp, #0x48
   1b9b8:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1b9bc:	mov	x1, x22
   1b9c0:	add	x0, x0, #0x24a
   1b9c4:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   1b9c8:	cbnz	w0, 1b9dc <scols_init_debug@@SMARTCOLS_2.25+0x93f0>
   1b9cc:	ldr	w0, [sp, #88]
   1b9d0:	and	w0, w0, #0xf000
   1b9d4:	cmp	w0, #0x4, lsl #12
   1b9d8:	b.eq	1ba38 <scols_init_debug@@SMARTCOLS_2.25+0x944c>  // b.none
   1b9dc:	ldr	w0, [x19, #152]
   1b9e0:	and	w0, w0, #0xffffffbf
   1b9e4:	orr	w0, w0, #0x20
   1b9e8:	str	w0, [x19, #152]
   1b9ec:	ldr	w0, [x20, #2944]
   1b9f0:	tbz	w0, #2, 1ba38 <scols_init_debug@@SMARTCOLS_2.25+0x944c>
   1b9f4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1b9f8:	ldr	x0, [x0, #4016]
   1b9fc:	ldr	x23, [x0]
   1ba00:	bl	7840 <getpid@plt>
   1ba04:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ba08:	mov	w2, w0
   1ba0c:	add	x4, x4, #0x72
   1ba10:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ba14:	add	x3, x3, #0x76
   1ba18:	mov	x0, x23
   1ba1c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1ba20:	add	x1, x1, #0x1ef
   1ba24:	bl	8340 <fprintf@plt>
   1ba28:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ba2c:	mov	x0, x19
   1ba30:	add	x1, x1, #0x11f
   1ba34:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1ba38:	ldr	w0, [x19, #152]
   1ba3c:	tbnz	w0, #5, 1baac <scols_init_debug@@SMARTCOLS_2.25+0x94c0>
   1ba40:	bl	1b15c <scols_init_debug@@SMARTCOLS_2.25+0x8b70>
   1ba44:	mov	w1, #0x624                 	// #1572
   1ba48:	movk	w1, #0x2, lsl #16
   1ba4c:	cmp	w0, w1
   1ba50:	b.le	1baac <scols_init_debug@@SMARTCOLS_2.25+0x94c0>
   1ba54:	ldr	w0, [x19, #152]
   1ba58:	orr	w0, w0, #0x40
   1ba5c:	str	w0, [x19, #152]
   1ba60:	ldr	w0, [x20, #2944]
   1ba64:	tbz	w0, #2, 1baac <scols_init_debug@@SMARTCOLS_2.25+0x94c0>
   1ba68:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ba6c:	ldr	x0, [x0, #4016]
   1ba70:	ldr	x23, [x0]
   1ba74:	bl	7840 <getpid@plt>
   1ba78:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ba7c:	mov	w2, w0
   1ba80:	add	x4, x4, #0x72
   1ba84:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ba88:	add	x3, x3, #0x76
   1ba8c:	mov	x0, x23
   1ba90:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1ba94:	add	x1, x1, #0x1ef
   1ba98:	bl	8340 <fprintf@plt>
   1ba9c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1baa0:	mov	x0, x19
   1baa4:	add	x1, x1, #0x138
   1baa8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1baac:	ldr	w0, [x19, #152]
   1bab0:	tbnz	w0, #8, 1bb20 <scols_init_debug@@SMARTCOLS_2.25+0x9534>
   1bab4:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bab8:	mov	x1, x22
   1babc:	add	x0, x0, #0x14c
   1bac0:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   1bac4:	cbnz	w0, 1bb20 <scols_init_debug@@SMARTCOLS_2.25+0x9534>
   1bac8:	ldr	w0, [x19, #152]
   1bacc:	orr	w0, w0, #0x100
   1bad0:	str	w0, [x19, #152]
   1bad4:	ldr	w0, [x20, #2944]
   1bad8:	tbz	w0, #2, 1bb20 <scols_init_debug@@SMARTCOLS_2.25+0x9534>
   1badc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1bae0:	ldr	x0, [x0, #4016]
   1bae4:	ldr	x20, [x0]
   1bae8:	bl	7840 <getpid@plt>
   1baec:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1baf0:	mov	w2, w0
   1baf4:	add	x4, x4, #0x72
   1baf8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bafc:	add	x3, x3, #0x76
   1bb00:	mov	x0, x20
   1bb04:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1bb08:	add	x1, x1, #0x1ef
   1bb0c:	bl	8340 <fprintf@plt>
   1bb10:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bb14:	mov	x0, x19
   1bb18:	add	x1, x1, #0x15e
   1bb1c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1bb20:	mov	w0, w21
   1bb24:	ldp	x29, x30, [sp]
   1bb28:	ldp	x19, x20, [sp, #16]
   1bb2c:	ldp	x21, x22, [sp, #32]
   1bb30:	ldp	x23, x24, [sp, #48]
   1bb34:	add	sp, sp, #0x290
   1bb38:	ret
   1bb3c:	str	wzr, [x20, #2944]
   1bb40:	b	1b8e4 <scols_init_debug@@SMARTCOLS_2.25+0x92f8>
   1bb44:	bl	7db0 <getgid@plt>
   1bb48:	mov	w24, w0
   1bb4c:	bl	75c0 <getegid@plt>
   1bb50:	cmp	w24, w0
   1bb54:	b.ne	1b900 <scols_init_debug@@SMARTCOLS_2.25+0x9314>  // b.any
   1bb58:	b	1b934 <scols_init_debug@@SMARTCOLS_2.25+0x9348>
   1bb5c:	mov	w21, #0xffffffea            	// #-22
   1bb60:	b	1bb20 <scols_init_debug@@SMARTCOLS_2.25+0x9534>
   1bb64:	cbz	x0, 1bb74 <scols_init_debug@@SMARTCOLS_2.25+0x9588>
   1bb68:	ldrsb	w1, [x0]
   1bb6c:	cbz	w1, 1bb74 <scols_init_debug@@SMARTCOLS_2.25+0x9588>
   1bb70:	b	7b30 <strdup@plt>
   1bb74:	mov	x0, #0x0                   	// #0
   1bb78:	ret
   1bb7c:	cbz	x0, 1bb8c <scols_init_debug@@SMARTCOLS_2.25+0x95a0>
   1bb80:	ldrsb	w1, [x0]
   1bb84:	cmp	w1, #0x0
   1bb88:	csel	x0, x0, xzr, ne  // ne = any
   1bb8c:	ret
   1bb90:	cbz	x0, 1bc4c <scols_init_debug@@SMARTCOLS_2.25+0x9660>
   1bb94:	stp	x29, x30, [sp, #-32]!
   1bb98:	mov	x29, sp
   1bb9c:	stp	x19, x20, [sp, #16]
   1bba0:	mov	x19, x0
   1bba4:	ldrsb	w1, [x0]
   1bba8:	cbz	w1, 1bc54 <scols_init_debug@@SMARTCOLS_2.25+0x9668>
   1bbac:	ldr	w1, [x0, #136]
   1bbb0:	tbz	w1, #31, 1bc3c <scols_init_debug@@SMARTCOLS_2.25+0x9650>
   1bbb4:	ldr	w1, [x0, #152]
   1bbb8:	and	w1, w1, #0x2
   1bbbc:	str	w1, [x0, #140]
   1bbc0:	orr	w1, w1, #0x80000
   1bbc4:	bl	7920 <open@plt>
   1bbc8:	str	w0, [x19, #136]
   1bbcc:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1bbd0:	ldr	w0, [x0, #2944]
   1bbd4:	tbz	w0, #2, 1bc3c <scols_init_debug@@SMARTCOLS_2.25+0x9650>
   1bbd8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1bbdc:	ldr	x0, [x0, #4016]
   1bbe0:	ldr	x20, [x0]
   1bbe4:	bl	7840 <getpid@plt>
   1bbe8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bbec:	mov	w2, w0
   1bbf0:	add	x4, x4, #0x72
   1bbf4:	mov	x0, x20
   1bbf8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bbfc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1bc00:	add	x3, x3, #0x76
   1bc04:	add	x1, x1, #0x1ef
   1bc08:	bl	8340 <fprintf@plt>
   1bc0c:	ldr	w1, [x19, #152]
   1bc10:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1bc14:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bc18:	add	x0, x0, #0xad5
   1bc1c:	add	x3, x3, #0x17b
   1bc20:	mov	x2, x19
   1bc24:	tst	x1, #0x2
   1bc28:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bc2c:	csel	x3, x3, x0, ne  // ne = any
   1bc30:	add	x1, x1, #0x17e
   1bc34:	mov	x0, x19
   1bc38:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1bc3c:	ldr	w0, [x19, #136]
   1bc40:	ldp	x19, x20, [sp, #16]
   1bc44:	ldp	x29, x30, [sp], #32
   1bc48:	ret
   1bc4c:	mov	w0, #0xffffffea            	// #-22
   1bc50:	ret
   1bc54:	mov	w0, #0xffffffea            	// #-22
   1bc58:	b	1bc40 <scols_init_debug@@SMARTCOLS_2.25+0x9654>
   1bc5c:	cbz	x0, 1bc6c <scols_init_debug@@SMARTCOLS_2.25+0x9680>
   1bc60:	stp	w1, w2, [x0, #136]
   1bc64:	mov	w0, #0x0                   	// #0
   1bc68:	ret
   1bc6c:	mov	w0, #0xffffffea            	// #-22
   1bc70:	b	1bc68 <scols_init_debug@@SMARTCOLS_2.25+0x967c>
   1bc74:	cbz	x0, 1bd6c <scols_init_debug@@SMARTCOLS_2.25+0x9780>
   1bc78:	stp	x29, x30, [sp, #-176]!
   1bc7c:	mov	x29, sp
   1bc80:	stp	x19, x20, [sp, #16]
   1bc84:	mov	x19, x0
   1bc88:	add	x20, x0, #0x190
   1bc8c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1bc90:	stp	x21, x22, [sp, #32]
   1bc94:	mov	w21, w1
   1bc98:	ldr	w0, [x0, #2944]
   1bc9c:	tbz	w0, #3, 1bce4 <scols_init_debug@@SMARTCOLS_2.25+0x96f8>
   1bca0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1bca4:	ldr	x0, [x0, #4016]
   1bca8:	ldr	x22, [x0]
   1bcac:	bl	7840 <getpid@plt>
   1bcb0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bcb4:	mov	w2, w0
   1bcb8:	add	x4, x4, #0xbd
   1bcbc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bcc0:	add	x3, x3, #0x76
   1bcc4:	mov	x0, x22
   1bcc8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1bccc:	add	x1, x1, #0x1ef
   1bcd0:	bl	8340 <fprintf@plt>
   1bcd4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bcd8:	mov	x0, x20
   1bcdc:	add	x1, x1, #0x19c
   1bce0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1bce4:	stp	xzr, xzr, [x19, #400]
   1bce8:	mov	w0, #0xffffffff            	// #-1
   1bcec:	stp	xzr, xzr, [x20, #32]
   1bcf0:	stp	xzr, xzr, [x20, #16]
   1bcf4:	str	w0, [x20, #16]
   1bcf8:	ldrb	w0, [x20, #44]
   1bcfc:	str	xzr, [x20, #48]
   1bd00:	orr	w0, w0, #0x2
   1bd04:	strb	w0, [x20, #44]
   1bd08:	str	w21, [x20, #48]
   1bd0c:	ldrb	w0, [x19, #156]
   1bd10:	tbnz	w0, #1, 1bd58 <scols_init_debug@@SMARTCOLS_2.25+0x976c>
   1bd14:	ldr	w0, [x19, #152]
   1bd18:	tbnz	w0, #7, 1bd4c <scols_init_debug@@SMARTCOLS_2.25+0x9760>
   1bd1c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bd20:	add	x1, sp, #0x30
   1bd24:	add	x0, x0, #0x18f
   1bd28:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   1bd2c:	cbnz	w0, 1bd4c <scols_init_debug@@SMARTCOLS_2.25+0x9760>
   1bd30:	ldr	w0, [sp, #64]
   1bd34:	and	w0, w0, #0xf000
   1bd38:	cmp	w0, #0x4, lsl #12
   1bd3c:	b.ne	1bd4c <scols_init_debug@@SMARTCOLS_2.25+0x9760>  // b.any
   1bd40:	ldr	w0, [x19, #152]
   1bd44:	orr	w0, w0, #0x80
   1bd48:	str	w0, [x19, #152]
   1bd4c:	ldrb	w0, [x19, #156]
   1bd50:	orr	w0, w0, #0x2
   1bd54:	strb	w0, [x19, #156]
   1bd58:	mov	w0, #0x0                   	// #0
   1bd5c:	ldp	x19, x20, [sp, #16]
   1bd60:	ldp	x21, x22, [sp, #32]
   1bd64:	ldp	x29, x30, [sp], #176
   1bd68:	ret
   1bd6c:	mov	w0, #0xffffffea            	// #-22
   1bd70:	ret
   1bd74:	cbz	x0, 1be24 <scols_init_debug@@SMARTCOLS_2.25+0x9838>
   1bd78:	stp	x29, x30, [sp, #-48]!
   1bd7c:	mov	x29, sp
   1bd80:	stp	x19, x20, [sp, #16]
   1bd84:	mov	x20, x0
   1bd88:	add	x19, x0, #0x190
   1bd8c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1bd90:	str	x21, [sp, #32]
   1bd94:	ldr	w0, [x0, #2944]
   1bd98:	tbz	w0, #3, 1bde0 <scols_init_debug@@SMARTCOLS_2.25+0x97f4>
   1bd9c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1bda0:	ldr	x0, [x0, #4016]
   1bda4:	ldr	x21, [x0]
   1bda8:	bl	7840 <getpid@plt>
   1bdac:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bdb0:	mov	w2, w0
   1bdb4:	add	x4, x4, #0xbd
   1bdb8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bdbc:	add	x3, x3, #0x76
   1bdc0:	mov	x0, x21
   1bdc4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1bdc8:	add	x1, x1, #0x1ef
   1bdcc:	bl	8340 <fprintf@plt>
   1bdd0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bdd4:	mov	x0, x19
   1bdd8:	add	x1, x1, #0x199
   1bddc:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1bde0:	ldr	x0, [x19, #24]
   1bde4:	bl	7d80 <free@plt>
   1bde8:	ldr	x0, [x20, #400]
   1bdec:	cbz	x0, 1bdf4 <scols_init_debug@@SMARTCOLS_2.25+0x9808>
   1bdf0:	bl	7820 <fclose@plt>
   1bdf4:	ldr	x0, [x19, #8]
   1bdf8:	cbz	x0, 1be00 <scols_init_debug@@SMARTCOLS_2.25+0x9814>
   1bdfc:	bl	7b40 <closedir@plt>
   1be00:	stp	xzr, xzr, [x20, #400]
   1be04:	mov	w0, #0x0                   	// #0
   1be08:	stp	xzr, xzr, [x19, #16]
   1be0c:	stp	xzr, xzr, [x19, #32]
   1be10:	str	xzr, [x19, #48]
   1be14:	ldp	x19, x20, [sp, #16]
   1be18:	ldr	x21, [sp, #32]
   1be1c:	ldp	x29, x30, [sp], #48
   1be20:	ret
   1be24:	mov	w0, #0xffffffea            	// #-22
   1be28:	ret
   1be2c:	stp	x29, x30, [sp, #-48]!
   1be30:	mov	x29, sp
   1be34:	stp	x19, x20, [sp, #16]
   1be38:	mov	x19, x0
   1be3c:	stp	x21, x22, [sp, #32]
   1be40:	bl	8210 <__errno_location@plt>
   1be44:	cbz	x19, 1bec4 <scols_init_debug@@SMARTCOLS_2.25+0x98d8>
   1be48:	mov	x20, x0
   1be4c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1be50:	ldr	w0, [x0, #2944]
   1be54:	ldr	w21, [x20]
   1be58:	tbz	w0, #2, 1bea0 <scols_init_debug@@SMARTCOLS_2.25+0x98b4>
   1be5c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1be60:	ldr	x0, [x0, #4016]
   1be64:	ldr	x22, [x0]
   1be68:	bl	7840 <getpid@plt>
   1be6c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1be70:	mov	w2, w0
   1be74:	add	x4, x4, #0x72
   1be78:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1be7c:	add	x3, x3, #0x76
   1be80:	mov	x0, x22
   1be84:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1be88:	add	x1, x1, #0x1ef
   1be8c:	bl	8340 <fprintf@plt>
   1be90:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1be94:	mov	x0, x19
   1be98:	add	x1, x1, #0x199
   1be9c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1bea0:	ldr	x0, [x19, #128]
   1bea4:	bl	7d80 <free@plt>
   1bea8:	str	xzr, [x19, #128]
   1beac:	mov	x1, #0x0                   	// #0
   1beb0:	mov	x0, x19
   1beb4:	bl	1b6a0 <scols_init_debug@@SMARTCOLS_2.25+0x90b4>
   1beb8:	mov	x0, x19
   1bebc:	bl	1bd74 <scols_init_debug@@SMARTCOLS_2.25+0x9788>
   1bec0:	str	w21, [x20]
   1bec4:	ldp	x19, x20, [sp, #16]
   1bec8:	ldp	x21, x22, [sp, #32]
   1becc:	ldp	x29, x30, [sp], #48
   1bed0:	ret
   1bed4:	stp	x29, x30, [sp, #-144]!
   1bed8:	mov	x29, sp
   1bedc:	cbnz	x0, 1bef8 <scols_init_debug@@SMARTCOLS_2.25+0x990c>
   1bee0:	bl	8210 <__errno_location@plt>
   1bee4:	mov	w1, #0x13                  	// #19
   1bee8:	str	w1, [x0]
   1beec:	mov	w0, #0x0                   	// #0
   1bef0:	ldp	x29, x30, [sp], #144
   1bef4:	ret
   1bef8:	add	x1, sp, #0x10
   1befc:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   1bf00:	cbnz	w0, 1bee0 <scols_init_debug@@SMARTCOLS_2.25+0x98f4>
   1bf04:	ldr	w0, [sp, #32]
   1bf08:	and	w0, w0, #0xf000
   1bf0c:	cmp	w0, #0x6, lsl #12
   1bf10:	b.ne	1bee0 <scols_init_debug@@SMARTCOLS_2.25+0x98f4>  // b.any
   1bf14:	ldr	x0, [sp, #48]
   1bf18:	bl	7c70 <gnu_dev_major@plt>
   1bf1c:	cmp	w0, #0x7
   1bf20:	b.ne	1bee0 <scols_init_debug@@SMARTCOLS_2.25+0x98f4>  // b.any
   1bf24:	mov	w0, #0x1                   	// #1
   1bf28:	b	1bef0 <scols_init_debug@@SMARTCOLS_2.25+0x9904>
   1bf2c:	stp	x29, x30, [sp, #-48]!
   1bf30:	mov	x29, sp
   1bf34:	stp	x19, x20, [sp, #16]
   1bf38:	mov	x19, x0
   1bf3c:	str	x21, [sp, #32]
   1bf40:	bl	8210 <__errno_location@plt>
   1bf44:	cbz	x19, 1bf50 <scols_init_debug@@SMARTCOLS_2.25+0x9964>
   1bf48:	ldrb	w1, [x19, #156]
   1bf4c:	tbz	w1, #2, 1bf60 <scols_init_debug@@SMARTCOLS_2.25+0x9974>
   1bf50:	mov	w1, #0x16                  	// #22
   1bf54:	str	w1, [x0]
   1bf58:	mov	x20, #0x0                   	// #0
   1bf5c:	b	1bf70 <scols_init_debug@@SMARTCOLS_2.25+0x9984>
   1bf60:	str	wzr, [x0]
   1bf64:	ldrb	w0, [x19, #156]
   1bf68:	tbz	w0, #0, 1bf84 <scols_init_debug@@SMARTCOLS_2.25+0x9998>
   1bf6c:	add	x20, x19, #0xa8
   1bf70:	mov	x0, x20
   1bf74:	ldp	x19, x20, [sp, #16]
   1bf78:	ldr	x21, [sp, #32]
   1bf7c:	ldp	x29, x30, [sp], #48
   1bf80:	ret
   1bf84:	mov	x0, x19
   1bf88:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1bf8c:	tbnz	w0, #31, 1bf58 <scols_init_debug@@SMARTCOLS_2.25+0x996c>
   1bf90:	add	x20, x19, #0xa8
   1bf94:	mov	x1, #0x4c05                	// #19461
   1bf98:	mov	x2, x20
   1bf9c:	bl	8380 <ioctl@plt>
   1bfa0:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1bfa4:	ldr	w1, [x1, #2944]
   1bfa8:	and	w1, w1, #0x4
   1bfac:	cbnz	w0, 1c010 <scols_init_debug@@SMARTCOLS_2.25+0x9a24>
   1bfb0:	ldrb	w0, [x19, #156]
   1bfb4:	mov	w2, #0xfffffffa            	// #-6
   1bfb8:	and	w0, w0, w2
   1bfbc:	orr	w0, w0, #0x1
   1bfc0:	strb	w0, [x19, #156]
   1bfc4:	cbz	w1, 1bf6c <scols_init_debug@@SMARTCOLS_2.25+0x9980>
   1bfc8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1bfcc:	ldr	x0, [x0, #4016]
   1bfd0:	ldr	x21, [x0]
   1bfd4:	bl	7840 <getpid@plt>
   1bfd8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bfdc:	mov	w2, w0
   1bfe0:	add	x4, x4, #0x72
   1bfe4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1bfe8:	add	x3, x3, #0x76
   1bfec:	mov	x0, x21
   1bff0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1bff4:	add	x1, x1, #0x1ef
   1bff8:	bl	8340 <fprintf@plt>
   1bffc:	mov	x0, x19
   1c000:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c004:	add	x1, x1, #0x1a7
   1c008:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c00c:	b	1bf70 <scols_init_debug@@SMARTCOLS_2.25+0x9984>
   1c010:	ldrb	w0, [x19, #156]
   1c014:	orr	w0, w0, #0x4
   1c018:	strb	w0, [x19, #156]
   1c01c:	cbz	w1, 1bf58 <scols_init_debug@@SMARTCOLS_2.25+0x996c>
   1c020:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c024:	ldr	x0, [x0, #4016]
   1c028:	ldr	x20, [x0]
   1c02c:	bl	7840 <getpid@plt>
   1c030:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c034:	mov	w2, w0
   1c038:	add	x4, x4, #0x72
   1c03c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c040:	add	x3, x3, #0x76
   1c044:	mov	x0, x20
   1c048:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c04c:	add	x1, x1, #0x1ef
   1c050:	bl	8340 <fprintf@plt>
   1c054:	mov	x0, x19
   1c058:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c05c:	add	x1, x1, #0x1be
   1c060:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c064:	b	1bf58 <scols_init_debug@@SMARTCOLS_2.25+0x996c>
   1c068:	stp	x29, x30, [sp, #-48]!
   1c06c:	mov	x29, sp
   1c070:	stp	x19, x20, [sp, #16]
   1c074:	mov	x19, x0
   1c078:	bl	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x8cec>
   1c07c:	str	xzr, [sp, #40]
   1c080:	cbnz	x0, 1c0b0 <scols_init_debug@@SMARTCOLS_2.25+0x9ac4>
   1c084:	ldr	w0, [x19, #152]
   1c088:	tbnz	w0, #6, 1c0c8 <scols_init_debug@@SMARTCOLS_2.25+0x9adc>
   1c08c:	mov	x0, x19
   1c090:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1c094:	cbz	x0, 1c0c8 <scols_init_debug@@SMARTCOLS_2.25+0x9adc>
   1c098:	mov	w1, #0x2a                  	// #42
   1c09c:	strh	w1, [x0, #118]
   1c0a0:	add	x0, x0, #0x38
   1c0a4:	bl	7b30 <strdup@plt>
   1c0a8:	str	x0, [sp, #40]
   1c0ac:	b	1c0c8 <scols_init_debug@@SMARTCOLS_2.25+0x9adc>
   1c0b0:	add	x1, sp, #0x28
   1c0b4:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c0b8:	add	x2, x2, #0x261
   1c0bc:	bl	212bc <scols_init_debug@@SMARTCOLS_2.25+0xecd0>
   1c0c0:	ldr	x0, [sp, #40]
   1c0c4:	cbz	x0, 1c084 <scols_init_debug@@SMARTCOLS_2.25+0x9a98>
   1c0c8:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1c0cc:	ldr	w0, [x0, #2944]
   1c0d0:	tbz	w0, #2, 1c11c <scols_init_debug@@SMARTCOLS_2.25+0x9b30>
   1c0d4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c0d8:	ldr	x0, [x0, #4016]
   1c0dc:	ldr	x20, [x0]
   1c0e0:	bl	7840 <getpid@plt>
   1c0e4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c0e8:	mov	w2, w0
   1c0ec:	add	x4, x4, #0x72
   1c0f0:	mov	x0, x20
   1c0f4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c0f8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c0fc:	add	x3, x3, #0x76
   1c100:	add	x1, x1, #0x1ef
   1c104:	bl	8340 <fprintf@plt>
   1c108:	ldr	x2, [sp, #40]
   1c10c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c110:	mov	x0, x19
   1c114:	add	x1, x1, #0x1d9
   1c118:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c11c:	ldp	x19, x20, [sp, #16]
   1c120:	ldr	x0, [sp, #40]
   1c124:	ldp	x29, x30, [sp], #48
   1c128:	ret
   1c12c:	stp	x29, x30, [sp, #-48]!
   1c130:	mov	x29, sp
   1c134:	stp	x19, x20, [sp, #16]
   1c138:	mov	x20, x0
   1c13c:	str	x21, [sp, #32]
   1c140:	mov	x21, x1
   1c144:	bl	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x8cec>
   1c148:	cbz	x0, 1c1d0 <scols_init_debug@@SMARTCOLS_2.25+0x9be4>
   1c14c:	mov	x1, x21
   1c150:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c154:	add	x2, x2, #0x1ef
   1c158:	bl	217f8 <scols_init_debug@@SMARTCOLS_2.25+0xf20c>
   1c15c:	mov	w19, w0
   1c160:	cbnz	w0, 1c1d4 <scols_init_debug@@SMARTCOLS_2.25+0x9be8>
   1c164:	mov	w19, #0x0                   	// #0
   1c168:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1c16c:	ldr	w0, [x0, #2944]
   1c170:	tbz	w0, #2, 1c1bc <scols_init_debug@@SMARTCOLS_2.25+0x9bd0>
   1c174:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c178:	ldr	x0, [x0, #4016]
   1c17c:	ldr	x21, [x0]
   1c180:	bl	7840 <getpid@plt>
   1c184:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c188:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c18c:	add	x4, x4, #0x72
   1c190:	add	x3, x3, #0x76
   1c194:	mov	w2, w0
   1c198:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c19c:	mov	x0, x21
   1c1a0:	add	x1, x1, #0x1ef
   1c1a4:	bl	8340 <fprintf@plt>
   1c1a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c1ac:	mov	w2, w19
   1c1b0:	add	x1, x1, #0x1fb
   1c1b4:	mov	x0, x20
   1c1b8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c1bc:	mov	w0, w19
   1c1c0:	ldp	x19, x20, [sp, #16]
   1c1c4:	ldr	x21, [sp, #32]
   1c1c8:	ldp	x29, x30, [sp], #48
   1c1cc:	ret
   1c1d0:	mov	w19, #0xffffffea            	// #-22
   1c1d4:	ldr	w0, [x20, #152]
   1c1d8:	tbnz	w0, #6, 1c168 <scols_init_debug@@SMARTCOLS_2.25+0x9b7c>
   1c1dc:	mov	x0, x20
   1c1e0:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1c1e4:	cbz	x0, 1c1f8 <scols_init_debug@@SMARTCOLS_2.25+0x9c0c>
   1c1e8:	cbz	x21, 1c164 <scols_init_debug@@SMARTCOLS_2.25+0x9b78>
   1c1ec:	ldr	x0, [x0, #24]
   1c1f0:	str	x0, [x21]
   1c1f4:	b	1c164 <scols_init_debug@@SMARTCOLS_2.25+0x9b78>
   1c1f8:	bl	8210 <__errno_location@plt>
   1c1fc:	ldr	w19, [x0]
   1c200:	neg	w19, w19
   1c204:	b	1c168 <scols_init_debug@@SMARTCOLS_2.25+0x9b7c>
   1c208:	stp	x29, x30, [sp, #-48]!
   1c20c:	mov	x29, sp
   1c210:	stp	x19, x20, [sp, #16]
   1c214:	mov	x19, x0
   1c218:	stp	x21, x22, [sp, #32]
   1c21c:	bl	1b6a0 <scols_init_debug@@SMARTCOLS_2.25+0x90b4>
   1c220:	mov	w20, w0
   1c224:	cbnz	w0, 1c2a0 <scols_init_debug@@SMARTCOLS_2.25+0x9cb4>
   1c228:	ldr	w0, [x19, #448]
   1c22c:	tst	x0, #0x3
   1c230:	b.eq	1c2a0 <scols_init_debug@@SMARTCOLS_2.25+0x9cb4>  // b.none
   1c234:	mov	x0, x19
   1c238:	adrp	x21, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1c23c:	bl	1bed4 <scols_init_debug@@SMARTCOLS_2.25+0x98e8>
   1c240:	cbnz	w0, 1c2b4 <scols_init_debug@@SMARTCOLS_2.25+0x9cc8>
   1c244:	ldr	w0, [x21, #2944]
   1c248:	tbz	w0, #3, 1c294 <scols_init_debug@@SMARTCOLS_2.25+0x9ca8>
   1c24c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c250:	ldr	x0, [x0, #4016]
   1c254:	ldr	x20, [x0]
   1c258:	bl	7840 <getpid@plt>
   1c25c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c260:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c264:	add	x4, x4, #0xbd
   1c268:	add	x3, x3, #0x76
   1c26c:	mov	w2, w0
   1c270:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c274:	mov	x0, x20
   1c278:	add	x1, x1, #0x1ef
   1c27c:	bl	8340 <fprintf@plt>
   1c280:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c284:	mov	x2, x19
   1c288:	add	x1, x1, #0x20e
   1c28c:	add	x0, x19, #0x190
   1c290:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c294:	bl	8210 <__errno_location@plt>
   1c298:	ldr	w20, [x0]
   1c29c:	neg	w20, w20
   1c2a0:	mov	w0, w20
   1c2a4:	ldp	x19, x20, [sp, #16]
   1c2a8:	ldp	x21, x22, [sp, #32]
   1c2ac:	ldp	x29, x30, [sp], #48
   1c2b0:	ret
   1c2b4:	ldr	w0, [x21, #2944]
   1c2b8:	tbz	w0, #3, 1c304 <scols_init_debug@@SMARTCOLS_2.25+0x9d18>
   1c2bc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c2c0:	ldr	x0, [x0, #4016]
   1c2c4:	ldr	x22, [x0]
   1c2c8:	bl	7840 <getpid@plt>
   1c2cc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c2d0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c2d4:	add	x4, x4, #0xbd
   1c2d8:	add	x3, x3, #0x76
   1c2dc:	mov	w2, w0
   1c2e0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c2e4:	mov	x0, x22
   1c2e8:	add	x1, x1, #0x1ef
   1c2ec:	bl	8340 <fprintf@plt>
   1c2f0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c2f4:	mov	x2, x19
   1c2f8:	add	x1, x1, #0x220
   1c2fc:	add	x0, x19, #0x190
   1c300:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c304:	mov	x1, #0x0                   	// #0
   1c308:	mov	x0, x19
   1c30c:	bl	1c12c <scols_init_debug@@SMARTCOLS_2.25+0x9b40>
   1c310:	ldr	w1, [x19, #448]
   1c314:	tbz	w1, #1, 1c31c <scols_init_debug@@SMARTCOLS_2.25+0x9d30>
   1c318:	cbz	w0, 1c2a0 <scols_init_debug@@SMARTCOLS_2.25+0x9cb4>
   1c31c:	tbz	w1, #0, 1c324 <scols_init_debug@@SMARTCOLS_2.25+0x9d38>
   1c320:	cbnz	w0, 1c2a0 <scols_init_debug@@SMARTCOLS_2.25+0x9cb4>
   1c324:	ldr	w0, [x21, #2944]
   1c328:	tbz	w0, #3, 1c374 <scols_init_debug@@SMARTCOLS_2.25+0x9d88>
   1c32c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c330:	ldr	x0, [x0, #4016]
   1c334:	ldr	x20, [x0]
   1c338:	bl	7840 <getpid@plt>
   1c33c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c340:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c344:	add	x4, x4, #0xbd
   1c348:	add	x3, x3, #0x76
   1c34c:	mov	w2, w0
   1c350:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c354:	mov	x0, x20
   1c358:	add	x1, x1, #0x1ef
   1c35c:	bl	8340 <fprintf@plt>
   1c360:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c364:	mov	x2, x19
   1c368:	add	x1, x1, #0x229
   1c36c:	add	x0, x19, #0x190
   1c370:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c374:	mov	x0, x19
   1c378:	mov	x1, #0x0                   	// #0
   1c37c:	mov	w20, #0x1                   	// #1
   1c380:	bl	1b6a0 <scols_init_debug@@SMARTCOLS_2.25+0x90b4>
   1c384:	b	1c2a0 <scols_init_debug@@SMARTCOLS_2.25+0x9cb4>
   1c388:	sub	sp, sp, #0x200
   1c38c:	stp	x29, x30, [sp]
   1c390:	mov	x29, sp
   1c394:	stp	x21, x22, [sp, #32]
   1c398:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1c39c:	mov	x21, x0
   1c3a0:	stp	x19, x20, [sp, #16]
   1c3a4:	add	x20, x0, #0x190
   1c3a8:	ldr	w0, [x22, #2944]
   1c3ac:	stp	x23, x24, [sp, #48]
   1c3b0:	stp	x25, x26, [sp, #64]
   1c3b4:	str	x27, [sp, #80]
   1c3b8:	tbz	w0, #3, 1c400 <scols_init_debug@@SMARTCOLS_2.25+0x9e14>
   1c3bc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c3c0:	ldr	x0, [x0, #4016]
   1c3c4:	ldr	x19, [x0]
   1c3c8:	bl	7840 <getpid@plt>
   1c3cc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c3d0:	mov	w2, w0
   1c3d4:	add	x4, x4, #0xbd
   1c3d8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c3dc:	add	x3, x3, #0x76
   1c3e0:	mov	x0, x19
   1c3e4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c3e8:	add	x1, x1, #0x1ef
   1c3ec:	bl	8340 <fprintf@plt>
   1c3f0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c3f4:	mov	x0, x20
   1c3f8:	add	x1, x1, #0x241
   1c3fc:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c400:	ldr	x0, [x20, #8]
   1c404:	cbnz	x0, 1c418 <scols_init_debug@@SMARTCOLS_2.25+0x9e2c>
   1c408:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c40c:	add	x0, x0, #0x24a
   1c410:	bl	76b0 <opendir@plt>
   1c414:	str	x0, [x20, #8]
   1c418:	ldr	x0, [x20, #8]
   1c41c:	cbnz	x0, 1c444 <scols_init_debug@@SMARTCOLS_2.25+0x9e58>
   1c420:	mov	w0, #0x1                   	// #1
   1c424:	ldp	x29, x30, [sp]
   1c428:	ldp	x19, x20, [sp, #16]
   1c42c:	ldp	x21, x22, [sp, #32]
   1c430:	ldp	x23, x24, [sp, #48]
   1c434:	ldp	x25, x26, [sp, #64]
   1c438:	ldr	x27, [sp, #80]
   1c43c:	add	sp, sp, #0x200
   1c440:	ret
   1c444:	adrp	x24, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c448:	bl	7f40 <dirfd@plt>
   1c44c:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c450:	mov	w23, w0
   1c454:	ldr	x24, [x24, #4016]
   1c458:	add	x25, x25, #0xbd
   1c45c:	add	x26, sp, #0xe8
   1c460:	ldr	x0, [x20, #8]
   1c464:	bl	7af0 <readdir@plt>
   1c468:	mov	x19, x0
   1c46c:	cbz	x0, 1c420 <scols_init_debug@@SMARTCOLS_2.25+0x9e34>
   1c470:	ldr	w0, [x22, #2944]
   1c474:	add	x19, x19, #0x13
   1c478:	tbz	w0, #3, 1c4b8 <scols_init_debug@@SMARTCOLS_2.25+0x9ecc>
   1c47c:	ldr	x27, [x24]
   1c480:	bl	7840 <getpid@plt>
   1c484:	mov	x4, x25
   1c488:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c48c:	add	x3, x3, #0x76
   1c490:	mov	w2, w0
   1c494:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c498:	mov	x0, x27
   1c49c:	add	x1, x1, #0x1ef
   1c4a0:	bl	8340 <fprintf@plt>
   1c4a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c4a8:	mov	x2, x19
   1c4ac:	add	x1, x1, #0x255
   1c4b0:	mov	x0, x20
   1c4b4:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c4b8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1c4bc:	mov	x0, x19
   1c4c0:	add	x1, x1, #0xad3
   1c4c4:	bl	7ce0 <strcmp@plt>
   1c4c8:	cbz	w0, 1c460 <scols_init_debug@@SMARTCOLS_2.25+0x9e74>
   1c4cc:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1c4d0:	mov	x0, x19
   1c4d4:	add	x1, x1, #0xad2
   1c4d8:	bl	7ce0 <strcmp@plt>
   1c4dc:	cbz	w0, 1c460 <scols_init_debug@@SMARTCOLS_2.25+0x9e74>
   1c4e0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c4e4:	mov	x0, x19
   1c4e8:	add	x1, x1, #0x194
   1c4ec:	mov	x2, #0x4                   	// #4
   1c4f0:	bl	7990 <strncmp@plt>
   1c4f4:	cbnz	w0, 1c460 <scols_init_debug@@SMARTCOLS_2.25+0x9e74>
   1c4f8:	mov	x3, x19
   1c4fc:	mov	x1, #0x112                 	// #274
   1c500:	mov	x0, x26
   1c504:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c508:	add	x2, x2, #0x25e
   1c50c:	bl	7790 <snprintf@plt>
   1c510:	add	x2, sp, #0x68
   1c514:	mov	x1, x26
   1c518:	mov	w0, w23
   1c51c:	mov	w3, #0x0                   	// #0
   1c520:	bl	24170 <scols_init_debug@@SMARTCOLS_2.25+0x11b84>
   1c524:	cbnz	w0, 1c460 <scols_init_debug@@SMARTCOLS_2.25+0x9e74>
   1c528:	mov	x1, x19
   1c52c:	mov	x0, x21
   1c530:	bl	1c208 <scols_init_debug@@SMARTCOLS_2.25+0x9c1c>
   1c534:	cbnz	w0, 1c460 <scols_init_debug@@SMARTCOLS_2.25+0x9e74>
   1c538:	b	1c424 <scols_init_debug@@SMARTCOLS_2.25+0x9e38>
   1c53c:	mov	x12, #0x20e0                	// #8416
   1c540:	sub	sp, sp, x12
   1c544:	stp	x29, x30, [sp]
   1c548:	mov	x29, sp
   1c54c:	stp	x19, x20, [sp, #16]
   1c550:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1c554:	mov	x19, x0
   1c558:	stp	x21, x22, [sp, #32]
   1c55c:	add	x21, x0, #0x190
   1c560:	ldr	w0, [x20, #2944]
   1c564:	stp	x23, x24, [sp, #48]
   1c568:	stp	x25, x26, [sp, #64]
   1c56c:	tbz	w0, #3, 1c5b4 <scols_init_debug@@SMARTCOLS_2.25+0x9fc8>
   1c570:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c574:	ldr	x0, [x0, #4016]
   1c578:	ldr	x22, [x0]
   1c57c:	bl	7840 <getpid@plt>
   1c580:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c584:	mov	w2, w0
   1c588:	add	x4, x4, #0xbd
   1c58c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c590:	add	x3, x3, #0x76
   1c594:	mov	x0, x22
   1c598:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c59c:	add	x1, x1, #0x1ef
   1c5a0:	bl	8340 <fprintf@plt>
   1c5a4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c5a8:	mov	x0, x21
   1c5ac:	add	x1, x1, #0x273
   1c5b0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c5b4:	ldr	x0, [x19, #400]
   1c5b8:	cbnz	x0, 1c69c <scols_init_debug@@SMARTCOLS_2.25+0xa0b0>
   1c5bc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c5c0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c5c4:	add	x1, x1, #0x6ff
   1c5c8:	add	x0, x0, #0x278
   1c5cc:	bl	7870 <fopen@plt>
   1c5d0:	str	x0, [x19, #400]
   1c5d4:	cbnz	x0, 1c69c <scols_init_debug@@SMARTCOLS_2.25+0xa0b0>
   1c5d8:	mov	w0, #0x1                   	// #1
   1c5dc:	mov	x12, #0x20e0                	// #8416
   1c5e0:	ldp	x29, x30, [sp]
   1c5e4:	ldp	x19, x20, [sp, #16]
   1c5e8:	ldp	x21, x22, [sp, #32]
   1c5ec:	ldp	x23, x24, [sp, #48]
   1c5f0:	ldp	x25, x26, [sp, #64]
   1c5f4:	add	sp, sp, x12
   1c5f8:	ret
   1c5fc:	mov	x3, x22
   1c600:	mov	x2, x25
   1c604:	mov	x1, x23
   1c608:	mov	x0, x24
   1c60c:	bl	80c0 <__isoc99_sscanf@plt>
   1c610:	cmp	w0, #0x2
   1c614:	b.ne	1c684 <scols_init_debug@@SMARTCOLS_2.25+0xa098>  // b.any
   1c618:	ldr	w0, [sp, #84]
   1c61c:	cmp	w0, #0x7
   1c620:	b.ne	1c684 <scols_init_debug@@SMARTCOLS_2.25+0xa098>  // b.any
   1c624:	ldr	w0, [x20, #2944]
   1c628:	tbz	w0, #3, 1c674 <scols_init_debug@@SMARTCOLS_2.25+0xa088>
   1c62c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c630:	ldr	x0, [x0, #4016]
   1c634:	ldr	x26, [x0]
   1c638:	bl	7840 <getpid@plt>
   1c63c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c640:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c644:	add	x4, x4, #0xbd
   1c648:	add	x3, x3, #0x76
   1c64c:	mov	w2, w0
   1c650:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c654:	mov	x0, x26
   1c658:	add	x1, x1, #0x1ef
   1c65c:	bl	8340 <fprintf@plt>
   1c660:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c664:	mov	x2, x22
   1c668:	add	x1, x1, #0x29f
   1c66c:	mov	x0, x21
   1c670:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c674:	mov	x1, x22
   1c678:	mov	x0, x19
   1c67c:	bl	1c208 <scols_init_debug@@SMARTCOLS_2.25+0x9c1c>
   1c680:	cbz	w0, 1c5dc <scols_init_debug@@SMARTCOLS_2.25+0x9ff0>
   1c684:	ldr	x2, [x21]
   1c688:	mov	x0, x24
   1c68c:	mov	w1, #0x2000                	// #8192
   1c690:	bl	8350 <fgets@plt>
   1c694:	cbnz	x0, 1c5fc <scols_init_debug@@SMARTCOLS_2.25+0xa010>
   1c698:	b	1c5d8 <scols_init_debug@@SMARTCOLS_2.25+0x9fec>
   1c69c:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c6a0:	add	x24, sp, #0xe0
   1c6a4:	add	x22, sp, #0x58
   1c6a8:	add	x25, sp, #0x54
   1c6ac:	add	x23, x23, #0x289
   1c6b0:	b	1c684 <scols_init_debug@@SMARTCOLS_2.25+0xa098>
   1c6b4:	cbz	x0, 1c918 <scols_init_debug@@SMARTCOLS_2.25+0xa32c>
   1c6b8:	stp	x29, x30, [sp, #-80]!
   1c6bc:	mov	x29, sp
   1c6c0:	stp	x19, x20, [sp, #16]
   1c6c4:	add	x19, x0, #0x190
   1c6c8:	mov	x20, x0
   1c6cc:	stp	x21, x22, [sp, #32]
   1c6d0:	ldrb	w0, [x19, #44]
   1c6d4:	str	x23, [sp, #48]
   1c6d8:	tbnz	w0, #0, 1c758 <scols_init_debug@@SMARTCOLS_2.25+0xa16c>
   1c6dc:	adrp	x21, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1c6e0:	ldr	w0, [x21, #2944]
   1c6e4:	tbz	w0, #3, 1c72c <scols_init_debug@@SMARTCOLS_2.25+0xa140>
   1c6e8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c6ec:	ldr	x0, [x0, #4016]
   1c6f0:	ldr	x22, [x0]
   1c6f4:	bl	7840 <getpid@plt>
   1c6f8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c6fc:	mov	w2, w0
   1c700:	add	x4, x4, #0xbd
   1c704:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c708:	add	x3, x3, #0x76
   1c70c:	mov	x0, x22
   1c710:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c714:	add	x1, x1, #0x1ef
   1c718:	bl	8340 <fprintf@plt>
   1c71c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c720:	mov	x0, x19
   1c724:	add	x1, x1, #0x2ab
   1c728:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c72c:	ldr	w0, [x19, #48]
   1c730:	tbz	w0, #1, 1c778 <scols_init_debug@@SMARTCOLS_2.25+0xa18c>
   1c734:	ldr	w0, [x20, #152]
   1c738:	and	w0, w0, #0x60
   1c73c:	cmp	w0, #0x40
   1c740:	mov	x0, x20
   1c744:	b.ne	1c770 <scols_init_debug@@SMARTCOLS_2.25+0xa184>  // b.any
   1c748:	bl	1c388 <scols_init_debug@@SMARTCOLS_2.25+0x9d9c>
   1c74c:	cbz	w0, 1c75c <scols_init_debug@@SMARTCOLS_2.25+0xa170>
   1c750:	mov	x0, x20
   1c754:	bl	1bd74 <scols_init_debug@@SMARTCOLS_2.25+0x9788>
   1c758:	mov	w0, #0x1                   	// #1
   1c75c:	ldp	x19, x20, [sp, #16]
   1c760:	ldp	x21, x22, [sp, #32]
   1c764:	ldr	x23, [sp, #48]
   1c768:	ldp	x29, x30, [sp], #80
   1c76c:	ret
   1c770:	bl	1c53c <scols_init_debug@@SMARTCOLS_2.25+0x9f50>
   1c774:	b	1c74c <scols_init_debug@@SMARTCOLS_2.25+0xa160>
   1c778:	ldrb	w0, [x19, #44]
   1c77c:	tbz	w0, #1, 1c7fc <scols_init_debug@@SMARTCOLS_2.25+0xa210>
   1c780:	ldr	w0, [x21, #2944]
   1c784:	tbz	w0, #3, 1c7cc <scols_init_debug@@SMARTCOLS_2.25+0xa1e0>
   1c788:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c78c:	ldr	x0, [x0, #4016]
   1c790:	ldr	x22, [x0]
   1c794:	bl	7840 <getpid@plt>
   1c798:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c79c:	mov	w2, w0
   1c7a0:	add	x4, x4, #0xbd
   1c7a4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c7a8:	add	x3, x3, #0x76
   1c7ac:	mov	x0, x22
   1c7b0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c7b4:	add	x1, x1, #0x1ef
   1c7b8:	bl	8340 <fprintf@plt>
   1c7bc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c7c0:	mov	x0, x19
   1c7c4:	add	x1, x1, #0x2b0
   1c7c8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c7cc:	ldr	w0, [x19, #16]
   1c7d0:	adrp	x22, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c7d4:	add	x23, sp, #0x40
   1c7d8:	add	x22, x22, #0x726
   1c7dc:	add	w0, w0, #0x1
   1c7e0:	str	w0, [x19, #16]
   1c7e4:	ldr	w3, [x19, #16]
   1c7e8:	cmp	w3, #0x7
   1c7ec:	b.le	1c8d8 <scols_init_debug@@SMARTCOLS_2.25+0xa2ec>
   1c7f0:	ldrb	w0, [x19, #44]
   1c7f4:	and	w0, w0, #0xfffffffd
   1c7f8:	strb	w0, [x19, #44]
   1c7fc:	ldr	x0, [x19, #24]
   1c800:	cbnz	x0, 1c878 <scols_init_debug@@SMARTCOLS_2.25+0xa28c>
   1c804:	ldr	w0, [x21, #2944]
   1c808:	tbz	w0, #3, 1c850 <scols_init_debug@@SMARTCOLS_2.25+0xa264>
   1c80c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c810:	ldr	x0, [x0, #4016]
   1c814:	ldr	x21, [x0]
   1c818:	bl	7840 <getpid@plt>
   1c81c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c820:	mov	w2, w0
   1c824:	add	x4, x4, #0xbd
   1c828:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c82c:	add	x3, x3, #0x76
   1c830:	mov	x0, x21
   1c834:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c838:	add	x1, x1, #0x1ef
   1c83c:	bl	8340 <fprintf@plt>
   1c840:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c844:	mov	x0, x19
   1c848:	add	x1, x1, #0x2c4
   1c84c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c850:	ldr	w0, [x20, #152]
   1c854:	add	x1, x20, #0x1a8
   1c858:	tbz	w0, #7, 1c908 <scols_init_debug@@SMARTCOLS_2.25+0xa31c>
   1c85c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c860:	add	x0, x0, #0x18f
   1c864:	mov	w2, #0x0                   	// #0
   1c868:	bl	1b488 <scols_init_debug@@SMARTCOLS_2.25+0x8e9c>
   1c86c:	str	w0, [x19, #32]
   1c870:	mov	w0, #0xffffffff            	// #-1
   1c874:	str	w0, [x19, #16]
   1c878:	ldr	w0, [x19, #16]
   1c87c:	adrp	x21, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c880:	add	x22, sp, #0x40
   1c884:	add	x21, x21, #0x726
   1c888:	add	w0, w0, #0x1
   1c88c:	str	w0, [x19, #16]
   1c890:	ldr	w0, [x19, #16]
   1c894:	ldr	w1, [x19, #32]
   1c898:	cmp	w0, w1
   1c89c:	b.ge	1c750 <scols_init_debug@@SMARTCOLS_2.25+0xa164>  // b.tcont
   1c8a0:	ldr	x1, [x19, #24]
   1c8a4:	mov	x2, x21
   1c8a8:	ldr	w3, [x1, w0, sxtw #2]
   1c8ac:	mov	x1, #0x10                  	// #16
   1c8b0:	mov	x0, x22
   1c8b4:	bl	7790 <snprintf@plt>
   1c8b8:	mov	x1, x22
   1c8bc:	mov	x0, x20
   1c8c0:	bl	1c208 <scols_init_debug@@SMARTCOLS_2.25+0x9c1c>
   1c8c4:	cbz	w0, 1c75c <scols_init_debug@@SMARTCOLS_2.25+0xa170>
   1c8c8:	ldr	w0, [x19, #16]
   1c8cc:	add	w0, w0, #0x1
   1c8d0:	str	w0, [x19, #16]
   1c8d4:	b	1c890 <scols_init_debug@@SMARTCOLS_2.25+0xa2a4>
   1c8d8:	mov	x2, x22
   1c8dc:	mov	x1, #0x10                  	// #16
   1c8e0:	mov	x0, x23
   1c8e4:	bl	7790 <snprintf@plt>
   1c8e8:	mov	x1, x23
   1c8ec:	mov	x0, x20
   1c8f0:	bl	1c208 <scols_init_debug@@SMARTCOLS_2.25+0x9c1c>
   1c8f4:	cbz	w0, 1c75c <scols_init_debug@@SMARTCOLS_2.25+0xa170>
   1c8f8:	ldr	w0, [x19, #16]
   1c8fc:	add	w0, w0, #0x1
   1c900:	str	w0, [x19, #16]
   1c904:	b	1c7e4 <scols_init_debug@@SMARTCOLS_2.25+0xa1f8>
   1c908:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1c90c:	mov	w2, #0x1                   	// #1
   1c910:	add	x0, x0, #0xf6d
   1c914:	b	1c868 <scols_init_debug@@SMARTCOLS_2.25+0xa27c>
   1c918:	mov	w0, #0xffffffea            	// #-22
   1c91c:	ret
   1c920:	stp	x29, x30, [sp, #-48]!
   1c924:	mov	x29, sp
   1c928:	stp	x19, x20, [sp, #16]
   1c92c:	mov	x19, x0
   1c930:	mov	x20, x1
   1c934:	bl	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x8cec>
   1c938:	cbnz	x0, 1c95c <scols_init_debug@@SMARTCOLS_2.25+0xa370>
   1c93c:	mov	x0, x19
   1c940:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1c944:	str	wzr, [sp, #44]
   1c948:	tbz	w0, #31, 1c9d0 <scols_init_debug@@SMARTCOLS_2.25+0xa3e4>
   1c94c:	mov	w0, #0xffffffea            	// #-22
   1c950:	ldp	x19, x20, [sp, #16]
   1c954:	ldp	x29, x30, [sp], #48
   1c958:	ret
   1c95c:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c960:	mov	x1, x20
   1c964:	add	x2, x2, #0x2d8
   1c968:	bl	217f8 <scols_init_debug@@SMARTCOLS_2.25+0xf20c>
   1c96c:	cbnz	w0, 1c93c <scols_init_debug@@SMARTCOLS_2.25+0xa350>
   1c970:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1c974:	ldr	w1, [x0, #2944]
   1c978:	and	w0, w1, #0x4
   1c97c:	tbz	w1, #2, 1c950 <scols_init_debug@@SMARTCOLS_2.25+0xa364>
   1c980:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1c984:	ldr	x0, [x0, #4016]
   1c988:	ldr	x20, [x0]
   1c98c:	bl	7840 <getpid@plt>
   1c990:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c994:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c998:	add	x4, x4, #0x72
   1c99c:	add	x3, x3, #0x76
   1c9a0:	mov	w2, w0
   1c9a4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1c9a8:	mov	x0, x20
   1c9ac:	add	x1, x1, #0x1ef
   1c9b0:	bl	8340 <fprintf@plt>
   1c9b4:	mov	x0, x19
   1c9b8:	mov	w2, #0x0                   	// #0
   1c9bc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1c9c0:	add	x1, x1, #0x2f1
   1c9c4:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1c9c8:	mov	w0, #0x0                   	// #0
   1c9cc:	b	1c950 <scols_init_debug@@SMARTCOLS_2.25+0xa364>
   1c9d0:	add	x1, sp, #0x2c
   1c9d4:	bl	12af0 <scols_init_debug@@SMARTCOLS_2.25+0x504>
   1c9d8:	cbnz	w0, 1c950 <scols_init_debug@@SMARTCOLS_2.25+0xa364>
   1c9dc:	ldrsw	x0, [sp, #44]
   1c9e0:	str	x0, [x20]
   1c9e4:	b	1c970 <scols_init_debug@@SMARTCOLS_2.25+0xa384>
   1c9e8:	stp	x29, x30, [sp, #-48]!
   1c9ec:	mov	x29, sp
   1c9f0:	stp	x19, x20, [sp, #16]
   1c9f4:	mov	x20, x0
   1c9f8:	str	x21, [sp, #32]
   1c9fc:	mov	x21, x1
   1ca00:	bl	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x8cec>
   1ca04:	cbz	x0, 1ca8c <scols_init_debug@@SMARTCOLS_2.25+0xa4a0>
   1ca08:	mov	x1, x21
   1ca0c:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ca10:	add	x2, x2, #0x307
   1ca14:	bl	217f8 <scols_init_debug@@SMARTCOLS_2.25+0xf20c>
   1ca18:	mov	w19, w0
   1ca1c:	cbnz	w0, 1ca90 <scols_init_debug@@SMARTCOLS_2.25+0xa4a4>
   1ca20:	mov	w19, #0x0                   	// #0
   1ca24:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1ca28:	ldr	w0, [x0, #2944]
   1ca2c:	tbz	w0, #2, 1ca78 <scols_init_debug@@SMARTCOLS_2.25+0xa48c>
   1ca30:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ca34:	ldr	x0, [x0, #4016]
   1ca38:	ldr	x21, [x0]
   1ca3c:	bl	7840 <getpid@plt>
   1ca40:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ca44:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ca48:	add	x4, x4, #0x72
   1ca4c:	add	x3, x3, #0x76
   1ca50:	mov	w2, w0
   1ca54:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1ca58:	mov	x0, x21
   1ca5c:	add	x1, x1, #0x1ef
   1ca60:	bl	8340 <fprintf@plt>
   1ca64:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ca68:	mov	w2, w19
   1ca6c:	add	x1, x1, #0x316
   1ca70:	mov	x0, x20
   1ca74:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1ca78:	mov	w0, w19
   1ca7c:	ldp	x19, x20, [sp, #16]
   1ca80:	ldr	x21, [sp, #32]
   1ca84:	ldp	x29, x30, [sp], #48
   1ca88:	ret
   1ca8c:	mov	w19, #0xffffffea            	// #-22
   1ca90:	ldr	w0, [x20, #152]
   1ca94:	tbnz	w0, #6, 1ca24 <scols_init_debug@@SMARTCOLS_2.25+0xa438>
   1ca98:	mov	x0, x20
   1ca9c:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1caa0:	cbz	x0, 1cab4 <scols_init_debug@@SMARTCOLS_2.25+0xa4c8>
   1caa4:	cbz	x21, 1ca20 <scols_init_debug@@SMARTCOLS_2.25+0xa434>
   1caa8:	ldr	x0, [x0, #32]
   1caac:	str	x0, [x21]
   1cab0:	b	1ca20 <scols_init_debug@@SMARTCOLS_2.25+0xa434>
   1cab4:	bl	8210 <__errno_location@plt>
   1cab8:	ldr	w19, [x0]
   1cabc:	neg	w19, w19
   1cac0:	b	1ca24 <scols_init_debug@@SMARTCOLS_2.25+0xa438>
   1cac4:	stp	x29, x30, [sp, #-48]!
   1cac8:	mov	x29, sp
   1cacc:	stp	x19, x20, [sp, #16]
   1cad0:	mov	x20, x0
   1cad4:	mov	x19, x1
   1cad8:	str	x21, [sp, #32]
   1cadc:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1cae0:	cbz	x0, 1caf8 <scols_init_debug@@SMARTCOLS_2.25+0xa50c>
   1cae4:	cbz	x19, 1caf0 <scols_init_debug@@SMARTCOLS_2.25+0xa504>
   1cae8:	ldr	w0, [x0, #44]
   1caec:	str	w0, [x19]
   1caf0:	mov	w19, #0x0                   	// #0
   1caf4:	b	1cb04 <scols_init_debug@@SMARTCOLS_2.25+0xa518>
   1caf8:	bl	8210 <__errno_location@plt>
   1cafc:	ldr	w19, [x0]
   1cb00:	neg	w19, w19
   1cb04:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1cb08:	ldr	w0, [x0, #2944]
   1cb0c:	tbz	w0, #2, 1cb58 <scols_init_debug@@SMARTCOLS_2.25+0xa56c>
   1cb10:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1cb14:	ldr	x0, [x0, #4016]
   1cb18:	ldr	x21, [x0]
   1cb1c:	bl	7840 <getpid@plt>
   1cb20:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cb24:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cb28:	add	x4, x4, #0x72
   1cb2c:	add	x3, x3, #0x76
   1cb30:	mov	w2, w0
   1cb34:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1cb38:	mov	x0, x21
   1cb3c:	add	x1, x1, #0x1ef
   1cb40:	bl	8340 <fprintf@plt>
   1cb44:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cb48:	mov	w2, w19
   1cb4c:	add	x1, x1, #0x32c
   1cb50:	mov	x0, x20
   1cb54:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1cb58:	mov	w0, w19
   1cb5c:	ldp	x19, x20, [sp, #16]
   1cb60:	ldr	x21, [sp, #32]
   1cb64:	ldp	x29, x30, [sp], #48
   1cb68:	ret
   1cb6c:	stp	x29, x30, [sp, #-48]!
   1cb70:	mov	x29, sp
   1cb74:	stp	x19, x20, [sp, #16]
   1cb78:	mov	x20, x0
   1cb7c:	str	x21, [sp, #32]
   1cb80:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1cb84:	mov	x19, x0
   1cb88:	cbz	x0, 1cba4 <scols_init_debug@@SMARTCOLS_2.25+0xa5b8>
   1cb8c:	add	x19, x0, #0x78
   1cb90:	mov	x0, x19
   1cb94:	ldp	x19, x20, [sp, #16]
   1cb98:	ldr	x21, [sp, #32]
   1cb9c:	ldp	x29, x30, [sp], #48
   1cba0:	ret
   1cba4:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1cba8:	ldr	w0, [x0, #2944]
   1cbac:	tbz	w0, #2, 1cb90 <scols_init_debug@@SMARTCOLS_2.25+0xa5a4>
   1cbb0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1cbb4:	ldr	x0, [x0, #4016]
   1cbb8:	ldr	x21, [x0]
   1cbbc:	bl	7840 <getpid@plt>
   1cbc0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cbc4:	mov	w2, w0
   1cbc8:	add	x4, x4, #0x72
   1cbcc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cbd0:	add	x3, x3, #0x76
   1cbd4:	mov	x0, x21
   1cbd8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1cbdc:	add	x1, x1, #0x1ef
   1cbe0:	bl	8340 <fprintf@plt>
   1cbe4:	mov	x0, x20
   1cbe8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cbec:	add	x1, x1, #0x345
   1cbf0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1cbf4:	b	1cb90 <scols_init_debug@@SMARTCOLS_2.25+0xa5a4>
   1cbf8:	stp	x29, x30, [sp, #-48]!
   1cbfc:	mov	x29, sp
   1cc00:	stp	x19, x20, [sp, #16]
   1cc04:	mov	x20, x0
   1cc08:	mov	x19, x1
   1cc0c:	str	x21, [sp, #32]
   1cc10:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1cc14:	cbz	x0, 1cc2c <scols_init_debug@@SMARTCOLS_2.25+0xa640>
   1cc18:	cbz	x19, 1cc24 <scols_init_debug@@SMARTCOLS_2.25+0xa638>
   1cc1c:	ldr	x0, [x0]
   1cc20:	str	x0, [x19]
   1cc24:	mov	w19, #0x0                   	// #0
   1cc28:	b	1cc38 <scols_init_debug@@SMARTCOLS_2.25+0xa64c>
   1cc2c:	bl	8210 <__errno_location@plt>
   1cc30:	ldr	w19, [x0]
   1cc34:	neg	w19, w19
   1cc38:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1cc3c:	ldr	w0, [x0, #2944]
   1cc40:	tbz	w0, #2, 1cc8c <scols_init_debug@@SMARTCOLS_2.25+0xa6a0>
   1cc44:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1cc48:	ldr	x0, [x0, #4016]
   1cc4c:	ldr	x21, [x0]
   1cc50:	bl	7840 <getpid@plt>
   1cc54:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cc58:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cc5c:	add	x4, x4, #0x72
   1cc60:	add	x3, x3, #0x76
   1cc64:	mov	w2, w0
   1cc68:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1cc6c:	mov	x0, x21
   1cc70:	add	x1, x1, #0x1ef
   1cc74:	bl	8340 <fprintf@plt>
   1cc78:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cc7c:	mov	w2, w19
   1cc80:	add	x1, x1, #0x35b
   1cc84:	mov	x0, x20
   1cc88:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1cc8c:	mov	w0, w19
   1cc90:	ldp	x19, x20, [sp, #16]
   1cc94:	ldr	x21, [sp, #32]
   1cc98:	ldp	x29, x30, [sp], #48
   1cc9c:	ret
   1cca0:	stp	x29, x30, [sp, #-48]!
   1cca4:	mov	x29, sp
   1cca8:	stp	x19, x20, [sp, #16]
   1ccac:	mov	x20, x0
   1ccb0:	mov	x19, x1
   1ccb4:	str	x21, [sp, #32]
   1ccb8:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1ccbc:	cbz	x0, 1ccd4 <scols_init_debug@@SMARTCOLS_2.25+0xa6e8>
   1ccc0:	cbz	x19, 1cccc <scols_init_debug@@SMARTCOLS_2.25+0xa6e0>
   1ccc4:	ldr	x0, [x0, #8]
   1ccc8:	str	x0, [x19]
   1cccc:	mov	w19, #0x0                   	// #0
   1ccd0:	b	1cce0 <scols_init_debug@@SMARTCOLS_2.25+0xa6f4>
   1ccd4:	bl	8210 <__errno_location@plt>
   1ccd8:	ldr	w19, [x0]
   1ccdc:	neg	w19, w19
   1cce0:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1cce4:	ldr	w0, [x0, #2944]
   1cce8:	tbz	w0, #2, 1cd34 <scols_init_debug@@SMARTCOLS_2.25+0xa748>
   1ccec:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ccf0:	ldr	x0, [x0, #4016]
   1ccf4:	ldr	x21, [x0]
   1ccf8:	bl	7840 <getpid@plt>
   1ccfc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cd00:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cd04:	add	x4, x4, #0x72
   1cd08:	add	x3, x3, #0x76
   1cd0c:	mov	w2, w0
   1cd10:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1cd14:	mov	x0, x21
   1cd18:	add	x1, x1, #0x1ef
   1cd1c:	bl	8340 <fprintf@plt>
   1cd20:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cd24:	mov	w2, w19
   1cd28:	add	x1, x1, #0x375
   1cd2c:	mov	x0, x20
   1cd30:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1cd34:	mov	w0, w19
   1cd38:	ldp	x19, x20, [sp, #16]
   1cd3c:	ldr	x21, [sp, #32]
   1cd40:	ldp	x29, x30, [sp], #48
   1cd44:	ret
   1cd48:	stp	x29, x30, [sp, #-48]!
   1cd4c:	mov	x29, sp
   1cd50:	stp	x19, x20, [sp, #16]
   1cd54:	str	wzr, [sp, #44]
   1cd58:	bl	1b15c <scols_init_debug@@SMARTCOLS_2.25+0x8b70>
   1cd5c:	mov	w1, #0x1ff                 	// #511
   1cd60:	movk	w1, #0x3, lsl #16
   1cd64:	cmp	w0, w1
   1cd68:	b.gt	1cdc4 <scols_init_debug@@SMARTCOLS_2.25+0xa7d8>
   1cd6c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1cd70:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cd74:	add	x1, x1, #0x6ff
   1cd78:	add	x0, x0, #0x38f
   1cd7c:	bl	7870 <fopen@plt>
   1cd80:	mov	x19, x0
   1cd84:	cbnz	x0, 1cd98 <scols_init_debug@@SMARTCOLS_2.25+0xa7ac>
   1cd88:	mov	w0, #0x0                   	// #0
   1cd8c:	ldp	x19, x20, [sp, #16]
   1cd90:	ldp	x29, x30, [sp], #48
   1cd94:	ret
   1cd98:	add	x2, sp, #0x2c
   1cd9c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cda0:	add	x1, x1, #0x73c
   1cda4:	bl	7960 <__isoc99_fscanf@plt>
   1cda8:	mov	w20, w0
   1cdac:	mov	x0, x19
   1cdb0:	bl	7820 <fclose@plt>
   1cdb4:	cmp	w20, #0x1
   1cdb8:	b.ne	1cd88 <scols_init_debug@@SMARTCOLS_2.25+0xa79c>  // b.any
   1cdbc:	ldr	w0, [sp, #44]
   1cdc0:	b	1cd8c <scols_init_debug@@SMARTCOLS_2.25+0xa7a0>
   1cdc4:	mov	w0, #0x1                   	// #1
   1cdc8:	b	1cd8c <scols_init_debug@@SMARTCOLS_2.25+0xa7a0>
   1cdcc:	stp	x29, x30, [sp, #-32]!
   1cdd0:	mov	x29, sp
   1cdd4:	bl	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x8cec>
   1cdd8:	cbz	x0, 1cdfc <scols_init_debug@@SMARTCOLS_2.25+0xa810>
   1cddc:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cde0:	add	x1, sp, #0x1c
   1cde4:	add	x2, x2, #0x3b4
   1cde8:	bl	218f8 <scols_init_debug@@SMARTCOLS_2.25+0xf30c>
   1cdec:	cbnz	w0, 1cdfc <scols_init_debug@@SMARTCOLS_2.25+0xa810>
   1cdf0:	ldr	w0, [sp, #28]
   1cdf4:	ldp	x29, x30, [sp], #32
   1cdf8:	ret
   1cdfc:	bl	1cd48 <scols_init_debug@@SMARTCOLS_2.25+0xa75c>
   1ce00:	b	1cdf4 <scols_init_debug@@SMARTCOLS_2.25+0xa808>
   1ce04:	stp	x29, x30, [sp, #-48]!
   1ce08:	mov	x29, sp
   1ce0c:	str	x19, [sp, #16]
   1ce10:	mov	x19, x0
   1ce14:	bl	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x8cec>
   1ce18:	cbz	x0, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0xa854>
   1ce1c:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ce20:	add	x1, sp, #0x2c
   1ce24:	add	x2, x2, #0x3c2
   1ce28:	bl	218f8 <scols_init_debug@@SMARTCOLS_2.25+0xf30c>
   1ce2c:	cbnz	w0, 1ce40 <scols_init_debug@@SMARTCOLS_2.25+0xa854>
   1ce30:	ldr	w0, [sp, #44]
   1ce34:	ldr	x19, [sp, #16]
   1ce38:	ldp	x29, x30, [sp], #48
   1ce3c:	ret
   1ce40:	ldr	w0, [x19, #152]
   1ce44:	tbz	w0, #6, 1ce50 <scols_init_debug@@SMARTCOLS_2.25+0xa864>
   1ce48:	mov	w0, #0x0                   	// #0
   1ce4c:	b	1ce34 <scols_init_debug@@SMARTCOLS_2.25+0xa848>
   1ce50:	mov	x0, x19
   1ce54:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1ce58:	cbz	x0, 1ce48 <scols_init_debug@@SMARTCOLS_2.25+0xa85c>
   1ce5c:	ldr	w0, [x0, #52]
   1ce60:	and	w0, w0, #0x4
   1ce64:	b	1ce34 <scols_init_debug@@SMARTCOLS_2.25+0xa848>
   1ce68:	stp	x29, x30, [sp, #-48]!
   1ce6c:	mov	x29, sp
   1ce70:	str	x19, [sp, #16]
   1ce74:	mov	x19, x0
   1ce78:	bl	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x8cec>
   1ce7c:	cbz	x0, 1cea4 <scols_init_debug@@SMARTCOLS_2.25+0xa8b8>
   1ce80:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1ce84:	add	x1, sp, #0x2c
   1ce88:	add	x2, x2, #0xad5
   1ce8c:	bl	218f8 <scols_init_debug@@SMARTCOLS_2.25+0xf30c>
   1ce90:	cbnz	w0, 1cea4 <scols_init_debug@@SMARTCOLS_2.25+0xa8b8>
   1ce94:	ldr	w0, [sp, #44]
   1ce98:	ldr	x19, [sp, #16]
   1ce9c:	ldp	x29, x30, [sp], #48
   1cea0:	ret
   1cea4:	ldr	w0, [x19, #152]
   1cea8:	tbz	w0, #6, 1ceb4 <scols_init_debug@@SMARTCOLS_2.25+0xa8c8>
   1ceac:	mov	w0, #0x0                   	// #0
   1ceb0:	b	1ce98 <scols_init_debug@@SMARTCOLS_2.25+0xa8ac>
   1ceb4:	mov	x0, x19
   1ceb8:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1cebc:	cbz	x0, 1ceac <scols_init_debug@@SMARTCOLS_2.25+0xa8c0>
   1cec0:	ldr	w0, [x0, #52]
   1cec4:	and	w0, w0, #0x1
   1cec8:	b	1ce98 <scols_init_debug@@SMARTCOLS_2.25+0xa8ac>
   1cecc:	stp	x29, x30, [sp, #-48]!
   1ced0:	mov	x29, sp
   1ced4:	str	x19, [sp, #16]
   1ced8:	mov	x19, x0
   1cedc:	bl	1b2d8 <scols_init_debug@@SMARTCOLS_2.25+0x8cec>
   1cee0:	cbz	x0, 1cf08 <scols_init_debug@@SMARTCOLS_2.25+0xa91c>
   1cee4:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cee8:	add	x1, sp, #0x2c
   1ceec:	add	x2, x2, #0x3d1
   1cef0:	bl	218f8 <scols_init_debug@@SMARTCOLS_2.25+0xf30c>
   1cef4:	cbnz	w0, 1cf08 <scols_init_debug@@SMARTCOLS_2.25+0xa91c>
   1cef8:	ldr	w0, [sp, #44]
   1cefc:	ldr	x19, [sp, #16]
   1cf00:	ldp	x29, x30, [sp], #48
   1cf04:	ret
   1cf08:	ldr	w0, [x19, #152]
   1cf0c:	tbz	w0, #6, 1cf18 <scols_init_debug@@SMARTCOLS_2.25+0xa92c>
   1cf10:	mov	w0, #0x0                   	// #0
   1cf14:	b	1cefc <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   1cf18:	mov	x0, x19
   1cf1c:	bl	1bf2c <scols_init_debug@@SMARTCOLS_2.25+0x9940>
   1cf20:	cbz	x0, 1cf10 <scols_init_debug@@SMARTCOLS_2.25+0xa924>
   1cf24:	ldr	w0, [x0, #52]
   1cf28:	and	w0, w0, #0x10
   1cf2c:	b	1cefc <scols_init_debug@@SMARTCOLS_2.25+0xa910>
   1cf30:	stp	x29, x30, [sp, #-112]!
   1cf34:	mov	x29, sp
   1cf38:	stp	x19, x20, [sp, #16]
   1cf3c:	stp	x21, x22, [sp, #32]
   1cf40:	stp	x23, x24, [sp, #48]
   1cf44:	str	x25, [sp, #64]
   1cf48:	stp	xzr, xzr, [sp, #80]
   1cf4c:	cbnz	x0, 1cf58 <scols_init_debug@@SMARTCOLS_2.25+0xa96c>
   1cf50:	mov	w20, #0x0                   	// #0
   1cf54:	b	1d0a4 <scols_init_debug@@SMARTCOLS_2.25+0xaab8>
   1cf58:	mov	x19, x0
   1cf5c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1cf60:	mov	x21, x1
   1cf64:	mov	x20, x2
   1cf68:	ldr	w0, [x0, #2944]
   1cf6c:	mov	x24, x3
   1cf70:	mov	x23, x4
   1cf74:	mov	w22, w5
   1cf78:	tbz	w0, #2, 1cfd0 <scols_init_debug@@SMARTCOLS_2.25+0xa9e4>
   1cf7c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1cf80:	ldr	x0, [x0, #4016]
   1cf84:	ldr	x25, [x0]
   1cf88:	bl	7840 <getpid@plt>
   1cf8c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cf90:	mov	w2, w0
   1cf94:	add	x4, x4, #0x72
   1cf98:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cf9c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1cfa0:	add	x3, x3, #0x76
   1cfa4:	add	x1, x1, #0x1ef
   1cfa8:	mov	x0, x25
   1cfac:	bl	8340 <fprintf@plt>
   1cfb0:	mov	x0, x19
   1cfb4:	bl	1bb7c <scols_init_debug@@SMARTCOLS_2.25+0x9590>
   1cfb8:	mov	x2, x0
   1cfbc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1cfc0:	mov	x3, x20
   1cfc4:	add	x1, x1, #0x3da
   1cfc8:	mov	x0, x19
   1cfcc:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1cfd0:	cbz	x21, 1d020 <scols_init_debug@@SMARTCOLS_2.25+0xaa34>
   1cfd4:	add	x1, sp, #0x50
   1cfd8:	mov	x0, x19
   1cfdc:	bl	1cca0 <scols_init_debug@@SMARTCOLS_2.25+0xa6b4>
   1cfe0:	cbnz	w0, 1d020 <scols_init_debug@@SMARTCOLS_2.25+0xaa34>
   1cfe4:	add	x1, sp, #0x58
   1cfe8:	mov	x0, x19
   1cfec:	bl	1cbf8 <scols_init_debug@@SMARTCOLS_2.25+0xa60c>
   1cff0:	cbnz	w0, 1d020 <scols_init_debug@@SMARTCOLS_2.25+0xaa34>
   1cff4:	ldr	x1, [x21, #8]
   1cff8:	ldr	x0, [sp, #80]
   1cffc:	cmp	x1, x0
   1d000:	b.ne	1cf50 <scols_init_debug@@SMARTCOLS_2.25+0xa964>  // b.any
   1d004:	ldr	x1, [x21]
   1d008:	ldr	x0, [sp, #88]
   1d00c:	cmp	x1, x0
   1d010:	b.ne	1cf50 <scols_init_debug@@SMARTCOLS_2.25+0xa964>  // b.any
   1d014:	tbnz	w22, #4, 1d05c <scols_init_debug@@SMARTCOLS_2.25+0xaa70>
   1d018:	mov	w20, #0x1                   	// #1
   1d01c:	b	1d0a4 <scols_init_debug@@SMARTCOLS_2.25+0xaab8>
   1d020:	cbz	x20, 1cf50 <scols_init_debug@@SMARTCOLS_2.25+0xa964>
   1d024:	mov	x0, x19
   1d028:	bl	1c068 <scols_init_debug@@SMARTCOLS_2.25+0x9a7c>
   1d02c:	mov	x21, x0
   1d030:	cbz	x0, 1d054 <scols_init_debug@@SMARTCOLS_2.25+0xaa68>
   1d034:	mov	x1, x20
   1d038:	bl	7ce0 <strcmp@plt>
   1d03c:	cmp	w0, #0x0
   1d040:	cset	w20, eq  // eq = none
   1d044:	mov	x0, x21
   1d048:	bl	7d80 <free@plt>
   1d04c:	cbz	w20, 1cf50 <scols_init_debug@@SMARTCOLS_2.25+0xa964>
   1d050:	b	1d014 <scols_init_debug@@SMARTCOLS_2.25+0xaa28>
   1d054:	mov	w20, #0x0                   	// #0
   1d058:	b	1d044 <scols_init_debug@@SMARTCOLS_2.25+0xaa58>
   1d05c:	add	x1, sp, #0x60
   1d060:	mov	x0, x19
   1d064:	str	xzr, [sp, #96]
   1d068:	bl	1c12c <scols_init_debug@@SMARTCOLS_2.25+0x9b40>
   1d06c:	mov	w20, w0
   1d070:	cbnz	w0, 1cf50 <scols_init_debug@@SMARTCOLS_2.25+0xa964>
   1d074:	ldr	x0, [sp, #96]
   1d078:	cmp	x0, x24
   1d07c:	b.ne	1d0a4 <scols_init_debug@@SMARTCOLS_2.25+0xaab8>  // b.any
   1d080:	tbz	w22, #9, 1d018 <scols_init_debug@@SMARTCOLS_2.25+0xaa2c>
   1d084:	add	x1, sp, #0x68
   1d088:	mov	x0, x19
   1d08c:	str	xzr, [sp, #104]
   1d090:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0xa3fc>
   1d094:	cbnz	w0, 1d0a4 <scols_init_debug@@SMARTCOLS_2.25+0xaab8>
   1d098:	ldr	x0, [sp, #104]
   1d09c:	cmp	x0, x23
   1d0a0:	cset	w20, eq  // eq = none
   1d0a4:	mov	w0, w20
   1d0a8:	ldp	x19, x20, [sp, #16]
   1d0ac:	ldp	x21, x22, [sp, #32]
   1d0b0:	ldp	x23, x24, [sp, #48]
   1d0b4:	ldr	x25, [sp, #64]
   1d0b8:	ldp	x29, x30, [sp], #112
   1d0bc:	ret
   1d0c0:	cbz	x0, 1d14c <scols_init_debug@@SMARTCOLS_2.25+0xab60>
   1d0c4:	stp	x29, x30, [sp, #-48]!
   1d0c8:	mov	x29, sp
   1d0cc:	stp	x19, x20, [sp, #16]
   1d0d0:	mov	x19, x0
   1d0d4:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d0d8:	mov	x20, x1
   1d0dc:	str	x21, [sp, #32]
   1d0e0:	ldr	w1, [x0, #2944]
   1d0e4:	str	x20, [x19, #192]
   1d0e8:	and	w0, w1, #0x4
   1d0ec:	tbz	w1, #2, 1d13c <scols_init_debug@@SMARTCOLS_2.25+0xab50>
   1d0f0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d0f4:	ldr	x0, [x0, #4016]
   1d0f8:	ldr	x21, [x0]
   1d0fc:	bl	7840 <getpid@plt>
   1d100:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d104:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d108:	add	x4, x4, #0x72
   1d10c:	add	x3, x3, #0x76
   1d110:	mov	w2, w0
   1d114:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d118:	mov	x0, x21
   1d11c:	add	x1, x1, #0x1ef
   1d120:	bl	8340 <fprintf@plt>
   1d124:	mov	x0, x19
   1d128:	mov	x2, x20
   1d12c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d130:	add	x1, x1, #0x3ed
   1d134:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d138:	mov	w0, #0x0                   	// #0
   1d13c:	ldp	x19, x20, [sp, #16]
   1d140:	ldr	x21, [sp, #32]
   1d144:	ldp	x29, x30, [sp], #48
   1d148:	ret
   1d14c:	mov	w0, #0xffffffea            	// #-22
   1d150:	ret
   1d154:	cbz	x0, 1d1e0 <scols_init_debug@@SMARTCOLS_2.25+0xabf4>
   1d158:	stp	x29, x30, [sp, #-48]!
   1d15c:	mov	x29, sp
   1d160:	stp	x19, x20, [sp, #16]
   1d164:	mov	x19, x0
   1d168:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d16c:	mov	x20, x1
   1d170:	str	x21, [sp, #32]
   1d174:	ldr	w1, [x0, #2944]
   1d178:	str	x20, [x19, #200]
   1d17c:	and	w0, w1, #0x4
   1d180:	tbz	w1, #2, 1d1d0 <scols_init_debug@@SMARTCOLS_2.25+0xabe4>
   1d184:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d188:	ldr	x0, [x0, #4016]
   1d18c:	ldr	x21, [x0]
   1d190:	bl	7840 <getpid@plt>
   1d194:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d198:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d19c:	add	x4, x4, #0x72
   1d1a0:	add	x3, x3, #0x76
   1d1a4:	mov	w2, w0
   1d1a8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d1ac:	mov	x0, x21
   1d1b0:	add	x1, x1, #0x1ef
   1d1b4:	bl	8340 <fprintf@plt>
   1d1b8:	mov	x0, x19
   1d1bc:	mov	x2, x20
   1d1c0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d1c4:	add	x1, x1, #0x3fc
   1d1c8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d1cc:	mov	w0, #0x0                   	// #0
   1d1d0:	ldp	x19, x20, [sp, #16]
   1d1d4:	ldr	x21, [sp, #32]
   1d1d8:	ldp	x29, x30, [sp], #48
   1d1dc:	ret
   1d1e0:	mov	w0, #0xffffffea            	// #-22
   1d1e4:	ret
   1d1e8:	cbz	x0, 1d274 <scols_init_debug@@SMARTCOLS_2.25+0xac88>
   1d1ec:	stp	x29, x30, [sp, #-48]!
   1d1f0:	mov	x29, sp
   1d1f4:	stp	x19, x20, [sp, #16]
   1d1f8:	mov	x19, x0
   1d1fc:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d200:	mov	x20, x1
   1d204:	str	x21, [sp, #32]
   1d208:	ldr	w1, [x0, #2944]
   1d20c:	str	x20, [x19, #144]
   1d210:	and	w0, w1, #0x4
   1d214:	tbz	w1, #2, 1d264 <scols_init_debug@@SMARTCOLS_2.25+0xac78>
   1d218:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d21c:	ldr	x0, [x0, #4016]
   1d220:	ldr	x21, [x0]
   1d224:	bl	7840 <getpid@plt>
   1d228:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d22c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d230:	add	x4, x4, #0x72
   1d234:	add	x3, x3, #0x76
   1d238:	mov	w2, w0
   1d23c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d240:	mov	x0, x21
   1d244:	add	x1, x1, #0x1ef
   1d248:	bl	8340 <fprintf@plt>
   1d24c:	mov	x0, x19
   1d250:	mov	x2, x20
   1d254:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d258:	add	x1, x1, #0x40e
   1d25c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d260:	mov	w0, #0x0                   	// #0
   1d264:	ldp	x19, x20, [sp, #16]
   1d268:	ldr	x21, [sp, #32]
   1d26c:	ldp	x29, x30, [sp], #48
   1d270:	ret
   1d274:	mov	w0, #0xffffffea            	// #-22
   1d278:	ret
   1d27c:	cbz	x0, 1d308 <scols_init_debug@@SMARTCOLS_2.25+0xad1c>
   1d280:	stp	x29, x30, [sp, #-48]!
   1d284:	mov	x29, sp
   1d288:	stp	x19, x20, [sp, #16]
   1d28c:	mov	x19, x0
   1d290:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d294:	mov	w20, w1
   1d298:	str	x21, [sp, #32]
   1d29c:	ldr	w1, [x0, #2944]
   1d2a0:	str	w20, [x19, #220]
   1d2a4:	and	w0, w1, #0x4
   1d2a8:	tbz	w1, #2, 1d2f8 <scols_init_debug@@SMARTCOLS_2.25+0xad0c>
   1d2ac:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d2b0:	ldr	x0, [x0, #4016]
   1d2b4:	ldr	x21, [x0]
   1d2b8:	bl	7840 <getpid@plt>
   1d2bc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d2c0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d2c4:	add	x4, x4, #0x72
   1d2c8:	add	x3, x3, #0x76
   1d2cc:	mov	w2, w0
   1d2d0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d2d4:	mov	x0, x21
   1d2d8:	add	x1, x1, #0x1ef
   1d2dc:	bl	8340 <fprintf@plt>
   1d2e0:	mov	x0, x19
   1d2e4:	mov	w2, w20
   1d2e8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d2ec:	add	x1, x1, #0x420
   1d2f0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d2f4:	mov	w0, #0x0                   	// #0
   1d2f8:	ldp	x19, x20, [sp, #16]
   1d2fc:	ldr	x21, [sp, #32]
   1d300:	ldp	x29, x30, [sp], #48
   1d304:	ret
   1d308:	mov	w0, #0xffffffea            	// #-22
   1d30c:	ret
   1d310:	stp	x29, x30, [sp, #-48]!
   1d314:	mov	x29, sp
   1d318:	stp	x19, x20, [sp, #16]
   1d31c:	mov	x19, x0
   1d320:	str	x21, [sp, #32]
   1d324:	cbz	x0, 1d3cc <scols_init_debug@@SMARTCOLS_2.25+0xade0>
   1d328:	mov	x0, x1
   1d32c:	bl	131e0 <scols_init_debug@@SMARTCOLS_2.25+0xbf4>
   1d330:	str	x0, [x19, #128]
   1d334:	mov	x1, x0
   1d338:	cbnz	x0, 1d358 <scols_init_debug@@SMARTCOLS_2.25+0xad6c>
   1d33c:	bl	8210 <__errno_location@plt>
   1d340:	ldr	w0, [x0]
   1d344:	neg	w0, w0
   1d348:	ldp	x19, x20, [sp, #16]
   1d34c:	ldr	x21, [sp, #32]
   1d350:	ldp	x29, x30, [sp], #48
   1d354:	ret
   1d358:	add	x20, x19, #0xe0
   1d35c:	mov	x2, #0x3f                  	// #63
   1d360:	mov	x0, x20
   1d364:	bl	8150 <strncpy@plt>
   1d368:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d36c:	strb	wzr, [x19, #287]
   1d370:	ldr	w1, [x0, #2944]
   1d374:	and	w0, w1, #0x4
   1d378:	tbz	w1, #2, 1d348 <scols_init_debug@@SMARTCOLS_2.25+0xad5c>
   1d37c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d380:	ldr	x0, [x0, #4016]
   1d384:	ldr	x21, [x0]
   1d388:	bl	7840 <getpid@plt>
   1d38c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d390:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d394:	add	x4, x4, #0x72
   1d398:	add	x3, x3, #0x76
   1d39c:	mov	w2, w0
   1d3a0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d3a4:	mov	x0, x21
   1d3a8:	add	x1, x1, #0x1ef
   1d3ac:	bl	8340 <fprintf@plt>
   1d3b0:	mov	x0, x19
   1d3b4:	mov	x2, x20
   1d3b8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d3bc:	add	x1, x1, #0x42d
   1d3c0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d3c4:	mov	w0, #0x0                   	// #0
   1d3c8:	b	1d348 <scols_init_debug@@SMARTCOLS_2.25+0xad5c>
   1d3cc:	mov	w0, #0xffffffea            	// #-22
   1d3d0:	b	1d348 <scols_init_debug@@SMARTCOLS_2.25+0xad5c>
   1d3d4:	stp	x29, x30, [sp, #-96]!
   1d3d8:	mov	x29, sp
   1d3dc:	stp	x19, x20, [sp, #16]
   1d3e0:	mov	x20, x0
   1d3e4:	stp	x21, x22, [sp, #32]
   1d3e8:	stp	x23, x24, [sp, #48]
   1d3ec:	stp	x25, x26, [sp, #64]
   1d3f0:	bl	8210 <__errno_location@plt>
   1d3f4:	mov	x21, x0
   1d3f8:	str	wzr, [x0]
   1d3fc:	mov	x0, x20
   1d400:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1d404:	tbz	w0, #31, 1d42c <scols_init_debug@@SMARTCOLS_2.25+0xae40>
   1d408:	ldr	w19, [x21]
   1d40c:	neg	w19, w19
   1d410:	mov	w0, w19
   1d414:	ldp	x19, x20, [sp, #16]
   1d418:	ldp	x21, x22, [sp, #32]
   1d41c:	ldp	x23, x24, [sp, #48]
   1d420:	ldp	x25, x26, [sp, #64]
   1d424:	ldp	x29, x30, [sp], #96
   1d428:	ret
   1d42c:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d430:	mov	w23, w0
   1d434:	ldr	w0, [x22, #2944]
   1d438:	tbz	w0, #4, 1d480 <scols_init_debug@@SMARTCOLS_2.25+0xae94>
   1d43c:	adrp	x1, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d440:	ldr	x1, [x1, #4016]
   1d444:	ldr	x19, [x1]
   1d448:	bl	7840 <getpid@plt>
   1d44c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d450:	mov	w2, w0
   1d454:	add	x4, x4, #0x441
   1d458:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d45c:	add	x3, x3, #0x76
   1d460:	mov	x0, x19
   1d464:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d468:	add	x1, x1, #0x1ef
   1d46c:	bl	8340 <fprintf@plt>
   1d470:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d474:	mov	x0, x20
   1d478:	add	x1, x1, #0x447
   1d47c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d480:	mov	x25, #0xb280                	// #45696
   1d484:	add	x26, x20, #0xa8
   1d488:	add	x24, sp, #0x50
   1d48c:	movk	x25, #0xee6, lsl #16
   1d490:	mov	x2, x26
   1d494:	mov	w0, w23
   1d498:	mov	x1, #0x4c04                	// #19460
   1d49c:	bl	8380 <ioctl@plt>
   1d4a0:	cbnz	w0, 1d4fc <scols_init_debug@@SMARTCOLS_2.25+0xaf10>
   1d4a4:	ldr	w0, [x22, #2944]
   1d4a8:	and	w19, w0, #0x10
   1d4ac:	tbz	w0, #4, 1d410 <scols_init_debug@@SMARTCOLS_2.25+0xae24>
   1d4b0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d4b4:	ldr	x0, [x0, #4016]
   1d4b8:	ldr	x19, [x0]
   1d4bc:	bl	7840 <getpid@plt>
   1d4c0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d4c4:	mov	w2, w0
   1d4c8:	add	x4, x4, #0x441
   1d4cc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d4d0:	add	x3, x3, #0x76
   1d4d4:	mov	x0, x19
   1d4d8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d4dc:	add	x1, x1, #0x1ef
   1d4e0:	bl	8340 <fprintf@plt>
   1d4e4:	mov	w19, #0x0                   	// #0
   1d4e8:	mov	x0, x20
   1d4ec:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d4f0:	add	x1, x1, #0x474
   1d4f4:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d4f8:	b	1d410 <scols_init_debug@@SMARTCOLS_2.25+0xae24>
   1d4fc:	ldr	w19, [x21]
   1d500:	cmp	w19, #0xb
   1d504:	b.eq	1d55c <scols_init_debug@@SMARTCOLS_2.25+0xaf70>  // b.none
   1d508:	ldr	w0, [x22, #2944]
   1d50c:	neg	w19, w19
   1d510:	tbz	w0, #4, 1d410 <scols_init_debug@@SMARTCOLS_2.25+0xae24>
   1d514:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d518:	ldr	x0, [x0, #4016]
   1d51c:	ldr	x21, [x0]
   1d520:	bl	7840 <getpid@plt>
   1d524:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d528:	mov	w2, w0
   1d52c:	add	x4, x4, #0x441
   1d530:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d534:	add	x3, x3, #0x76
   1d538:	mov	x0, x21
   1d53c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d540:	add	x1, x1, #0x1ef
   1d544:	bl	8340 <fprintf@plt>
   1d548:	mov	x0, x20
   1d54c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d550:	add	x1, x1, #0x457
   1d554:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d558:	b	1d410 <scols_init_debug@@SMARTCOLS_2.25+0xae24>
   1d55c:	mov	x0, x24
   1d560:	mov	x1, #0x0                   	// #0
   1d564:	stp	xzr, x25, [sp, #80]
   1d568:	bl	7e00 <nanosleep@plt>
   1d56c:	b	1d490 <scols_init_debug@@SMARTCOLS_2.25+0xaea4>
   1d570:	stp	x29, x30, [sp, #-48]!
   1d574:	mov	x29, sp
   1d578:	stp	x19, x20, [sp, #16]
   1d57c:	mov	x20, x0
   1d580:	str	x21, [sp, #32]
   1d584:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1d588:	tbnz	w0, #31, 1d660 <scols_init_debug@@SMARTCOLS_2.25+0xb074>
   1d58c:	mov	x1, #0x4c07                	// #19463
   1d590:	mov	w2, #0x0                   	// #0
   1d594:	bl	8380 <ioctl@plt>
   1d598:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d59c:	ldr	w21, [x1, #2944]
   1d5a0:	and	w21, w21, #0x4
   1d5a4:	tbz	w0, #31, 1d610 <scols_init_debug@@SMARTCOLS_2.25+0xb024>
   1d5a8:	bl	8210 <__errno_location@plt>
   1d5ac:	ldr	w19, [x0]
   1d5b0:	neg	w19, w19
   1d5b4:	cbz	w21, 1d5fc <scols_init_debug@@SMARTCOLS_2.25+0xb010>
   1d5b8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d5bc:	ldr	x0, [x0, #4016]
   1d5c0:	ldr	x21, [x0]
   1d5c4:	bl	7840 <getpid@plt>
   1d5c8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d5cc:	mov	w2, w0
   1d5d0:	add	x4, x4, #0x72
   1d5d4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d5d8:	add	x3, x3, #0x76
   1d5dc:	mov	x0, x21
   1d5e0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d5e4:	add	x1, x1, #0x1ef
   1d5e8:	bl	8340 <fprintf@plt>
   1d5ec:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d5f0:	mov	x0, x20
   1d5f4:	add	x1, x1, #0x48a
   1d5f8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d5fc:	mov	w0, w19
   1d600:	ldp	x19, x20, [sp, #16]
   1d604:	ldr	x21, [sp, #32]
   1d608:	ldp	x29, x30, [sp], #48
   1d60c:	ret
   1d610:	cbz	w21, 1d658 <scols_init_debug@@SMARTCOLS_2.25+0xb06c>
   1d614:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d618:	ldr	x0, [x0, #4016]
   1d61c:	ldr	x19, [x0]
   1d620:	bl	7840 <getpid@plt>
   1d624:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d628:	mov	w2, w0
   1d62c:	add	x4, x4, #0x72
   1d630:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d634:	add	x3, x3, #0x76
   1d638:	mov	x0, x19
   1d63c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d640:	add	x1, x1, #0x1ef
   1d644:	bl	8340 <fprintf@plt>
   1d648:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d64c:	mov	x0, x20
   1d650:	add	x1, x1, #0x4a7
   1d654:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d658:	mov	w19, #0x0                   	// #0
   1d65c:	b	1d5fc <scols_init_debug@@SMARTCOLS_2.25+0xb010>
   1d660:	mov	w19, #0xffffffea            	// #-22
   1d664:	b	1d5fc <scols_init_debug@@SMARTCOLS_2.25+0xb010>
   1d668:	stp	x29, x30, [sp, #-48]!
   1d66c:	mov	x29, sp
   1d670:	stp	x19, x20, [sp, #16]
   1d674:	mov	x20, x0
   1d678:	mov	x19, x1
   1d67c:	str	x21, [sp, #32]
   1d680:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1d684:	tbnz	w0, #31, 1d75c <scols_init_debug@@SMARTCOLS_2.25+0xb170>
   1d688:	mov	x1, #0x4c08                	// #19464
   1d68c:	mov	x2, x19
   1d690:	bl	8380 <ioctl@plt>
   1d694:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d698:	ldr	w21, [x1, #2944]
   1d69c:	and	w21, w21, #0x4
   1d6a0:	tbz	w0, #31, 1d70c <scols_init_debug@@SMARTCOLS_2.25+0xb120>
   1d6a4:	bl	8210 <__errno_location@plt>
   1d6a8:	ldr	w19, [x0]
   1d6ac:	neg	w19, w19
   1d6b0:	cbz	w21, 1d6f8 <scols_init_debug@@SMARTCOLS_2.25+0xb10c>
   1d6b4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d6b8:	ldr	x0, [x0, #4016]
   1d6bc:	ldr	x21, [x0]
   1d6c0:	bl	7840 <getpid@plt>
   1d6c4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d6c8:	mov	w2, w0
   1d6cc:	add	x4, x4, #0x72
   1d6d0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d6d4:	add	x3, x3, #0x76
   1d6d8:	mov	x0, x21
   1d6dc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d6e0:	add	x1, x1, #0x1ef
   1d6e4:	bl	8340 <fprintf@plt>
   1d6e8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d6ec:	mov	x0, x20
   1d6f0:	add	x1, x1, #0x4b4
   1d6f4:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d6f8:	mov	w0, w19
   1d6fc:	ldp	x19, x20, [sp, #16]
   1d700:	ldr	x21, [sp, #32]
   1d704:	ldp	x29, x30, [sp], #48
   1d708:	ret
   1d70c:	cbz	w21, 1d754 <scols_init_debug@@SMARTCOLS_2.25+0xb168>
   1d710:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d714:	ldr	x0, [x0, #4016]
   1d718:	ldr	x19, [x0]
   1d71c:	bl	7840 <getpid@plt>
   1d720:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d724:	mov	w2, w0
   1d728:	add	x4, x4, #0x72
   1d72c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d730:	add	x3, x3, #0x76
   1d734:	mov	x0, x19
   1d738:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d73c:	add	x1, x1, #0x1ef
   1d740:	bl	8340 <fprintf@plt>
   1d744:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d748:	mov	x0, x20
   1d74c:	add	x1, x1, #0x4d2
   1d750:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d754:	mov	w19, #0x0                   	// #0
   1d758:	b	1d6f8 <scols_init_debug@@SMARTCOLS_2.25+0xb10c>
   1d75c:	mov	w19, #0xffffffea            	// #-22
   1d760:	b	1d6f8 <scols_init_debug@@SMARTCOLS_2.25+0xb10c>
   1d764:	stp	x29, x30, [sp, #-48]!
   1d768:	mov	x29, sp
   1d76c:	stp	x19, x20, [sp, #16]
   1d770:	mov	x20, x0
   1d774:	mov	x19, x1
   1d778:	str	x21, [sp, #32]
   1d77c:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1d780:	tbnz	w0, #31, 1d858 <scols_init_debug@@SMARTCOLS_2.25+0xb26c>
   1d784:	mov	x1, #0x4c09                	// #19465
   1d788:	mov	x2, x19
   1d78c:	bl	8380 <ioctl@plt>
   1d790:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d794:	ldr	w21, [x1, #2944]
   1d798:	and	w21, w21, #0x4
   1d79c:	tbz	w0, #31, 1d808 <scols_init_debug@@SMARTCOLS_2.25+0xb21c>
   1d7a0:	bl	8210 <__errno_location@plt>
   1d7a4:	ldr	w19, [x0]
   1d7a8:	neg	w19, w19
   1d7ac:	cbz	w21, 1d7f4 <scols_init_debug@@SMARTCOLS_2.25+0xb208>
   1d7b0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d7b4:	ldr	x0, [x0, #4016]
   1d7b8:	ldr	x21, [x0]
   1d7bc:	bl	7840 <getpid@plt>
   1d7c0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d7c4:	mov	w2, w0
   1d7c8:	add	x4, x4, #0x72
   1d7cc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d7d0:	add	x3, x3, #0x76
   1d7d4:	mov	x0, x21
   1d7d8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d7dc:	add	x1, x1, #0x1ef
   1d7e0:	bl	8340 <fprintf@plt>
   1d7e4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d7e8:	mov	x0, x20
   1d7ec:	add	x1, x1, #0x4e0
   1d7f0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d7f4:	mov	w0, w19
   1d7f8:	ldp	x19, x20, [sp, #16]
   1d7fc:	ldr	x21, [sp, #32]
   1d800:	ldp	x29, x30, [sp], #48
   1d804:	ret
   1d808:	cbz	w21, 1d850 <scols_init_debug@@SMARTCOLS_2.25+0xb264>
   1d80c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d810:	ldr	x0, [x0, #4016]
   1d814:	ldr	x19, [x0]
   1d818:	bl	7840 <getpid@plt>
   1d81c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d820:	mov	w2, w0
   1d824:	add	x4, x4, #0x72
   1d828:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d82c:	add	x3, x3, #0x76
   1d830:	mov	x0, x19
   1d834:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d838:	add	x1, x1, #0x1ef
   1d83c:	bl	8340 <fprintf@plt>
   1d840:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d844:	mov	x0, x20
   1d848:	add	x1, x1, #0x4ff
   1d84c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d850:	mov	w19, #0x0                   	// #0
   1d854:	b	1d7f4 <scols_init_debug@@SMARTCOLS_2.25+0xb208>
   1d858:	mov	w19, #0xffffffea            	// #-22
   1d85c:	b	1d7f4 <scols_init_debug@@SMARTCOLS_2.25+0xb208>
   1d860:	stp	x29, x30, [sp, #-240]!
   1d864:	mov	x29, sp
   1d868:	stp	x19, x20, [sp, #16]
   1d86c:	stp	x21, x22, [sp, #32]
   1d870:	stp	x23, x24, [sp, #48]
   1d874:	stp	x25, x26, [sp, #64]
   1d878:	stp	x27, x28, [sp, #80]
   1d87c:	cbz	x0, 1e0cc <scols_init_debug@@SMARTCOLS_2.25+0xbae0>
   1d880:	mov	x19, x0
   1d884:	ldrsb	w0, [x0]
   1d888:	cbz	w0, 1e0cc <scols_init_debug@@SMARTCOLS_2.25+0xbae0>
   1d88c:	ldr	x0, [x19, #128]
   1d890:	cbz	x0, 1e0cc <scols_init_debug@@SMARTCOLS_2.25+0xbae0>
   1d894:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1d898:	ldr	w0, [x22, #2944]
   1d89c:	tbz	w0, #4, 1d8e4 <scols_init_debug@@SMARTCOLS_2.25+0xb2f8>
   1d8a0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d8a4:	ldr	x0, [x0, #4016]
   1d8a8:	ldr	x20, [x0]
   1d8ac:	bl	7840 <getpid@plt>
   1d8b0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d8b4:	mov	w2, w0
   1d8b8:	add	x4, x4, #0x441
   1d8bc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d8c0:	add	x3, x3, #0x76
   1d8c4:	mov	x0, x20
   1d8c8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d8cc:	add	x1, x1, #0x1ef
   1d8d0:	bl	8340 <fprintf@plt>
   1d8d4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d8d8:	mov	x0, x19
   1d8dc:	add	x1, x1, #0x516
   1d8e0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d8e4:	ldr	w0, [x19, #220]
   1d8e8:	tst	x0, #0x1
   1d8ec:	cset	w20, eq  // eq = none
   1d8f0:	ldr	x0, [x19, #128]
   1d8f4:	lsl	w20, w20, #1
   1d8f8:	orr	w1, w20, #0x80000
   1d8fc:	bl	7920 <open@plt>
   1d900:	mov	w23, w0
   1d904:	bl	8210 <__errno_location@plt>
   1d908:	mov	x21, x0
   1d90c:	tbz	w23, #31, 1d9b0 <scols_init_debug@@SMARTCOLS_2.25+0xb3c4>
   1d910:	cbnz	w20, 1d988 <scols_init_debug@@SMARTCOLS_2.25+0xb39c>
   1d914:	ldr	w0, [x22, #2944]
   1d918:	tbz	w0, #4, 1d960 <scols_init_debug@@SMARTCOLS_2.25+0xb374>
   1d91c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d920:	ldr	x0, [x0, #4016]
   1d924:	ldr	x20, [x0]
   1d928:	bl	7840 <getpid@plt>
   1d92c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d930:	mov	w2, w0
   1d934:	add	x4, x4, #0x441
   1d938:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d93c:	add	x3, x3, #0x76
   1d940:	mov	x0, x20
   1d944:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d948:	add	x1, x1, #0x1ef
   1d94c:	bl	8340 <fprintf@plt>
   1d950:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d954:	mov	x0, x19
   1d958:	add	x1, x1, #0x52d
   1d95c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d960:	ldr	w20, [x21]
   1d964:	neg	w20, w20
   1d968:	mov	w0, w20
   1d96c:	ldp	x19, x20, [sp, #16]
   1d970:	ldp	x21, x22, [sp, #32]
   1d974:	ldp	x23, x24, [sp, #48]
   1d978:	ldp	x25, x26, [sp, #64]
   1d97c:	ldp	x27, x28, [sp, #80]
   1d980:	ldp	x29, x30, [sp], #240
   1d984:	ret
   1d988:	ldr	w0, [x0]
   1d98c:	cmp	w0, #0x1e
   1d990:	ccmp	w0, #0xd, #0x4, ne  // ne = any
   1d994:	b.ne	1d914 <scols_init_debug@@SMARTCOLS_2.25+0xb328>  // b.any
   1d998:	ldr	x0, [x19, #128]
   1d99c:	mov	w1, #0x0                   	// #0
   1d9a0:	bl	7920 <open@plt>
   1d9a4:	mov	w23, w0
   1d9a8:	tbnz	w0, #31, 1d914 <scols_init_debug@@SMARTCOLS_2.25+0xb328>
   1d9ac:	mov	w20, #0x0                   	// #0
   1d9b0:	ldr	w0, [x22, #2944]
   1d9b4:	tbz	w0, #4, 1d9fc <scols_init_debug@@SMARTCOLS_2.25+0xb410>
   1d9b8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1d9bc:	ldr	x0, [x0, #4016]
   1d9c0:	ldr	x24, [x0]
   1d9c4:	bl	7840 <getpid@plt>
   1d9c8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d9cc:	mov	w2, w0
   1d9d0:	add	x4, x4, #0x441
   1d9d4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d9d8:	add	x3, x3, #0x76
   1d9dc:	mov	x0, x24
   1d9e0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1d9e4:	add	x1, x1, #0x1ef
   1d9e8:	bl	8340 <fprintf@plt>
   1d9ec:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1d9f0:	mov	x0, x19
   1d9f4:	add	x1, x1, #0x54a
   1d9f8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1d9fc:	ldr	w0, [x19, #136]
   1da00:	cmn	w0, #0x1
   1da04:	b.eq	1da70 <scols_init_debug@@SMARTCOLS_2.25+0xb484>  // b.none
   1da08:	ldr	w0, [x19, #140]
   1da0c:	cmp	w0, w20
   1da10:	b.eq	1da70 <scols_init_debug@@SMARTCOLS_2.25+0xb484>  // b.none
   1da14:	ldr	w0, [x22, #2944]
   1da18:	tbz	w0, #4, 1da60 <scols_init_debug@@SMARTCOLS_2.25+0xb474>
   1da1c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1da20:	ldr	x0, [x0, #4016]
   1da24:	ldr	x24, [x0]
   1da28:	bl	7840 <getpid@plt>
   1da2c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1da30:	mov	w2, w0
   1da34:	add	x4, x4, #0x441
   1da38:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1da3c:	add	x3, x3, #0x76
   1da40:	mov	x0, x24
   1da44:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1da48:	add	x1, x1, #0x1ef
   1da4c:	bl	8340 <fprintf@plt>
   1da50:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1da54:	mov	x0, x19
   1da58:	add	x1, x1, #0x560
   1da5c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1da60:	ldr	w0, [x19, #136]
   1da64:	bl	7b70 <close@plt>
   1da68:	mov	x0, #0xffffffff            	// #4294967295
   1da6c:	str	x0, [x19, #136]
   1da70:	ldr	w0, [x19, #152]
   1da74:	ldr	w1, [x19, #220]
   1da78:	cbnz	w20, 1daf0 <scols_init_debug@@SMARTCOLS_2.25+0xb504>
   1da7c:	orr	w0, w0, #0x1
   1da80:	orr	w1, w1, #0x1
   1da84:	str	w0, [x19, #152]
   1da88:	str	w1, [x19, #220]
   1da8c:	mov	x26, #0x7840                	// #30784
   1da90:	add	x24, sp, #0x70
   1da94:	mov	w20, #0x11                  	// #17
   1da98:	movk	x26, #0x17d, lsl #16
   1da9c:	str	wzr, [x21]
   1daa0:	mov	x0, x19
   1daa4:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1daa8:	mov	w25, w0
   1daac:	tbz	w0, #31, 1e0d4 <scols_init_debug@@SMARTCOLS_2.25+0xbae8>
   1dab0:	ldrb	w1, [x19, #156]
   1dab4:	ldr	w0, [x21]
   1dab8:	tbz	w1, #3, 1dae0 <scols_init_debug@@SMARTCOLS_2.25+0xb4f4>
   1dabc:	cmp	w0, #0xd
   1dac0:	ccmp	w0, #0x2, #0x4, ne  // ne = any
   1dac4:	b.ne	1dae0 <scols_init_debug@@SMARTCOLS_2.25+0xb4f4>  // b.any
   1dac8:	mov	x0, x24
   1dacc:	mov	x1, #0x0                   	// #0
   1dad0:	stp	xzr, x26, [sp, #112]
   1dad4:	bl	7e00 <nanosleep@plt>
   1dad8:	subs	w20, w20, #0x1
   1dadc:	b.ne	1da9c <scols_init_debug@@SMARTCOLS_2.25+0xb4b0>  // b.any
   1dae0:	ldr	w20, [x21]
   1dae4:	mov	w24, #0x0                   	// #0
   1dae8:	neg	w20, w20
   1daec:	b	1dc5c <scols_init_debug@@SMARTCOLS_2.25+0xb670>
   1daf0:	and	w0, w0, #0xfffffffe
   1daf4:	and	w1, w1, #0xfffffffe
   1daf8:	orr	w0, w0, #0x2
   1dafc:	str	w0, [x19, #152]
   1db00:	str	w1, [x19, #220]
   1db04:	b	1da8c <scols_init_debug@@SMARTCOLS_2.25+0xb4a0>
   1db08:	cbz	w1, 1db50 <scols_init_debug@@SMARTCOLS_2.25+0xb564>
   1db0c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1db10:	ldr	x0, [x0, #4016]
   1db14:	ldr	x20, [x0]
   1db18:	bl	7840 <getpid@plt>
   1db1c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1db20:	mov	w2, w0
   1db24:	add	x4, x4, #0x441
   1db28:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1db2c:	add	x3, x3, #0x76
   1db30:	mov	x0, x20
   1db34:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1db38:	add	x1, x1, #0x1ef
   1db3c:	bl	8340 <fprintf@plt>
   1db40:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1db44:	mov	x0, x19
   1db48:	add	x1, x1, #0x5a3
   1db4c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1db50:	ldr	x1, [x19, #144]
   1db54:	cbnz	x1, 1dc48 <scols_init_debug@@SMARTCOLS_2.25+0xb65c>
   1db58:	mov	x27, #0xb280                	// #45696
   1db5c:	add	x26, x19, #0xa8
   1db60:	add	x20, sp, #0x70
   1db64:	movk	x27, #0xee6, lsl #16
   1db68:	mov	x2, x26
   1db6c:	mov	w0, w25
   1db70:	mov	x1, #0x4c04                	// #19460
   1db74:	bl	8380 <ioctl@plt>
   1db78:	mov	w24, w0
   1db7c:	cbnz	w0, 1dcdc <scols_init_debug@@SMARTCOLS_2.25+0xb6f0>
   1db80:	ldr	w0, [x22, #2944]
   1db84:	tbz	w0, #4, 1dbcc <scols_init_debug@@SMARTCOLS_2.25+0xb5e0>
   1db88:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1db8c:	ldr	x0, [x0, #4016]
   1db90:	ldr	x20, [x0]
   1db94:	bl	7840 <getpid@plt>
   1db98:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1db9c:	mov	w2, w0
   1dba0:	add	x4, x4, #0x441
   1dba4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dba8:	add	x3, x3, #0x76
   1dbac:	mov	x0, x20
   1dbb0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1dbb4:	add	x1, x1, #0x1ef
   1dbb8:	bl	8340 <fprintf@plt>
   1dbbc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dbc0:	mov	x0, x19
   1dbc4:	add	x1, x1, #0x474
   1dbc8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1dbcc:	ldr	x0, [x19, #192]
   1dbd0:	cbnz	x0, 1dbdc <scols_init_debug@@SMARTCOLS_2.25+0xb5f0>
   1dbd4:	ldr	x0, [x19, #200]
   1dbd8:	cbz	x0, 1de18 <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   1dbdc:	add	x1, sp, #0x70
   1dbe0:	mov	w0, w23
   1dbe4:	bl	24160 <scols_init_debug@@SMARTCOLS_2.25+0x11b74>
   1dbe8:	cbz	w0, 1dd48 <scols_init_debug@@SMARTCOLS_2.25+0xb75c>
   1dbec:	ldr	w0, [x22, #2944]
   1dbf0:	tbz	w0, #2, 1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   1dbf4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1dbf8:	ldr	x0, [x0, #4016]
   1dbfc:	ldr	x20, [x0]
   1dc00:	bl	7840 <getpid@plt>
   1dc04:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dc08:	mov	w2, w0
   1dc0c:	add	x4, x4, #0x72
   1dc10:	mov	x0, x20
   1dc14:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dc18:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1dc1c:	add	x3, x3, #0x76
   1dc20:	add	x1, x1, #0x1ef
   1dc24:	bl	8340 <fprintf@plt>
   1dc28:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dc2c:	add	x1, x1, #0x5b3
   1dc30:	mov	x0, x19
   1dc34:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1dc38:	ldr	w20, [x21]
   1dc3c:	neg	w20, w20
   1dc40:	cbnz	w20, 1dc5c <scols_init_debug@@SMARTCOLS_2.25+0xb670>
   1dc44:	b	1de18 <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   1dc48:	mov	x0, x19
   1dc4c:	bl	1d764 <scols_init_debug@@SMARTCOLS_2.25+0xb178>
   1dc50:	mov	w20, w0
   1dc54:	tbz	w0, #31, 1db58 <scols_init_debug@@SMARTCOLS_2.25+0xb56c>
   1dc58:	neg	w24, w0
   1dc5c:	mov	w0, w23
   1dc60:	bl	7b70 <close@plt>
   1dc64:	cmp	w25, #0x0
   1dc68:	ccmn	w20, #0x10, #0x4, ge  // ge = tcont
   1dc6c:	b.eq	1dc80 <scols_init_debug@@SMARTCOLS_2.25+0xb694>  // b.none
   1dc70:	mov	w0, w25
   1dc74:	mov	w2, #0x0                   	// #0
   1dc78:	mov	x1, #0x4c01                	// #19457
   1dc7c:	bl	8380 <ioctl@plt>
   1dc80:	cbz	w24, 1dc88 <scols_init_debug@@SMARTCOLS_2.25+0xb69c>
   1dc84:	str	w24, [x21]
   1dc88:	ldr	w0, [x22, #2944]
   1dc8c:	tbz	w0, #4, 1d968 <scols_init_debug@@SMARTCOLS_2.25+0xb37c>
   1dc90:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1dc94:	ldr	x0, [x0, #4016]
   1dc98:	ldr	x21, [x0]
   1dc9c:	bl	7840 <getpid@plt>
   1dca0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dca4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dca8:	add	x4, x4, #0x441
   1dcac:	add	x3, x3, #0x76
   1dcb0:	mov	w2, w0
   1dcb4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1dcb8:	mov	x0, x21
   1dcbc:	add	x1, x1, #0x1ef
   1dcc0:	bl	8340 <fprintf@plt>
   1dcc4:	mov	w2, w20
   1dcc8:	mov	x0, x19
   1dccc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dcd0:	add	x1, x1, #0x6f0
   1dcd4:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1dcd8:	b	1d968 <scols_init_debug@@SMARTCOLS_2.25+0xb37c>
   1dcdc:	ldr	w24, [x21]
   1dce0:	cmp	w24, #0xb
   1dce4:	b.eq	1dd34 <scols_init_debug@@SMARTCOLS_2.25+0xb748>  // b.none
   1dce8:	ldr	w0, [x22, #2944]
   1dcec:	neg	w20, w24
   1dcf0:	tbz	w0, #4, 1dc5c <scols_init_debug@@SMARTCOLS_2.25+0xb670>
   1dcf4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1dcf8:	ldr	x0, [x0, #4016]
   1dcfc:	ldr	x26, [x0]
   1dd00:	bl	7840 <getpid@plt>
   1dd04:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dd08:	mov	w2, w0
   1dd0c:	add	x4, x4, #0x441
   1dd10:	mov	x0, x26
   1dd14:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dd18:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1dd1c:	add	x3, x3, #0x76
   1dd20:	add	x1, x1, #0x1ef
   1dd24:	bl	8340 <fprintf@plt>
   1dd28:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dd2c:	add	x1, x1, #0x457
   1dd30:	b	1e184 <scols_init_debug@@SMARTCOLS_2.25+0xbb98>
   1dd34:	mov	x0, x20
   1dd38:	mov	x1, #0x0                   	// #0
   1dd3c:	stp	xzr, x27, [sp, #112]
   1dd40:	bl	7e00 <nanosleep@plt>
   1dd44:	b	1db68 <scols_init_debug@@SMARTCOLS_2.25+0xb57c>
   1dd48:	ldr	w0, [sp, #128]
   1dd4c:	and	w0, w0, #0xf000
   1dd50:	cmp	w0, #0x6, lsl #12
   1dd54:	b.ne	1ddb0 <scols_init_debug@@SMARTCOLS_2.25+0xb7c4>  // b.any
   1dd58:	add	x1, sp, #0x68
   1dd5c:	mov	w0, w23
   1dd60:	bl	129e4 <scols_init_debug@@SMARTCOLS_2.25+0x3f8>
   1dd64:	cbz	w0, 1ddb8 <scols_init_debug@@SMARTCOLS_2.25+0xb7cc>
   1dd68:	ldr	w0, [x22, #2944]
   1dd6c:	tbz	w0, #2, 1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   1dd70:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1dd74:	ldr	x0, [x0, #4016]
   1dd78:	ldr	x20, [x0]
   1dd7c:	bl	7840 <getpid@plt>
   1dd80:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dd84:	mov	w2, w0
   1dd88:	add	x4, x4, #0x72
   1dd8c:	mov	x0, x20
   1dd90:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dd94:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1dd98:	add	x3, x3, #0x76
   1dd9c:	add	x1, x1, #0x1ef
   1dda0:	bl	8340 <fprintf@plt>
   1dda4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dda8:	add	x1, x1, #0x5d0
   1ddac:	b	1dc30 <scols_init_debug@@SMARTCOLS_2.25+0xb644>
   1ddb0:	ldr	x0, [sp, #160]
   1ddb4:	str	x0, [sp, #104]
   1ddb8:	ldr	x0, [sp, #104]
   1ddbc:	cbz	x0, 1ddcc <scols_init_debug@@SMARTCOLS_2.25+0xb7e0>
   1ddc0:	ldr	x1, [x19, #192]
   1ddc4:	cmp	x0, x1
   1ddc8:	b.hi	1de98 <scols_init_debug@@SMARTCOLS_2.25+0xb8ac>  // b.pmore
   1ddcc:	ldr	w0, [x22, #2944]
   1ddd0:	tbz	w0, #2, 1de18 <scols_init_debug@@SMARTCOLS_2.25+0xb82c>
   1ddd4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ddd8:	ldr	x0, [x0, #4016]
   1dddc:	ldr	x20, [x0]
   1dde0:	bl	7840 <getpid@plt>
   1dde4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dde8:	mov	w2, w0
   1ddec:	add	x4, x4, #0x72
   1ddf0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ddf4:	add	x3, x3, #0x76
   1ddf8:	mov	x0, x20
   1ddfc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1de00:	add	x1, x1, #0x1ef
   1de04:	bl	8340 <fprintf@plt>
   1de08:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1de0c:	mov	x0, x19
   1de10:	add	x1, x1, #0x5f0
   1de14:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1de18:	mov	w0, w23
   1de1c:	bl	7b70 <close@plt>
   1de20:	mov	w1, #0x0                   	// #0
   1de24:	mov	x0, x26
   1de28:	mov	x2, #0xe8                  	// #232
   1de2c:	bl	79f0 <memset@plt>
   1de30:	ldrb	w0, [x19, #156]
   1de34:	mov	w1, #0xfffffffa            	// #-6
   1de38:	and	w0, w0, w1
   1de3c:	strb	w0, [x19, #156]
   1de40:	ldr	w0, [x22, #2944]
   1de44:	and	w20, w0, #0x10
   1de48:	tbz	w0, #4, 1d968 <scols_init_debug@@SMARTCOLS_2.25+0xb37c>
   1de4c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1de50:	ldr	x0, [x0, #4016]
   1de54:	ldr	x20, [x0]
   1de58:	bl	7840 <getpid@plt>
   1de5c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1de60:	mov	w2, w0
   1de64:	add	x4, x4, #0x441
   1de68:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1de6c:	add	x3, x3, #0x76
   1de70:	mov	x0, x20
   1de74:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1de78:	add	x1, x1, #0x1ef
   1de7c:	bl	8340 <fprintf@plt>
   1de80:	mov	w20, #0x0                   	// #0
   1de84:	mov	x0, x19
   1de88:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1de8c:	add	x1, x1, #0x6e1
   1de90:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1de94:	b	1d968 <scols_init_debug@@SMARTCOLS_2.25+0xb37c>
   1de98:	cbz	x1, 1dea4 <scols_init_debug@@SMARTCOLS_2.25+0xb8b8>
   1de9c:	sub	x0, x0, x1
   1dea0:	str	x0, [sp, #104]
   1dea4:	ldr	x0, [x19, #200]
   1dea8:	cbz	x0, 1debc <scols_init_debug@@SMARTCOLS_2.25+0xb8d0>
   1deac:	ldr	x1, [sp, #104]
   1deb0:	cmp	x0, x1
   1deb4:	b.cs	1debc <scols_init_debug@@SMARTCOLS_2.25+0xb8d0>  // b.hs, b.nlast
   1deb8:	str	x0, [sp, #104]
   1debc:	mov	x0, x19
   1dec0:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1dec4:	mov	w20, w0
   1dec8:	tbz	w0, #31, 1df14 <scols_init_debug@@SMARTCOLS_2.25+0xb928>
   1decc:	ldr	w0, [x22, #2944]
   1ded0:	tbz	w0, #2, 1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   1ded4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ded8:	ldr	x0, [x0, #4016]
   1dedc:	ldr	x20, [x0]
   1dee0:	bl	7840 <getpid@plt>
   1dee4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dee8:	mov	w2, w0
   1deec:	add	x4, x4, #0x72
   1def0:	mov	x0, x20
   1def4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1def8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1defc:	add	x3, x3, #0x76
   1df00:	add	x1, x1, #0x1ef
   1df04:	bl	8340 <fprintf@plt>
   1df08:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1df0c:	add	x1, x1, #0x612
   1df10:	b	1dc30 <scols_init_debug@@SMARTCOLS_2.25+0xb644>
   1df14:	add	x27, sp, #0x60
   1df18:	mov	x1, x27
   1df1c:	bl	129e4 <scols_init_debug@@SMARTCOLS_2.25+0x3f8>
   1df20:	cbz	w0, 1df6c <scols_init_debug@@SMARTCOLS_2.25+0xb980>
   1df24:	ldr	w0, [x22, #2944]
   1df28:	tbz	w0, #2, 1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   1df2c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1df30:	ldr	x0, [x0, #4016]
   1df34:	ldr	x20, [x0]
   1df38:	bl	7840 <getpid@plt>
   1df3c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1df40:	mov	w2, w0
   1df44:	add	x4, x4, #0x72
   1df48:	mov	x0, x20
   1df4c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1df50:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1df54:	add	x3, x3, #0x76
   1df58:	add	x1, x1, #0x1ef
   1df5c:	bl	8340 <fprintf@plt>
   1df60:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1df64:	add	x1, x1, #0x628
   1df68:	b	1dc30 <scols_init_debug@@SMARTCOLS_2.25+0xb644>
   1df6c:	ldr	x0, [sp, #104]
   1df70:	tst	x0, #0x1ff
   1df74:	b.eq	1dfd0 <scols_init_debug@@SMARTCOLS_2.25+0xb9e4>  // b.none
   1df78:	ldr	w0, [x22, #2944]
   1df7c:	tbz	w0, #2, 1dfc4 <scols_init_debug@@SMARTCOLS_2.25+0xb9d8>
   1df80:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1df84:	ldr	x0, [x0, #4016]
   1df88:	ldr	x28, [x0]
   1df8c:	bl	7840 <getpid@plt>
   1df90:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1df94:	mov	w2, w0
   1df98:	add	x4, x4, #0x72
   1df9c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dfa0:	add	x3, x3, #0x76
   1dfa4:	mov	x0, x28
   1dfa8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1dfac:	add	x1, x1, #0x1ef
   1dfb0:	bl	8340 <fprintf@plt>
   1dfb4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dfb8:	mov	x0, x19
   1dfbc:	add	x1, x1, #0x649
   1dfc0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1dfc4:	ldr	x0, [sp, #104]
   1dfc8:	and	x0, x0, #0xfffffffffffffe00
   1dfcc:	str	x0, [sp, #104]
   1dfd0:	ldp	x0, x1, [sp, #96]
   1dfd4:	cmp	x1, x0
   1dfd8:	b.eq	1de18 <scols_init_debug@@SMARTCOLS_2.25+0xb82c>  // b.none
   1dfdc:	ldr	w0, [x22, #2944]
   1dfe0:	tbz	w0, #2, 1e02c <scols_init_debug@@SMARTCOLS_2.25+0xba40>
   1dfe4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1dfe8:	ldr	x0, [x0, #4016]
   1dfec:	ldr	x28, [x0]
   1dff0:	bl	7840 <getpid@plt>
   1dff4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1dff8:	mov	w2, w0
   1dffc:	add	x4, x4, #0x72
   1e000:	mov	x0, x28
   1e004:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e008:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e00c:	add	x3, x3, #0x76
   1e010:	add	x1, x1, #0x1ef
   1e014:	bl	8340 <fprintf@plt>
   1e018:	ldp	x2, x3, [sp, #96]
   1e01c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e020:	mov	x0, x19
   1e024:	add	x1, x1, #0x676
   1e028:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e02c:	mov	x0, x19
   1e030:	bl	1d570 <scols_init_debug@@SMARTCOLS_2.25+0xaf84>
   1e034:	cbz	w0, 1e054 <scols_init_debug@@SMARTCOLS_2.25+0xba68>
   1e038:	ldr	w0, [x21]
   1e03c:	cmp	w0, #0x19
   1e040:	ccmp	w0, #0x16, #0x4, ne  // ne = any
   1e044:	b.ne	1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>  // b.any
   1e048:	mov	w0, #0x22                  	// #34
   1e04c:	str	w0, [x21]
   1e050:	b	1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   1e054:	mov	x1, x27
   1e058:	mov	w0, w20
   1e05c:	bl	129e4 <scols_init_debug@@SMARTCOLS_2.25+0x3f8>
   1e060:	cbnz	w0, 1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   1e064:	ldp	x0, x1, [sp, #96]
   1e068:	cmp	x1, x0
   1e06c:	b.eq	1de18 <scols_init_debug@@SMARTCOLS_2.25+0xb82c>  // b.none
   1e070:	mov	w0, #0x22                  	// #34
   1e074:	str	w0, [x21]
   1e078:	ldr	w0, [x22, #2944]
   1e07c:	tbz	w0, #2, 1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   1e080:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e084:	ldr	x0, [x0, #4016]
   1e088:	ldr	x20, [x0]
   1e08c:	bl	7840 <getpid@plt>
   1e090:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e094:	mov	w2, w0
   1e098:	add	x4, x4, #0x72
   1e09c:	mov	x0, x20
   1e0a0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e0a4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e0a8:	add	x3, x3, #0x76
   1e0ac:	add	x1, x1, #0x1ef
   1e0b0:	bl	8340 <fprintf@plt>
   1e0b4:	ldp	x2, x3, [sp, #96]
   1e0b8:	mov	x0, x19
   1e0bc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e0c0:	add	x1, x1, #0x6ac
   1e0c4:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e0c8:	b	1dc38 <scols_init_debug@@SMARTCOLS_2.25+0xb64c>
   1e0cc:	mov	w20, #0xffffffea            	// #-22
   1e0d0:	b	1d968 <scols_init_debug@@SMARTCOLS_2.25+0xb37c>
   1e0d4:	ldr	w0, [x22, #2944]
   1e0d8:	tbz	w0, #4, 1e120 <scols_init_debug@@SMARTCOLS_2.25+0xbb34>
   1e0dc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e0e0:	ldr	x0, [x0, #4016]
   1e0e4:	ldr	x20, [x0]
   1e0e8:	bl	7840 <getpid@plt>
   1e0ec:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e0f0:	mov	w2, w0
   1e0f4:	add	x4, x4, #0x441
   1e0f8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e0fc:	add	x3, x3, #0x76
   1e100:	mov	x0, x20
   1e104:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e108:	add	x1, x1, #0x1ef
   1e10c:	bl	8340 <fprintf@plt>
   1e110:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e114:	mov	x0, x19
   1e118:	add	x1, x1, #0x447
   1e11c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e120:	mov	x1, #0x4c00                	// #19456
   1e124:	mov	w2, w23
   1e128:	mov	w0, w25
   1e12c:	bl	8380 <ioctl@plt>
   1e130:	ldr	w1, [x22, #2944]
   1e134:	and	w1, w1, #0x10
   1e138:	tbz	w0, #31, 1db08 <scols_init_debug@@SMARTCOLS_2.25+0xb51c>
   1e13c:	ldr	w24, [x21]
   1e140:	neg	w20, w24
   1e144:	cbz	w1, 1dc5c <scols_init_debug@@SMARTCOLS_2.25+0xb670>
   1e148:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e14c:	ldr	x0, [x0, #4016]
   1e150:	ldr	x26, [x0]
   1e154:	bl	7840 <getpid@plt>
   1e158:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e15c:	mov	w2, w0
   1e160:	add	x4, x4, #0x441
   1e164:	mov	x0, x26
   1e168:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e16c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e170:	add	x3, x3, #0x76
   1e174:	add	x1, x1, #0x1ef
   1e178:	bl	8340 <fprintf@plt>
   1e17c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e180:	add	x1, x1, #0x58c
   1e184:	mov	x0, x19
   1e188:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e18c:	b	1dc5c <scols_init_debug@@SMARTCOLS_2.25+0xb670>
   1e190:	stp	x29, x30, [sp, #-32]!
   1e194:	mov	x29, sp
   1e198:	stp	x19, x20, [sp, #16]
   1e19c:	mov	x19, x0
   1e1a0:	bl	1bb90 <scols_init_debug@@SMARTCOLS_2.25+0x95a4>
   1e1a4:	tbnz	w0, #31, 1e278 <scols_init_debug@@SMARTCOLS_2.25+0xbc8c>
   1e1a8:	mov	x1, #0x4c01                	// #19457
   1e1ac:	mov	w2, #0x0                   	// #0
   1e1b0:	bl	8380 <ioctl@plt>
   1e1b4:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1e1b8:	ldr	w1, [x1, #2944]
   1e1bc:	and	w1, w1, #0x4
   1e1c0:	tbz	w0, #31, 1e228 <scols_init_debug@@SMARTCOLS_2.25+0xbc3c>
   1e1c4:	cbz	w1, 1e20c <scols_init_debug@@SMARTCOLS_2.25+0xbc20>
   1e1c8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e1cc:	ldr	x0, [x0, #4016]
   1e1d0:	ldr	x20, [x0]
   1e1d4:	bl	7840 <getpid@plt>
   1e1d8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e1dc:	mov	w2, w0
   1e1e0:	add	x4, x4, #0x72
   1e1e4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e1e8:	add	x3, x3, #0x76
   1e1ec:	mov	x0, x20
   1e1f0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e1f4:	add	x1, x1, #0x1ef
   1e1f8:	bl	8340 <fprintf@plt>
   1e1fc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e200:	mov	x0, x19
   1e204:	add	x1, x1, #0x6ff
   1e208:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e20c:	bl	8210 <__errno_location@plt>
   1e210:	ldr	w1, [x0]
   1e214:	neg	w1, w1
   1e218:	mov	w0, w1
   1e21c:	ldp	x19, x20, [sp, #16]
   1e220:	ldp	x29, x30, [sp], #32
   1e224:	ret
   1e228:	cbz	w1, 1e218 <scols_init_debug@@SMARTCOLS_2.25+0xbc2c>
   1e22c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e230:	ldr	x0, [x0, #4016]
   1e234:	ldr	x20, [x0]
   1e238:	bl	7840 <getpid@plt>
   1e23c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e240:	mov	w2, w0
   1e244:	add	x4, x4, #0x72
   1e248:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e24c:	add	x3, x3, #0x76
   1e250:	mov	x0, x20
   1e254:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e258:	add	x1, x1, #0x1ef
   1e25c:	bl	8340 <fprintf@plt>
   1e260:	mov	x0, x19
   1e264:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e268:	add	x1, x1, #0x716
   1e26c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e270:	mov	w1, #0x0                   	// #0
   1e274:	b	1e218 <scols_init_debug@@SMARTCOLS_2.25+0xbc2c>
   1e278:	mov	w1, #0xffffffea            	// #-22
   1e27c:	b	1e218 <scols_init_debug@@SMARTCOLS_2.25+0xbc2c>
   1e280:	stp	x29, x30, [sp, #-64]!
   1e284:	mov	w1, #0xffffffff            	// #-1
   1e288:	mov	x29, sp
   1e28c:	stp	x19, x20, [sp, #16]
   1e290:	mov	x20, x0
   1e294:	stp	x21, x22, [sp, #32]
   1e298:	adrp	x22, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1e29c:	str	w1, [sp, #60]
   1e2a0:	bl	1bb7c <scols_init_debug@@SMARTCOLS_2.25+0x9590>
   1e2a4:	cbnz	x0, 1e310 <scols_init_debug@@SMARTCOLS_2.25+0xbd24>
   1e2a8:	mov	w19, #0xffffffea            	// #-22
   1e2ac:	ldr	w0, [x22, #2944]
   1e2b0:	tbz	w0, #2, 1e2fc <scols_init_debug@@SMARTCOLS_2.25+0xbd10>
   1e2b4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e2b8:	ldr	x0, [x0, #4016]
   1e2bc:	ldr	x21, [x0]
   1e2c0:	bl	7840 <getpid@plt>
   1e2c4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e2c8:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e2cc:	add	x4, x4, #0x72
   1e2d0:	add	x3, x3, #0x76
   1e2d4:	mov	w2, w0
   1e2d8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e2dc:	mov	x0, x21
   1e2e0:	add	x1, x1, #0x1ef
   1e2e4:	bl	8340 <fprintf@plt>
   1e2e8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e2ec:	mov	w2, w19
   1e2f0:	add	x1, x1, #0x73f
   1e2f4:	mov	x0, x20
   1e2f8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e2fc:	mov	w0, w19
   1e300:	ldp	x19, x20, [sp, #16]
   1e304:	ldp	x21, x22, [sp, #32]
   1e308:	ldp	x29, x30, [sp], #64
   1e30c:	ret
   1e310:	ldr	w1, [x20, #152]
   1e314:	tbz	w1, #8, 1e414 <scols_init_debug@@SMARTCOLS_2.25+0xbe28>
   1e318:	mov	w1, #0x2f                  	// #47
   1e31c:	bl	7ba0 <strrchr@plt>
   1e320:	mov	x19, x0
   1e324:	cbz	x0, 1e2a8 <scols_init_debug@@SMARTCOLS_2.25+0xbcbc>
   1e328:	add	x21, sp, #0x3c
   1e32c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e330:	mov	x2, x21
   1e334:	add	x1, x1, #0x725
   1e338:	bl	80c0 <__isoc99_sscanf@plt>
   1e33c:	cmp	w0, #0x1
   1e340:	b.ne	1e3ec <scols_init_debug@@SMARTCOLS_2.25+0xbe00>  // b.any
   1e344:	ldr	w0, [sp, #60]
   1e348:	tbnz	w0, #31, 1e2a8 <scols_init_debug@@SMARTCOLS_2.25+0xbcbc>
   1e34c:	mov	w1, #0x2                   	// #2
   1e350:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e354:	movk	w1, #0x8, lsl #16
   1e358:	add	x0, x0, #0x14c
   1e35c:	bl	7920 <open@plt>
   1e360:	mov	w21, w0
   1e364:	tbnz	w0, #31, 1e40c <scols_init_debug@@SMARTCOLS_2.25+0xbe20>
   1e368:	ldr	w0, [x22, #2944]
   1e36c:	tbz	w0, #2, 1e3b8 <scols_init_debug@@SMARTCOLS_2.25+0xbdcc>
   1e370:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e374:	ldr	x0, [x0, #4016]
   1e378:	ldr	x19, [x0]
   1e37c:	bl	7840 <getpid@plt>
   1e380:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e384:	mov	w2, w0
   1e388:	add	x4, x4, #0x72
   1e38c:	mov	x0, x19
   1e390:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e394:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e398:	add	x3, x3, #0x76
   1e39c:	add	x1, x1, #0x1ef
   1e3a0:	bl	8340 <fprintf@plt>
   1e3a4:	ldr	w2, [sp, #60]
   1e3a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e3ac:	mov	x0, x20
   1e3b0:	add	x1, x1, #0x731
   1e3b4:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e3b8:	ldr	w2, [sp, #60]
   1e3bc:	mov	x1, #0x4c80                	// #19584
   1e3c0:	mov	w0, w21
   1e3c4:	bl	8380 <ioctl@plt>
   1e3c8:	mov	w19, w0
   1e3cc:	mov	w0, w21
   1e3d0:	bl	7b70 <close@plt>
   1e3d4:	mvn	w0, w19
   1e3d8:	ldrb	w1, [x20, #156]
   1e3dc:	lsr	w0, w0, #31
   1e3e0:	bfi	w1, w0, #3, #1
   1e3e4:	strb	w1, [x20, #156]
   1e3e8:	b	1e2ac <scols_init_debug@@SMARTCOLS_2.25+0xbcc0>
   1e3ec:	mov	x2, x21
   1e3f0:	mov	x0, x19
   1e3f4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e3f8:	add	x1, x1, #0x72d
   1e3fc:	bl	80c0 <__isoc99_sscanf@plt>
   1e400:	cmp	w0, #0x1
   1e404:	b.eq	1e344 <scols_init_debug@@SMARTCOLS_2.25+0xbd58>  // b.none
   1e408:	b	1e2a8 <scols_init_debug@@SMARTCOLS_2.25+0xbcbc>
   1e40c:	mov	w19, #0xffffffea            	// #-22
   1e410:	b	1e3d4 <scols_init_debug@@SMARTCOLS_2.25+0xbde8>
   1e414:	mov	w19, #0xffffffda            	// #-38
   1e418:	b	1e2ac <scols_init_debug@@SMARTCOLS_2.25+0xbcc0>
   1e41c:	stp	x29, x30, [sp, #-64]!
   1e420:	mov	x29, sp
   1e424:	stp	x21, x22, [sp, #32]
   1e428:	adrp	x21, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1e42c:	stp	x19, x20, [sp, #16]
   1e430:	mov	x20, x0
   1e434:	ldr	w0, [x21, #2944]
   1e438:	tbz	w0, #2, 1e480 <scols_init_debug@@SMARTCOLS_2.25+0xbe94>
   1e43c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e440:	ldr	x0, [x0, #4016]
   1e444:	ldr	x19, [x0]
   1e448:	bl	7840 <getpid@plt>
   1e44c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e450:	mov	w2, w0
   1e454:	add	x4, x4, #0x72
   1e458:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e45c:	add	x3, x3, #0x76
   1e460:	mov	x0, x19
   1e464:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e468:	add	x1, x1, #0x1ef
   1e46c:	bl	8340 <fprintf@plt>
   1e470:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e474:	mov	x0, x20
   1e478:	add	x1, x1, #0x757
   1e47c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e480:	ldr	w0, [x20, #152]
   1e484:	tbnz	w0, #8, 1e550 <scols_init_debug@@SMARTCOLS_2.25+0xbf64>
   1e488:	ldr	w0, [x21, #2944]
   1e48c:	tbz	w0, #2, 1e4d4 <scols_init_debug@@SMARTCOLS_2.25+0xbee8>
   1e490:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e494:	ldr	x0, [x0, #4016]
   1e498:	ldr	x19, [x0]
   1e49c:	bl	7840 <getpid@plt>
   1e4a0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e4a4:	mov	w2, w0
   1e4a8:	add	x4, x4, #0x72
   1e4ac:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e4b0:	add	x3, x3, #0x76
   1e4b4:	mov	x0, x19
   1e4b8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e4bc:	add	x1, x1, #0x1ef
   1e4c0:	bl	8340 <fprintf@plt>
   1e4c4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e4c8:	mov	x0, x20
   1e4cc:	add	x1, x1, #0x7a4
   1e4d0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e4d4:	mov	x0, x20
   1e4d8:	mov	w1, #0x1                   	// #1
   1e4dc:	bl	1bc74 <scols_init_debug@@SMARTCOLS_2.25+0x9688>
   1e4e0:	mov	w19, w0
   1e4e4:	cbnz	w0, 1e66c <scols_init_debug@@SMARTCOLS_2.25+0xc080>
   1e4e8:	mov	x0, x20
   1e4ec:	bl	1c6b4 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1e4f0:	mov	w19, w0
   1e4f4:	mov	x0, x20
   1e4f8:	bl	1bd74 <scols_init_debug@@SMARTCOLS_2.25+0x9788>
   1e4fc:	ldr	w0, [x21, #2944]
   1e500:	tbz	w0, #2, 1e66c <scols_init_debug@@SMARTCOLS_2.25+0xc080>
   1e504:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e508:	ldr	x0, [x0, #4016]
   1e50c:	ldr	x21, [x0]
   1e510:	bl	7840 <getpid@plt>
   1e514:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e518:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e51c:	add	x4, x4, #0x72
   1e520:	add	x3, x3, #0x76
   1e524:	mov	w2, w0
   1e528:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e52c:	mov	x0, x21
   1e530:	add	x1, x1, #0x1ef
   1e534:	bl	8340 <fprintf@plt>
   1e538:	mov	w2, w19
   1e53c:	mov	x0, x20
   1e540:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e544:	add	x1, x1, #0x7b4
   1e548:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e54c:	b	1e66c <scols_init_debug@@SMARTCOLS_2.25+0xc080>
   1e550:	ldr	w0, [x21, #2944]
   1e554:	tbz	w0, #2, 1e59c <scols_init_debug@@SMARTCOLS_2.25+0xbfb0>
   1e558:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e55c:	ldr	x0, [x0, #4016]
   1e560:	ldr	x19, [x0]
   1e564:	bl	7840 <getpid@plt>
   1e568:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e56c:	mov	w2, w0
   1e570:	add	x4, x4, #0x72
   1e574:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e578:	add	x3, x3, #0x76
   1e57c:	mov	x0, x19
   1e580:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e584:	add	x1, x1, #0x1ef
   1e588:	bl	8340 <fprintf@plt>
   1e58c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e590:	mov	x0, x20
   1e594:	add	x1, x1, #0x76d
   1e598:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e59c:	mov	w1, #0x2                   	// #2
   1e5a0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e5a4:	movk	w1, #0x8, lsl #16
   1e5a8:	add	x0, x0, #0x14c
   1e5ac:	bl	7920 <open@plt>
   1e5b0:	mov	w22, w0
   1e5b4:	tbnz	w0, #31, 1e680 <scols_init_debug@@SMARTCOLS_2.25+0xc094>
   1e5b8:	mov	x1, #0x4c82                	// #19586
   1e5bc:	bl	8380 <ioctl@plt>
   1e5c0:	mov	w19, w0
   1e5c4:	tbnz	w0, #31, 1e5f4 <scols_init_debug@@SMARTCOLS_2.25+0xc008>
   1e5c8:	mov	w3, w19
   1e5cc:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e5d0:	add	x2, x2, #0x726
   1e5d4:	add	x0, sp, #0x30
   1e5d8:	mov	x19, x0
   1e5dc:	mov	x1, #0x10                  	// #16
   1e5e0:	bl	7790 <snprintf@plt>
   1e5e4:	mov	x1, x19
   1e5e8:	mov	x0, x20
   1e5ec:	bl	1c208 <scols_init_debug@@SMARTCOLS_2.25+0x9c1c>
   1e5f0:	mov	w19, w0
   1e5f4:	cmp	w22, #0x0
   1e5f8:	ldrb	w0, [x20, #156]
   1e5fc:	ccmp	w19, #0x0, #0x0, ge  // ge = tcont
   1e600:	cset	w1, eq  // eq = none
   1e604:	bfi	w0, w1, #3, #1
   1e608:	strb	w0, [x20, #156]
   1e60c:	tbnz	w22, #31, 1e618 <scols_init_debug@@SMARTCOLS_2.25+0xc02c>
   1e610:	mov	w0, w22
   1e614:	bl	7b70 <close@plt>
   1e618:	ldr	w0, [x21, #2944]
   1e61c:	tbz	w0, #2, 1e688 <scols_init_debug@@SMARTCOLS_2.25+0xc09c>
   1e620:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e624:	ldr	x0, [x0, #4016]
   1e628:	ldr	x22, [x0]
   1e62c:	bl	7840 <getpid@plt>
   1e630:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e634:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e638:	add	x4, x4, #0x72
   1e63c:	add	x3, x3, #0x76
   1e640:	mov	w2, w0
   1e644:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e648:	mov	x0, x22
   1e64c:	add	x1, x1, #0x1ef
   1e650:	bl	8340 <fprintf@plt>
   1e654:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e658:	mov	w2, w19
   1e65c:	add	x1, x1, #0x780
   1e660:	mov	x0, x20
   1e664:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e668:	tbnz	w19, #31, 1e488 <scols_init_debug@@SMARTCOLS_2.25+0xbe9c>
   1e66c:	mov	w0, w19
   1e670:	ldp	x19, x20, [sp, #16]
   1e674:	ldp	x21, x22, [sp, #32]
   1e678:	ldp	x29, x30, [sp], #64
   1e67c:	ret
   1e680:	mov	w19, #0xffffffff            	// #-1
   1e684:	b	1e5f4 <scols_init_debug@@SMARTCOLS_2.25+0xc008>
   1e688:	tbz	w19, #31, 1e66c <scols_init_debug@@SMARTCOLS_2.25+0xc080>
   1e68c:	b	1e4d4 <scols_init_debug@@SMARTCOLS_2.25+0xbee8>
   1e690:	sub	sp, sp, #0x200
   1e694:	stp	x29, x30, [sp]
   1e698:	mov	x29, sp
   1e69c:	stp	x19, x20, [sp, #16]
   1e6a0:	str	x21, [sp, #32]
   1e6a4:	cbz	x0, 1e704 <scols_init_debug@@SMARTCOLS_2.25+0xc118>
   1e6a8:	add	x20, sp, #0x38
   1e6ac:	mov	x21, x0
   1e6b0:	mov	w1, #0x0                   	// #0
   1e6b4:	mov	x0, x20
   1e6b8:	bl	1b854 <scols_init_debug@@SMARTCOLS_2.25+0x9268>
   1e6bc:	mov	w19, w0
   1e6c0:	cbnz	w0, 1e6e4 <scols_init_debug@@SMARTCOLS_2.25+0xc0f8>
   1e6c4:	mov	x1, x21
   1e6c8:	mov	x0, x20
   1e6cc:	bl	1b6a0 <scols_init_debug@@SMARTCOLS_2.25+0x90b4>
   1e6d0:	mov	w19, w0
   1e6d4:	cbnz	w0, 1e6e4 <scols_init_debug@@SMARTCOLS_2.25+0xc0f8>
   1e6d8:	mov	x0, x20
   1e6dc:	bl	1ce04 <scols_init_debug@@SMARTCOLS_2.25+0xa818>
   1e6e0:	mov	w19, w0
   1e6e4:	mov	x0, x20
   1e6e8:	bl	1be2c <scols_init_debug@@SMARTCOLS_2.25+0x9840>
   1e6ec:	mov	w0, w19
   1e6f0:	ldp	x29, x30, [sp]
   1e6f4:	ldp	x19, x20, [sp, #16]
   1e6f8:	ldr	x21, [sp, #32]
   1e6fc:	add	sp, sp, #0x200
   1e700:	ret
   1e704:	mov	w19, #0x0                   	// #0
   1e708:	b	1e6ec <scols_init_debug@@SMARTCOLS_2.25+0xc100>
   1e70c:	stp	x29, x30, [sp, #-496]!
   1e710:	mov	x29, sp
   1e714:	stp	x19, x20, [sp, #16]
   1e718:	cbnz	x0, 1e730 <scols_init_debug@@SMARTCOLS_2.25+0xc144>
   1e71c:	mov	x19, #0x0                   	// #0
   1e720:	mov	x0, x19
   1e724:	ldp	x19, x20, [sp, #16]
   1e728:	ldp	x29, x30, [sp], #496
   1e72c:	ret
   1e730:	add	x20, sp, #0x28
   1e734:	mov	x19, x0
   1e738:	mov	w1, #0x0                   	// #0
   1e73c:	mov	x0, x20
   1e740:	bl	1b854 <scols_init_debug@@SMARTCOLS_2.25+0x9268>
   1e744:	cbnz	w0, 1e71c <scols_init_debug@@SMARTCOLS_2.25+0xc130>
   1e748:	mov	x1, x19
   1e74c:	mov	x0, x20
   1e750:	bl	1b6a0 <scols_init_debug@@SMARTCOLS_2.25+0x90b4>
   1e754:	cbnz	w0, 1e770 <scols_init_debug@@SMARTCOLS_2.25+0xc184>
   1e758:	mov	x0, x20
   1e75c:	bl	1c068 <scols_init_debug@@SMARTCOLS_2.25+0x9a7c>
   1e760:	mov	x19, x0
   1e764:	mov	x0, x20
   1e768:	bl	1be2c <scols_init_debug@@SMARTCOLS_2.25+0x9840>
   1e76c:	b	1e720 <scols_init_debug@@SMARTCOLS_2.25+0xc134>
   1e770:	mov	x19, #0x0                   	// #0
   1e774:	b	1e764 <scols_init_debug@@SMARTCOLS_2.25+0xc178>
   1e778:	sub	sp, sp, #0x2a0
   1e77c:	cmp	x0, #0x0
   1e780:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   1e784:	stp	x29, x30, [sp]
   1e788:	mov	x29, sp
   1e78c:	stp	x19, x20, [sp, #16]
   1e790:	stp	x21, x22, [sp, #32]
   1e794:	stp	x23, x24, [sp, #48]
   1e798:	str	x25, [sp, #64]
   1e79c:	b.eq	1e83c <scols_init_debug@@SMARTCOLS_2.25+0xc250>  // b.none
   1e7a0:	add	x21, sp, #0xd8
   1e7a4:	mov	x22, x0
   1e7a8:	mov	x20, x1
   1e7ac:	mov	x23, x2
   1e7b0:	mov	x24, x3
   1e7b4:	mov	w25, w4
   1e7b8:	mov	x0, x21
   1e7bc:	mov	w1, #0x0                   	// #0
   1e7c0:	bl	1b854 <scols_init_debug@@SMARTCOLS_2.25+0x9268>
   1e7c4:	mov	w19, w0
   1e7c8:	cbnz	w0, 1e81c <scols_init_debug@@SMARTCOLS_2.25+0xc230>
   1e7cc:	mov	x1, x22
   1e7d0:	mov	x0, x21
   1e7d4:	bl	1b6a0 <scols_init_debug@@SMARTCOLS_2.25+0x90b4>
   1e7d8:	mov	w19, w0
   1e7dc:	cbnz	w0, 1e81c <scols_init_debug@@SMARTCOLS_2.25+0xc230>
   1e7e0:	add	x19, sp, #0x58
   1e7e4:	mov	x0, x20
   1e7e8:	mov	x1, x19
   1e7ec:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   1e7f0:	cmp	w0, #0x0
   1e7f4:	mov	w5, w25
   1e7f8:	csel	x1, x19, xzr, eq  // eq = none
   1e7fc:	mov	x4, x24
   1e800:	mov	x3, x23
   1e804:	mov	x2, x20
   1e808:	mov	x0, x21
   1e80c:	bl	1cf30 <scols_init_debug@@SMARTCOLS_2.25+0xa944>
   1e810:	mov	w19, w0
   1e814:	mov	x0, x21
   1e818:	bl	1be2c <scols_init_debug@@SMARTCOLS_2.25+0x9840>
   1e81c:	mov	w0, w19
   1e820:	ldp	x29, x30, [sp]
   1e824:	ldp	x19, x20, [sp, #16]
   1e828:	ldp	x21, x22, [sp, #32]
   1e82c:	ldp	x23, x24, [sp, #48]
   1e830:	ldr	x25, [sp, #64]
   1e834:	add	sp, sp, #0x2a0
   1e838:	ret
   1e83c:	mov	w19, #0x0                   	// #0
   1e840:	b	1e81c <scols_init_debug@@SMARTCOLS_2.25+0xc230>
   1e844:	sub	sp, sp, #0x200
   1e848:	stp	x29, x30, [sp]
   1e84c:	mov	x29, sp
   1e850:	stp	x19, x20, [sp, #16]
   1e854:	str	x21, [sp, #32]
   1e858:	cbz	x0, 1e8b8 <scols_init_debug@@SMARTCOLS_2.25+0xc2cc>
   1e85c:	add	x20, sp, #0x38
   1e860:	mov	x21, x0
   1e864:	mov	w1, #0x0                   	// #0
   1e868:	mov	x0, x20
   1e86c:	bl	1b854 <scols_init_debug@@SMARTCOLS_2.25+0x9268>
   1e870:	mov	w19, w0
   1e874:	cbnz	w0, 1e898 <scols_init_debug@@SMARTCOLS_2.25+0xc2ac>
   1e878:	mov	x1, x21
   1e87c:	mov	x0, x20
   1e880:	bl	1b6a0 <scols_init_debug@@SMARTCOLS_2.25+0x90b4>
   1e884:	mov	w19, w0
   1e888:	cbnz	w0, 1e898 <scols_init_debug@@SMARTCOLS_2.25+0xc2ac>
   1e88c:	mov	x0, x20
   1e890:	bl	1e190 <scols_init_debug@@SMARTCOLS_2.25+0xbba4>
   1e894:	mov	w19, w0
   1e898:	mov	x0, x20
   1e89c:	bl	1be2c <scols_init_debug@@SMARTCOLS_2.25+0x9840>
   1e8a0:	mov	w0, w19
   1e8a4:	ldp	x29, x30, [sp]
   1e8a8:	ldp	x19, x20, [sp, #16]
   1e8ac:	ldr	x21, [sp, #32]
   1e8b0:	add	sp, sp, #0x200
   1e8b4:	ret
   1e8b8:	mov	w19, #0xffffffea            	// #-22
   1e8bc:	b	1e8a0 <scols_init_debug@@SMARTCOLS_2.25+0xc2b4>
   1e8c0:	stp	x29, x30, [sp, #-208]!
   1e8c4:	mov	x29, sp
   1e8c8:	stp	x19, x20, [sp, #16]
   1e8cc:	stp	x21, x22, [sp, #32]
   1e8d0:	stp	x23, x24, [sp, #48]
   1e8d4:	stp	x25, x26, [sp, #64]
   1e8d8:	cbz	x1, 1e974 <scols_init_debug@@SMARTCOLS_2.25+0xc388>
   1e8dc:	mov	x21, x1
   1e8e0:	add	x22, sp, #0x50
   1e8e4:	mov	x20, x0
   1e8e8:	mov	x23, x2
   1e8ec:	mov	x24, x3
   1e8f0:	mov	w25, w4
   1e8f4:	mov	x1, x22
   1e8f8:	mov	x0, x21
   1e8fc:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   1e900:	mov	w26, w0
   1e904:	mov	w1, #0x2                   	// #2
   1e908:	mov	x0, x20
   1e90c:	bl	1bc74 <scols_init_debug@@SMARTCOLS_2.25+0x9688>
   1e910:	mov	w19, w0
   1e914:	cbnz	w0, 1e958 <scols_init_debug@@SMARTCOLS_2.25+0xc36c>
   1e918:	cmp	w26, #0x0
   1e91c:	csel	x22, x22, xzr, eq  // eq = none
   1e920:	mov	x0, x20
   1e924:	bl	1c6b4 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1e928:	mov	w19, w0
   1e92c:	cbnz	w0, 1e950 <scols_init_debug@@SMARTCOLS_2.25+0xc364>
   1e930:	mov	w5, w25
   1e934:	mov	x4, x24
   1e938:	mov	x3, x23
   1e93c:	mov	x2, x21
   1e940:	mov	x1, x22
   1e944:	mov	x0, x20
   1e948:	bl	1cf30 <scols_init_debug@@SMARTCOLS_2.25+0xa944>
   1e94c:	cbz	w0, 1e920 <scols_init_debug@@SMARTCOLS_2.25+0xc334>
   1e950:	mov	x0, x20
   1e954:	bl	1bd74 <scols_init_debug@@SMARTCOLS_2.25+0x9788>
   1e958:	mov	w0, w19
   1e95c:	ldp	x19, x20, [sp, #16]
   1e960:	ldp	x21, x22, [sp, #32]
   1e964:	ldp	x23, x24, [sp, #48]
   1e968:	ldp	x25, x26, [sp, #64]
   1e96c:	ldp	x29, x30, [sp], #208
   1e970:	ret
   1e974:	mov	w19, #0xffffffea            	// #-22
   1e978:	b	1e958 <scols_init_debug@@SMARTCOLS_2.25+0xc36c>
   1e97c:	stp	x29, x30, [sp, #-256]!
   1e980:	mov	x29, sp
   1e984:	stp	x19, x20, [sp, #16]
   1e988:	stp	x21, x22, [sp, #32]
   1e98c:	stp	x23, x24, [sp, #48]
   1e990:	stp	x25, x26, [sp, #64]
   1e994:	stp	x27, x28, [sp, #80]
   1e998:	cbz	x1, 1ed28 <scols_init_debug@@SMARTCOLS_2.25+0xc73c>
   1e99c:	adrp	x20, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1e9a0:	mov	x19, x0
   1e9a4:	mov	x21, x1
   1e9a8:	mov	x22, x2
   1e9ac:	ldr	w0, [x20, #2944]
   1e9b0:	mov	x23, x3
   1e9b4:	tbz	w0, #2, 1e9fc <scols_init_debug@@SMARTCOLS_2.25+0xc410>
   1e9b8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1e9bc:	ldr	x0, [x0, #4016]
   1e9c0:	ldr	x24, [x0]
   1e9c4:	bl	7840 <getpid@plt>
   1e9c8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e9cc:	mov	w2, w0
   1e9d0:	add	x4, x4, #0x72
   1e9d4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e9d8:	add	x3, x3, #0x76
   1e9dc:	mov	x0, x24
   1e9e0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1e9e4:	add	x1, x1, #0x1ef
   1e9e8:	bl	8340 <fprintf@plt>
   1e9ec:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1e9f0:	mov	x0, x19
   1e9f4:	add	x1, x1, #0x7d0
   1e9f8:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1e9fc:	add	x24, sp, #0x80
   1ea00:	mov	x0, x21
   1ea04:	mov	x1, x24
   1ea08:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   1ea0c:	mov	w1, #0x2                   	// #2
   1ea10:	mov	w25, w0
   1ea14:	mov	x0, x19
   1ea18:	bl	1bc74 <scols_init_debug@@SMARTCOLS_2.25+0x9688>
   1ea1c:	cbnz	w0, 1ed30 <scols_init_debug@@SMARTCOLS_2.25+0xc744>
   1ea20:	cmp	w25, #0x0
   1ea24:	adrp	x25, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ea28:	csel	x24, x24, xzr, eq  // eq = none
   1ea2c:	add	x27, sp, #0x78
   1ea30:	ldr	x25, [x25, #4016]
   1ea34:	add	x28, sp, #0x70
   1ea38:	add	x0, x20, #0xb80
   1ea3c:	str	x0, [sp, #104]
   1ea40:	mov	x0, x19
   1ea44:	bl	1c6b4 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1ea48:	mov	w26, w0
   1ea4c:	cbnz	w0, 1eb40 <scols_init_debug@@SMARTCOLS_2.25+0xc554>
   1ea50:	mov	x4, x23
   1ea54:	mov	x3, x22
   1ea58:	mov	x2, x21
   1ea5c:	mov	x1, x24
   1ea60:	mov	x0, x19
   1ea64:	mov	w5, #0x0                   	// #0
   1ea68:	bl	1cf30 <scols_init_debug@@SMARTCOLS_2.25+0xa944>
   1ea6c:	mov	w26, w0
   1ea70:	cmp	w0, #0x0
   1ea74:	cbz	w0, 1ea40 <scols_init_debug@@SMARTCOLS_2.25+0xc454>
   1ea78:	b.lt	1eb40 <scols_init_debug@@SMARTCOLS_2.25+0xc554>  // b.tstop
   1ea7c:	ldr	x0, [sp, #104]
   1ea80:	ldr	w0, [x0]
   1ea84:	tbz	w0, #2, 1ead4 <scols_init_debug@@SMARTCOLS_2.25+0xc4e8>
   1ea88:	ldr	x26, [x25]
   1ea8c:	bl	7840 <getpid@plt>
   1ea90:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ea94:	mov	w2, w0
   1ea98:	add	x4, x4, #0x72
   1ea9c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1eaa0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1eaa4:	add	x3, x3, #0x76
   1eaa8:	add	x1, x1, #0x1ef
   1eaac:	mov	x0, x26
   1eab0:	bl	8340 <fprintf@plt>
   1eab4:	mov	x0, x19
   1eab8:	bl	1bb7c <scols_init_debug@@SMARTCOLS_2.25+0x9590>
   1eabc:	mov	x2, x0
   1eac0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1eac4:	mov	x3, x21
   1eac8:	add	x1, x1, #0x7e7
   1eacc:	mov	x0, x19
   1ead0:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1ead4:	mov	x1, x27
   1ead8:	mov	x0, x19
   1eadc:	bl	1c12c <scols_init_debug@@SMARTCOLS_2.25+0x9b40>
   1eae0:	mov	w26, w0
   1eae4:	cbz	w0, 1eb4c <scols_init_debug@@SMARTCOLS_2.25+0xc560>
   1eae8:	ldr	w0, [x20, #2944]
   1eaec:	tbz	w0, #2, 1eb40 <scols_init_debug@@SMARTCOLS_2.25+0xc554>
   1eaf0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1eaf4:	ldr	x0, [x0, #4016]
   1eaf8:	ldr	x21, [x0]
   1eafc:	bl	7840 <getpid@plt>
   1eb00:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1eb04:	mov	w2, w0
   1eb08:	add	x4, x4, #0x72
   1eb0c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1eb10:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1eb14:	add	x3, x3, #0x76
   1eb18:	add	x1, x1, #0x1ef
   1eb1c:	mov	x0, x21
   1eb20:	bl	8340 <fprintf@plt>
   1eb24:	mov	x0, x19
   1eb28:	bl	1bb7c <scols_init_debug@@SMARTCOLS_2.25+0x9590>
   1eb2c:	mov	x2, x0
   1eb30:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1eb34:	add	x1, x1, #0x7fd
   1eb38:	mov	x0, x19
   1eb3c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1eb40:	cmp	w26, #0x1
   1eb44:	csel	w26, w26, wzr, ne  // ne = any
   1eb48:	b	1ec28 <scols_init_debug@@SMARTCOLS_2.25+0xc63c>
   1eb4c:	mov	x1, x28
   1eb50:	mov	x0, x19
   1eb54:	bl	1c9e8 <scols_init_debug@@SMARTCOLS_2.25+0xa3fc>
   1eb58:	mov	w26, w0
   1eb5c:	cbz	w0, 1ebb4 <scols_init_debug@@SMARTCOLS_2.25+0xc5c8>
   1eb60:	ldr	w0, [x20, #2944]
   1eb64:	tbz	w0, #2, 1eb40 <scols_init_debug@@SMARTCOLS_2.25+0xc554>
   1eb68:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1eb6c:	ldr	x0, [x0, #4016]
   1eb70:	ldr	x21, [x0]
   1eb74:	bl	7840 <getpid@plt>
   1eb78:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1eb7c:	mov	w2, w0
   1eb80:	add	x4, x4, #0x72
   1eb84:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1eb88:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1eb8c:	add	x3, x3, #0x76
   1eb90:	add	x1, x1, #0x1ef
   1eb94:	mov	x0, x21
   1eb98:	bl	8340 <fprintf@plt>
   1eb9c:	mov	x0, x19
   1eba0:	bl	1bb7c <scols_init_debug@@SMARTCOLS_2.25+0x9590>
   1eba4:	mov	x2, x0
   1eba8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ebac:	add	x1, x1, #0x820
   1ebb0:	b	1eb38 <scols_init_debug@@SMARTCOLS_2.25+0xc54c>
   1ebb4:	ldr	x0, [sp, #112]
   1ebb8:	cmp	x0, x23
   1ebbc:	b.ne	1eca0 <scols_init_debug@@SMARTCOLS_2.25+0xc6b4>  // b.any
   1ebc0:	ldr	x1, [sp, #120]
   1ebc4:	cmp	x1, x22
   1ebc8:	b.ne	1eca0 <scols_init_debug@@SMARTCOLS_2.25+0xc6b4>  // b.any
   1ebcc:	ldr	w0, [x20, #2944]
   1ebd0:	tbz	w0, #2, 1ec24 <scols_init_debug@@SMARTCOLS_2.25+0xc638>
   1ebd4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ebd8:	ldr	x0, [x0, #4016]
   1ebdc:	ldr	x21, [x0]
   1ebe0:	bl	7840 <getpid@plt>
   1ebe4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ebe8:	mov	w2, w0
   1ebec:	add	x4, x4, #0x72
   1ebf0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ebf4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1ebf8:	add	x3, x3, #0x76
   1ebfc:	add	x1, x1, #0x1ef
   1ec00:	mov	x0, x21
   1ec04:	bl	8340 <fprintf@plt>
   1ec08:	mov	x0, x19
   1ec0c:	bl	1bb7c <scols_init_debug@@SMARTCOLS_2.25+0x9590>
   1ec10:	mov	x2, x0
   1ec14:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ec18:	mov	x0, x19
   1ec1c:	add	x1, x1, #0x846
   1ec20:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1ec24:	mov	w26, #0x2                   	// #2
   1ec28:	mov	x0, x19
   1ec2c:	bl	1bd74 <scols_init_debug@@SMARTCOLS_2.25+0x9788>
   1ec30:	ldr	w0, [x20, #2944]
   1ec34:	tbz	w0, #2, 1ec80 <scols_init_debug@@SMARTCOLS_2.25+0xc694>
   1ec38:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ec3c:	ldr	x0, [x0, #4016]
   1ec40:	ldr	x20, [x0]
   1ec44:	bl	7840 <getpid@plt>
   1ec48:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ec4c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ec50:	add	x4, x4, #0x72
   1ec54:	add	x3, x3, #0x76
   1ec58:	mov	w2, w0
   1ec5c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1ec60:	mov	x0, x20
   1ec64:	add	x1, x1, #0x1ef
   1ec68:	bl	8340 <fprintf@plt>
   1ec6c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ec70:	mov	w2, w26
   1ec74:	add	x1, x1, #0x889
   1ec78:	mov	x0, x19
   1ec7c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1ec80:	mov	w0, w26
   1ec84:	ldp	x19, x20, [sp, #16]
   1ec88:	ldp	x21, x22, [sp, #32]
   1ec8c:	ldp	x23, x24, [sp, #48]
   1ec90:	ldp	x25, x26, [sp, #64]
   1ec94:	ldp	x27, x28, [sp, #80]
   1ec98:	ldp	x29, x30, [sp], #256
   1ec9c:	ret
   1eca0:	cbz	x0, 1ecb4 <scols_init_debug@@SMARTCOLS_2.25+0xc6c8>
   1eca4:	ldr	x1, [sp, #120]
   1eca8:	add	x0, x0, x1
   1ecac:	cmp	x0, x22
   1ecb0:	b.ls	1ea40 <scols_init_debug@@SMARTCOLS_2.25+0xc454>  // b.plast
   1ecb4:	cbz	x23, 1ecc8 <scols_init_debug@@SMARTCOLS_2.25+0xc6dc>
   1ecb8:	ldr	x1, [sp, #120]
   1ecbc:	add	x0, x22, x23
   1ecc0:	cmp	x0, x1
   1ecc4:	b.ls	1ea40 <scols_init_debug@@SMARTCOLS_2.25+0xc454>  // b.plast
   1ecc8:	ldr	w0, [x20, #2944]
   1eccc:	tbz	w0, #2, 1ed20 <scols_init_debug@@SMARTCOLS_2.25+0xc734>
   1ecd0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ecd4:	ldr	x0, [x0, #4016]
   1ecd8:	ldr	x21, [x0]
   1ecdc:	bl	7840 <getpid@plt>
   1ece0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ece4:	mov	w2, w0
   1ece8:	add	x4, x4, #0x72
   1ecec:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ecf0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1ecf4:	add	x3, x3, #0x76
   1ecf8:	add	x1, x1, #0x1ef
   1ecfc:	mov	x0, x21
   1ed00:	bl	8340 <fprintf@plt>
   1ed04:	mov	x0, x19
   1ed08:	bl	1bb7c <scols_init_debug@@SMARTCOLS_2.25+0x9590>
   1ed0c:	mov	x2, x0
   1ed10:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ed14:	mov	x0, x19
   1ed18:	add	x1, x1, #0x86e
   1ed1c:	bl	1b214 <scols_init_debug@@SMARTCOLS_2.25+0x8c28>
   1ed20:	mov	w26, #0x1                   	// #1
   1ed24:	b	1ec28 <scols_init_debug@@SMARTCOLS_2.25+0xc63c>
   1ed28:	mov	w26, #0xffffffea            	// #-22
   1ed2c:	b	1ec80 <scols_init_debug@@SMARTCOLS_2.25+0xc694>
   1ed30:	mov	w26, w0
   1ed34:	b	1ec80 <scols_init_debug@@SMARTCOLS_2.25+0xc694>
   1ed38:	sub	sp, sp, #0x210
   1ed3c:	stp	x29, x30, [sp]
   1ed40:	mov	x29, sp
   1ed44:	stp	x19, x20, [sp, #16]
   1ed48:	stp	x21, x22, [sp, #32]
   1ed4c:	str	x23, [sp, #48]
   1ed50:	cbnz	x0, 1ed74 <scols_init_debug@@SMARTCOLS_2.25+0xc788>
   1ed54:	mov	x19, #0x0                   	// #0
   1ed58:	mov	x0, x19
   1ed5c:	ldp	x29, x30, [sp]
   1ed60:	ldp	x19, x20, [sp, #16]
   1ed64:	ldp	x21, x22, [sp, #32]
   1ed68:	ldr	x23, [sp, #48]
   1ed6c:	add	sp, sp, #0x210
   1ed70:	ret
   1ed74:	add	x20, sp, #0x48
   1ed78:	mov	x19, x0
   1ed7c:	mov	x21, x1
   1ed80:	mov	x22, x2
   1ed84:	mov	w23, w3
   1ed88:	mov	x0, x20
   1ed8c:	mov	w1, #0x0                   	// #0
   1ed90:	bl	1b854 <scols_init_debug@@SMARTCOLS_2.25+0x9268>
   1ed94:	cbnz	w0, 1ed54 <scols_init_debug@@SMARTCOLS_2.25+0xc768>
   1ed98:	mov	w4, w23
   1ed9c:	mov	x3, x22
   1eda0:	mov	x2, x21
   1eda4:	mov	x1, x19
   1eda8:	mov	x0, x20
   1edac:	bl	1e8c0 <scols_init_debug@@SMARTCOLS_2.25+0xc2d4>
   1edb0:	cbnz	w0, 1edcc <scols_init_debug@@SMARTCOLS_2.25+0xc7e0>
   1edb4:	mov	x0, x20
   1edb8:	bl	1bb64 <scols_init_debug@@SMARTCOLS_2.25+0x9578>
   1edbc:	mov	x19, x0
   1edc0:	mov	x0, x20
   1edc4:	bl	1be2c <scols_init_debug@@SMARTCOLS_2.25+0x9840>
   1edc8:	b	1ed58 <scols_init_debug@@SMARTCOLS_2.25+0xc76c>
   1edcc:	mov	x19, #0x0                   	// #0
   1edd0:	b	1edc0 <scols_init_debug@@SMARTCOLS_2.25+0xc7d4>
   1edd4:	sub	sp, sp, #0x210
   1edd8:	stp	x29, x30, [sp]
   1eddc:	mov	x29, sp
   1ede0:	stp	x19, x20, [sp, #16]
   1ede4:	stp	x21, x22, [sp, #32]
   1ede8:	stp	x23, x24, [sp, #48]
   1edec:	cbnz	x0, 1ee10 <scols_init_debug@@SMARTCOLS_2.25+0xc824>
   1edf0:	mov	w19, #0xffffffff            	// #-1
   1edf4:	mov	w0, w19
   1edf8:	ldp	x29, x30, [sp]
   1edfc:	ldp	x19, x20, [sp, #16]
   1ee00:	ldp	x21, x22, [sp, #32]
   1ee04:	ldp	x23, x24, [sp, #48]
   1ee08:	add	sp, sp, #0x210
   1ee0c:	ret
   1ee10:	add	x21, sp, #0x48
   1ee14:	mov	x23, x0
   1ee18:	mov	x20, x1
   1ee1c:	mov	x0, x21
   1ee20:	mov	w1, #0x0                   	// #0
   1ee24:	bl	1b854 <scols_init_debug@@SMARTCOLS_2.25+0x9268>
   1ee28:	mov	w19, w0
   1ee2c:	cbnz	w0, 1edf4 <scols_init_debug@@SMARTCOLS_2.25+0xc808>
   1ee30:	mov	x0, x21
   1ee34:	mov	w1, #0x2                   	// #2
   1ee38:	bl	1bc74 <scols_init_debug@@SMARTCOLS_2.25+0x9688>
   1ee3c:	mov	w19, w0
   1ee40:	cbnz	w0, 1edf0 <scols_init_debug@@SMARTCOLS_2.25+0xc804>
   1ee44:	mov	x0, x21
   1ee48:	bl	1c6b4 <scols_init_debug@@SMARTCOLS_2.25+0xa0c8>
   1ee4c:	cmp	x20, #0x0
   1ee50:	cset	w24, ne  // ne = any
   1ee54:	cbz	w0, 1ee7c <scols_init_debug@@SMARTCOLS_2.25+0xc890>
   1ee58:	mov	x0, x21
   1ee5c:	bl	1be2c <scols_init_debug@@SMARTCOLS_2.25+0x9840>
   1ee60:	cmp	w24, #0x0
   1ee64:	ccmp	w19, #0x1, #0x4, ne  // ne = any
   1ee68:	b.le	1edf4 <scols_init_debug@@SMARTCOLS_2.25+0xc808>
   1ee6c:	ldr	x0, [x20]
   1ee70:	bl	7d80 <free@plt>
   1ee74:	str	xzr, [x20]
   1ee78:	b	1edf4 <scols_init_debug@@SMARTCOLS_2.25+0xc808>
   1ee7c:	mov	x0, x21
   1ee80:	bl	1c068 <scols_init_debug@@SMARTCOLS_2.25+0x9a7c>
   1ee84:	mov	x22, x0
   1ee88:	cbz	x0, 1ee98 <scols_init_debug@@SMARTCOLS_2.25+0xc8ac>
   1ee8c:	mov	x1, x23
   1ee90:	bl	7ce0 <strcmp@plt>
   1ee94:	cbz	w0, 1eea4 <scols_init_debug@@SMARTCOLS_2.25+0xc8b8>
   1ee98:	mov	x0, x22
   1ee9c:	bl	7d80 <free@plt>
   1eea0:	b	1ee44 <scols_init_debug@@SMARTCOLS_2.25+0xc858>
   1eea4:	mov	x0, x22
   1eea8:	bl	7d80 <free@plt>
   1eeac:	cmp	w19, #0x0
   1eeb0:	ccmp	w24, #0x0, #0x4, eq  // eq = none
   1eeb4:	b.eq	1eec4 <scols_init_debug@@SMARTCOLS_2.25+0xc8d8>  // b.none
   1eeb8:	mov	x0, x21
   1eebc:	bl	1bb64 <scols_init_debug@@SMARTCOLS_2.25+0x9578>
   1eec0:	str	x0, [x20]
   1eec4:	add	w19, w19, #0x1
   1eec8:	b	1ee44 <scols_init_debug@@SMARTCOLS_2.25+0xc858>
   1eecc:	stp	x29, x30, [sp, #-176]!
   1eed0:	mov	x2, #0x6e                  	// #110
   1eed4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1eed8:	mov	x29, sp
   1eedc:	stp	x19, x20, [sp, #16]
   1eee0:	add	x20, sp, #0x40
   1eee4:	add	x1, x1, #0x926
   1eee8:	mov	x0, x20
   1eeec:	str	x21, [sp, #32]
   1eef0:	bl	73f0 <memcpy@plt>
   1eef4:	mov	w21, #0x1                   	// #1
   1eef8:	mov	w1, #0x801                 	// #2049
   1eefc:	mov	w0, w21
   1ef00:	mov	w2, #0x0                   	// #0
   1ef04:	movk	w1, #0x8, lsl #16
   1ef08:	str	w21, [sp, #60]
   1ef0c:	bl	7f00 <socket@plt>
   1ef10:	mov	w19, w0
   1ef14:	tbz	w0, #31, 1ef44 <scols_init_debug@@SMARTCOLS_2.25+0xc958>
   1ef18:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ef1c:	add	x1, x1, #0x8a3
   1ef20:	mov	w2, #0x5                   	// #5
   1ef24:	mov	x0, #0x0                   	// #0
   1ef28:	bl	8080 <dcgettext@plt>
   1ef2c:	bl	7fa0 <warnx@plt>
   1ef30:	mov	w0, w19
   1ef34:	ldp	x19, x20, [sp, #16]
   1ef38:	ldr	x21, [sp, #32]
   1ef3c:	ldp	x29, x30, [sp], #176
   1ef40:	ret
   1ef44:	add	x3, sp, #0x3c
   1ef48:	mov	w1, w21
   1ef4c:	mov	w4, #0x4                   	// #4
   1ef50:	mov	w2, #0x10                  	// #16
   1ef54:	bl	78d0 <setsockopt@plt>
   1ef58:	tbz	w0, #31, 1ef84 <scols_init_debug@@SMARTCOLS_2.25+0xc998>
   1ef5c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ef60:	add	x1, x1, #0x8bb
   1ef64:	mov	w2, #0x5                   	// #5
   1ef68:	mov	x0, #0x0                   	// #0
   1ef6c:	bl	8080 <dcgettext@plt>
   1ef70:	bl	7fa0 <warnx@plt>
   1ef74:	mov	w0, w19
   1ef78:	mov	w19, #0xffffffff            	// #-1
   1ef7c:	bl	7b70 <close@plt>
   1ef80:	b	1ef30 <scols_init_debug@@SMARTCOLS_2.25+0xc944>
   1ef84:	add	x0, x20, #0x3
   1ef88:	bl	74b0 <strlen@plt>
   1ef8c:	mov	x1, x20
   1ef90:	add	w2, w0, #0x3
   1ef94:	mov	w0, w19
   1ef98:	bl	7e60 <connect@plt>
   1ef9c:	tbz	w0, #31, 1ef30 <scols_init_debug@@SMARTCOLS_2.25+0xc944>
   1efa0:	bl	8210 <__errno_location@plt>
   1efa4:	ldr	w0, [x0]
   1efa8:	cmp	w0, #0x6f
   1efac:	b.eq	1ef74 <scols_init_debug@@SMARTCOLS_2.25+0xc988>  // b.none
   1efb0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1efb4:	mov	w2, #0x5                   	// #5
   1efb8:	add	x1, x1, #0x8dd
   1efbc:	b	1ef68 <scols_init_debug@@SMARTCOLS_2.25+0xc97c>
   1efc0:	stp	x29, x30, [sp, #-80]!
   1efc4:	mov	x29, sp
   1efc8:	stp	x19, x20, [sp, #16]
   1efcc:	mov	x19, x1
   1efd0:	mov	x20, #0x2                   	// #2
   1efd4:	stp	x21, x22, [sp, #32]
   1efd8:	mov	w22, w0
   1efdc:	stp	x23, x24, [sp, #48]
   1efe0:	mov	x23, #0xb280                	// #45696
   1efe4:	bl	8210 <__errno_location@plt>
   1efe8:	add	x24, sp, #0x40
   1efec:	mov	x21, x0
   1eff0:	movk	x23, #0xee6, lsl #16
   1eff4:	str	wzr, [x21]
   1eff8:	mov	x2, x20
   1effc:	mov	x1, x19
   1f000:	mov	w0, w22
   1f004:	bl	7be0 <write@plt>
   1f008:	cmp	x0, #0x0
   1f00c:	ldr	w2, [x21]
   1f010:	b.le	1f054 <scols_init_debug@@SMARTCOLS_2.25+0xca68>
   1f014:	subs	x20, x20, x0
   1f018:	add	x1, x19, x0
   1f01c:	csel	x19, x1, x19, ne  // ne = any
   1f020:	cmp	w2, #0xb
   1f024:	b.ne	1f038 <scols_init_debug@@SMARTCOLS_2.25+0xca4c>  // b.any
   1f028:	mov	x0, x24
   1f02c:	mov	x1, #0x0                   	// #0
   1f030:	stp	xzr, x23, [sp, #64]
   1f034:	bl	7e00 <nanosleep@plt>
   1f038:	cbnz	x20, 1eff4 <scols_init_debug@@SMARTCOLS_2.25+0xca08>
   1f03c:	mov	w0, #0x0                   	// #0
   1f040:	ldp	x19, x20, [sp, #16]
   1f044:	ldp	x21, x22, [sp, #32]
   1f048:	ldp	x23, x24, [sp, #48]
   1f04c:	ldp	x29, x30, [sp], #80
   1f050:	ret
   1f054:	cmp	w2, #0x4
   1f058:	ccmp	w2, #0xb, #0x4, ne  // ne = any
   1f05c:	b.eq	1f020 <scols_init_debug@@SMARTCOLS_2.25+0xca34>  // b.none
   1f060:	mov	w0, #0xffffffff            	// #-1
   1f064:	b	1f040 <scols_init_debug@@SMARTCOLS_2.25+0xca54>
   1f068:	stp	x29, x30, [sp, #-416]!
   1f06c:	mov	x29, sp
   1f070:	stp	x19, x20, [sp, #16]
   1f074:	mov	w20, w0
   1f078:	add	x0, sp, #0x78
   1f07c:	stp	x21, x22, [sp, #32]
   1f080:	add	x19, sp, #0x70
   1f084:	stp	x23, x24, [sp, #48]
   1f088:	add	x23, sp, #0x108
   1f08c:	str	x25, [sp, #64]
   1f090:	bl	7980 <sigemptyset@plt>
   1f094:	mov	x0, #0x1                   	// #1
   1f098:	str	x0, [sp, #112]
   1f09c:	mov	w0, #0x10000000            	// #268435456
   1f0a0:	mov	x2, x23
   1f0a4:	mov	x1, x19
   1f0a8:	str	w0, [sp, #248]
   1f0ac:	mov	w0, #0xd                   	// #13
   1f0b0:	bl	7b80 <sigaction@plt>
   1f0b4:	strb	wzr, [sp, #89]
   1f0b8:	cmp	w20, #0x50
   1f0bc:	b.eq	1f0d8 <scols_init_debug@@SMARTCOLS_2.25+0xcaec>  // b.none
   1f0c0:	cmp	w20, #0x51
   1f0c4:	b.eq	1f0d8 <scols_init_debug@@SMARTCOLS_2.25+0xcaec>  // b.none
   1f0c8:	cmp	w20, #0x3f
   1f0cc:	b.ne	1f164 <scols_init_debug@@SMARTCOLS_2.25+0xcb78>  // b.any
   1f0d0:	mov	w0, #0x0                   	// #0
   1f0d4:	b	1f14c <scols_init_debug@@SMARTCOLS_2.25+0xcb60>
   1f0d8:	bl	1eecc <scols_init_debug@@SMARTCOLS_2.25+0xc8e0>
   1f0dc:	mov	w19, w0
   1f0e0:	tbnz	w0, #31, 1f0f0 <scols_init_debug@@SMARTCOLS_2.25+0xcb04>
   1f0e4:	add	x1, sp, #0x58
   1f0e8:	strb	w20, [sp, #88]
   1f0ec:	bl	1efc0 <scols_init_debug@@SMARTCOLS_2.25+0xc9d4>
   1f0f0:	strb	wzr, [sp, #80]
   1f0f4:	tbnz	w19, #31, 1f130 <scols_init_debug@@SMARTCOLS_2.25+0xcb44>
   1f0f8:	add	x24, sp, #0x60
   1f0fc:	mov	w0, #0x3                   	// #3
   1f100:	stp	w19, w0, [sp, #96]
   1f104:	mov	x0, x24
   1f108:	mov	w2, #0x3e8                 	// #1000
   1f10c:	mov	x1, #0x1                   	// #1
   1f110:	bl	7940 <poll@plt>
   1f114:	tbz	w0, #31, 1f184 <scols_init_debug@@SMARTCOLS_2.25+0xcb98>
   1f118:	bl	8210 <__errno_location@plt>
   1f11c:	ldr	w0, [x0]
   1f120:	cmp	w0, #0x4
   1f124:	b.eq	1f104 <scols_init_debug@@SMARTCOLS_2.25+0xcb18>  // b.none
   1f128:	mov	w0, w19
   1f12c:	bl	7b70 <close@plt>
   1f130:	mov	x1, x23
   1f134:	mov	x2, #0x0                   	// #0
   1f138:	mov	w0, #0xd                   	// #13
   1f13c:	bl	7b80 <sigaction@plt>
   1f140:	ldrb	w0, [sp, #80]
   1f144:	cmp	w0, #0x6
   1f148:	cset	w0, eq  // eq = none
   1f14c:	ldp	x19, x20, [sp, #16]
   1f150:	ldp	x21, x22, [sp, #32]
   1f154:	ldp	x23, x24, [sp, #48]
   1f158:	ldr	x25, [sp, #64]
   1f15c:	ldp	x29, x30, [sp], #416
   1f160:	ret
   1f164:	mov	w2, #0x5                   	// #5
   1f168:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1f16c:	mov	x0, #0x0                   	// #0
   1f170:	add	x1, x1, #0x8fb
   1f174:	bl	8080 <dcgettext@plt>
   1f178:	mov	w1, w20
   1f17c:	bl	7fa0 <warnx@plt>
   1f180:	b	1f0d0 <scols_init_debug@@SMARTCOLS_2.25+0xcae4>
   1f184:	cmp	w0, #0x1
   1f188:	b.ne	1f128 <scols_init_debug@@SMARTCOLS_2.25+0xcb3c>  // b.any
   1f18c:	ldrh	w0, [sp, #102]
   1f190:	tst	x0, #0x3
   1f194:	b.eq	1f128 <scols_init_debug@@SMARTCOLS_2.25+0xcb3c>  // b.none
   1f198:	mov	x25, #0xb280                	// #45696
   1f19c:	add	x22, sp, #0x50
   1f1a0:	mov	w21, #0x0                   	// #0
   1f1a4:	mov	x20, #0x2                   	// #2
   1f1a8:	movk	x25, #0xee6, lsl #16
   1f1ac:	strh	wzr, [sp, #80]
   1f1b0:	mov	x2, x20
   1f1b4:	mov	x1, x22
   1f1b8:	mov	w0, w19
   1f1bc:	bl	7fb0 <read@plt>
   1f1c0:	cmp	x0, #0x0
   1f1c4:	b.gt	1f200 <scols_init_debug@@SMARTCOLS_2.25+0xcc14>
   1f1c8:	b.eq	1f128 <scols_init_debug@@SMARTCOLS_2.25+0xcb3c>  // b.none
   1f1cc:	bl	8210 <__errno_location@plt>
   1f1d0:	ldr	w0, [x0]
   1f1d4:	cmp	w0, #0xb
   1f1d8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   1f1dc:	b.ne	1f128 <scols_init_debug@@SMARTCOLS_2.25+0xcb3c>  // b.any
   1f1e0:	cmp	w21, #0x4
   1f1e4:	b.gt	1f128 <scols_init_debug@@SMARTCOLS_2.25+0xcb3c>
   1f1e8:	add	w21, w21, #0x1
   1f1ec:	mov	x0, x24
   1f1f0:	mov	x1, #0x0                   	// #0
   1f1f4:	stp	xzr, x25, [sp, #96]
   1f1f8:	bl	7e00 <nanosleep@plt>
   1f1fc:	b	1f1b0 <scols_init_debug@@SMARTCOLS_2.25+0xcbc4>
   1f200:	add	x22, x22, x0
   1f204:	subs	x20, x20, x0
   1f208:	b.eq	1f128 <scols_init_debug@@SMARTCOLS_2.25+0xcb3c>  // b.none
   1f20c:	mov	w21, #0x0                   	// #0
   1f210:	b	1f1b0 <scols_init_debug@@SMARTCOLS_2.25+0xcbc4>
   1f214:	stp	x29, x30, [sp, #-64]!
   1f218:	mov	x29, sp
   1f21c:	stp	x19, x20, [sp, #16]
   1f220:	mov	x19, x0
   1f224:	mov	x20, x1
   1f228:	stp	x21, x22, [sp, #32]
   1f22c:	mov	x22, x2
   1f230:	str	x23, [sp, #48]
   1f234:	bl	8210 <__errno_location@plt>
   1f238:	str	wzr, [x0]
   1f23c:	cbz	x19, 1f29c <scols_init_debug@@SMARTCOLS_2.25+0xccb0>
   1f240:	ldrsb	w23, [x19]
   1f244:	cbz	w23, 1f29c <scols_init_debug@@SMARTCOLS_2.25+0xccb0>
   1f248:	mov	x21, x0
   1f24c:	bl	7d10 <__ctype_b_loc@plt>
   1f250:	ldr	x0, [x0]
   1f254:	ldrh	w0, [x0, w23, sxtw #1]
   1f258:	tbz	w0, #11, 1f29c <scols_init_debug@@SMARTCOLS_2.25+0xccb0>
   1f25c:	mov	x1, x20
   1f260:	mov	x0, x19
   1f264:	mov	w2, #0xa                   	// #10
   1f268:	bl	74a0 <strtoul@plt>
   1f26c:	str	w0, [x22]
   1f270:	ldr	w0, [x21]
   1f274:	cbz	w0, 1f290 <scols_init_debug@@SMARTCOLS_2.25+0xcca4>
   1f278:	neg	w0, w0
   1f27c:	ldp	x19, x20, [sp, #16]
   1f280:	ldp	x21, x22, [sp, #32]
   1f284:	ldr	x23, [sp, #48]
   1f288:	ldp	x29, x30, [sp], #64
   1f28c:	ret
   1f290:	ldr	x1, [x20]
   1f294:	cmp	x1, x19
   1f298:	b.ne	1f27c <scols_init_debug@@SMARTCOLS_2.25+0xcc90>  // b.any
   1f29c:	mov	w0, #0xffffffea            	// #-22
   1f2a0:	b	1f27c <scols_init_debug@@SMARTCOLS_2.25+0xcc90>
   1f2a4:	cbz	x0, 1f2cc <scols_init_debug@@SMARTCOLS_2.25+0xcce0>
   1f2a8:	stp	x29, x30, [sp, #-16]!
   1f2ac:	mov	x29, sp
   1f2b0:	bl	7e90 <strchr@plt>
   1f2b4:	mov	x2, x0
   1f2b8:	cbz	x0, 1f2c0 <scols_init_debug@@SMARTCOLS_2.25+0xccd4>
   1f2bc:	add	x2, x0, #0x1
   1f2c0:	mov	x0, x2
   1f2c4:	ldp	x29, x30, [sp], #16
   1f2c8:	ret
   1f2cc:	ret
   1f2d0:	stp	x29, x30, [sp, #-48]!
   1f2d4:	mov	x29, sp
   1f2d8:	stp	x19, x20, [sp, #16]
   1f2dc:	sxtw	x19, w0
   1f2e0:	mov	x20, x2
   1f2e4:	mov	x0, x19
   1f2e8:	str	x21, [sp, #32]
   1f2ec:	mov	x21, x1
   1f2f0:	bl	7b90 <__sched_cpualloc@plt>
   1f2f4:	cbz	x0, 1f31c <scols_init_debug@@SMARTCOLS_2.25+0xcd30>
   1f2f8:	cbz	x21, 1f30c <scols_init_debug@@SMARTCOLS_2.25+0xcd20>
   1f2fc:	add	x3, x19, #0x3f
   1f300:	lsr	x3, x3, #6
   1f304:	lsl	x3, x3, #3
   1f308:	str	x3, [x21]
   1f30c:	cbz	x20, 1f31c <scols_init_debug@@SMARTCOLS_2.25+0xcd30>
   1f310:	add	x19, x19, #0x3f
   1f314:	and	x19, x19, #0xffffffffffffffc0
   1f318:	str	x19, [x20]
   1f31c:	ldp	x19, x20, [sp, #16]
   1f320:	ldr	x21, [sp, #32]
   1f324:	ldp	x29, x30, [sp], #48
   1f328:	ret
   1f32c:	b	74d0 <__sched_cpufree@plt>
   1f330:	stp	x29, x30, [sp, #-80]!
   1f334:	mov	x2, #0x0                   	// #0
   1f338:	mov	w0, #0x800                 	// #2048
   1f33c:	mov	x29, sp
   1f340:	str	x23, [sp, #48]
   1f344:	add	x23, sp, #0x48
   1f348:	mov	x1, x23
   1f34c:	stp	x19, x20, [sp, #16]
   1f350:	stp	x21, x22, [sp, #32]
   1f354:	bl	1f2d0 <scols_init_debug@@SMARTCOLS_2.25+0xcce4>
   1f358:	cbnz	x0, 1f374 <scols_init_debug@@SMARTCOLS_2.25+0xcd88>
   1f35c:	mov	w0, #0xffffffff            	// #-1
   1f360:	ldp	x19, x20, [sp, #16]
   1f364:	ldp	x21, x22, [sp, #32]
   1f368:	ldr	x23, [sp, #48]
   1f36c:	ldp	x29, x30, [sp], #80
   1f370:	ret
   1f374:	mov	x19, x0
   1f378:	mov	w22, #0xa                   	// #10
   1f37c:	mov	w21, #0x800                 	// #2048
   1f380:	ldr	x2, [sp, #72]
   1f384:	mov	w1, #0x0                   	// #0
   1f388:	mov	x0, x19
   1f38c:	bl	79f0 <memset@plt>
   1f390:	ldr	x2, [sp, #72]
   1f394:	mov	x3, x19
   1f398:	mov	w1, #0x0                   	// #0
   1f39c:	mov	x0, #0x7b                  	// #123
   1f3a0:	bl	82d0 <syscall@plt>
   1f3a4:	mov	w20, w0
   1f3a8:	tbz	w0, #31, 1f3ec <scols_init_debug@@SMARTCOLS_2.25+0xce00>
   1f3ac:	bl	8210 <__errno_location@plt>
   1f3b0:	ldr	w0, [x0]
   1f3b4:	cmp	w0, #0x16
   1f3b8:	b.ne	1f3ec <scols_init_debug@@SMARTCOLS_2.25+0xce00>  // b.any
   1f3bc:	subs	w22, w22, #0x1
   1f3c0:	b.eq	1f3ec <scols_init_debug@@SMARTCOLS_2.25+0xce00>  // b.none
   1f3c4:	mov	x0, x19
   1f3c8:	lsl	w21, w21, #1
   1f3cc:	bl	1f32c <scols_init_debug@@SMARTCOLS_2.25+0xcd40>
   1f3d0:	mov	x1, x23
   1f3d4:	mov	w0, w21
   1f3d8:	mov	x2, #0x0                   	// #0
   1f3dc:	bl	1f2d0 <scols_init_debug@@SMARTCOLS_2.25+0xcce4>
   1f3e0:	mov	x19, x0
   1f3e4:	cbnz	x0, 1f380 <scols_init_debug@@SMARTCOLS_2.25+0xcd94>
   1f3e8:	b	1f35c <scols_init_debug@@SMARTCOLS_2.25+0xcd70>
   1f3ec:	mov	x0, x19
   1f3f0:	bl	1f32c <scols_init_debug@@SMARTCOLS_2.25+0xcd40>
   1f3f4:	lsl	w0, w20, #3
   1f3f8:	b	1f360 <scols_init_debug@@SMARTCOLS_2.25+0xcd74>
   1f3fc:	stp	x29, x30, [sp, #-96]!
   1f400:	mov	x29, sp
   1f404:	stp	x19, x20, [sp, #16]
   1f408:	mov	x20, x0
   1f40c:	mov	x19, #0x0                   	// #0
   1f410:	stp	x21, x22, [sp, #32]
   1f414:	mov	x22, x2
   1f418:	mov	x21, x3
   1f41c:	stp	x23, x24, [sp, #48]
   1f420:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1f424:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1f428:	add	x23, x23, #0x99d
   1f42c:	add	x24, x24, #0x994
   1f430:	stp	x25, x26, [sp, #64]
   1f434:	lsl	x25, x3, #3
   1f438:	mov	x26, x0
   1f43c:	stp	x27, x28, [sp, #80]
   1f440:	mov	x27, x1
   1f444:	mov	w1, #0x0                   	// #0
   1f448:	cmp	x19, x25
   1f44c:	b.cc	1f478 <scols_init_debug@@SMARTCOLS_2.25+0xce8c>  // b.lo, b.ul, b.last
   1f450:	sub	x26, x26, w1, sxtw
   1f454:	mov	x0, x20
   1f458:	strb	wzr, [x26]
   1f45c:	ldp	x19, x20, [sp, #16]
   1f460:	ldp	x21, x22, [sp, #32]
   1f464:	ldp	x23, x24, [sp, #48]
   1f468:	ldp	x25, x26, [sp, #64]
   1f46c:	ldp	x27, x28, [sp, #80]
   1f470:	ldp	x29, x30, [sp], #96
   1f474:	ret
   1f478:	cmp	x21, x19, lsr #3
   1f47c:	b.ls	1f4e8 <scols_init_debug@@SMARTCOLS_2.25+0xcefc>  // b.plast
   1f480:	lsr	x0, x19, #6
   1f484:	ldr	x0, [x22, x0, lsl #3]
   1f488:	lsr	x0, x0, x19
   1f48c:	tbz	w0, #0, 1f4e8 <scols_init_debug@@SMARTCOLS_2.25+0xcefc>
   1f490:	add	x28, x19, #0x1
   1f494:	mvn	x3, x19
   1f498:	mov	x0, x28
   1f49c:	add	x1, x3, x0
   1f4a0:	cmp	x0, x25
   1f4a4:	b.ne	1f4f0 <scols_init_debug@@SMARTCOLS_2.25+0xcf04>  // b.any
   1f4a8:	cbnz	x1, 1f510 <scols_init_debug@@SMARTCOLS_2.25+0xcf24>
   1f4ac:	mov	x28, x19
   1f4b0:	mov	x3, x19
   1f4b4:	mov	x1, x27
   1f4b8:	mov	x0, x26
   1f4bc:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1f4c0:	add	x2, x2, #0x998
   1f4c4:	bl	7790 <snprintf@plt>
   1f4c8:	tbnz	w0, #31, 1f548 <scols_init_debug@@SMARTCOLS_2.25+0xcf5c>
   1f4cc:	sxtw	x1, w0
   1f4d0:	cmp	x27, w0, sxtw
   1f4d4:	b.ls	1f548 <scols_init_debug@@SMARTCOLS_2.25+0xcf5c>  // b.plast
   1f4d8:	mov	x19, x28
   1f4dc:	add	x26, x26, x1
   1f4e0:	sub	x27, x27, x1
   1f4e4:	mov	w1, #0x1                   	// #1
   1f4e8:	add	x19, x19, #0x1
   1f4ec:	b	1f448 <scols_init_debug@@SMARTCOLS_2.25+0xce5c>
   1f4f0:	cmp	x21, x0, lsr #3
   1f4f4:	b.ls	1f4a8 <scols_init_debug@@SMARTCOLS_2.25+0xcebc>  // b.plast
   1f4f8:	lsr	x2, x0, #6
   1f4fc:	ldr	x2, [x22, x2, lsl #3]
   1f500:	lsr	x2, x2, x0
   1f504:	tbz	w2, #0, 1f4a8 <scols_init_debug@@SMARTCOLS_2.25+0xcebc>
   1f508:	add	x0, x0, #0x1
   1f50c:	b	1f49c <scols_init_debug@@SMARTCOLS_2.25+0xceb0>
   1f510:	cmp	x1, #0x1
   1f514:	b.ne	1f534 <scols_init_debug@@SMARTCOLS_2.25+0xcf48>  // b.any
   1f518:	mov	x4, x28
   1f51c:	mov	x3, x19
   1f520:	mov	x2, x24
   1f524:	mov	x1, x27
   1f528:	mov	x0, x26
   1f52c:	bl	7790 <snprintf@plt>
   1f530:	b	1f4c8 <scols_init_debug@@SMARTCOLS_2.25+0xcedc>
   1f534:	add	x28, x19, x1
   1f538:	mov	x3, x19
   1f53c:	mov	x4, x28
   1f540:	mov	x2, x23
   1f544:	b	1f524 <scols_init_debug@@SMARTCOLS_2.25+0xcf38>
   1f548:	mov	x0, #0x0                   	// #0
   1f54c:	b	1f45c <scols_init_debug@@SMARTCOLS_2.25+0xce70>
   1f550:	lsl	w5, w3, #3
   1f554:	mov	x8, x0
   1f558:	sub	w5, w5, #0x4
   1f55c:	mov	x7, x0
   1f560:	mov	x0, #0x0                   	// #0
   1f564:	sxtw	x6, w5
   1f568:	tbnz	w5, #31, 1f578 <scols_init_debug@@SMARTCOLS_2.25+0xcf8c>
   1f56c:	sub	x4, x7, x8
   1f570:	cmp	x4, x1
   1f574:	b.ne	1f588 <scols_init_debug@@SMARTCOLS_2.25+0xcf9c>  // b.any
   1f578:	strb	wzr, [x7]
   1f57c:	cbnz	x0, 1f584 <scols_init_debug@@SMARTCOLS_2.25+0xcf98>
   1f580:	sub	x0, x7, #0x1
   1f584:	ret
   1f588:	cmp	x3, x6, lsr #3
   1f58c:	b.ls	1f638 <scols_init_debug@@SMARTCOLS_2.25+0xd04c>  // b.plast
   1f590:	lsr	x4, x6, #6
   1f594:	ldr	x4, [x2, x4, lsl #3]
   1f598:	lsr	x4, x4, x5
   1f59c:	and	w4, w4, #0x1
   1f5a0:	add	x9, x6, #0x1
   1f5a4:	cmp	x3, x9, lsr #3
   1f5a8:	b.ls	1f5c4 <scols_init_debug@@SMARTCOLS_2.25+0xcfd8>  // b.plast
   1f5ac:	lsr	x9, x9, #6
   1f5b0:	add	w11, w5, #0x1
   1f5b4:	ldr	x10, [x2, x9, lsl #3]
   1f5b8:	lsr	x9, x10, x11
   1f5bc:	tbz	w9, #0, 1f5c4 <scols_init_debug@@SMARTCOLS_2.25+0xcfd8>
   1f5c0:	orr	w4, w4, #0x2
   1f5c4:	add	x9, x6, #0x2
   1f5c8:	cmp	x3, x9, lsr #3
   1f5cc:	b.ls	1f5e8 <scols_init_debug@@SMARTCOLS_2.25+0xcffc>  // b.plast
   1f5d0:	lsr	x9, x9, #6
   1f5d4:	add	w11, w5, #0x2
   1f5d8:	ldr	x10, [x2, x9, lsl #3]
   1f5dc:	lsr	x9, x10, x11
   1f5e0:	tbz	w9, #0, 1f5e8 <scols_init_debug@@SMARTCOLS_2.25+0xcffc>
   1f5e4:	orr	w4, w4, #0x4
   1f5e8:	add	x9, x6, #0x3
   1f5ec:	cmp	x3, x9, lsr #3
   1f5f0:	b.ls	1f60c <scols_init_debug@@SMARTCOLS_2.25+0xd020>  // b.plast
   1f5f4:	lsr	x9, x9, #6
   1f5f8:	add	w11, w5, #0x3
   1f5fc:	ldr	x10, [x2, x9, lsl #3]
   1f600:	lsr	x9, x10, x11
   1f604:	tbz	w9, #0, 1f60c <scols_init_debug@@SMARTCOLS_2.25+0xd020>
   1f608:	orr	w4, w4, #0x8
   1f60c:	cmp	x0, #0x0
   1f610:	add	w10, w4, #0x30
   1f614:	ccmp	w4, #0x0, #0x4, eq  // eq = none
   1f618:	add	w9, w4, #0x57
   1f61c:	csel	x0, x0, x7, eq  // eq = none
   1f620:	cmp	w4, #0x9
   1f624:	csel	w4, w9, w10, gt
   1f628:	sub	w5, w5, #0x4
   1f62c:	sub	x6, x6, #0x4
   1f630:	strb	w4, [x7], #1
   1f634:	b	1f568 <scols_init_debug@@SMARTCOLS_2.25+0xcf7c>
   1f638:	mov	w4, #0x0                   	// #0
   1f63c:	b	1f5a0 <scols_init_debug@@SMARTCOLS_2.25+0xcfb4>
   1f640:	stp	x29, x30, [sp, #-64]!
   1f644:	mov	x29, sp
   1f648:	stp	x19, x20, [sp, #16]
   1f64c:	stp	x21, x22, [sp, #32]
   1f650:	mov	x22, x0
   1f654:	mov	x21, x1
   1f658:	stp	x23, x24, [sp, #48]
   1f65c:	mov	x23, x2
   1f660:	bl	74b0 <strlen@plt>
   1f664:	sxtw	x19, w0
   1f668:	cmp	w0, #0x1
   1f66c:	sub	x19, x19, #0x1
   1f670:	add	x19, x22, x19
   1f674:	b.le	1f694 <scols_init_debug@@SMARTCOLS_2.25+0xd0a8>
   1f678:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1f67c:	mov	x0, x22
   1f680:	add	x1, x1, #0x9a6
   1f684:	mov	x2, #0x2                   	// #2
   1f688:	bl	7cb0 <memcmp@plt>
   1f68c:	cbnz	w0, 1f694 <scols_init_debug@@SMARTCOLS_2.25+0xd0a8>
   1f690:	add	x22, x22, #0x2
   1f694:	mov	x20, #0x0                   	// #0
   1f698:	mov	x24, #0x1                   	// #1
   1f69c:	mov	x2, x23
   1f6a0:	mov	x0, x21
   1f6a4:	mov	w1, #0x0                   	// #0
   1f6a8:	bl	79f0 <memset@plt>
   1f6ac:	cmp	x22, x19
   1f6b0:	b.ls	1f6cc <scols_init_debug@@SMARTCOLS_2.25+0xd0e0>  // b.plast
   1f6b4:	mov	w0, #0x0                   	// #0
   1f6b8:	ldp	x19, x20, [sp, #16]
   1f6bc:	ldp	x21, x22, [sp, #32]
   1f6c0:	ldp	x23, x24, [sp, #48]
   1f6c4:	ldp	x29, x30, [sp], #64
   1f6c8:	ret
   1f6cc:	ldrsb	w0, [x19]
   1f6d0:	cmp	w0, #0x2c
   1f6d4:	cset	x0, eq  // eq = none
   1f6d8:	sub	x19, x19, x0
   1f6dc:	ldrsb	w0, [x19]
   1f6e0:	sub	w3, w0, #0x30
   1f6e4:	cmp	w3, #0x9
   1f6e8:	b.ls	1f700 <scols_init_debug@@SMARTCOLS_2.25+0xd114>  // b.plast
   1f6ec:	bl	8220 <tolower@plt>
   1f6f0:	sub	w1, w0, #0x61
   1f6f4:	cmp	w1, #0x5
   1f6f8:	b.hi	1f7b4 <scols_init_debug@@SMARTCOLS_2.25+0xd1c8>  // b.pmore
   1f6fc:	sub	w3, w0, #0x57
   1f700:	tbz	w3, #0, 1f724 <scols_init_debug@@SMARTCOLS_2.25+0xd138>
   1f704:	cmp	x23, x20, lsr #3
   1f708:	b.ls	1f724 <scols_init_debug@@SMARTCOLS_2.25+0xd138>  // b.plast
   1f70c:	lsr	x0, x20, #6
   1f710:	lsl	x1, x24, x20
   1f714:	lsl	x0, x0, #3
   1f718:	ldr	x2, [x21, x0]
   1f71c:	orr	x1, x2, x1
   1f720:	str	x1, [x21, x0]
   1f724:	tbz	w3, #1, 1f750 <scols_init_debug@@SMARTCOLS_2.25+0xd164>
   1f728:	add	w0, w20, #0x1
   1f72c:	add	w1, w20, #0x1
   1f730:	cmp	x23, x0, lsr #3
   1f734:	b.ls	1f750 <scols_init_debug@@SMARTCOLS_2.25+0xd164>  // b.plast
   1f738:	lsr	x0, x0, #6
   1f73c:	lsl	x2, x24, x1
   1f740:	lsl	x0, x0, #3
   1f744:	ldr	x1, [x21, x0]
   1f748:	orr	x1, x1, x2
   1f74c:	str	x1, [x21, x0]
   1f750:	tbz	w3, #2, 1f77c <scols_init_debug@@SMARTCOLS_2.25+0xd190>
   1f754:	add	w0, w20, #0x2
   1f758:	add	w1, w20, #0x2
   1f75c:	cmp	x23, x0, lsr #3
   1f760:	b.ls	1f77c <scols_init_debug@@SMARTCOLS_2.25+0xd190>  // b.plast
   1f764:	lsr	x0, x0, #6
   1f768:	lsl	x2, x24, x1
   1f76c:	lsl	x0, x0, #3
   1f770:	ldr	x1, [x21, x0]
   1f774:	orr	x1, x1, x2
   1f778:	str	x1, [x21, x0]
   1f77c:	tbz	w3, #3, 1f7a8 <scols_init_debug@@SMARTCOLS_2.25+0xd1bc>
   1f780:	add	w0, w20, #0x3
   1f784:	add	w1, w20, #0x3
   1f788:	cmp	x23, x0, lsr #3
   1f78c:	b.ls	1f7a8 <scols_init_debug@@SMARTCOLS_2.25+0xd1bc>  // b.plast
   1f790:	lsr	x0, x0, #6
   1f794:	lsl	x2, x24, x1
   1f798:	lsl	x0, x0, #3
   1f79c:	ldr	x1, [x21, x0]
   1f7a0:	orr	x1, x1, x2
   1f7a4:	str	x1, [x21, x0]
   1f7a8:	sub	x19, x19, #0x1
   1f7ac:	add	x20, x20, #0x4
   1f7b0:	b	1f6ac <scols_init_debug@@SMARTCOLS_2.25+0xd0c0>
   1f7b4:	mov	w0, #0xffffffff            	// #-1
   1f7b8:	b	1f6b8 <scols_init_debug@@SMARTCOLS_2.25+0xd0cc>
   1f7bc:	stp	x29, x30, [sp, #-144]!
   1f7c0:	mov	x29, sp
   1f7c4:	stp	x19, x20, [sp, #16]
   1f7c8:	mov	x19, x1
   1f7cc:	mov	x20, x2
   1f7d0:	mov	w1, #0x0                   	// #0
   1f7d4:	stp	x21, x22, [sp, #32]
   1f7d8:	mov	w22, w3
   1f7dc:	stp	x23, x24, [sp, #48]
   1f7e0:	lsl	x24, x2, #3
   1f7e4:	add	x23, sp, #0x88
   1f7e8:	stp	x25, x26, [sp, #64]
   1f7ec:	add	x25, sp, #0x7c
   1f7f0:	add	x26, sp, #0x80
   1f7f4:	stp	x27, x28, [sp, #80]
   1f7f8:	mov	x28, x0
   1f7fc:	add	x27, sp, #0x84
   1f800:	mov	x0, x19
   1f804:	str	xzr, [sp, #136]
   1f808:	bl	79f0 <memset@plt>
   1f80c:	mov	x0, x28
   1f810:	mov	w1, #0x2c                  	// #44
   1f814:	bl	1f2a4 <scols_init_debug@@SMARTCOLS_2.25+0xccb8>
   1f818:	str	x0, [sp, #96]
   1f81c:	cbnz	x28, 1f838 <scols_init_debug@@SMARTCOLS_2.25+0xd24c>
   1f820:	ldr	x0, [sp, #136]
   1f824:	cbz	x0, 1f97c <scols_init_debug@@SMARTCOLS_2.25+0xd390>
   1f828:	ldrsb	w0, [x0]
   1f82c:	cmp	w0, #0x0
   1f830:	cset	w0, ne  // ne = any
   1f834:	b	1f850 <scols_init_debug@@SMARTCOLS_2.25+0xd264>
   1f838:	mov	x2, x25
   1f83c:	mov	x1, x23
   1f840:	mov	x0, x28
   1f844:	bl	1f214 <scols_init_debug@@SMARTCOLS_2.25+0xcc28>
   1f848:	cbz	w0, 1f86c <scols_init_debug@@SMARTCOLS_2.25+0xd280>
   1f84c:	mov	w0, #0x1                   	// #1
   1f850:	ldp	x19, x20, [sp, #16]
   1f854:	ldp	x21, x22, [sp, #32]
   1f858:	ldp	x23, x24, [sp, #48]
   1f85c:	ldp	x25, x26, [sp, #64]
   1f860:	ldp	x27, x28, [sp, #80]
   1f864:	ldp	x29, x30, [sp], #144
   1f868:	ret
   1f86c:	ldr	w0, [sp, #124]
   1f870:	mov	w1, #0x2d                  	// #45
   1f874:	ldr	x28, [sp, #136]
   1f878:	str	w0, [sp, #128]
   1f87c:	mov	w0, #0x1                   	// #1
   1f880:	str	w0, [sp, #132]
   1f884:	mov	x0, x28
   1f888:	bl	1f2a4 <scols_init_debug@@SMARTCOLS_2.25+0xccb8>
   1f88c:	mov	x4, x0
   1f890:	cbnz	x0, 1f8b8 <scols_init_debug@@SMARTCOLS_2.25+0xd2cc>
   1f894:	ldp	w0, w3, [sp, #124]
   1f898:	cmp	w0, w3
   1f89c:	b.hi	1f84c <scols_init_debug@@SMARTCOLS_2.25+0xd260>  // b.pmore
   1f8a0:	ldr	w5, [sp, #132]
   1f8a4:	mov	x6, #0x1                   	// #1
   1f8a8:	cmp	w3, w0
   1f8ac:	b.cs	1f93c <scols_init_debug@@SMARTCOLS_2.25+0xd350>  // b.hs, b.nlast
   1f8b0:	ldr	x28, [sp, #96]
   1f8b4:	b	1f80c <scols_init_debug@@SMARTCOLS_2.25+0xd220>
   1f8b8:	mov	x0, x28
   1f8bc:	mov	w1, #0x2c                  	// #44
   1f8c0:	str	x4, [sp, #104]
   1f8c4:	bl	1f2a4 <scols_init_debug@@SMARTCOLS_2.25+0xccb8>
   1f8c8:	cmp	x0, #0x0
   1f8cc:	mov	x21, x0
   1f8d0:	ldr	x4, [sp, #104]
   1f8d4:	cset	w28, eq  // eq = none
   1f8d8:	cmp	w28, #0x0
   1f8dc:	ccmp	x4, x0, #0x0, eq  // eq = none
   1f8e0:	b.cs	1f894 <scols_init_debug@@SMARTCOLS_2.25+0xd2a8>  // b.hs, b.nlast
   1f8e4:	mov	x2, x26
   1f8e8:	mov	x1, x23
   1f8ec:	mov	x0, x4
   1f8f0:	bl	1f214 <scols_init_debug@@SMARTCOLS_2.25+0xcc28>
   1f8f4:	cbnz	w0, 1f84c <scols_init_debug@@SMARTCOLS_2.25+0xd260>
   1f8f8:	ldr	x0, [sp, #136]
   1f8fc:	cbz	x0, 1f894 <scols_init_debug@@SMARTCOLS_2.25+0xd2a8>
   1f900:	ldrsb	w1, [x0]
   1f904:	cbz	w1, 1f894 <scols_init_debug@@SMARTCOLS_2.25+0xd2a8>
   1f908:	mov	w1, #0x3a                  	// #58
   1f90c:	bl	1f2a4 <scols_init_debug@@SMARTCOLS_2.25+0xccb8>
   1f910:	cbz	x0, 1f894 <scols_init_debug@@SMARTCOLS_2.25+0xd2a8>
   1f914:	cmp	w28, #0x0
   1f918:	ccmp	x21, x0, #0x2, eq  // eq = none
   1f91c:	b.ls	1f894 <scols_init_debug@@SMARTCOLS_2.25+0xd2a8>  // b.plast
   1f920:	mov	x2, x27
   1f924:	mov	x1, x23
   1f928:	bl	1f214 <scols_init_debug@@SMARTCOLS_2.25+0xcc28>
   1f92c:	cbnz	w0, 1f84c <scols_init_debug@@SMARTCOLS_2.25+0xd260>
   1f930:	ldr	w0, [sp, #132]
   1f934:	cbnz	w0, 1f894 <scols_init_debug@@SMARTCOLS_2.25+0xd2a8>
   1f938:	b	1f84c <scols_init_debug@@SMARTCOLS_2.25+0xd260>
   1f93c:	mov	w4, w0
   1f940:	cbz	w22, 1f94c <scols_init_debug@@SMARTCOLS_2.25+0xd360>
   1f944:	cmp	x24, x4
   1f948:	b.ls	1f974 <scols_init_debug@@SMARTCOLS_2.25+0xd388>  // b.plast
   1f94c:	cmp	x20, x4, lsr #3
   1f950:	b.ls	1f96c <scols_init_debug@@SMARTCOLS_2.25+0xd380>  // b.plast
   1f954:	lsr	x4, x4, #6
   1f958:	lsl	x1, x6, x0
   1f95c:	lsl	x4, x4, #3
   1f960:	ldr	x2, [x19, x4]
   1f964:	orr	x1, x2, x1
   1f968:	str	x1, [x19, x4]
   1f96c:	add	w0, w0, w5
   1f970:	b	1f8a8 <scols_init_debug@@SMARTCOLS_2.25+0xd2bc>
   1f974:	mov	w0, #0x2                   	// #2
   1f978:	b	1f850 <scols_init_debug@@SMARTCOLS_2.25+0xd264>
   1f97c:	mov	w0, #0x0                   	// #0
   1f980:	b	1f850 <scols_init_debug@@SMARTCOLS_2.25+0xd264>
   1f984:	stp	x29, x30, [sp, #-272]!
   1f988:	mov	x29, sp
   1f98c:	stp	x19, x20, [sp, #16]
   1f990:	mov	x20, x1
   1f994:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1f998:	str	q0, [sp, #96]
   1f99c:	str	q1, [sp, #112]
   1f9a0:	str	q2, [sp, #128]
   1f9a4:	str	q3, [sp, #144]
   1f9a8:	str	q4, [sp, #160]
   1f9ac:	str	q5, [sp, #176]
   1f9b0:	str	q6, [sp, #192]
   1f9b4:	str	q7, [sp, #208]
   1f9b8:	stp	x2, x3, [sp, #224]
   1f9bc:	stp	x4, x5, [sp, #240]
   1f9c0:	stp	x6, x7, [sp, #256]
   1f9c4:	cbz	x0, 1f9ec <scols_init_debug@@SMARTCOLS_2.25+0xd400>
   1f9c8:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1f9cc:	ldr	w1, [x1, #2948]
   1f9d0:	tbnz	w1, #24, 1f9ec <scols_init_debug@@SMARTCOLS_2.25+0xd400>
   1f9d4:	ldr	x3, [x19, #4016]
   1f9d8:	mov	x2, x0
   1f9dc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1f9e0:	add	x1, x1, #0x1d1
   1f9e4:	ldr	x0, [x3]
   1f9e8:	bl	8340 <fprintf@plt>
   1f9ec:	add	x0, sp, #0x110
   1f9f0:	stp	x0, x0, [sp, #64]
   1f9f4:	add	x0, sp, #0xe0
   1f9f8:	str	x0, [sp, #80]
   1f9fc:	mov	w0, #0xffffffd0            	// #-48
   1fa00:	str	w0, [sp, #88]
   1fa04:	mov	w0, #0xffffff80            	// #-128
   1fa08:	str	w0, [sp, #92]
   1fa0c:	add	x2, sp, #0x20
   1fa10:	ldr	x19, [x19, #4016]
   1fa14:	ldp	x0, x1, [sp, #64]
   1fa18:	stp	x0, x1, [sp, #32]
   1fa1c:	ldp	x0, x1, [sp, #80]
   1fa20:	stp	x0, x1, [sp, #48]
   1fa24:	ldr	x0, [x19]
   1fa28:	mov	x1, x20
   1fa2c:	bl	81e0 <vfprintf@plt>
   1fa30:	ldr	x1, [x19]
   1fa34:	mov	w0, #0xa                   	// #10
   1fa38:	bl	76e0 <fputc@plt>
   1fa3c:	ldp	x19, x20, [sp, #16]
   1fa40:	ldp	x29, x30, [sp], #272
   1fa44:	ret
   1fa48:	stp	x29, x30, [sp, #-288]!
   1fa4c:	mov	x29, sp
   1fa50:	stp	x1, x2, [sp, #232]
   1fa54:	add	x1, sp, #0x120
   1fa58:	stp	x1, x1, [sp, #64]
   1fa5c:	add	x1, sp, #0xe0
   1fa60:	str	x19, [sp, #16]
   1fa64:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1fa68:	str	x1, [sp, #80]
   1fa6c:	mov	w1, #0xffffffc8            	// #-56
   1fa70:	str	w1, [sp, #88]
   1fa74:	mov	w1, #0xffffff80            	// #-128
   1fa78:	str	w1, [sp, #92]
   1fa7c:	mov	x1, x0
   1fa80:	ldr	x19, [x19, #4016]
   1fa84:	stp	x3, x4, [sp, #248]
   1fa88:	ldp	x2, x3, [sp, #64]
   1fa8c:	stp	x2, x3, [sp, #32]
   1fa90:	ldp	x2, x3, [sp, #80]
   1fa94:	stp	x2, x3, [sp, #48]
   1fa98:	str	q0, [sp, #96]
   1fa9c:	add	x2, sp, #0x20
   1faa0:	str	q1, [sp, #112]
   1faa4:	str	q2, [sp, #128]
   1faa8:	str	q3, [sp, #144]
   1faac:	str	q4, [sp, #160]
   1fab0:	str	q5, [sp, #176]
   1fab4:	str	q6, [sp, #192]
   1fab8:	str	q7, [sp, #208]
   1fabc:	stp	x5, x6, [sp, #264]
   1fac0:	str	x7, [sp, #280]
   1fac4:	ldr	x0, [x19]
   1fac8:	bl	81e0 <vfprintf@plt>
   1facc:	ldr	x1, [x19]
   1fad0:	mov	w0, #0xa                   	// #10
   1fad4:	bl	76e0 <fputc@plt>
   1fad8:	ldr	x19, [sp, #16]
   1fadc:	ldp	x29, x30, [sp], #288
   1fae0:	ret
   1fae4:	stp	x29, x30, [sp, #-80]!
   1fae8:	mov	x29, sp
   1faec:	stp	x21, x22, [sp, #32]
   1faf0:	mov	x21, x2
   1faf4:	mov	x22, x1
   1faf8:	stp	x19, x20, [sp, #16]
   1fafc:	mov	x19, x0
   1fb00:	bl	8210 <__errno_location@plt>
   1fb04:	mov	x20, x0
   1fb08:	str	wzr, [x0]
   1fb0c:	ldp	x0, x1, [x21]
   1fb10:	stp	x0, x1, [sp, #48]
   1fb14:	add	x19, x19, #0x20
   1fb18:	ldp	x0, x1, [x21, #16]
   1fb1c:	add	x3, sp, #0x30
   1fb20:	mov	x2, x22
   1fb24:	stp	x0, x1, [sp, #64]
   1fb28:	mov	x0, x19
   1fb2c:	mov	x1, #0x1000                	// #4096
   1fb30:	bl	80d0 <vsnprintf@plt>
   1fb34:	tbz	w0, #31, 1fb60 <scols_init_debug@@SMARTCOLS_2.25+0xd574>
   1fb38:	ldr	w0, [x20]
   1fb3c:	cbnz	w0, 1fb48 <scols_init_debug@@SMARTCOLS_2.25+0xd55c>
   1fb40:	mov	w0, #0x16                  	// #22
   1fb44:	str	w0, [x20]
   1fb48:	mov	x19, #0x0                   	// #0
   1fb4c:	mov	x0, x19
   1fb50:	ldp	x19, x20, [sp, #16]
   1fb54:	ldp	x21, x22, [sp, #32]
   1fb58:	ldp	x29, x30, [sp], #80
   1fb5c:	ret
   1fb60:	cmp	w0, #0xfff
   1fb64:	b.le	1fb4c <scols_init_debug@@SMARTCOLS_2.25+0xd560>
   1fb68:	mov	w0, #0x24                  	// #36
   1fb6c:	b	1fb44 <scols_init_debug@@SMARTCOLS_2.25+0xd558>
   1fb70:	ldr	x3, [x0, #24]
   1fb74:	ldr	x4, [x0, #8]
   1fb78:	cbz	x3, 1fbe4 <scols_init_debug@@SMARTCOLS_2.25+0xd5f8>
   1fb7c:	cbz	x4, 1fbe0 <scols_init_debug@@SMARTCOLS_2.25+0xd5f4>
   1fb80:	stp	x29, x30, [sp, #-32]!
   1fb84:	mov	x29, sp
   1fb88:	str	x19, [sp, #16]
   1fb8c:	ldrsb	w1, [x4]
   1fb90:	cmp	w1, #0x2f
   1fb94:	b.ne	1fb9c <scols_init_debug@@SMARTCOLS_2.25+0xd5b0>  // b.any
   1fb98:	add	x4, x4, #0x1
   1fb9c:	add	x19, x0, #0x20
   1fba0:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fba4:	mov	x0, x19
   1fba8:	add	x2, x2, #0xa37
   1fbac:	mov	x1, #0x1000                	// #4096
   1fbb0:	bl	7790 <snprintf@plt>
   1fbb4:	tbnz	w0, #31, 1fbcc <scols_init_debug@@SMARTCOLS_2.25+0xd5e0>
   1fbb8:	cmp	w0, #0xfff
   1fbbc:	b.le	1fbec <scols_init_debug@@SMARTCOLS_2.25+0xd600>
   1fbc0:	bl	8210 <__errno_location@plt>
   1fbc4:	mov	w1, #0x24                  	// #36
   1fbc8:	str	w1, [x0]
   1fbcc:	mov	x4, #0x0                   	// #0
   1fbd0:	mov	x0, x4
   1fbd4:	ldr	x19, [sp, #16]
   1fbd8:	ldp	x29, x30, [sp], #32
   1fbdc:	ret
   1fbe0:	mov	x4, x3
   1fbe4:	mov	x0, x4
   1fbe8:	ret
   1fbec:	mov	x4, x19
   1fbf0:	b	1fbd0 <scols_init_debug@@SMARTCOLS_2.25+0xd5e4>
   1fbf4:	stp	x29, x30, [sp, #-80]!
   1fbf8:	mov	x29, sp
   1fbfc:	stp	x19, x20, [sp, #16]
   1fc00:	mov	x20, x1
   1fc04:	mov	x19, x2
   1fc08:	stp	x21, x22, [sp, #32]
   1fc0c:	mov	w22, w0
   1fc10:	stp	x23, x24, [sp, #48]
   1fc14:	mov	x23, #0xb280                	// #45696
   1fc18:	add	x24, sp, #0x40
   1fc1c:	movk	x23, #0xee6, lsl #16
   1fc20:	cbnz	x19, 1fc3c <scols_init_debug@@SMARTCOLS_2.25+0xd650>
   1fc24:	mov	w0, #0x0                   	// #0
   1fc28:	ldp	x19, x20, [sp, #16]
   1fc2c:	ldp	x21, x22, [sp, #32]
   1fc30:	ldp	x23, x24, [sp, #48]
   1fc34:	ldp	x29, x30, [sp], #80
   1fc38:	ret
   1fc3c:	bl	8210 <__errno_location@plt>
   1fc40:	mov	x21, x0
   1fc44:	mov	x2, x19
   1fc48:	mov	x1, x20
   1fc4c:	mov	w0, w22
   1fc50:	str	wzr, [x21]
   1fc54:	bl	7be0 <write@plt>
   1fc58:	cmp	x0, #0x0
   1fc5c:	ldr	w2, [x21]
   1fc60:	b.le	1fc8c <scols_init_debug@@SMARTCOLS_2.25+0xd6a0>
   1fc64:	subs	x19, x19, x0
   1fc68:	add	x1, x20, x0
   1fc6c:	csel	x20, x1, x20, ne  // ne = any
   1fc70:	cmp	w2, #0xb
   1fc74:	b.ne	1fc20 <scols_init_debug@@SMARTCOLS_2.25+0xd634>  // b.any
   1fc78:	mov	x0, x24
   1fc7c:	mov	x1, #0x0                   	// #0
   1fc80:	stp	xzr, x23, [sp, #64]
   1fc84:	bl	7e00 <nanosleep@plt>
   1fc88:	b	1fc20 <scols_init_debug@@SMARTCOLS_2.25+0xd634>
   1fc8c:	cmp	w2, #0x4
   1fc90:	ccmp	w2, #0xb, #0x4, ne  // ne = any
   1fc94:	b.eq	1fc70 <scols_init_debug@@SMARTCOLS_2.25+0xd684>  // b.none
   1fc98:	mov	w0, #0xffffffff            	// #-1
   1fc9c:	b	1fc28 <scols_init_debug@@SMARTCOLS_2.25+0xd63c>
   1fca0:	stp	x29, x30, [sp, #-64]!
   1fca4:	mov	x29, sp
   1fca8:	stp	x19, x20, [sp, #16]
   1fcac:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1fcb0:	ldr	w0, [x19, #2948]
   1fcb4:	str	x21, [sp, #32]
   1fcb8:	cbnz	w0, 1fd5c <scols_init_debug@@SMARTCOLS_2.25+0xd770>
   1fcbc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fcc0:	add	x0, x0, #0x9a9
   1fcc4:	bl	8240 <getenv@plt>
   1fcc8:	cbz	x0, 1fd6c <scols_init_debug@@SMARTCOLS_2.25+0xd780>
   1fccc:	add	x1, sp, #0x38
   1fcd0:	mov	w2, #0x0                   	// #0
   1fcd4:	bl	74a0 <strtoul@plt>
   1fcd8:	mov	w20, w0
   1fcdc:	ldr	x0, [sp, #56]
   1fce0:	cbz	x0, 1fcfc <scols_init_debug@@SMARTCOLS_2.25+0xd710>
   1fce4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1fce8:	add	x1, x1, #0x46
   1fcec:	bl	7ce0 <strcmp@plt>
   1fcf0:	cmp	w0, #0x0
   1fcf4:	mov	w0, #0xffff                	// #65535
   1fcf8:	csel	w20, w20, w0, ne  // ne = any
   1fcfc:	str	w20, [x19, #2948]
   1fd00:	ldr	w20, [x19, #2948]
   1fd04:	cbz	w20, 1fd50 <scols_init_debug@@SMARTCOLS_2.25+0xd764>
   1fd08:	bl	7690 <getuid@plt>
   1fd0c:	mov	w21, w0
   1fd10:	bl	7600 <geteuid@plt>
   1fd14:	cmp	w21, w0
   1fd18:	b.eq	1fd74 <scols_init_debug@@SMARTCOLS_2.25+0xd788>  // b.none
   1fd1c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1fd20:	orr	w20, w20, #0x1000000
   1fd24:	str	w20, [x19, #2948]
   1fd28:	ldr	x0, [x0, #4016]
   1fd2c:	ldr	x20, [x0]
   1fd30:	bl	7840 <getpid@plt>
   1fd34:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fd38:	mov	w2, w0
   1fd3c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   1fd40:	add	x3, x3, #0x9b6
   1fd44:	add	x1, x1, #0x4a
   1fd48:	mov	x0, x20
   1fd4c:	bl	8340 <fprintf@plt>
   1fd50:	ldr	w0, [x19, #2948]
   1fd54:	orr	w0, w0, #0x2
   1fd58:	str	w0, [x19, #2948]
   1fd5c:	ldp	x19, x20, [sp, #16]
   1fd60:	ldr	x21, [sp, #32]
   1fd64:	ldp	x29, x30, [sp], #64
   1fd68:	ret
   1fd6c:	str	wzr, [x19, #2948]
   1fd70:	b	1fd00 <scols_init_debug@@SMARTCOLS_2.25+0xd714>
   1fd74:	bl	7db0 <getgid@plt>
   1fd78:	mov	w21, w0
   1fd7c:	bl	75c0 <getegid@plt>
   1fd80:	cmp	w21, w0
   1fd84:	b.ne	1fd1c <scols_init_debug@@SMARTCOLS_2.25+0xd730>  // b.any
   1fd88:	b	1fd50 <scols_init_debug@@SMARTCOLS_2.25+0xd764>
   1fd8c:	cbz	x0, 1fd9c <scols_init_debug@@SMARTCOLS_2.25+0xd7b0>
   1fd90:	ldr	w1, [x0, #16]
   1fd94:	add	w1, w1, #0x1
   1fd98:	str	w1, [x0, #16]
   1fd9c:	ret
   1fda0:	stp	x29, x30, [sp, #-48]!
   1fda4:	mov	x29, sp
   1fda8:	stp	x19, x20, [sp, #16]
   1fdac:	mov	x20, x0
   1fdb0:	ldr	w0, [x0]
   1fdb4:	str	x21, [sp, #32]
   1fdb8:	tbnz	w0, #31, 1fddc <scols_init_debug@@SMARTCOLS_2.25+0xd7f0>
   1fdbc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fdc0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fdc4:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fdc8:	add	x3, x3, #0xb10
   1fdcc:	add	x1, x1, #0x9bd
   1fdd0:	add	x0, x0, #0x9c8
   1fdd4:	mov	w2, #0x6d                  	// #109
   1fdd8:	bl	8200 <__assert_fail@plt>
   1fddc:	mov	x19, x1
   1fde0:	cbz	x1, 1fdf4 <scols_init_debug@@SMARTCOLS_2.25+0xd808>
   1fde4:	mov	x0, x1
   1fde8:	bl	7b30 <strdup@plt>
   1fdec:	mov	x19, x0
   1fdf0:	cbz	x0, 1fe6c <scols_init_debug@@SMARTCOLS_2.25+0xd880>
   1fdf4:	ldr	x0, [x20, #24]
   1fdf8:	bl	7d80 <free@plt>
   1fdfc:	str	x19, [x20, #24]
   1fe00:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1fe04:	ldr	w1, [x0, #2948]
   1fe08:	and	w0, w1, #0x4
   1fe0c:	tbz	w1, #2, 1fe5c <scols_init_debug@@SMARTCOLS_2.25+0xd870>
   1fe10:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1fe14:	ldr	x0, [x0, #4016]
   1fe18:	ldr	x21, [x0]
   1fe1c:	bl	7840 <getpid@plt>
   1fe20:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fe24:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fe28:	add	x4, x4, #0x72
   1fe2c:	add	x3, x3, #0x9b6
   1fe30:	mov	w2, w0
   1fe34:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1fe38:	mov	x0, x21
   1fe3c:	add	x1, x1, #0x1ef
   1fe40:	bl	8340 <fprintf@plt>
   1fe44:	mov	x0, x20
   1fe48:	mov	x2, x19
   1fe4c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fe50:	add	x1, x1, #0x9d7
   1fe54:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   1fe58:	mov	w0, #0x0                   	// #0
   1fe5c:	ldp	x19, x20, [sp, #16]
   1fe60:	ldr	x21, [sp, #32]
   1fe64:	ldp	x29, x30, [sp], #48
   1fe68:	ret
   1fe6c:	mov	w0, #0xfffffff4            	// #-12
   1fe70:	b	1fe5c <scols_init_debug@@SMARTCOLS_2.25+0xd870>
   1fe74:	cbz	x0, 1fe7c <scols_init_debug@@SMARTCOLS_2.25+0xd890>
   1fe78:	ldr	x0, [x0, #24]
   1fe7c:	ret
   1fe80:	stp	x29, x30, [sp, #-48]!
   1fe84:	mov	x29, sp
   1fe88:	stp	x19, x20, [sp, #16]
   1fe8c:	mov	x20, x0
   1fe90:	mov	x19, x1
   1fe94:	str	x21, [sp, #32]
   1fe98:	cbz	x1, 1feac <scols_init_debug@@SMARTCOLS_2.25+0xd8c0>
   1fe9c:	mov	x0, x1
   1fea0:	bl	7b30 <strdup@plt>
   1fea4:	mov	x19, x0
   1fea8:	cbz	x0, 1ff38 <scols_init_debug@@SMARTCOLS_2.25+0xd94c>
   1feac:	ldr	w0, [x20]
   1feb0:	tbnz	w0, #31, 1fec0 <scols_init_debug@@SMARTCOLS_2.25+0xd8d4>
   1feb4:	bl	7b70 <close@plt>
   1feb8:	mov	w0, #0xffffffff            	// #-1
   1febc:	str	w0, [x20]
   1fec0:	ldr	x0, [x20, #8]
   1fec4:	bl	7d80 <free@plt>
   1fec8:	str	x19, [x20, #8]
   1fecc:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1fed0:	ldr	w1, [x0, #2948]
   1fed4:	and	w0, w1, #0x4
   1fed8:	tbz	w1, #2, 1ff28 <scols_init_debug@@SMARTCOLS_2.25+0xd93c>
   1fedc:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1fee0:	ldr	x0, [x0, #4016]
   1fee4:	ldr	x21, [x0]
   1fee8:	bl	7840 <getpid@plt>
   1feec:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fef0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fef4:	add	x4, x4, #0x72
   1fef8:	add	x3, x3, #0x9b6
   1fefc:	mov	w2, w0
   1ff00:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1ff04:	mov	x0, x21
   1ff08:	add	x1, x1, #0x1ef
   1ff0c:	bl	8340 <fprintf@plt>
   1ff10:	mov	x0, x20
   1ff14:	mov	x2, x19
   1ff18:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ff1c:	add	x1, x1, #0x9e8
   1ff20:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   1ff24:	mov	w0, #0x0                   	// #0
   1ff28:	ldp	x19, x20, [sp, #16]
   1ff2c:	ldr	x21, [sp, #32]
   1ff30:	ldp	x29, x30, [sp], #48
   1ff34:	ret
   1ff38:	mov	w0, #0xfffffff4            	// #-12
   1ff3c:	b	1ff28 <scols_init_debug@@SMARTCOLS_2.25+0xd93c>
   1ff40:	cbz	x0, 1ff48 <scols_init_debug@@SMARTCOLS_2.25+0xd95c>
   1ff44:	ldr	x0, [x0, #8]
   1ff48:	ret
   1ff4c:	stp	x29, x30, [sp, #-32]!
   1ff50:	mov	x29, sp
   1ff54:	stp	x19, x20, [sp, #16]
   1ff58:	mov	x19, x0
   1ff5c:	str	x1, [x0, #4128]
   1ff60:	str	x2, [x0, #4136]
   1ff64:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   1ff68:	ldr	w0, [x0, #2948]
   1ff6c:	tbz	w0, #2, 1ffb4 <scols_init_debug@@SMARTCOLS_2.25+0xd9c8>
   1ff70:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   1ff74:	ldr	x0, [x0, #4016]
   1ff78:	ldr	x20, [x0]
   1ff7c:	bl	7840 <getpid@plt>
   1ff80:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ff84:	mov	w2, w0
   1ff88:	add	x4, x4, #0x72
   1ff8c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ff90:	add	x3, x3, #0x9b6
   1ff94:	mov	x0, x20
   1ff98:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   1ff9c:	add	x1, x1, #0x1ef
   1ffa0:	bl	8340 <fprintf@plt>
   1ffa4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1ffa8:	mov	x0, x19
   1ffac:	add	x1, x1, #0x9f6
   1ffb0:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   1ffb4:	mov	w0, #0x0                   	// #0
   1ffb8:	ldp	x19, x20, [sp, #16]
   1ffbc:	ldp	x29, x30, [sp], #32
   1ffc0:	ret
   1ffc4:	cbz	x0, 1ffcc <scols_init_debug@@SMARTCOLS_2.25+0xd9e0>
   1ffc8:	ldr	x0, [x0, #4128]
   1ffcc:	ret
   1ffd0:	str	x1, [x0, #4144]
   1ffd4:	mov	w0, #0x0                   	// #0
   1ffd8:	ret
   1ffdc:	stp	x29, x30, [sp, #-48]!
   1ffe0:	mov	x29, sp
   1ffe4:	stp	x19, x20, [sp, #16]
   1ffe8:	str	x21, [sp, #32]
   1ffec:	cbnz	x0, 20014 <scols_init_debug@@SMARTCOLS_2.25+0xda28>
   1fff0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fff4:	add	x3, x3, #0xb10
   1fff8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   1fffc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20000:	add	x3, x3, #0x13
   20004:	add	x1, x1, #0x9bd
   20008:	add	x0, x0, #0xa06
   2000c:	mov	w2, #0xc8                  	// #200
   20010:	bl	8200 <__assert_fail@plt>
   20014:	ldr	x1, [x0, #8]
   20018:	mov	x19, x0
   2001c:	cbnz	x1, 20044 <scols_init_debug@@SMARTCOLS_2.25+0xda58>
   20020:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20024:	add	x3, x3, #0xb10
   20028:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2002c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20030:	add	x3, x3, #0x13
   20034:	add	x1, x1, #0x9bd
   20038:	add	x0, x0, #0xa09
   2003c:	mov	w2, #0xc9                  	// #201
   20040:	b	20010 <scols_init_debug@@SMARTCOLS_2.25+0xda24>
   20044:	ldr	w1, [x0]
   20048:	tbz	w1, #31, 200d8 <scols_init_debug@@SMARTCOLS_2.25+0xdaec>
   2004c:	bl	1fb70 <scols_init_debug@@SMARTCOLS_2.25+0xd584>
   20050:	mov	x20, x0
   20054:	cbnz	x0, 20074 <scols_init_debug@@SMARTCOLS_2.25+0xda88>
   20058:	bl	8210 <__errno_location@plt>
   2005c:	ldr	w0, [x0]
   20060:	neg	w0, w0
   20064:	ldp	x19, x20, [sp, #16]
   20068:	ldr	x21, [sp, #32]
   2006c:	ldp	x29, x30, [sp], #48
   20070:	ret
   20074:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   20078:	ldr	w0, [x0, #2948]
   2007c:	tbz	w0, #2, 200c8 <scols_init_debug@@SMARTCOLS_2.25+0xdadc>
   20080:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   20084:	ldr	x0, [x0, #4016]
   20088:	ldr	x21, [x0]
   2008c:	bl	7840 <getpid@plt>
   20090:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20094:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20098:	add	x4, x4, #0x72
   2009c:	add	x3, x3, #0x9b6
   200a0:	mov	w2, w0
   200a4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   200a8:	mov	x0, x21
   200ac:	add	x1, x1, #0x1ef
   200b0:	bl	8340 <fprintf@plt>
   200b4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   200b8:	mov	x2, x20
   200bc:	add	x1, x1, #0xa16
   200c0:	mov	x0, x19
   200c4:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   200c8:	mov	x0, x20
   200cc:	mov	w1, #0x80000               	// #524288
   200d0:	bl	7920 <open@plt>
   200d4:	str	w0, [x19]
   200d8:	ldr	w0, [x19]
   200dc:	b	20064 <scols_init_debug@@SMARTCOLS_2.25+0xda78>
   200e0:	stp	x29, x30, [sp, #-32]!
   200e4:	mov	x29, sp
   200e8:	stp	x19, x20, [sp, #16]
   200ec:	cbnz	x0, 20114 <scols_init_debug@@SMARTCOLS_2.25+0xdb28>
   200f0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   200f4:	add	x3, x3, #0xb10
   200f8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   200fc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20100:	add	x3, x3, #0x25
   20104:	add	x1, x1, #0x9bd
   20108:	add	x0, x0, #0xa06
   2010c:	mov	w2, #0xda                  	// #218
   20110:	bl	8200 <__assert_fail@plt>
   20114:	mov	x19, x0
   20118:	ldr	w0, [x0]
   2011c:	tbnz	w0, #31, 20180 <scols_init_debug@@SMARTCOLS_2.25+0xdb94>
   20120:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   20124:	ldr	w0, [x0, #2948]
   20128:	tbz	w0, #2, 20170 <scols_init_debug@@SMARTCOLS_2.25+0xdb84>
   2012c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   20130:	ldr	x0, [x0, #4016]
   20134:	ldr	x20, [x0]
   20138:	bl	7840 <getpid@plt>
   2013c:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20140:	mov	w2, w0
   20144:	add	x4, x4, #0x72
   20148:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2014c:	add	x3, x3, #0x9b6
   20150:	mov	x0, x20
   20154:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   20158:	add	x1, x1, #0x1ef
   2015c:	bl	8340 <fprintf@plt>
   20160:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20164:	mov	x0, x19
   20168:	add	x1, x1, #0xa28
   2016c:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   20170:	ldr	w0, [x19]
   20174:	bl	7b70 <close@plt>
   20178:	mov	w0, #0xffffffff            	// #-1
   2017c:	str	w0, [x19]
   20180:	ldp	x19, x20, [sp, #16]
   20184:	ldp	x29, x30, [sp], #32
   20188:	ret
   2018c:	cbz	x0, 2024c <scols_init_debug@@SMARTCOLS_2.25+0xdc60>
   20190:	stp	x29, x30, [sp, #-32]!
   20194:	mov	x29, sp
   20198:	stp	x19, x20, [sp, #16]
   2019c:	mov	x19, x0
   201a0:	ldr	w0, [x0, #16]
   201a4:	sub	w0, w0, #0x1
   201a8:	str	w0, [x19, #16]
   201ac:	cmp	w0, #0x0
   201b0:	b.gt	20240 <scols_init_debug@@SMARTCOLS_2.25+0xdc54>
   201b4:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   201b8:	ldr	w0, [x0, #2948]
   201bc:	tbz	w0, #2, 20204 <scols_init_debug@@SMARTCOLS_2.25+0xdc18>
   201c0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   201c4:	ldr	x0, [x0, #4016]
   201c8:	ldr	x20, [x0]
   201cc:	bl	7840 <getpid@plt>
   201d0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   201d4:	mov	w2, w0
   201d8:	add	x4, x4, #0x72
   201dc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   201e0:	add	x3, x3, #0x9b6
   201e4:	mov	x0, x20
   201e8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   201ec:	add	x1, x1, #0x1ef
   201f0:	bl	8340 <fprintf@plt>
   201f4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   201f8:	mov	x0, x19
   201fc:	add	x1, x1, #0x201
   20200:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   20204:	ldr	x0, [x19, #4128]
   20208:	cbz	x0, 20218 <scols_init_debug@@SMARTCOLS_2.25+0xdc2c>
   2020c:	ldr	x1, [x19, #4136]
   20210:	mov	x0, x19
   20214:	blr	x1
   20218:	mov	x0, x19
   2021c:	bl	200e0 <scols_init_debug@@SMARTCOLS_2.25+0xdaf4>
   20220:	ldr	x0, [x19, #8]
   20224:	bl	7d80 <free@plt>
   20228:	ldr	x0, [x19, #24]
   2022c:	bl	7d80 <free@plt>
   20230:	mov	x0, x19
   20234:	ldp	x19, x20, [sp, #16]
   20238:	ldp	x29, x30, [sp], #32
   2023c:	b	7d80 <free@plt>
   20240:	ldp	x19, x20, [sp, #16]
   20244:	ldp	x29, x30, [sp], #32
   20248:	ret
   2024c:	ret
   20250:	stp	x29, x30, [sp, #-304]!
   20254:	mov	x29, sp
   20258:	stp	x19, x20, [sp, #16]
   2025c:	mov	x20, x0
   20260:	mov	x0, #0x1                   	// #1
   20264:	str	x21, [sp, #32]
   20268:	str	q0, [sp, #112]
   2026c:	str	q1, [sp, #128]
   20270:	str	q2, [sp, #144]
   20274:	str	q3, [sp, #160]
   20278:	str	q4, [sp, #176]
   2027c:	str	q5, [sp, #192]
   20280:	str	q6, [sp, #208]
   20284:	str	q7, [sp, #224]
   20288:	stp	x1, x2, [sp, #248]
   2028c:	mov	x1, #0x1038                	// #4152
   20290:	stp	x3, x4, [sp, #264]
   20294:	stp	x5, x6, [sp, #280]
   20298:	str	x7, [sp, #296]
   2029c:	bl	7a70 <calloc@plt>
   202a0:	mov	x19, x0
   202a4:	cbz	x0, 20364 <scols_init_debug@@SMARTCOLS_2.25+0xdd78>
   202a8:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   202ac:	ldr	w0, [x0, #2948]
   202b0:	tbz	w0, #2, 202f8 <scols_init_debug@@SMARTCOLS_2.25+0xdd0c>
   202b4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   202b8:	ldr	x0, [x0, #4016]
   202bc:	ldr	x21, [x0]
   202c0:	bl	7840 <getpid@plt>
   202c4:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   202c8:	mov	w2, w0
   202cc:	add	x4, x4, #0x72
   202d0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   202d4:	add	x3, x3, #0x9b6
   202d8:	mov	x0, x21
   202dc:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   202e0:	add	x1, x1, #0x1ef
   202e4:	bl	8340 <fprintf@plt>
   202e8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   202ec:	mov	x0, x19
   202f0:	add	x1, x1, #0x203
   202f4:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   202f8:	mov	w0, #0x1                   	// #1
   202fc:	str	w0, [x19, #16]
   20300:	mov	w0, #0xffffffff            	// #-1
   20304:	str	w0, [x19]
   20308:	cbz	x20, 20364 <scols_init_debug@@SMARTCOLS_2.25+0xdd78>
   2030c:	add	x0, sp, #0x130
   20310:	stp	x0, x0, [sp, #80]
   20314:	add	x0, sp, #0xf0
   20318:	str	x0, [sp, #96]
   2031c:	mov	w0, #0xffffffc8            	// #-56
   20320:	str	w0, [sp, #104]
   20324:	mov	w0, #0xffffff80            	// #-128
   20328:	str	w0, [sp, #108]
   2032c:	add	x2, sp, #0x30
   20330:	ldp	x0, x1, [sp, #80]
   20334:	stp	x0, x1, [sp, #48]
   20338:	ldp	x0, x1, [sp, #96]
   2033c:	stp	x0, x1, [sp, #64]
   20340:	mov	x1, x20
   20344:	add	x0, x19, #0x8
   20348:	bl	7e10 <vasprintf@plt>
   2034c:	tbnz	w0, #31, 20358 <scols_init_debug@@SMARTCOLS_2.25+0xdd6c>
   20350:	ldr	x0, [x19, #8]
   20354:	cbnz	x0, 20364 <scols_init_debug@@SMARTCOLS_2.25+0xdd78>
   20358:	mov	x0, x19
   2035c:	mov	x19, #0x0                   	// #0
   20360:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   20364:	mov	x0, x19
   20368:	ldp	x19, x20, [sp, #16]
   2036c:	ldr	x21, [sp, #32]
   20370:	ldp	x29, x30, [sp], #304
   20374:	ret
   20378:	cbz	x0, 2038c <scols_init_debug@@SMARTCOLS_2.25+0xdda0>
   2037c:	ldr	w0, [x0]
   20380:	mvn	w0, w0
   20384:	lsr	w0, w0, #31
   20388:	ret
   2038c:	mov	w0, #0x0                   	// #0
   20390:	b	20388 <scols_init_debug@@SMARTCOLS_2.25+0xdd9c>
   20394:	stp	x29, x30, [sp, #-272]!
   20398:	mov	x29, sp
   2039c:	stp	x19, x20, [sp, #16]
   203a0:	mov	x20, x2
   203a4:	stp	x21, x22, [sp, #32]
   203a8:	mov	x21, x1
   203ac:	str	q0, [sp, #112]
   203b0:	str	q1, [sp, #128]
   203b4:	str	q2, [sp, #144]
   203b8:	str	q3, [sp, #160]
   203bc:	str	q4, [sp, #176]
   203c0:	str	q5, [sp, #192]
   203c4:	str	q6, [sp, #208]
   203c8:	str	q7, [sp, #224]
   203cc:	stp	x4, x5, [sp, #240]
   203d0:	stp	x6, x7, [sp, #256]
   203d4:	cbz	x3, 204b0 <scols_init_debug@@SMARTCOLS_2.25+0xdec4>
   203d8:	add	x2, sp, #0x110
   203dc:	stp	x2, x2, [sp, #80]
   203e0:	add	x2, sp, #0xf0
   203e4:	str	x2, [sp, #96]
   203e8:	mov	w2, #0xffffffe0            	// #-32
   203ec:	str	w2, [sp, #104]
   203f0:	mov	w2, #0xffffff80            	// #-128
   203f4:	str	w2, [sp, #108]
   203f8:	mov	x1, x3
   203fc:	ldp	x2, x3, [sp, #80]
   20400:	mov	x22, x0
   20404:	ldr	x19, [x0, #8]
   20408:	stp	x2, x3, [sp, #48]
   2040c:	ldp	x2, x3, [sp, #96]
   20410:	stp	x2, x3, [sp, #64]
   20414:	add	x2, sp, #0x30
   20418:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   2041c:	mov	x5, x0
   20420:	cbz	x19, 20434 <scols_init_debug@@SMARTCOLS_2.25+0xde48>
   20424:	ldrsb	w0, [x19]
   20428:	cmp	w0, #0x2f
   2042c:	b.ne	20434 <scols_init_debug@@SMARTCOLS_2.25+0xde48>  // b.any
   20430:	add	x19, x19, #0x1
   20434:	cbz	x5, 20448 <scols_init_debug@@SMARTCOLS_2.25+0xde5c>
   20438:	ldrsb	w0, [x5]
   2043c:	cmp	w0, #0x2f
   20440:	b.ne	20448 <scols_init_debug@@SMARTCOLS_2.25+0xde5c>  // b.any
   20444:	add	x5, x5, #0x1
   20448:	ldr	x3, [x22, #24]
   2044c:	cbnz	x3, 20458 <scols_init_debug@@SMARTCOLS_2.25+0xde6c>
   20450:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   20454:	add	x3, x3, #0xb01
   20458:	cbnz	x19, 20464 <scols_init_debug@@SMARTCOLS_2.25+0xde78>
   2045c:	adrp	x19, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   20460:	add	x19, x19, #0xb01
   20464:	cbnz	x5, 20470 <scols_init_debug@@SMARTCOLS_2.25+0xde84>
   20468:	adrp	x5, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   2046c:	add	x5, x5, #0xb01
   20470:	mov	x4, x19
   20474:	mov	x1, x20
   20478:	mov	x0, x21
   2047c:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20480:	add	x2, x2, #0xa34
   20484:	bl	7790 <snprintf@plt>
   20488:	cmp	x20, w0, sxtw
   2048c:	b.hi	204d0 <scols_init_debug@@SMARTCOLS_2.25+0xdee4>  // b.pmore
   20490:	bl	8210 <__errno_location@plt>
   20494:	mov	w1, #0x24                  	// #36
   20498:	str	w1, [x0]
   2049c:	mov	x0, #0x0                   	// #0
   204a0:	ldp	x19, x20, [sp, #16]
   204a4:	ldp	x21, x22, [sp, #32]
   204a8:	ldp	x29, x30, [sp], #272
   204ac:	ret
   204b0:	bl	1fb70 <scols_init_debug@@SMARTCOLS_2.25+0xd584>
   204b4:	cbz	x0, 204a0 <scols_init_debug@@SMARTCOLS_2.25+0xdeb4>
   204b8:	sub	x20, x20, #0x1
   204bc:	mov	x1, x0
   204c0:	mov	x2, x20
   204c4:	mov	x0, x21
   204c8:	bl	8150 <strncpy@plt>
   204cc:	strb	wzr, [x21, x20]
   204d0:	mov	x0, x21
   204d4:	b	204a0 <scols_init_debug@@SMARTCOLS_2.25+0xdeb4>
   204d8:	stp	x29, x30, [sp, #-64]!
   204dc:	mov	x29, sp
   204e0:	stp	x19, x20, [sp, #16]
   204e4:	mov	x20, x2
   204e8:	stp	x21, x22, [sp, #32]
   204ec:	cbnz	x0, 20564 <scols_init_debug@@SMARTCOLS_2.25+0xdf78>
   204f0:	mov	x0, x2
   204f4:	bl	7c40 <access@plt>
   204f8:	mov	w19, w0
   204fc:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   20500:	ldr	w0, [x0, #2948]
   20504:	tbz	w0, #2, 20550 <scols_init_debug@@SMARTCOLS_2.25+0xdf64>
   20508:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   2050c:	ldr	x0, [x0, #4016]
   20510:	ldr	x21, [x0]
   20514:	bl	7840 <getpid@plt>
   20518:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2051c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20520:	add	x4, x4, #0x72
   20524:	add	x3, x3, #0x9b6
   20528:	mov	w2, w0
   2052c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   20530:	mov	x0, x21
   20534:	add	x1, x1, #0x1ef
   20538:	bl	8340 <fprintf@plt>
   2053c:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20540:	mov	w2, w19
   20544:	mov	x1, x20
   20548:	add	x0, x0, #0xa3d
   2054c:	bl	1fa48 <scols_init_debug@@SMARTCOLS_2.25+0xd45c>
   20550:	mov	w0, w19
   20554:	ldp	x19, x20, [sp, #16]
   20558:	ldp	x21, x22, [sp, #32]
   2055c:	ldp	x29, x30, [sp], #64
   20560:	ret
   20564:	mov	x21, x0
   20568:	mov	w22, w1
   2056c:	bl	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   20570:	str	w0, [sp, #60]
   20574:	mov	w19, w0
   20578:	tbnz	w0, #31, 20550 <scols_init_debug@@SMARTCOLS_2.25+0xdf64>
   2057c:	ldrsb	w0, [x20]
   20580:	cmp	w0, #0x2f
   20584:	b.ne	2058c <scols_init_debug@@SMARTCOLS_2.25+0xdfa0>  // b.any
   20588:	add	x20, x20, #0x1
   2058c:	mov	w0, w19
   20590:	mov	w2, w22
   20594:	mov	x1, x20
   20598:	mov	w3, #0x0                   	// #0
   2059c:	bl	81d0 <faccessat@plt>
   205a0:	mov	w19, w0
   205a4:	cbz	w0, 205ec <scols_init_debug@@SMARTCOLS_2.25+0xe000>
   205a8:	bl	8210 <__errno_location@plt>
   205ac:	ldr	w0, [x0]
   205b0:	cmp	w0, #0x2
   205b4:	b.ne	205ec <scols_init_debug@@SMARTCOLS_2.25+0xe000>  // b.any
   205b8:	ldr	x3, [x21, #4144]
   205bc:	cbz	x3, 205ec <scols_init_debug@@SMARTCOLS_2.25+0xe000>
   205c0:	add	x2, sp, #0x3c
   205c4:	mov	x1, x20
   205c8:	mov	x0, x21
   205cc:	blr	x3
   205d0:	cbnz	w0, 205ec <scols_init_debug@@SMARTCOLS_2.25+0xe000>
   205d4:	ldr	w0, [sp, #60]
   205d8:	mov	w2, w22
   205dc:	mov	x1, x20
   205e0:	mov	w3, #0x0                   	// #0
   205e4:	bl	81d0 <faccessat@plt>
   205e8:	mov	w19, w0
   205ec:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   205f0:	ldr	w0, [x0, #2948]
   205f4:	tbz	w0, #2, 20550 <scols_init_debug@@SMARTCOLS_2.25+0xdf64>
   205f8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   205fc:	ldr	x0, [x0, #4016]
   20600:	ldr	x22, [x0]
   20604:	bl	7840 <getpid@plt>
   20608:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2060c:	add	x4, x4, #0x72
   20610:	mov	w2, w0
   20614:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20618:	mov	x0, x22
   2061c:	add	x3, x3, #0x9b6
   20620:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   20624:	add	x1, x1, #0x1ef
   20628:	bl	8340 <fprintf@plt>
   2062c:	mov	w3, w19
   20630:	mov	x2, x20
   20634:	mov	x0, x21
   20638:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2063c:	add	x1, x1, #0xa5d
   20640:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   20644:	b	20550 <scols_init_debug@@SMARTCOLS_2.25+0xdf64>
   20648:	stp	x29, x30, [sp, #-272]!
   2064c:	mov	x29, sp
   20650:	stp	x19, x20, [sp, #16]
   20654:	mov	w20, w1
   20658:	mov	x1, x2
   2065c:	add	x2, sp, #0x110
   20660:	stp	x2, x2, [sp, #64]
   20664:	add	x2, sp, #0xe0
   20668:	str	x2, [sp, #80]
   2066c:	mov	w2, #0xffffffd8            	// #-40
   20670:	str	w2, [sp, #88]
   20674:	mov	w2, #0xffffff80            	// #-128
   20678:	str	w2, [sp, #92]
   2067c:	mov	x19, x0
   20680:	stp	x3, x4, [sp, #232]
   20684:	ldp	x2, x3, [sp, #64]
   20688:	stp	x2, x3, [sp, #32]
   2068c:	ldp	x2, x3, [sp, #80]
   20690:	stp	x2, x3, [sp, #48]
   20694:	add	x2, sp, #0x20
   20698:	str	q0, [sp, #96]
   2069c:	str	q1, [sp, #112]
   206a0:	str	q2, [sp, #128]
   206a4:	str	q3, [sp, #144]
   206a8:	str	q4, [sp, #160]
   206ac:	str	q5, [sp, #176]
   206b0:	str	q6, [sp, #192]
   206b4:	str	q7, [sp, #208]
   206b8:	stp	x5, x6, [sp, #248]
   206bc:	str	x7, [sp, #264]
   206c0:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   206c4:	cbnz	x0, 206e0 <scols_init_debug@@SMARTCOLS_2.25+0xe0f4>
   206c8:	bl	8210 <__errno_location@plt>
   206cc:	ldr	w0, [x0]
   206d0:	neg	w0, w0
   206d4:	ldp	x19, x20, [sp, #16]
   206d8:	ldp	x29, x30, [sp], #272
   206dc:	ret
   206e0:	mov	x2, x0
   206e4:	mov	w1, w20
   206e8:	mov	x0, x19
   206ec:	bl	204d8 <scols_init_debug@@SMARTCOLS_2.25+0xdeec>
   206f0:	b	206d4 <scols_init_debug@@SMARTCOLS_2.25+0xe0e8>
   206f4:	stp	x29, x30, [sp, #-64]!
   206f8:	mov	x29, sp
   206fc:	stp	x19, x20, [sp, #16]
   20700:	mov	x20, x2
   20704:	stp	x21, x22, [sp, #32]
   20708:	cbnz	x0, 20780 <scols_init_debug@@SMARTCOLS_2.25+0xe194>
   2070c:	mov	x0, x2
   20710:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   20714:	mov	w19, w0
   20718:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   2071c:	ldr	w0, [x0, #2948]
   20720:	tbz	w0, #2, 2076c <scols_init_debug@@SMARTCOLS_2.25+0xe180>
   20724:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   20728:	ldr	x0, [x0, #4016]
   2072c:	ldr	x21, [x0]
   20730:	bl	7840 <getpid@plt>
   20734:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20738:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2073c:	add	x4, x4, #0x72
   20740:	add	x3, x3, #0x9b6
   20744:	mov	w2, w0
   20748:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   2074c:	mov	x0, x21
   20750:	add	x1, x1, #0x1ef
   20754:	bl	8340 <fprintf@plt>
   20758:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2075c:	mov	w2, w19
   20760:	mov	x1, x20
   20764:	add	x0, x0, #0xa72
   20768:	bl	1fa48 <scols_init_debug@@SMARTCOLS_2.25+0xd45c>
   2076c:	mov	w0, w19
   20770:	ldp	x19, x20, [sp, #16]
   20774:	ldp	x21, x22, [sp, #32]
   20778:	ldp	x29, x30, [sp], #64
   2077c:	ret
   20780:	mov	x21, x0
   20784:	mov	x22, x1
   20788:	bl	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   2078c:	str	w0, [sp, #60]
   20790:	mov	w19, w0
   20794:	tbnz	w0, #31, 2076c <scols_init_debug@@SMARTCOLS_2.25+0xe180>
   20798:	ldrsb	w0, [x20]
   2079c:	cmp	w0, #0x2f
   207a0:	b.ne	207a8 <scols_init_debug@@SMARTCOLS_2.25+0xe1bc>  // b.any
   207a4:	add	x20, x20, #0x1
   207a8:	mov	w0, w19
   207ac:	mov	x2, x22
   207b0:	mov	x1, x20
   207b4:	mov	w3, #0x0                   	// #0
   207b8:	bl	24170 <scols_init_debug@@SMARTCOLS_2.25+0x11b84>
   207bc:	mov	w19, w0
   207c0:	cbz	w0, 20808 <scols_init_debug@@SMARTCOLS_2.25+0xe21c>
   207c4:	bl	8210 <__errno_location@plt>
   207c8:	ldr	w0, [x0]
   207cc:	cmp	w0, #0x2
   207d0:	b.ne	20808 <scols_init_debug@@SMARTCOLS_2.25+0xe21c>  // b.any
   207d4:	ldr	x3, [x21, #4144]
   207d8:	cbz	x3, 20808 <scols_init_debug@@SMARTCOLS_2.25+0xe21c>
   207dc:	add	x2, sp, #0x3c
   207e0:	mov	x1, x20
   207e4:	mov	x0, x21
   207e8:	blr	x3
   207ec:	cbnz	w0, 20808 <scols_init_debug@@SMARTCOLS_2.25+0xe21c>
   207f0:	ldr	w0, [sp, #60]
   207f4:	mov	x2, x22
   207f8:	mov	x1, x20
   207fc:	mov	w3, #0x0                   	// #0
   20800:	bl	24170 <scols_init_debug@@SMARTCOLS_2.25+0x11b84>
   20804:	mov	w19, w0
   20808:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   2080c:	ldr	w0, [x0, #2948]
   20810:	tbz	w0, #2, 2076c <scols_init_debug@@SMARTCOLS_2.25+0xe180>
   20814:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   20818:	ldr	x0, [x0, #4016]
   2081c:	ldr	x22, [x0]
   20820:	bl	7840 <getpid@plt>
   20824:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20828:	add	x4, x4, #0x72
   2082c:	mov	w2, w0
   20830:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20834:	mov	x0, x22
   20838:	add	x3, x3, #0x9b6
   2083c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   20840:	add	x1, x1, #0x1ef
   20844:	bl	8340 <fprintf@plt>
   20848:	mov	w3, w19
   2084c:	mov	x2, x20
   20850:	mov	x0, x21
   20854:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20858:	add	x1, x1, #0xa90
   2085c:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   20860:	b	2076c <scols_init_debug@@SMARTCOLS_2.25+0xe180>
   20864:	stp	x29, x30, [sp, #-80]!
   20868:	mov	x29, sp
   2086c:	stp	x19, x20, [sp, #16]
   20870:	mov	x20, x2
   20874:	stp	x21, x22, [sp, #32]
   20878:	str	x23, [sp, #48]
   2087c:	cbnz	x0, 208f4 <scols_init_debug@@SMARTCOLS_2.25+0xe308>
   20880:	mov	x0, x2
   20884:	bl	7920 <open@plt>
   20888:	mov	w19, w0
   2088c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   20890:	ldr	w0, [x0, #2948]
   20894:	tbz	w0, #2, 208dc <scols_init_debug@@SMARTCOLS_2.25+0xe2f0>
   20898:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   2089c:	ldr	x0, [x0, #4016]
   208a0:	ldr	x21, [x0]
   208a4:	bl	7840 <getpid@plt>
   208a8:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   208ac:	mov	w2, w0
   208b0:	add	x4, x4, #0x72
   208b4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   208b8:	add	x3, x3, #0x9b6
   208bc:	mov	x0, x21
   208c0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   208c4:	add	x1, x1, #0x1ef
   208c8:	bl	8340 <fprintf@plt>
   208cc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   208d0:	mov	x1, x20
   208d4:	add	x0, x0, #0xab0
   208d8:	bl	1fa48 <scols_init_debug@@SMARTCOLS_2.25+0xd45c>
   208dc:	mov	w0, w19
   208e0:	ldp	x19, x20, [sp, #16]
   208e4:	ldp	x21, x22, [sp, #32]
   208e8:	ldr	x23, [sp, #48]
   208ec:	ldp	x29, x30, [sp], #80
   208f0:	ret
   208f4:	mov	x22, x0
   208f8:	mov	w23, w1
   208fc:	bl	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   20900:	str	w0, [sp, #76]
   20904:	mov	w19, w0
   20908:	tbnz	w0, #31, 208dc <scols_init_debug@@SMARTCOLS_2.25+0xe2f0>
   2090c:	ldrsb	w0, [x20]
   20910:	cmp	w0, #0x2f
   20914:	b.ne	2091c <scols_init_debug@@SMARTCOLS_2.25+0xe330>  // b.any
   20918:	add	x20, x20, #0x1
   2091c:	mov	w2, w23
   20920:	mov	x1, x20
   20924:	mov	w0, w19
   20928:	bl	81f0 <openat@plt>
   2092c:	mov	w21, w0
   20930:	tbz	w0, #31, 209e4 <scols_init_debug@@SMARTCOLS_2.25+0xe3f8>
   20934:	bl	8210 <__errno_location@plt>
   20938:	ldr	w0, [x0]
   2093c:	cmp	w0, #0x2
   20940:	b.ne	209e4 <scols_init_debug@@SMARTCOLS_2.25+0xe3f8>  // b.any
   20944:	ldr	x3, [x22, #4144]
   20948:	cbz	x3, 209e4 <scols_init_debug@@SMARTCOLS_2.25+0xe3f8>
   2094c:	add	x2, sp, #0x4c
   20950:	mov	x1, x20
   20954:	mov	x0, x22
   20958:	blr	x3
   2095c:	cbnz	w0, 209e4 <scols_init_debug@@SMARTCOLS_2.25+0xe3f8>
   20960:	ldr	w0, [sp, #76]
   20964:	mov	w2, w23
   20968:	mov	x1, x20
   2096c:	bl	81f0 <openat@plt>
   20970:	mov	w19, w0
   20974:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   20978:	ldr	w0, [x0, #2948]
   2097c:	tbz	w0, #2, 208dc <scols_init_debug@@SMARTCOLS_2.25+0xe2f0>
   20980:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   20984:	ldr	x0, [x0, #4016]
   20988:	ldr	x23, [x0]
   2098c:	bl	7840 <getpid@plt>
   20990:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20994:	mov	w2, w0
   20998:	add	x4, x4, #0x72
   2099c:	mov	x0, x23
   209a0:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   209a4:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   209a8:	add	x3, x3, #0x9b6
   209ac:	add	x1, x1, #0x1ef
   209b0:	bl	8340 <fprintf@plt>
   209b4:	cmp	w19, w21
   209b8:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   209bc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   209c0:	add	x0, x0, #0xb01
   209c4:	add	x3, x3, #0xaa2
   209c8:	mov	x2, x20
   209cc:	csel	x3, x3, x0, ne  // ne = any
   209d0:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   209d4:	mov	x0, x22
   209d8:	add	x1, x1, #0xaca
   209dc:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   209e0:	b	208dc <scols_init_debug@@SMARTCOLS_2.25+0xe2f0>
   209e4:	mov	w19, w21
   209e8:	b	20974 <scols_init_debug@@SMARTCOLS_2.25+0xe388>
   209ec:	stp	x29, x30, [sp, #-64]!
   209f0:	mov	x29, sp
   209f4:	ldp	x4, x5, [x3]
   209f8:	stp	x4, x5, [sp, #32]
   209fc:	stp	x19, x20, [sp, #16]
   20a00:	mov	w20, w1
   20a04:	mov	x1, x2
   20a08:	ldp	x2, x3, [x3, #16]
   20a0c:	mov	x19, x0
   20a10:	stp	x2, x3, [sp, #48]
   20a14:	add	x2, sp, #0x20
   20a18:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   20a1c:	cbnz	x0, 20a38 <scols_init_debug@@SMARTCOLS_2.25+0xe44c>
   20a20:	bl	8210 <__errno_location@plt>
   20a24:	ldr	w0, [x0]
   20a28:	ldp	x19, x20, [sp, #16]
   20a2c:	neg	w0, w0
   20a30:	ldp	x29, x30, [sp], #64
   20a34:	ret
   20a38:	mov	x2, x0
   20a3c:	mov	w1, w20
   20a40:	mov	x0, x19
   20a44:	ldp	x19, x20, [sp, #16]
   20a48:	ldp	x29, x30, [sp], #64
   20a4c:	b	20864 <scols_init_debug@@SMARTCOLS_2.25+0xe278>
   20a50:	stp	x29, x30, [sp, #-256]!
   20a54:	mov	x29, sp
   20a58:	stp	x3, x4, [sp, #216]
   20a5c:	add	x3, sp, #0x100
   20a60:	stp	x3, x3, [sp, #48]
   20a64:	add	x3, sp, #0xd0
   20a68:	str	x3, [sp, #64]
   20a6c:	mov	w3, #0xffffffd8            	// #-40
   20a70:	str	w3, [sp, #72]
   20a74:	mov	w3, #0xffffff80            	// #-128
   20a78:	str	w3, [sp, #76]
   20a7c:	add	x3, sp, #0x10
   20a80:	stp	x5, x6, [sp, #232]
   20a84:	ldp	x4, x5, [sp, #48]
   20a88:	stp	x4, x5, [sp, #16]
   20a8c:	ldp	x4, x5, [sp, #64]
   20a90:	stp	x4, x5, [sp, #32]
   20a94:	str	q0, [sp, #80]
   20a98:	str	q1, [sp, #96]
   20a9c:	str	q2, [sp, #112]
   20aa0:	str	q3, [sp, #128]
   20aa4:	str	q4, [sp, #144]
   20aa8:	str	q5, [sp, #160]
   20aac:	str	q6, [sp, #176]
   20ab0:	str	q7, [sp, #192]
   20ab4:	str	x7, [sp, #248]
   20ab8:	bl	209ec <scols_init_debug@@SMARTCOLS_2.25+0xe400>
   20abc:	ldp	x29, x30, [sp], #256
   20ac0:	ret
   20ac4:	stp	x29, x30, [sp, #-32]!
   20ac8:	mov	x3, x1
   20acc:	mov	w5, #0x402                 	// #1026
   20ad0:	mov	x29, sp
   20ad4:	mov	w6, #0x401                 	// #1025
   20ad8:	mov	w7, #0x202                 	// #514
   20adc:	mov	w8, #0x201                 	// #513
   20ae0:	str	x19, [sp, #16]
   20ae4:	mov	x19, x1
   20ae8:	mov	w1, #0x0                   	// #0
   20aec:	cbnz	x3, 20b50 <scols_init_debug@@SMARTCOLS_2.25+0xe564>
   20af0:	bl	20864 <scols_init_debug@@SMARTCOLS_2.25+0xe278>
   20af4:	tbz	w0, #31, 20b78 <scols_init_debug@@SMARTCOLS_2.25+0xe58c>
   20af8:	mov	x0, #0x0                   	// #0
   20afc:	ldr	x19, [sp, #16]
   20b00:	ldp	x29, x30, [sp], #32
   20b04:	ret
   20b08:	cmp	w4, #0x77
   20b0c:	b.ne	20b28 <scols_init_debug@@SMARTCOLS_2.25+0xe53c>  // b.any
   20b10:	ldrsb	w9, [x3, #1]
   20b14:	orr	w4, w1, w7
   20b18:	orr	w1, w1, w8
   20b1c:	cmp	w9, #0x2b
   20b20:	csel	w1, w1, w4, ne  // ne = any
   20b24:	b	20b70 <scols_init_debug@@SMARTCOLS_2.25+0xe584>
   20b28:	cmp	w4, #0x61
   20b2c:	b.ne	20b40 <scols_init_debug@@SMARTCOLS_2.25+0xe554>  // b.any
   20b30:	orr	w4, w1, w5
   20b34:	ldrsb	w9, [x3, #1]
   20b38:	orr	w1, w1, w6
   20b3c:	b	20b1c <scols_init_debug@@SMARTCOLS_2.25+0xe530>
   20b40:	cmp	w4, #0x65
   20b44:	b.ne	20b70 <scols_init_debug@@SMARTCOLS_2.25+0xe584>  // b.any
   20b48:	orr	w1, w1, #0x80000
   20b4c:	b	20b70 <scols_init_debug@@SMARTCOLS_2.25+0xe584>
   20b50:	ldrsb	w4, [x3]
   20b54:	cbz	w4, 20af0 <scols_init_debug@@SMARTCOLS_2.25+0xe504>
   20b58:	cmp	w4, #0x72
   20b5c:	b.ne	20b08 <scols_init_debug@@SMARTCOLS_2.25+0xe51c>  // b.any
   20b60:	ldrsb	w4, [x3, #1]
   20b64:	cmp	w4, #0x2b
   20b68:	b.ne	20b70 <scols_init_debug@@SMARTCOLS_2.25+0xe584>  // b.any
   20b6c:	orr	w1, w1, #0x2
   20b70:	add	x3, x3, #0x1
   20b74:	b	20aec <scols_init_debug@@SMARTCOLS_2.25+0xe500>
   20b78:	mov	x1, x19
   20b7c:	ldr	x19, [sp, #16]
   20b80:	ldp	x29, x30, [sp], #32
   20b84:	b	7a00 <fdopen@plt>
   20b88:	stp	x29, x30, [sp, #-64]!
   20b8c:	mov	x29, sp
   20b90:	ldp	x4, x5, [x3]
   20b94:	stp	x4, x5, [sp, #32]
   20b98:	stp	x19, x20, [sp, #16]
   20b9c:	mov	x20, x1
   20ba0:	mov	x1, x2
   20ba4:	ldp	x2, x3, [x3, #16]
   20ba8:	mov	x19, x0
   20bac:	stp	x2, x3, [sp, #48]
   20bb0:	add	x2, sp, #0x20
   20bb4:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   20bb8:	cbz	x0, 20bd4 <scols_init_debug@@SMARTCOLS_2.25+0xe5e8>
   20bbc:	mov	x2, x0
   20bc0:	mov	x1, x20
   20bc4:	mov	x0, x19
   20bc8:	ldp	x19, x20, [sp, #16]
   20bcc:	ldp	x29, x30, [sp], #64
   20bd0:	b	20ac4 <scols_init_debug@@SMARTCOLS_2.25+0xe4d8>
   20bd4:	ldp	x19, x20, [sp, #16]
   20bd8:	ldp	x29, x30, [sp], #64
   20bdc:	ret
   20be0:	stp	x29, x30, [sp, #-112]!
   20be4:	mov	x29, sp
   20be8:	stp	x23, x24, [sp, #48]
   20bec:	mov	w24, w2
   20bf0:	mov	x2, x4
   20bf4:	ldp	x6, x7, [x5]
   20bf8:	stp	x19, x20, [sp, #16]
   20bfc:	mov	w19, #0x7                   	// #7
   20c00:	stp	x6, x7, [x29, #64]
   20c04:	mov	x20, x1
   20c08:	mul	w19, w24, w19
   20c0c:	ldp	x4, x5, [x5, #16]
   20c10:	stp	x21, x22, [sp, #32]
   20c14:	sxtw	x1, w19
   20c18:	stp	x4, x5, [x29, #80]
   20c1c:	add	x1, x1, #0xf
   20c20:	and	x1, x1, #0xfffffffffffffff0
   20c24:	str	xzr, [x20]
   20c28:	mov	w23, w3
   20c2c:	sub	sp, sp, x1
   20c30:	add	x3, x29, #0x40
   20c34:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   20c38:	add	x1, x1, #0x6ff
   20c3c:	bl	20b88 <scols_init_debug@@SMARTCOLS_2.25+0xe59c>
   20c40:	cbnz	x0, 20c6c <scols_init_debug@@SMARTCOLS_2.25+0xe680>
   20c44:	bl	8210 <__errno_location@plt>
   20c48:	ldr	w19, [x0]
   20c4c:	neg	w19, w19
   20c50:	mov	sp, x29
   20c54:	mov	w0, w19
   20c58:	ldp	x19, x20, [sp, #16]
   20c5c:	ldp	x21, x22, [sp, #32]
   20c60:	ldp	x23, x24, [sp, #48]
   20c64:	ldp	x29, x30, [sp], #112
   20c68:	ret
   20c6c:	mov	x22, x0
   20c70:	mov	x2, x0
   20c74:	mov	x21, sp
   20c78:	mov	w1, w19
   20c7c:	mov	x0, sp
   20c80:	bl	8350 <fgets@plt>
   20c84:	cbnz	x0, 20d00 <scols_init_debug@@SMARTCOLS_2.25+0xe714>
   20c88:	bl	8210 <__errno_location@plt>
   20c8c:	ldr	w19, [x0]
   20c90:	neg	w19, w19
   20c94:	mov	x0, x22
   20c98:	bl	7820 <fclose@plt>
   20c9c:	cbnz	w19, 20c50 <scols_init_debug@@SMARTCOLS_2.25+0xe664>
   20ca0:	mov	x0, x21
   20ca4:	bl	74b0 <strlen@plt>
   20ca8:	sub	x0, x0, #0x1
   20cac:	ldrsb	w1, [x21, x0]
   20cb0:	cmp	w1, #0xa
   20cb4:	b.ne	20cbc <scols_init_debug@@SMARTCOLS_2.25+0xe6d0>  // b.any
   20cb8:	strb	wzr, [x21, x0]
   20cbc:	add	x1, x29, #0x68
   20cc0:	mov	w0, w24
   20cc4:	mov	x2, #0x0                   	// #0
   20cc8:	bl	1f2d0 <scols_init_debug@@SMARTCOLS_2.25+0xcce4>
   20ccc:	str	x0, [x20]
   20cd0:	mov	x1, x0
   20cd4:	cbz	x0, 20d14 <scols_init_debug@@SMARTCOLS_2.25+0xe728>
   20cd8:	ldr	x2, [x29, #104]
   20cdc:	cbz	w23, 20d08 <scols_init_debug@@SMARTCOLS_2.25+0xe71c>
   20ce0:	mov	x0, x21
   20ce4:	mov	w3, #0x0                   	// #0
   20ce8:	bl	1f7bc <scols_init_debug@@SMARTCOLS_2.25+0xd1d0>
   20cec:	cbz	w0, 20c50 <scols_init_debug@@SMARTCOLS_2.25+0xe664>
   20cf0:	ldr	x0, [x20]
   20cf4:	mov	w19, #0xffffffea            	// #-22
   20cf8:	bl	1f32c <scols_init_debug@@SMARTCOLS_2.25+0xcd40>
   20cfc:	b	20c50 <scols_init_debug@@SMARTCOLS_2.25+0xe664>
   20d00:	mov	w19, #0x0                   	// #0
   20d04:	b	20c94 <scols_init_debug@@SMARTCOLS_2.25+0xe6a8>
   20d08:	mov	x0, x21
   20d0c:	bl	1f640 <scols_init_debug@@SMARTCOLS_2.25+0xd054>
   20d10:	b	20cec <scols_init_debug@@SMARTCOLS_2.25+0xe700>
   20d14:	mov	w19, #0xfffffff4            	// #-12
   20d18:	b	20c50 <scols_init_debug@@SMARTCOLS_2.25+0xe664>
   20d1c:	stp	x29, x30, [sp, #-256]!
   20d20:	mov	x29, sp
   20d24:	stp	x3, x4, [sp, #216]
   20d28:	add	x3, sp, #0x100
   20d2c:	stp	x3, x3, [sp, #48]
   20d30:	add	x3, sp, #0xd0
   20d34:	str	x3, [sp, #64]
   20d38:	mov	w3, #0xffffffd8            	// #-40
   20d3c:	str	w3, [sp, #72]
   20d40:	mov	w3, #0xffffff80            	// #-128
   20d44:	str	w3, [sp, #76]
   20d48:	add	x3, sp, #0x10
   20d4c:	stp	x5, x6, [sp, #232]
   20d50:	ldp	x4, x5, [sp, #48]
   20d54:	stp	x4, x5, [sp, #16]
   20d58:	ldp	x4, x5, [sp, #64]
   20d5c:	stp	x4, x5, [sp, #32]
   20d60:	str	q0, [sp, #80]
   20d64:	str	q1, [sp, #96]
   20d68:	str	q2, [sp, #112]
   20d6c:	str	q3, [sp, #128]
   20d70:	str	q4, [sp, #144]
   20d74:	str	q5, [sp, #160]
   20d78:	str	q6, [sp, #176]
   20d7c:	str	q7, [sp, #192]
   20d80:	str	x7, [sp, #248]
   20d84:	bl	20b88 <scols_init_debug@@SMARTCOLS_2.25+0xe59c>
   20d88:	ldp	x29, x30, [sp], #256
   20d8c:	ret
   20d90:	stp	x29, x30, [sp, #-48]!
   20d94:	mov	x29, sp
   20d98:	stp	x19, x20, [sp, #16]
   20d9c:	str	x21, [sp, #32]
   20da0:	mov	x21, x1
   20da4:	cbz	x1, 20dd4 <scols_init_debug@@SMARTCOLS_2.25+0xe7e8>
   20da8:	mov	x2, x1
   20dac:	mov	w1, #0x80000               	// #524288
   20db0:	bl	20864 <scols_init_debug@@SMARTCOLS_2.25+0xe278>
   20db4:	mov	w19, w0
   20db8:	tbnz	w0, #31, 20de0 <scols_init_debug@@SMARTCOLS_2.25+0xe7f4>
   20dbc:	bl	7bd0 <fdopendir@plt>
   20dc0:	mov	x20, x0
   20dc4:	cbnz	x0, 20e60 <scols_init_debug@@SMARTCOLS_2.25+0xe874>
   20dc8:	mov	w0, w19
   20dcc:	bl	7b70 <close@plt>
   20dd0:	b	20de4 <scols_init_debug@@SMARTCOLS_2.25+0xe7f8>
   20dd4:	mov	x19, x0
   20dd8:	ldr	x0, [x0, #8]
   20ddc:	cbnz	x0, 20df8 <scols_init_debug@@SMARTCOLS_2.25+0xe80c>
   20de0:	mov	x20, #0x0                   	// #0
   20de4:	mov	x0, x20
   20de8:	ldp	x19, x20, [sp, #16]
   20dec:	ldr	x21, [sp, #32]
   20df0:	ldp	x29, x30, [sp], #48
   20df4:	ret
   20df8:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   20dfc:	ldr	w0, [x0, #2948]
   20e00:	tbz	w0, #2, 20e48 <scols_init_debug@@SMARTCOLS_2.25+0xe85c>
   20e04:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   20e08:	ldr	x0, [x0, #4016]
   20e0c:	ldr	x20, [x0]
   20e10:	bl	7840 <getpid@plt>
   20e14:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20e18:	mov	w2, w0
   20e1c:	add	x4, x4, #0x72
   20e20:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20e24:	add	x3, x3, #0x9b6
   20e28:	mov	x0, x20
   20e2c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   20e30:	add	x1, x1, #0x1ef
   20e34:	bl	8340 <fprintf@plt>
   20e38:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   20e3c:	mov	x0, x19
   20e40:	add	x1, x1, #0xad9
   20e44:	bl	1f984 <scols_init_debug@@SMARTCOLS_2.25+0xd398>
   20e48:	mov	x0, x19
   20e4c:	bl	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   20e50:	tbnz	w0, #31, 20de0 <scols_init_debug@@SMARTCOLS_2.25+0xe7f4>
   20e54:	mov	w1, #0x3                   	// #3
   20e58:	bl	13980 <scols_init_debug@@SMARTCOLS_2.25+0x1394>
   20e5c:	b	20db4 <scols_init_debug@@SMARTCOLS_2.25+0xe7c8>
   20e60:	cbnz	x21, 20de4 <scols_init_debug@@SMARTCOLS_2.25+0xe7f8>
   20e64:	bl	7d20 <rewinddir@plt>
   20e68:	b	20de4 <scols_init_debug@@SMARTCOLS_2.25+0xe7f8>
   20e6c:	stp	x29, x30, [sp, #-64]!
   20e70:	mov	x29, sp
   20e74:	ldp	x4, x5, [x2]
   20e78:	stp	x4, x5, [sp, #32]
   20e7c:	ldp	x2, x3, [x2, #16]
   20e80:	str	x19, [sp, #16]
   20e84:	mov	x19, x0
   20e88:	stp	x2, x3, [sp, #48]
   20e8c:	add	x2, sp, #0x20
   20e90:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   20e94:	cbz	x0, 20eac <scols_init_debug@@SMARTCOLS_2.25+0xe8c0>
   20e98:	mov	x1, x0
   20e9c:	mov	x0, x19
   20ea0:	ldr	x19, [sp, #16]
   20ea4:	ldp	x29, x30, [sp], #64
   20ea8:	b	20d90 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   20eac:	ldr	x19, [sp, #16]
   20eb0:	ldp	x29, x30, [sp], #64
   20eb4:	ret
   20eb8:	stp	x29, x30, [sp, #-256]!
   20ebc:	mov	x29, sp
   20ec0:	stp	x2, x3, [sp, #208]
   20ec4:	add	x2, sp, #0x100
   20ec8:	stp	x2, x2, [sp, #48]
   20ecc:	add	x2, sp, #0xd0
   20ed0:	str	x2, [sp, #64]
   20ed4:	mov	w2, #0xffffffd0            	// #-48
   20ed8:	str	w2, [sp, #72]
   20edc:	mov	w2, #0xffffff80            	// #-128
   20ee0:	str	w2, [sp, #76]
   20ee4:	ldp	x2, x3, [sp, #48]
   20ee8:	stp	x2, x3, [sp, #16]
   20eec:	ldp	x2, x3, [sp, #64]
   20ef0:	stp	x2, x3, [sp, #32]
   20ef4:	add	x2, sp, #0x10
   20ef8:	str	q0, [sp, #80]
   20efc:	str	q1, [sp, #96]
   20f00:	str	q2, [sp, #112]
   20f04:	str	q3, [sp, #128]
   20f08:	str	q4, [sp, #144]
   20f0c:	str	q5, [sp, #160]
   20f10:	str	q6, [sp, #176]
   20f14:	str	q7, [sp, #192]
   20f18:	stp	x4, x5, [sp, #224]
   20f1c:	stp	x6, x7, [sp, #240]
   20f20:	bl	20e6c <scols_init_debug@@SMARTCOLS_2.25+0xe880>
   20f24:	ldp	x29, x30, [sp], #256
   20f28:	ret
   20f2c:	stp	x29, x30, [sp, #-48]!
   20f30:	mov	x29, sp
   20f34:	stp	x19, x20, [sp, #16]
   20f38:	mov	x20, x1
   20f3c:	str	x21, [sp, #32]
   20f40:	mov	x21, x2
   20f44:	cbnz	x3, 20f88 <scols_init_debug@@SMARTCOLS_2.25+0xe99c>
   20f48:	bl	1fb70 <scols_init_debug@@SMARTCOLS_2.25+0xd584>
   20f4c:	cbnz	x0, 20f70 <scols_init_debug@@SMARTCOLS_2.25+0xe984>
   20f50:	bl	8210 <__errno_location@plt>
   20f54:	ldr	w0, [x0]
   20f58:	neg	w0, w0
   20f5c:	sxtw	x0, w0
   20f60:	ldp	x19, x20, [sp, #16]
   20f64:	ldr	x21, [sp, #32]
   20f68:	ldp	x29, x30, [sp], #48
   20f6c:	ret
   20f70:	mov	x2, x21
   20f74:	mov	x1, x20
   20f78:	ldp	x19, x20, [sp, #16]
   20f7c:	ldr	x21, [sp, #32]
   20f80:	ldp	x29, x30, [sp], #48
   20f84:	b	7660 <readlink@plt>
   20f88:	mov	x19, x3
   20f8c:	bl	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   20f90:	tbnz	w0, #31, 20f5c <scols_init_debug@@SMARTCOLS_2.25+0xe970>
   20f94:	ldrsb	w1, [x19]
   20f98:	cmp	w1, #0x2f
   20f9c:	b.ne	20fa4 <scols_init_debug@@SMARTCOLS_2.25+0xe9b8>  // b.any
   20fa0:	add	x19, x19, #0x1
   20fa4:	mov	x3, x21
   20fa8:	mov	x2, x20
   20fac:	mov	x1, x19
   20fb0:	ldp	x19, x20, [sp, #16]
   20fb4:	ldr	x21, [sp, #32]
   20fb8:	ldp	x29, x30, [sp], #48
   20fbc:	b	83c0 <readlinkat@plt>
   20fc0:	stp	x29, x30, [sp, #-272]!
   20fc4:	mov	x29, sp
   20fc8:	str	x21, [sp, #32]
   20fcc:	mov	x21, x2
   20fd0:	add	x2, sp, #0x110
   20fd4:	stp	x2, x2, [sp, #80]
   20fd8:	add	x2, sp, #0xf0
   20fdc:	str	x2, [sp, #96]
   20fe0:	mov	w2, #0xffffffe0            	// #-32
   20fe4:	str	w2, [sp, #104]
   20fe8:	mov	w2, #0xffffff80            	// #-128
   20fec:	str	w2, [sp, #108]
   20ff0:	stp	x19, x20, [sp, #16]
   20ff4:	mov	x20, x1
   20ff8:	mov	x1, x3
   20ffc:	ldp	x2, x3, [sp, #80]
   21000:	stp	x2, x3, [sp, #48]
   21004:	mov	x19, x0
   21008:	ldp	x2, x3, [sp, #96]
   2100c:	stp	x2, x3, [sp, #64]
   21010:	add	x2, sp, #0x30
   21014:	str	q0, [sp, #112]
   21018:	str	q1, [sp, #128]
   2101c:	str	q2, [sp, #144]
   21020:	str	q3, [sp, #160]
   21024:	str	q4, [sp, #176]
   21028:	str	q5, [sp, #192]
   2102c:	str	q6, [sp, #208]
   21030:	str	q7, [sp, #224]
   21034:	stp	x4, x5, [sp, #240]
   21038:	stp	x6, x7, [sp, #256]
   2103c:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   21040:	cbnz	x0, 21064 <scols_init_debug@@SMARTCOLS_2.25+0xea78>
   21044:	bl	8210 <__errno_location@plt>
   21048:	ldr	w0, [x0]
   2104c:	neg	w0, w0
   21050:	sxtw	x0, w0
   21054:	ldp	x19, x20, [sp, #16]
   21058:	ldr	x21, [sp, #32]
   2105c:	ldp	x29, x30, [sp], #272
   21060:	ret
   21064:	mov	x3, x0
   21068:	mov	x2, x21
   2106c:	mov	x1, x20
   21070:	mov	x0, x19
   21074:	bl	20f2c <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   21078:	b	21054 <scols_init_debug@@SMARTCOLS_2.25+0xea68>
   2107c:	stp	x29, x30, [sp, #-96]!
   21080:	mov	x29, sp
   21084:	stp	x19, x20, [sp, #16]
   21088:	mov	x20, x2
   2108c:	mov	x2, x3
   21090:	stp	x21, x22, [sp, #32]
   21094:	mov	x22, x1
   21098:	mov	w1, #0x80000               	// #524288
   2109c:	mov	x19, x3
   210a0:	stp	x23, x24, [sp, #48]
   210a4:	stp	x25, x26, [sp, #64]
   210a8:	bl	20864 <scols_init_debug@@SMARTCOLS_2.25+0xe278>
   210ac:	mov	w23, w0
   210b0:	bl	8210 <__errno_location@plt>
   210b4:	mov	x21, x0
   210b8:	tbz	w23, #31, 210e0 <scols_init_debug@@SMARTCOLS_2.25+0xeaf4>
   210bc:	ldr	w19, [x0]
   210c0:	neg	w19, w19
   210c4:	mov	w0, w19
   210c8:	ldp	x19, x20, [sp, #16]
   210cc:	ldp	x21, x22, [sp, #32]
   210d0:	ldp	x23, x24, [sp, #48]
   210d4:	ldp	x25, x26, [sp, #64]
   210d8:	ldp	x29, x30, [sp], #96
   210dc:	ret
   210e0:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   210e4:	ldr	w0, [x0, #2948]
   210e8:	tbz	w0, #2, 21130 <scols_init_debug@@SMARTCOLS_2.25+0xeb44>
   210ec:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   210f0:	ldr	x0, [x0, #4016]
   210f4:	ldr	x24, [x0]
   210f8:	bl	7840 <getpid@plt>
   210fc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   21100:	mov	w2, w0
   21104:	add	x4, x4, #0x72
   21108:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2110c:	add	x3, x3, #0x9b6
   21110:	mov	x0, x24
   21114:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   21118:	add	x1, x1, #0x1ef
   2111c:	bl	8340 <fprintf@plt>
   21120:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   21124:	mov	x1, x19
   21128:	add	x0, x0, #0xaec
   2112c:	bl	1fa48 <scols_init_debug@@SMARTCOLS_2.25+0xd45c>
   21130:	mov	x25, #0xb280                	// #45696
   21134:	add	x26, sp, #0x50
   21138:	mov	w24, #0x0                   	// #0
   2113c:	mov	x19, #0x0                   	// #0
   21140:	movk	x25, #0xee6, lsl #16
   21144:	mov	x2, x20
   21148:	mov	x0, x22
   2114c:	mov	w1, #0x0                   	// #0
   21150:	bl	79f0 <memset@plt>
   21154:	cbz	x20, 211ac <scols_init_debug@@SMARTCOLS_2.25+0xebc0>
   21158:	mov	x2, x20
   2115c:	mov	x1, x22
   21160:	mov	w0, w23
   21164:	bl	7fb0 <read@plt>
   21168:	cmp	x0, #0x0
   2116c:	b.gt	211c0 <scols_init_debug@@SMARTCOLS_2.25+0xebd4>
   21170:	ldr	w0, [x21]
   21174:	b.eq	211a4 <scols_init_debug@@SMARTCOLS_2.25+0xebb8>  // b.none
   21178:	cmp	w0, #0xb
   2117c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   21180:	b.ne	211a4 <scols_init_debug@@SMARTCOLS_2.25+0xebb8>  // b.any
   21184:	cmp	w24, #0x4
   21188:	b.gt	211a4 <scols_init_debug@@SMARTCOLS_2.25+0xebb8>
   2118c:	add	w24, w24, #0x1
   21190:	mov	x0, x26
   21194:	mov	x1, #0x0                   	// #0
   21198:	stp	xzr, x25, [sp, #80]
   2119c:	bl	7e00 <nanosleep@plt>
   211a0:	b	21154 <scols_init_debug@@SMARTCOLS_2.25+0xeb68>
   211a4:	cmp	x19, #0x0
   211a8:	csinv	x19, x19, xzr, ne  // ne = any
   211ac:	ldr	w20, [x21]
   211b0:	mov	w0, w23
   211b4:	bl	7b70 <close@plt>
   211b8:	str	w20, [x21]
   211bc:	b	210c4 <scols_init_debug@@SMARTCOLS_2.25+0xead8>
   211c0:	sub	x20, x20, x0
   211c4:	add	x22, x22, x0
   211c8:	add	x19, x19, x0
   211cc:	mov	w24, #0x0                   	// #0
   211d0:	b	21154 <scols_init_debug@@SMARTCOLS_2.25+0xeb68>
   211d4:	stp	x29, x30, [sp, #-80]!
   211d8:	mov	x29, sp
   211dc:	stp	x19, x20, [sp, #16]
   211e0:	mov	x20, x1
   211e4:	mov	x1, x3
   211e8:	str	x21, [sp, #32]
   211ec:	mov	x21, x2
   211f0:	ldp	x2, x3, [x4]
   211f4:	stp	x2, x3, [sp, #48]
   211f8:	mov	x19, x0
   211fc:	ldp	x2, x3, [x4, #16]
   21200:	stp	x2, x3, [sp, #64]
   21204:	add	x2, sp, #0x30
   21208:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   2120c:	cbnz	x0, 2122c <scols_init_debug@@SMARTCOLS_2.25+0xec40>
   21210:	bl	8210 <__errno_location@plt>
   21214:	ldr	w0, [x0]
   21218:	ldp	x19, x20, [sp, #16]
   2121c:	neg	w0, w0
   21220:	ldr	x21, [sp, #32]
   21224:	ldp	x29, x30, [sp], #80
   21228:	ret
   2122c:	mov	x3, x0
   21230:	mov	x2, x21
   21234:	mov	x1, x20
   21238:	mov	x0, x19
   2123c:	ldp	x19, x20, [sp, #16]
   21240:	ldr	x21, [sp, #32]
   21244:	ldp	x29, x30, [sp], #80
   21248:	b	2107c <scols_init_debug@@SMARTCOLS_2.25+0xea90>
   2124c:	stp	x29, x30, [sp, #-240]!
   21250:	mov	x29, sp
   21254:	stp	x4, x5, [sp, #208]
   21258:	add	x4, sp, #0xf0
   2125c:	stp	x4, x4, [sp, #48]
   21260:	add	x4, sp, #0xd0
   21264:	str	x4, [sp, #64]
   21268:	mov	w4, #0xffffffe0            	// #-32
   2126c:	str	w4, [sp, #72]
   21270:	mov	w4, #0xffffff80            	// #-128
   21274:	str	w4, [sp, #76]
   21278:	ldp	x4, x5, [sp, #48]
   2127c:	stp	x4, x5, [sp, #16]
   21280:	ldp	x4, x5, [sp, #64]
   21284:	stp	x4, x5, [sp, #32]
   21288:	add	x4, sp, #0x10
   2128c:	str	q0, [sp, #80]
   21290:	str	q1, [sp, #96]
   21294:	str	q2, [sp, #112]
   21298:	str	q3, [sp, #128]
   2129c:	str	q4, [sp, #144]
   212a0:	str	q5, [sp, #160]
   212a4:	str	q6, [sp, #176]
   212a8:	str	q7, [sp, #192]
   212ac:	stp	x6, x7, [sp, #224]
   212b0:	bl	211d4 <scols_init_debug@@SMARTCOLS_2.25+0xebe8>
   212b4:	ldp	x29, x30, [sp], #240
   212b8:	ret
   212bc:	mov	x12, #0x2030                	// #8240
   212c0:	sub	sp, sp, x12
   212c4:	stp	x29, x30, [sp]
   212c8:	mov	x29, sp
   212cc:	stp	x19, x20, [sp, #16]
   212d0:	str	x21, [sp, #32]
   212d4:	cbz	x1, 21350 <scols_init_debug@@SMARTCOLS_2.25+0xed64>
   212d8:	mov	x20, x1
   212dc:	add	x21, sp, #0x30
   212e0:	mov	x3, x2
   212e4:	mov	x1, x21
   212e8:	mov	x2, #0x1fff                	// #8191
   212ec:	str	xzr, [x20]
   212f0:	bl	2107c <scols_init_debug@@SMARTCOLS_2.25+0xea90>
   212f4:	mov	w19, w0
   212f8:	cmp	w0, #0x0
   212fc:	b.lt	21334 <scols_init_debug@@SMARTCOLS_2.25+0xed48>  // b.tstop
   21300:	b.eq	21318 <scols_init_debug@@SMARTCOLS_2.25+0xed2c>  // b.none
   21304:	add	x0, sp, #0x2f
   21308:	ldrsb	w0, [x0, w19, sxtw]
   2130c:	cmp	w0, #0xa
   21310:	cset	w0, eq  // eq = none
   21314:	sub	w19, w19, w0
   21318:	mov	x0, x21
   2131c:	strb	wzr, [x21, w19, sxtw]
   21320:	bl	7b30 <strdup@plt>
   21324:	cmp	x0, #0x0
   21328:	str	x0, [x20]
   2132c:	mov	w0, #0xfffffff4            	// #-12
   21330:	csel	w19, w19, w0, ne  // ne = any
   21334:	mov	w0, w19
   21338:	mov	x12, #0x2030                	// #8240
   2133c:	ldp	x29, x30, [sp]
   21340:	ldp	x19, x20, [sp, #16]
   21344:	ldr	x21, [sp, #32]
   21348:	add	sp, sp, x12
   2134c:	ret
   21350:	mov	w19, #0xffffffea            	// #-22
   21354:	b	21334 <scols_init_debug@@SMARTCOLS_2.25+0xed48>
   21358:	stp	x29, x30, [sp, #-272]!
   2135c:	mov	x29, sp
   21360:	stp	x19, x20, [sp, #16]
   21364:	mov	x20, x1
   21368:	mov	x1, x2
   2136c:	add	x2, sp, #0x110
   21370:	stp	x2, x2, [sp, #64]
   21374:	add	x2, sp, #0xe0
   21378:	str	x2, [sp, #80]
   2137c:	mov	w2, #0xffffffd8            	// #-40
   21380:	str	w2, [sp, #88]
   21384:	mov	w2, #0xffffff80            	// #-128
   21388:	str	w2, [sp, #92]
   2138c:	mov	x19, x0
   21390:	stp	x3, x4, [sp, #232]
   21394:	ldp	x2, x3, [sp, #64]
   21398:	stp	x2, x3, [sp, #32]
   2139c:	ldp	x2, x3, [sp, #80]
   213a0:	stp	x2, x3, [sp, #48]
   213a4:	add	x2, sp, #0x20
   213a8:	str	q0, [sp, #96]
   213ac:	str	q1, [sp, #112]
   213b0:	str	q2, [sp, #128]
   213b4:	str	q3, [sp, #144]
   213b8:	str	q4, [sp, #160]
   213bc:	str	q5, [sp, #176]
   213c0:	str	q6, [sp, #192]
   213c4:	str	q7, [sp, #208]
   213c8:	stp	x5, x6, [sp, #248]
   213cc:	str	x7, [sp, #264]
   213d0:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   213d4:	cbnz	x0, 213f0 <scols_init_debug@@SMARTCOLS_2.25+0xee04>
   213d8:	bl	8210 <__errno_location@plt>
   213dc:	ldr	w0, [x0]
   213e0:	neg	w0, w0
   213e4:	ldp	x19, x20, [sp, #16]
   213e8:	ldp	x29, x30, [sp], #272
   213ec:	ret
   213f0:	mov	x2, x0
   213f4:	mov	x1, x20
   213f8:	mov	x0, x19
   213fc:	bl	212bc <scols_init_debug@@SMARTCOLS_2.25+0xecd0>
   21400:	b	213e4 <scols_init_debug@@SMARTCOLS_2.25+0xedf8>
   21404:	stp	x29, x30, [sp, #-32]!
   21408:	sub	x2, x2, #0x1
   2140c:	mov	x29, sp
   21410:	str	x19, [sp, #16]
   21414:	mov	x19, x1
   21418:	bl	2107c <scols_init_debug@@SMARTCOLS_2.25+0xea90>
   2141c:	cmp	w0, #0x0
   21420:	b.lt	21444 <scols_init_debug@@SMARTCOLS_2.25+0xee58>  // b.tstop
   21424:	sxtw	x1, w0
   21428:	sub	x1, x1, #0x1
   2142c:	b.eq	21450 <scols_init_debug@@SMARTCOLS_2.25+0xee64>  // b.none
   21430:	ldrsb	w2, [x19, x1]
   21434:	cmp	w2, #0xa
   21438:	b.ne	21450 <scols_init_debug@@SMARTCOLS_2.25+0xee64>  // b.any
   2143c:	sub	w0, w0, #0x1
   21440:	strb	wzr, [x19, w0, sxtw]
   21444:	ldr	x19, [sp, #16]
   21448:	ldp	x29, x30, [sp], #32
   2144c:	ret
   21450:	strb	wzr, [x19, x1]
   21454:	b	21444 <scols_init_debug@@SMARTCOLS_2.25+0xee58>
   21458:	stp	x29, x30, [sp, #-272]!
   2145c:	mov	x29, sp
   21460:	str	x21, [sp, #32]
   21464:	mov	x21, x2
   21468:	add	x2, sp, #0x110
   2146c:	stp	x2, x2, [sp, #80]
   21470:	add	x2, sp, #0xf0
   21474:	str	x2, [sp, #96]
   21478:	mov	w2, #0xffffffe0            	// #-32
   2147c:	str	w2, [sp, #104]
   21480:	mov	w2, #0xffffff80            	// #-128
   21484:	str	w2, [sp, #108]
   21488:	stp	x19, x20, [sp, #16]
   2148c:	mov	x20, x1
   21490:	mov	x1, x3
   21494:	ldp	x2, x3, [sp, #80]
   21498:	stp	x2, x3, [sp, #48]
   2149c:	mov	x19, x0
   214a0:	ldp	x2, x3, [sp, #96]
   214a4:	stp	x2, x3, [sp, #64]
   214a8:	add	x2, sp, #0x30
   214ac:	str	q0, [sp, #112]
   214b0:	str	q1, [sp, #128]
   214b4:	str	q2, [sp, #144]
   214b8:	str	q3, [sp, #160]
   214bc:	str	q4, [sp, #176]
   214c0:	str	q5, [sp, #192]
   214c4:	str	q6, [sp, #208]
   214c8:	str	q7, [sp, #224]
   214cc:	stp	x4, x5, [sp, #240]
   214d0:	stp	x6, x7, [sp, #256]
   214d4:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   214d8:	cbnz	x0, 214f8 <scols_init_debug@@SMARTCOLS_2.25+0xef0c>
   214dc:	bl	8210 <__errno_location@plt>
   214e0:	ldr	w0, [x0]
   214e4:	neg	w0, w0
   214e8:	ldp	x19, x20, [sp, #16]
   214ec:	ldr	x21, [sp, #32]
   214f0:	ldp	x29, x30, [sp], #272
   214f4:	ret
   214f8:	mov	x3, x0
   214fc:	mov	x2, x21
   21500:	mov	x1, x20
   21504:	mov	x0, x19
   21508:	bl	21404 <scols_init_debug@@SMARTCOLS_2.25+0xee18>
   2150c:	b	214e8 <scols_init_debug@@SMARTCOLS_2.25+0xeefc>
   21510:	stp	x29, x30, [sp, #-288]!
   21514:	mov	x29, sp
   21518:	stp	x19, x20, [sp, #16]
   2151c:	mov	x20, x2
   21520:	mov	x2, x1
   21524:	stp	x21, x22, [sp, #32]
   21528:	mov	x21, x1
   2152c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   21530:	add	x1, x1, #0x6ff
   21534:	str	q0, [sp, #112]
   21538:	str	q1, [sp, #128]
   2153c:	str	q2, [sp, #144]
   21540:	str	q3, [sp, #160]
   21544:	str	q4, [sp, #176]
   21548:	str	q5, [sp, #192]
   2154c:	str	q6, [sp, #208]
   21550:	str	q7, [sp, #224]
   21554:	stp	x3, x4, [sp, #248]
   21558:	stp	x5, x6, [sp, #264]
   2155c:	str	x7, [sp, #280]
   21560:	bl	20ac4 <scols_init_debug@@SMARTCOLS_2.25+0xe4d8>
   21564:	cbz	x0, 21620 <scols_init_debug@@SMARTCOLS_2.25+0xf034>
   21568:	mov	x19, x0
   2156c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   21570:	ldr	w0, [x0, #2948]
   21574:	tbz	w0, #2, 215c0 <scols_init_debug@@SMARTCOLS_2.25+0xefd4>
   21578:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   2157c:	ldr	x0, [x0, #4016]
   21580:	ldr	x22, [x0]
   21584:	bl	7840 <getpid@plt>
   21588:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2158c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   21590:	add	x4, x4, #0x72
   21594:	add	x3, x3, #0x9b6
   21598:	mov	w2, w0
   2159c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   215a0:	mov	x0, x22
   215a4:	add	x1, x1, #0x1ef
   215a8:	bl	8340 <fprintf@plt>
   215ac:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   215b0:	mov	x2, x21
   215b4:	mov	x1, x20
   215b8:	add	x0, x0, #0xafa
   215bc:	bl	1fa48 <scols_init_debug@@SMARTCOLS_2.25+0xd45c>
   215c0:	add	x0, sp, #0x120
   215c4:	stp	x0, x0, [sp, #80]
   215c8:	add	x0, sp, #0xf0
   215cc:	str	x0, [sp, #96]
   215d0:	mov	w0, #0xffffffd8            	// #-40
   215d4:	str	w0, [sp, #104]
   215d8:	mov	w0, #0xffffff80            	// #-128
   215dc:	str	w0, [sp, #108]
   215e0:	add	x2, sp, #0x30
   215e4:	ldp	x0, x1, [sp, #80]
   215e8:	stp	x0, x1, [sp, #48]
   215ec:	ldp	x0, x1, [sp, #96]
   215f0:	stp	x0, x1, [sp, #64]
   215f4:	mov	x1, x20
   215f8:	mov	x0, x19
   215fc:	bl	7ec0 <__isoc99_vfscanf@plt>
   21600:	mov	w20, w0
   21604:	mov	x0, x19
   21608:	bl	7820 <fclose@plt>
   2160c:	mov	w0, w20
   21610:	ldp	x19, x20, [sp, #16]
   21614:	ldp	x21, x22, [sp, #32]
   21618:	ldp	x29, x30, [sp], #288
   2161c:	ret
   21620:	mov	w20, #0xffffffea            	// #-22
   21624:	b	2160c <scols_init_debug@@SMARTCOLS_2.25+0xf020>
   21628:	stp	x29, x30, [sp, #-272]!
   2162c:	mov	x29, sp
   21630:	str	q0, [sp, #112]
   21634:	str	q1, [sp, #128]
   21638:	str	q2, [sp, #144]
   2163c:	str	q3, [sp, #160]
   21640:	str	q4, [sp, #176]
   21644:	str	q5, [sp, #192]
   21648:	str	q6, [sp, #208]
   2164c:	str	q7, [sp, #224]
   21650:	stp	x4, x5, [sp, #240]
   21654:	stp	x6, x7, [sp, #256]
   21658:	ldp	x4, x5, [x2]
   2165c:	stp	x4, x5, [sp, #48]
   21660:	stp	x19, x20, [sp, #16]
   21664:	mov	x19, x3
   21668:	ldp	x2, x3, [x2, #16]
   2166c:	str	x21, [sp, #32]
   21670:	add	x21, sp, #0x30
   21674:	stp	x2, x3, [sp, #64]
   21678:	mov	x2, x1
   2167c:	mov	x3, x21
   21680:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   21684:	add	x1, x1, #0x6ff
   21688:	bl	20b88 <scols_init_debug@@SMARTCOLS_2.25+0xe59c>
   2168c:	cbz	x0, 216f0 <scols_init_debug@@SMARTCOLS_2.25+0xf104>
   21690:	add	x1, sp, #0x110
   21694:	stp	x1, x1, [sp, #80]
   21698:	add	x1, sp, #0xf0
   2169c:	str	x1, [sp, #96]
   216a0:	mov	w1, #0xffffffe0            	// #-32
   216a4:	str	w1, [sp, #104]
   216a8:	mov	w1, #0xffffff80            	// #-128
   216ac:	str	w1, [sp, #108]
   216b0:	mov	x1, x19
   216b4:	ldp	x2, x3, [sp, #80]
   216b8:	stp	x2, x3, [sp, #48]
   216bc:	mov	x20, x0
   216c0:	ldp	x2, x3, [sp, #96]
   216c4:	stp	x2, x3, [sp, #64]
   216c8:	mov	x2, x21
   216cc:	bl	7ec0 <__isoc99_vfscanf@plt>
   216d0:	mov	w19, w0
   216d4:	mov	x0, x20
   216d8:	bl	7820 <fclose@plt>
   216dc:	mov	w0, w19
   216e0:	ldp	x19, x20, [sp, #16]
   216e4:	ldr	x21, [sp, #32]
   216e8:	ldp	x29, x30, [sp], #272
   216ec:	ret
   216f0:	mov	w19, #0xffffffea            	// #-22
   216f4:	b	216dc <scols_init_debug@@SMARTCOLS_2.25+0xf0f0>
   216f8:	stp	x29, x30, [sp, #-48]!
   216fc:	mov	x29, sp
   21700:	add	x3, sp, #0x28
   21704:	str	x19, [sp, #16]
   21708:	mov	x19, x1
   2170c:	mov	x1, x2
   21710:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   21714:	add	x2, x2, #0xb0c
   21718:	str	xzr, [sp, #40]
   2171c:	bl	21510 <scols_init_debug@@SMARTCOLS_2.25+0xef24>
   21720:	cmp	w0, #0x1
   21724:	b.ne	2173c <scols_init_debug@@SMARTCOLS_2.25+0xf150>  // b.any
   21728:	cbz	x19, 21734 <scols_init_debug@@SMARTCOLS_2.25+0xf148>
   2172c:	ldr	x0, [sp, #40]
   21730:	str	x0, [x19]
   21734:	mov	w0, #0x0                   	// #0
   21738:	b	21740 <scols_init_debug@@SMARTCOLS_2.25+0xf154>
   2173c:	mov	w0, #0xffffffff            	// #-1
   21740:	ldr	x19, [sp, #16]
   21744:	ldp	x29, x30, [sp], #48
   21748:	ret
   2174c:	stp	x29, x30, [sp, #-272]!
   21750:	mov	x29, sp
   21754:	stp	x19, x20, [sp, #16]
   21758:	mov	x20, x1
   2175c:	mov	x1, x2
   21760:	add	x2, sp, #0x110
   21764:	stp	x2, x2, [sp, #64]
   21768:	add	x2, sp, #0xe0
   2176c:	str	x2, [sp, #80]
   21770:	mov	w2, #0xffffffd8            	// #-40
   21774:	str	w2, [sp, #88]
   21778:	mov	w2, #0xffffff80            	// #-128
   2177c:	str	w2, [sp, #92]
   21780:	mov	x19, x0
   21784:	stp	x3, x4, [sp, #232]
   21788:	ldp	x2, x3, [sp, #64]
   2178c:	stp	x2, x3, [sp, #32]
   21790:	ldp	x2, x3, [sp, #80]
   21794:	stp	x2, x3, [sp, #48]
   21798:	add	x2, sp, #0x20
   2179c:	str	q0, [sp, #96]
   217a0:	str	q1, [sp, #112]
   217a4:	str	q2, [sp, #128]
   217a8:	str	q3, [sp, #144]
   217ac:	str	q4, [sp, #160]
   217b0:	str	q5, [sp, #176]
   217b4:	str	q6, [sp, #192]
   217b8:	str	q7, [sp, #208]
   217bc:	stp	x5, x6, [sp, #248]
   217c0:	str	x7, [sp, #264]
   217c4:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   217c8:	cbnz	x0, 217e4 <scols_init_debug@@SMARTCOLS_2.25+0xf1f8>
   217cc:	bl	8210 <__errno_location@plt>
   217d0:	ldr	w0, [x0]
   217d4:	neg	w0, w0
   217d8:	ldp	x19, x20, [sp, #16]
   217dc:	ldp	x29, x30, [sp], #272
   217e0:	ret
   217e4:	mov	x2, x0
   217e8:	mov	x1, x20
   217ec:	mov	x0, x19
   217f0:	bl	216f8 <scols_init_debug@@SMARTCOLS_2.25+0xf10c>
   217f4:	b	217d8 <scols_init_debug@@SMARTCOLS_2.25+0xf1ec>
   217f8:	stp	x29, x30, [sp, #-48]!
   217fc:	mov	x29, sp
   21800:	add	x3, sp, #0x28
   21804:	str	x19, [sp, #16]
   21808:	mov	x19, x1
   2180c:	mov	x1, x2
   21810:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   21814:	add	x2, x2, #0xaa6
   21818:	str	xzr, [sp, #40]
   2181c:	bl	21510 <scols_init_debug@@SMARTCOLS_2.25+0xef24>
   21820:	cmp	w0, #0x1
   21824:	b.ne	2183c <scols_init_debug@@SMARTCOLS_2.25+0xf250>  // b.any
   21828:	cbz	x19, 21834 <scols_init_debug@@SMARTCOLS_2.25+0xf248>
   2182c:	ldr	x0, [sp, #40]
   21830:	str	x0, [x19]
   21834:	mov	w0, #0x0                   	// #0
   21838:	b	21840 <scols_init_debug@@SMARTCOLS_2.25+0xf254>
   2183c:	mov	w0, #0xffffffff            	// #-1
   21840:	ldr	x19, [sp, #16]
   21844:	ldp	x29, x30, [sp], #48
   21848:	ret
   2184c:	stp	x29, x30, [sp, #-272]!
   21850:	mov	x29, sp
   21854:	stp	x19, x20, [sp, #16]
   21858:	mov	x20, x1
   2185c:	mov	x1, x2
   21860:	add	x2, sp, #0x110
   21864:	stp	x2, x2, [sp, #64]
   21868:	add	x2, sp, #0xe0
   2186c:	str	x2, [sp, #80]
   21870:	mov	w2, #0xffffffd8            	// #-40
   21874:	str	w2, [sp, #88]
   21878:	mov	w2, #0xffffff80            	// #-128
   2187c:	str	w2, [sp, #92]
   21880:	mov	x19, x0
   21884:	stp	x3, x4, [sp, #232]
   21888:	ldp	x2, x3, [sp, #64]
   2188c:	stp	x2, x3, [sp, #32]
   21890:	ldp	x2, x3, [sp, #80]
   21894:	stp	x2, x3, [sp, #48]
   21898:	add	x2, sp, #0x20
   2189c:	str	q0, [sp, #96]
   218a0:	str	q1, [sp, #112]
   218a4:	str	q2, [sp, #128]
   218a8:	str	q3, [sp, #144]
   218ac:	str	q4, [sp, #160]
   218b0:	str	q5, [sp, #176]
   218b4:	str	q6, [sp, #192]
   218b8:	str	q7, [sp, #208]
   218bc:	stp	x5, x6, [sp, #248]
   218c0:	str	x7, [sp, #264]
   218c4:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   218c8:	cbnz	x0, 218e4 <scols_init_debug@@SMARTCOLS_2.25+0xf2f8>
   218cc:	bl	8210 <__errno_location@plt>
   218d0:	ldr	w0, [x0]
   218d4:	neg	w0, w0
   218d8:	ldp	x19, x20, [sp, #16]
   218dc:	ldp	x29, x30, [sp], #272
   218e0:	ret
   218e4:	mov	x2, x0
   218e8:	mov	x1, x20
   218ec:	mov	x0, x19
   218f0:	bl	217f8 <scols_init_debug@@SMARTCOLS_2.25+0xf20c>
   218f4:	b	218d8 <scols_init_debug@@SMARTCOLS_2.25+0xf2ec>
   218f8:	stp	x29, x30, [sp, #-48]!
   218fc:	mov	x29, sp
   21900:	add	x3, sp, #0x2c
   21904:	str	x19, [sp, #16]
   21908:	mov	x19, x1
   2190c:	mov	x1, x2
   21910:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   21914:	add	x2, x2, #0x73c
   21918:	str	wzr, [sp, #44]
   2191c:	bl	21510 <scols_init_debug@@SMARTCOLS_2.25+0xef24>
   21920:	cmp	w0, #0x1
   21924:	b.ne	2193c <scols_init_debug@@SMARTCOLS_2.25+0xf350>  // b.any
   21928:	cbz	x19, 21934 <scols_init_debug@@SMARTCOLS_2.25+0xf348>
   2192c:	ldr	w0, [sp, #44]
   21930:	str	w0, [x19]
   21934:	mov	w0, #0x0                   	// #0
   21938:	b	21940 <scols_init_debug@@SMARTCOLS_2.25+0xf354>
   2193c:	mov	w0, #0xffffffff            	// #-1
   21940:	ldr	x19, [sp, #16]
   21944:	ldp	x29, x30, [sp], #48
   21948:	ret
   2194c:	stp	x29, x30, [sp, #-272]!
   21950:	mov	x29, sp
   21954:	stp	x19, x20, [sp, #16]
   21958:	mov	x20, x1
   2195c:	mov	x1, x2
   21960:	add	x2, sp, #0x110
   21964:	stp	x2, x2, [sp, #64]
   21968:	add	x2, sp, #0xe0
   2196c:	str	x2, [sp, #80]
   21970:	mov	w2, #0xffffffd8            	// #-40
   21974:	str	w2, [sp, #88]
   21978:	mov	w2, #0xffffff80            	// #-128
   2197c:	str	w2, [sp, #92]
   21980:	mov	x19, x0
   21984:	stp	x3, x4, [sp, #232]
   21988:	ldp	x2, x3, [sp, #64]
   2198c:	stp	x2, x3, [sp, #32]
   21990:	ldp	x2, x3, [sp, #80]
   21994:	stp	x2, x3, [sp, #48]
   21998:	add	x2, sp, #0x20
   2199c:	str	q0, [sp, #96]
   219a0:	str	q1, [sp, #112]
   219a4:	str	q2, [sp, #128]
   219a8:	str	q3, [sp, #144]
   219ac:	str	q4, [sp, #160]
   219b0:	str	q5, [sp, #176]
   219b4:	str	q6, [sp, #192]
   219b8:	str	q7, [sp, #208]
   219bc:	stp	x5, x6, [sp, #248]
   219c0:	str	x7, [sp, #264]
   219c4:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   219c8:	cbnz	x0, 219e4 <scols_init_debug@@SMARTCOLS_2.25+0xf3f8>
   219cc:	bl	8210 <__errno_location@plt>
   219d0:	ldr	w0, [x0]
   219d4:	neg	w0, w0
   219d8:	ldp	x19, x20, [sp, #16]
   219dc:	ldp	x29, x30, [sp], #272
   219e0:	ret
   219e4:	mov	x2, x0
   219e8:	mov	x1, x20
   219ec:	mov	x0, x19
   219f0:	bl	218f8 <scols_init_debug@@SMARTCOLS_2.25+0xf30c>
   219f4:	b	219d8 <scols_init_debug@@SMARTCOLS_2.25+0xf3ec>
   219f8:	stp	x29, x30, [sp, #-48]!
   219fc:	mov	x29, sp
   21a00:	add	x3, sp, #0x2c
   21a04:	str	x19, [sp, #16]
   21a08:	mov	x19, x1
   21a0c:	mov	x1, x2
   21a10:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   21a14:	add	x2, x2, #0xc92
   21a18:	bl	21510 <scols_init_debug@@SMARTCOLS_2.25+0xef24>
   21a1c:	cmp	w0, #0x1
   21a20:	b.ne	21a38 <scols_init_debug@@SMARTCOLS_2.25+0xf44c>  // b.any
   21a24:	cbz	x19, 21a30 <scols_init_debug@@SMARTCOLS_2.25+0xf444>
   21a28:	ldr	w0, [sp, #44]
   21a2c:	str	w0, [x19]
   21a30:	mov	w0, #0x0                   	// #0
   21a34:	b	21a3c <scols_init_debug@@SMARTCOLS_2.25+0xf450>
   21a38:	mov	w0, #0xffffffff            	// #-1
   21a3c:	ldr	x19, [sp, #16]
   21a40:	ldp	x29, x30, [sp], #48
   21a44:	ret
   21a48:	stp	x29, x30, [sp, #-272]!
   21a4c:	mov	x29, sp
   21a50:	stp	x19, x20, [sp, #16]
   21a54:	mov	x20, x1
   21a58:	mov	x1, x2
   21a5c:	add	x2, sp, #0x110
   21a60:	stp	x2, x2, [sp, #64]
   21a64:	add	x2, sp, #0xe0
   21a68:	str	x2, [sp, #80]
   21a6c:	mov	w2, #0xffffffd8            	// #-40
   21a70:	str	w2, [sp, #88]
   21a74:	mov	w2, #0xffffff80            	// #-128
   21a78:	str	w2, [sp, #92]
   21a7c:	mov	x19, x0
   21a80:	stp	x3, x4, [sp, #232]
   21a84:	ldp	x2, x3, [sp, #64]
   21a88:	stp	x2, x3, [sp, #32]
   21a8c:	ldp	x2, x3, [sp, #80]
   21a90:	stp	x2, x3, [sp, #48]
   21a94:	add	x2, sp, #0x20
   21a98:	str	q0, [sp, #96]
   21a9c:	str	q1, [sp, #112]
   21aa0:	str	q2, [sp, #128]
   21aa4:	str	q3, [sp, #144]
   21aa8:	str	q4, [sp, #160]
   21aac:	str	q5, [sp, #176]
   21ab0:	str	q6, [sp, #192]
   21ab4:	str	q7, [sp, #208]
   21ab8:	stp	x5, x6, [sp, #248]
   21abc:	str	x7, [sp, #264]
   21ac0:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   21ac4:	cbnz	x0, 21ae0 <scols_init_debug@@SMARTCOLS_2.25+0xf4f4>
   21ac8:	bl	8210 <__errno_location@plt>
   21acc:	ldr	w0, [x0]
   21ad0:	neg	w0, w0
   21ad4:	ldp	x19, x20, [sp, #16]
   21ad8:	ldp	x29, x30, [sp], #272
   21adc:	ret
   21ae0:	mov	x2, x0
   21ae4:	mov	x1, x20
   21ae8:	mov	x0, x19
   21aec:	bl	219f8 <scols_init_debug@@SMARTCOLS_2.25+0xf40c>
   21af0:	b	21ad4 <scols_init_debug@@SMARTCOLS_2.25+0xf4e8>
   21af4:	stp	x29, x30, [sp, #-48]!
   21af8:	mov	x29, sp
   21afc:	add	x4, sp, #0x2c
   21b00:	add	x3, sp, #0x28
   21b04:	str	x19, [sp, #16]
   21b08:	mov	x19, x1
   21b0c:	mov	x1, x2
   21b10:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   21b14:	add	x2, x2, #0xbdf
   21b18:	bl	21510 <scols_init_debug@@SMARTCOLS_2.25+0xef24>
   21b1c:	cmp	w0, #0x2
   21b20:	b.ne	21b3c <scols_init_debug@@SMARTCOLS_2.25+0xf550>  // b.any
   21b24:	cbz	x19, 21b34 <scols_init_debug@@SMARTCOLS_2.25+0xf548>
   21b28:	ldp	w0, w1, [sp, #40]
   21b2c:	bl	77a0 <gnu_dev_makedev@plt>
   21b30:	str	x0, [x19]
   21b34:	mov	w0, #0x0                   	// #0
   21b38:	b	21b40 <scols_init_debug@@SMARTCOLS_2.25+0xf554>
   21b3c:	mov	w0, #0xffffffff            	// #-1
   21b40:	ldr	x19, [sp, #16]
   21b44:	ldp	x29, x30, [sp], #48
   21b48:	ret
   21b4c:	stp	x29, x30, [sp, #-272]!
   21b50:	mov	x29, sp
   21b54:	stp	x19, x20, [sp, #16]
   21b58:	mov	x20, x1
   21b5c:	mov	x1, x2
   21b60:	add	x2, sp, #0x110
   21b64:	stp	x2, x2, [sp, #64]
   21b68:	add	x2, sp, #0xe0
   21b6c:	str	x2, [sp, #80]
   21b70:	mov	w2, #0xffffffd8            	// #-40
   21b74:	str	w2, [sp, #88]
   21b78:	mov	w2, #0xffffff80            	// #-128
   21b7c:	str	w2, [sp, #92]
   21b80:	mov	x19, x0
   21b84:	stp	x3, x4, [sp, #232]
   21b88:	ldp	x2, x3, [sp, #64]
   21b8c:	stp	x2, x3, [sp, #32]
   21b90:	ldp	x2, x3, [sp, #80]
   21b94:	stp	x2, x3, [sp, #48]
   21b98:	add	x2, sp, #0x20
   21b9c:	str	q0, [sp, #96]
   21ba0:	str	q1, [sp, #112]
   21ba4:	str	q2, [sp, #128]
   21ba8:	str	q3, [sp, #144]
   21bac:	str	q4, [sp, #160]
   21bb0:	str	q5, [sp, #176]
   21bb4:	str	q6, [sp, #192]
   21bb8:	str	q7, [sp, #208]
   21bbc:	stp	x5, x6, [sp, #248]
   21bc0:	str	x7, [sp, #264]
   21bc4:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   21bc8:	cbnz	x0, 21be4 <scols_init_debug@@SMARTCOLS_2.25+0xf5f8>
   21bcc:	bl	8210 <__errno_location@plt>
   21bd0:	ldr	w0, [x0]
   21bd4:	neg	w0, w0
   21bd8:	ldp	x19, x20, [sp, #16]
   21bdc:	ldp	x29, x30, [sp], #272
   21be0:	ret
   21be4:	mov	x2, x0
   21be8:	mov	x1, x20
   21bec:	mov	x0, x19
   21bf0:	bl	21af4 <scols_init_debug@@SMARTCOLS_2.25+0xf508>
   21bf4:	b	21bd8 <scols_init_debug@@SMARTCOLS_2.25+0xf5ec>
   21bf8:	stp	x29, x30, [sp, #-48]!
   21bfc:	mov	x29, sp
   21c00:	stp	x19, x20, [sp, #16]
   21c04:	mov	x19, x1
   21c08:	mov	w1, #0x1                   	// #1
   21c0c:	movk	w1, #0x8, lsl #16
   21c10:	stp	x21, x22, [sp, #32]
   21c14:	bl	20864 <scols_init_debug@@SMARTCOLS_2.25+0xe278>
   21c18:	mov	w21, w0
   21c1c:	bl	8210 <__errno_location@plt>
   21c20:	mov	x20, x0
   21c24:	tbz	w21, #31, 21c44 <scols_init_debug@@SMARTCOLS_2.25+0xf658>
   21c28:	ldr	w19, [x0]
   21c2c:	neg	w19, w19
   21c30:	mov	w0, w19
   21c34:	ldp	x19, x20, [sp, #16]
   21c38:	ldp	x21, x22, [sp, #32]
   21c3c:	ldp	x29, x30, [sp], #48
   21c40:	ret
   21c44:	mov	x0, x19
   21c48:	bl	74b0 <strlen@plt>
   21c4c:	mov	x1, x19
   21c50:	mov	x2, x0
   21c54:	mov	w0, w21
   21c58:	bl	1fbf4 <scols_init_debug@@SMARTCOLS_2.25+0xd608>
   21c5c:	ldr	w22, [x20]
   21c60:	mov	w19, w0
   21c64:	mov	w0, w21
   21c68:	bl	7b70 <close@plt>
   21c6c:	str	w22, [x20]
   21c70:	b	21c30 <scols_init_debug@@SMARTCOLS_2.25+0xf644>
   21c74:	stp	x29, x30, [sp, #-272]!
   21c78:	mov	x29, sp
   21c7c:	stp	x19, x20, [sp, #16]
   21c80:	mov	x20, x1
   21c84:	mov	x1, x2
   21c88:	add	x2, sp, #0x110
   21c8c:	stp	x2, x2, [sp, #64]
   21c90:	add	x2, sp, #0xe0
   21c94:	str	x2, [sp, #80]
   21c98:	mov	w2, #0xffffffd8            	// #-40
   21c9c:	str	w2, [sp, #88]
   21ca0:	mov	w2, #0xffffff80            	// #-128
   21ca4:	str	w2, [sp, #92]
   21ca8:	mov	x19, x0
   21cac:	stp	x3, x4, [sp, #232]
   21cb0:	ldp	x2, x3, [sp, #64]
   21cb4:	stp	x2, x3, [sp, #32]
   21cb8:	ldp	x2, x3, [sp, #80]
   21cbc:	stp	x2, x3, [sp, #48]
   21cc0:	add	x2, sp, #0x20
   21cc4:	str	q0, [sp, #96]
   21cc8:	str	q1, [sp, #112]
   21ccc:	str	q2, [sp, #128]
   21cd0:	str	q3, [sp, #144]
   21cd4:	str	q4, [sp, #160]
   21cd8:	str	q5, [sp, #176]
   21cdc:	str	q6, [sp, #192]
   21ce0:	str	q7, [sp, #208]
   21ce4:	stp	x5, x6, [sp, #248]
   21ce8:	str	x7, [sp, #264]
   21cec:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   21cf0:	cbnz	x0, 21d0c <scols_init_debug@@SMARTCOLS_2.25+0xf720>
   21cf4:	bl	8210 <__errno_location@plt>
   21cf8:	ldr	w0, [x0]
   21cfc:	neg	w0, w0
   21d00:	ldp	x19, x20, [sp, #16]
   21d04:	ldp	x29, x30, [sp], #272
   21d08:	ret
   21d0c:	mov	x2, x0
   21d10:	mov	x1, x20
   21d14:	mov	x0, x19
   21d18:	bl	21bf8 <scols_init_debug@@SMARTCOLS_2.25+0xf60c>
   21d1c:	b	21d00 <scols_init_debug@@SMARTCOLS_2.25+0xf714>
   21d20:	stp	x29, x30, [sp, #-80]!
   21d24:	mov	x29, sp
   21d28:	stp	x21, x22, [sp, #32]
   21d2c:	mov	x22, x1
   21d30:	mov	w1, #0x1                   	// #1
   21d34:	movk	w1, #0x8, lsl #16
   21d38:	stp	x19, x20, [sp, #16]
   21d3c:	bl	20864 <scols_init_debug@@SMARTCOLS_2.25+0xe278>
   21d40:	mov	w21, w0
   21d44:	bl	8210 <__errno_location@plt>
   21d48:	mov	x20, x0
   21d4c:	tbz	w21, #31, 21d6c <scols_init_debug@@SMARTCOLS_2.25+0xf780>
   21d50:	ldr	w19, [x0]
   21d54:	neg	w19, w19
   21d58:	mov	w0, w19
   21d5c:	ldp	x19, x20, [sp, #16]
   21d60:	ldp	x21, x22, [sp, #32]
   21d64:	ldp	x29, x30, [sp], #80
   21d68:	ret
   21d6c:	add	x19, sp, #0x38
   21d70:	mov	x3, x22
   21d74:	mov	x0, x19
   21d78:	mov	x1, #0x15                  	// #21
   21d7c:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   21d80:	add	x2, x2, #0xb0c
   21d84:	bl	7790 <snprintf@plt>
   21d88:	sxtw	x2, w0
   21d8c:	mov	x1, x19
   21d90:	mov	w0, w21
   21d94:	bl	1fbf4 <scols_init_debug@@SMARTCOLS_2.25+0xd608>
   21d98:	ldr	w22, [x20]
   21d9c:	mov	w19, w0
   21da0:	mov	w0, w21
   21da4:	bl	7b70 <close@plt>
   21da8:	str	w22, [x20]
   21dac:	b	21d58 <scols_init_debug@@SMARTCOLS_2.25+0xf76c>
   21db0:	stp	x29, x30, [sp, #-96]!
   21db4:	mov	x29, sp
   21db8:	stp	x21, x22, [sp, #32]
   21dbc:	mov	x22, x1
   21dc0:	mov	w1, #0x1                   	// #1
   21dc4:	movk	w1, #0x8, lsl #16
   21dc8:	stp	x19, x20, [sp, #16]
   21dcc:	bl	20864 <scols_init_debug@@SMARTCOLS_2.25+0xe278>
   21dd0:	mov	w21, w0
   21dd4:	bl	8210 <__errno_location@plt>
   21dd8:	mov	x20, x0
   21ddc:	tbz	w21, #31, 21dfc <scols_init_debug@@SMARTCOLS_2.25+0xf810>
   21de0:	ldr	w19, [x0]
   21de4:	neg	w19, w19
   21de8:	mov	w0, w19
   21dec:	ldp	x19, x20, [sp, #16]
   21df0:	ldp	x21, x22, [sp, #32]
   21df4:	ldp	x29, x30, [sp], #96
   21df8:	ret
   21dfc:	add	x19, sp, #0x38
   21e00:	mov	x3, x22
   21e04:	mov	x0, x19
   21e08:	mov	x1, #0x25                  	// #37
   21e0c:	adrp	x2, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   21e10:	add	x2, x2, #0xaa6
   21e14:	bl	7790 <snprintf@plt>
   21e18:	sxtw	x2, w0
   21e1c:	mov	x1, x19
   21e20:	mov	w0, w21
   21e24:	bl	1fbf4 <scols_init_debug@@SMARTCOLS_2.25+0xd608>
   21e28:	ldr	w22, [x20]
   21e2c:	mov	w19, w0
   21e30:	mov	w0, w21
   21e34:	bl	7b70 <close@plt>
   21e38:	str	w22, [x20]
   21e3c:	b	21de8 <scols_init_debug@@SMARTCOLS_2.25+0xf7fc>
   21e40:	stp	x29, x30, [sp, #-272]!
   21e44:	mov	x29, sp
   21e48:	stp	x19, x20, [sp, #16]
   21e4c:	mov	x20, x1
   21e50:	mov	x1, x2
   21e54:	add	x2, sp, #0x110
   21e58:	stp	x2, x2, [sp, #64]
   21e5c:	add	x2, sp, #0xe0
   21e60:	str	x2, [sp, #80]
   21e64:	mov	w2, #0xffffffd8            	// #-40
   21e68:	str	w2, [sp, #88]
   21e6c:	mov	w2, #0xffffff80            	// #-128
   21e70:	str	w2, [sp, #92]
   21e74:	mov	x19, x0
   21e78:	stp	x3, x4, [sp, #232]
   21e7c:	ldp	x2, x3, [sp, #64]
   21e80:	stp	x2, x3, [sp, #32]
   21e84:	ldp	x2, x3, [sp, #80]
   21e88:	stp	x2, x3, [sp, #48]
   21e8c:	add	x2, sp, #0x20
   21e90:	str	q0, [sp, #96]
   21e94:	str	q1, [sp, #112]
   21e98:	str	q2, [sp, #128]
   21e9c:	str	q3, [sp, #144]
   21ea0:	str	q4, [sp, #160]
   21ea4:	str	q5, [sp, #176]
   21ea8:	str	q6, [sp, #192]
   21eac:	str	q7, [sp, #208]
   21eb0:	stp	x5, x6, [sp, #248]
   21eb4:	str	x7, [sp, #264]
   21eb8:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   21ebc:	cbnz	x0, 21ed8 <scols_init_debug@@SMARTCOLS_2.25+0xf8ec>
   21ec0:	bl	8210 <__errno_location@plt>
   21ec4:	ldr	w0, [x0]
   21ec8:	neg	w0, w0
   21ecc:	ldp	x19, x20, [sp, #16]
   21ed0:	ldp	x29, x30, [sp], #272
   21ed4:	ret
   21ed8:	mov	x2, x0
   21edc:	mov	x1, x20
   21ee0:	mov	x0, x19
   21ee4:	bl	21db0 <scols_init_debug@@SMARTCOLS_2.25+0xf7c4>
   21ee8:	b	21ecc <scols_init_debug@@SMARTCOLS_2.25+0xf8e0>
   21eec:	stp	x29, x30, [sp, #-64]!
   21ef0:	mov	x29, sp
   21ef4:	stp	x19, x20, [sp, #16]
   21ef8:	stp	x21, x22, [sp, #32]
   21efc:	str	x23, [sp, #48]
   21f00:	bl	20d90 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   21f04:	cbz	x0, 21f68 <scols_init_debug@@SMARTCOLS_2.25+0xf97c>
   21f08:	adrp	x22, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   21f0c:	adrp	x23, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   21f10:	mov	x20, x0
   21f14:	add	x22, x22, #0xad3
   21f18:	add	x23, x23, #0xad2
   21f1c:	mov	w21, #0x0                   	// #0
   21f20:	mov	x0, x20
   21f24:	bl	7af0 <readdir@plt>
   21f28:	cbnz	x0, 21f38 <scols_init_debug@@SMARTCOLS_2.25+0xf94c>
   21f2c:	mov	x0, x20
   21f30:	bl	7b40 <closedir@plt>
   21f34:	b	21f6c <scols_init_debug@@SMARTCOLS_2.25+0xf980>
   21f38:	add	x19, x0, #0x13
   21f3c:	mov	x1, x22
   21f40:	mov	x0, x19
   21f44:	bl	7ce0 <strcmp@plt>
   21f48:	cbz	w0, 21f20 <scols_init_debug@@SMARTCOLS_2.25+0xf934>
   21f4c:	mov	x1, x23
   21f50:	mov	x0, x19
   21f54:	bl	7ce0 <strcmp@plt>
   21f58:	cmp	w0, #0x0
   21f5c:	cset	w0, ne  // ne = any
   21f60:	add	w21, w21, w0
   21f64:	b	21f20 <scols_init_debug@@SMARTCOLS_2.25+0xf934>
   21f68:	mov	w21, #0x0                   	// #0
   21f6c:	mov	w0, w21
   21f70:	ldp	x19, x20, [sp, #16]
   21f74:	ldp	x21, x22, [sp, #32]
   21f78:	ldr	x23, [sp, #48]
   21f7c:	ldp	x29, x30, [sp], #64
   21f80:	ret
   21f84:	stp	x29, x30, [sp, #-272]!
   21f88:	mov	x29, sp
   21f8c:	stp	x2, x3, [sp, #224]
   21f90:	add	x2, sp, #0x110
   21f94:	stp	x2, x2, [sp, #64]
   21f98:	add	x2, sp, #0xe0
   21f9c:	str	x2, [sp, #80]
   21fa0:	mov	w2, #0xffffffd0            	// #-48
   21fa4:	str	w2, [sp, #88]
   21fa8:	mov	w2, #0xffffff80            	// #-128
   21fac:	str	w2, [sp, #92]
   21fb0:	ldp	x2, x3, [sp, #64]
   21fb4:	stp	x2, x3, [sp, #32]
   21fb8:	ldp	x2, x3, [sp, #80]
   21fbc:	str	x19, [sp, #16]
   21fc0:	mov	x19, x0
   21fc4:	stp	x2, x3, [sp, #48]
   21fc8:	add	x2, sp, #0x20
   21fcc:	str	q0, [sp, #96]
   21fd0:	str	q1, [sp, #112]
   21fd4:	str	q2, [sp, #128]
   21fd8:	str	q3, [sp, #144]
   21fdc:	str	q4, [sp, #160]
   21fe0:	str	q5, [sp, #176]
   21fe4:	str	q6, [sp, #192]
   21fe8:	str	q7, [sp, #208]
   21fec:	stp	x4, x5, [sp, #240]
   21ff0:	stp	x6, x7, [sp, #256]
   21ff4:	bl	1fae4 <scols_init_debug@@SMARTCOLS_2.25+0xd4f8>
   21ff8:	cbnz	x0, 22014 <scols_init_debug@@SMARTCOLS_2.25+0xfa28>
   21ffc:	bl	8210 <__errno_location@plt>
   22000:	ldr	w0, [x0]
   22004:	neg	w0, w0
   22008:	ldr	x19, [sp, #16]
   2200c:	ldp	x29, x30, [sp], #272
   22010:	ret
   22014:	mov	x1, x0
   22018:	mov	x0, x19
   2201c:	bl	21eec <scols_init_debug@@SMARTCOLS_2.25+0xf900>
   22020:	b	22008 <scols_init_debug@@SMARTCOLS_2.25+0xfa1c>
   22024:	mov	x3, x0
   22028:	mov	x0, x1
   2202c:	cbz	x1, 220a0 <scols_init_debug@@SMARTCOLS_2.25+0xfab4>
   22030:	mov	x12, #0x1020                	// #4128
   22034:	sub	sp, sp, x12
   22038:	stp	x29, x30, [sp]
   2203c:	mov	x29, sp
   22040:	stp	x19, x20, [sp, #16]
   22044:	mov	x20, x2
   22048:	cbnz	x3, 22068 <scols_init_debug@@SMARTCOLS_2.25+0xfa7c>
   2204c:	mov	x1, x2
   22050:	bl	7870 <fopen@plt>
   22054:	mov	x12, #0x1020                	// #4128
   22058:	ldp	x29, x30, [sp]
   2205c:	ldp	x19, x20, [sp, #16]
   22060:	add	sp, sp, x12
   22064:	ret
   22068:	ldrsb	w1, [x1]
   2206c:	cmp	w1, #0x2f
   22070:	b.ne	22078 <scols_init_debug@@SMARTCOLS_2.25+0xfa8c>  // b.any
   22074:	add	x0, x0, #0x1
   22078:	add	x19, sp, #0x20
   2207c:	mov	x4, x0
   22080:	mov	x1, #0x1000                	// #4096
   22084:	mov	x0, x19
   22088:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2208c:	add	x2, x2, #0xa37
   22090:	bl	7790 <snprintf@plt>
   22094:	mov	x1, x20
   22098:	mov	x0, x19
   2209c:	b	22050 <scols_init_debug@@SMARTCOLS_2.25+0xfa64>
   220a0:	ret
   220a4:	stp	x29, x30, [sp, #-240]!
   220a8:	mov	x29, sp
   220ac:	stp	x4, x5, [sp, #208]
   220b0:	add	x4, sp, #0xf0
   220b4:	stp	x4, x4, [sp, #48]
   220b8:	add	x4, sp, #0xd0
   220bc:	str	x4, [sp, #64]
   220c0:	mov	w4, #0xffffffe0            	// #-32
   220c4:	str	w4, [sp, #72]
   220c8:	mov	w4, #0xffffff80            	// #-128
   220cc:	str	w4, [sp, #76]
   220d0:	ldp	x4, x5, [sp, #48]
   220d4:	stp	x4, x5, [sp, #16]
   220d8:	ldp	x4, x5, [sp, #64]
   220dc:	stp	x4, x5, [sp, #32]
   220e0:	add	x5, sp, #0x10
   220e4:	mov	x4, x3
   220e8:	mov	w3, #0x0                   	// #0
   220ec:	str	q0, [sp, #80]
   220f0:	str	q1, [sp, #96]
   220f4:	str	q2, [sp, #112]
   220f8:	str	q3, [sp, #128]
   220fc:	str	q4, [sp, #144]
   22100:	str	q5, [sp, #160]
   22104:	str	q6, [sp, #176]
   22108:	str	q7, [sp, #192]
   2210c:	stp	x6, x7, [sp, #224]
   22110:	bl	20be0 <scols_init_debug@@SMARTCOLS_2.25+0xe5f4>
   22114:	ldp	x29, x30, [sp], #240
   22118:	ret
   2211c:	stp	x29, x30, [sp, #-240]!
   22120:	mov	x29, sp
   22124:	stp	x4, x5, [sp, #208]
   22128:	add	x4, sp, #0xf0
   2212c:	stp	x4, x4, [sp, #48]
   22130:	add	x4, sp, #0xd0
   22134:	str	x4, [sp, #64]
   22138:	mov	w4, #0xffffffe0            	// #-32
   2213c:	str	w4, [sp, #72]
   22140:	mov	w4, #0xffffff80            	// #-128
   22144:	str	w4, [sp, #76]
   22148:	ldp	x4, x5, [sp, #48]
   2214c:	stp	x4, x5, [sp, #16]
   22150:	ldp	x4, x5, [sp, #64]
   22154:	stp	x4, x5, [sp, #32]
   22158:	add	x5, sp, #0x10
   2215c:	mov	x4, x3
   22160:	mov	w3, #0x1                   	// #1
   22164:	str	q0, [sp, #80]
   22168:	str	q1, [sp, #96]
   2216c:	str	q2, [sp, #112]
   22170:	str	q3, [sp, #128]
   22174:	str	q4, [sp, #144]
   22178:	str	q5, [sp, #160]
   2217c:	str	q6, [sp, #176]
   22180:	str	q7, [sp, #192]
   22184:	stp	x6, x7, [sp, #224]
   22188:	bl	20be0 <scols_init_debug@@SMARTCOLS_2.25+0xe5f4>
   2218c:	ldp	x29, x30, [sp], #240
   22190:	ret
   22194:	mov	x12, #0x2060                	// #8288
   22198:	sub	sp, sp, x12
   2219c:	mov	x4, x1
   221a0:	mov	w3, w0
   221a4:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   221a8:	add	x2, x2, #0xb49
   221ac:	stp	x29, x30, [sp]
   221b0:	mov	x29, sp
   221b4:	mov	x1, #0x2000                	// #8192
   221b8:	stp	x19, x20, [sp, #16]
   221bc:	add	x19, sp, #0x60
   221c0:	mov	x0, x19
   221c4:	stp	x21, x22, [sp, #32]
   221c8:	stp	x23, x24, [sp, #48]
   221cc:	stp	x25, x26, [sp, #64]
   221d0:	bl	7790 <snprintf@plt>
   221d4:	mov	x0, x19
   221d8:	mov	w1, #0x0                   	// #0
   221dc:	bl	7920 <open@plt>
   221e0:	tbnz	w0, #31, 222c8 <scols_init_debug@@SMARTCOLS_2.25+0xfcdc>
   221e4:	mov	x25, #0xb280                	// #45696
   221e8:	mov	x24, x19
   221ec:	add	x26, sp, #0x50
   221f0:	mov	x21, #0x0                   	// #0
   221f4:	mov	w22, #0x0                   	// #0
   221f8:	mov	x23, #0x2000                	// #8192
   221fc:	movk	x25, #0xee6, lsl #16
   22200:	mov	w20, w0
   22204:	mov	x2, #0x2000                	// #8192
   22208:	mov	x0, x19
   2220c:	mov	w1, #0x0                   	// #0
   22210:	bl	79f0 <memset@plt>
   22214:	mov	x2, x23
   22218:	mov	x1, x24
   2221c:	mov	w0, w20
   22220:	bl	7fb0 <read@plt>
   22224:	cmp	x0, #0x0
   22228:	b.gt	22278 <scols_init_debug@@SMARTCOLS_2.25+0xfc8c>
   2222c:	b.eq	22264 <scols_init_debug@@SMARTCOLS_2.25+0xfc78>  // b.none
   22230:	bl	8210 <__errno_location@plt>
   22234:	ldr	w0, [x0]
   22238:	cmp	w0, #0xb
   2223c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
   22240:	b.ne	22264 <scols_init_debug@@SMARTCOLS_2.25+0xfc78>  // b.any
   22244:	cmp	w22, #0x4
   22248:	b.gt	22264 <scols_init_debug@@SMARTCOLS_2.25+0xfc78>
   2224c:	add	w22, w22, #0x1
   22250:	mov	x0, x26
   22254:	mov	x1, #0x0                   	// #0
   22258:	stp	xzr, x25, [sp, #80]
   2225c:	bl	7e00 <nanosleep@plt>
   22260:	b	22214 <scols_init_debug@@SMARTCOLS_2.25+0xfc28>
   22264:	cbnz	x21, 22290 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>
   22268:	mov	x19, #0x0                   	// #0
   2226c:	mov	w0, w20
   22270:	bl	7b70 <close@plt>
   22274:	b	222cc <scols_init_debug@@SMARTCOLS_2.25+0xfce0>
   22278:	add	x24, x24, x0
   2227c:	add	x21, x21, x0
   22280:	subs	x23, x23, x0
   22284:	b.eq	22290 <scols_init_debug@@SMARTCOLS_2.25+0xfca4>  // b.none
   22288:	mov	w22, #0x0                   	// #0
   2228c:	b	22214 <scols_init_debug@@SMARTCOLS_2.25+0xfc28>
   22290:	mov	x0, #0x0                   	// #0
   22294:	mov	w1, #0x20                  	// #32
   22298:	ldrsb	w2, [x19, x0]
   2229c:	cbnz	w2, 222a4 <scols_init_debug@@SMARTCOLS_2.25+0xfcb8>
   222a0:	strb	w1, [x19, x0]
   222a4:	add	x0, x0, #0x1
   222a8:	cmp	x21, x0
   222ac:	b.hi	22298 <scols_init_debug@@SMARTCOLS_2.25+0xfcac>  // b.pmore
   222b0:	add	x0, sp, #0x5f
   222b4:	strb	wzr, [x0, x21]
   222b8:	mov	x0, x19
   222bc:	bl	7b30 <strdup@plt>
   222c0:	mov	x19, x0
   222c4:	b	2226c <scols_init_debug@@SMARTCOLS_2.25+0xfc80>
   222c8:	mov	x19, #0x0                   	// #0
   222cc:	mov	x0, x19
   222d0:	mov	x12, #0x2060                	// #8288
   222d4:	ldp	x29, x30, [sp]
   222d8:	ldp	x19, x20, [sp, #16]
   222dc:	ldp	x21, x22, [sp, #32]
   222e0:	ldp	x23, x24, [sp, #48]
   222e4:	ldp	x25, x26, [sp, #64]
   222e8:	add	sp, sp, x12
   222ec:	ret
   222f0:	mov	x12, #0x1020                	// #4128
   222f4:	sub	sp, sp, x12
   222f8:	mov	w2, w0
   222fc:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22300:	add	x1, x1, #0xb55
   22304:	stp	x29, x30, [sp]
   22308:	mov	x29, sp
   2230c:	stp	x19, x20, [sp, #16]
   22310:	add	x20, sp, #0x20
   22314:	mov	x0, x20
   22318:	bl	7680 <sprintf@plt>
   2231c:	mov	x0, #0x8                   	// #8
   22320:	bl	78b0 <malloc@plt>
   22324:	mov	x19, x0
   22328:	cbnz	x0, 22350 <scols_init_debug@@SMARTCOLS_2.25+0xfd64>
   2232c:	mov	x0, x19
   22330:	mov	x19, #0x0                   	// #0
   22334:	bl	7d80 <free@plt>
   22338:	mov	x0, x19
   2233c:	mov	x12, #0x1020                	// #4128
   22340:	ldp	x29, x30, [sp]
   22344:	ldp	x19, x20, [sp, #16]
   22348:	add	sp, sp, x12
   2234c:	ret
   22350:	mov	x0, x20
   22354:	bl	76b0 <opendir@plt>
   22358:	str	x0, [x19]
   2235c:	cbnz	x0, 22338 <scols_init_debug@@SMARTCOLS_2.25+0xfd4c>
   22360:	b	2232c <scols_init_debug@@SMARTCOLS_2.25+0xfd40>
   22364:	stp	x29, x30, [sp, #-32]!
   22368:	mov	x29, sp
   2236c:	str	x19, [sp, #16]
   22370:	mov	x19, x0
   22374:	cbz	x0, 22384 <scols_init_debug@@SMARTCOLS_2.25+0xfd98>
   22378:	ldr	x0, [x0]
   2237c:	cbz	x0, 22384 <scols_init_debug@@SMARTCOLS_2.25+0xfd98>
   22380:	bl	7b40 <closedir@plt>
   22384:	mov	x0, x19
   22388:	ldr	x19, [sp, #16]
   2238c:	ldp	x29, x30, [sp], #32
   22390:	b	7d80 <free@plt>
   22394:	cmp	x0, #0x0
   22398:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   2239c:	b.eq	22464 <scols_init_debug@@SMARTCOLS_2.25+0xfe78>  // b.none
   223a0:	stp	x29, x30, [sp, #-80]!
   223a4:	mov	x29, sp
   223a8:	stp	x19, x20, [sp, #16]
   223ac:	stp	x21, x22, [sp, #32]
   223b0:	mov	x22, x0
   223b4:	mov	x21, x1
   223b8:	str	x23, [sp, #48]
   223bc:	add	x23, sp, #0x48
   223c0:	str	wzr, [x1]
   223c4:	bl	8210 <__errno_location@plt>
   223c8:	mov	x20, x0
   223cc:	str	wzr, [x0]
   223d0:	ldr	x0, [x22]
   223d4:	bl	7af0 <readdir@plt>
   223d8:	mov	x19, x0
   223dc:	cbnz	x0, 22400 <scols_init_debug@@SMARTCOLS_2.25+0xfe14>
   223e0:	ldr	w0, [x20]
   223e4:	cbz	w0, 2246c <scols_init_debug@@SMARTCOLS_2.25+0xfe80>
   223e8:	mov	w0, #0xffffffff            	// #-1
   223ec:	ldp	x19, x20, [sp, #16]
   223f0:	ldp	x21, x22, [sp, #32]
   223f4:	ldr	x23, [sp, #48]
   223f8:	ldp	x29, x30, [sp], #80
   223fc:	ret
   22400:	bl	7d10 <__ctype_b_loc@plt>
   22404:	ldrb	w1, [x19, #19]
   22408:	ldr	x0, [x0]
   2240c:	ldrh	w0, [x0, x1, lsl #1]
   22410:	tbnz	w0, #11, 22424 <scols_init_debug@@SMARTCOLS_2.25+0xfe38>
   22414:	ldr	w0, [x21]
   22418:	cbz	w0, 223d0 <scols_init_debug@@SMARTCOLS_2.25+0xfde4>
   2241c:	mov	w0, #0x0                   	// #0
   22420:	b	223ec <scols_init_debug@@SMARTCOLS_2.25+0xfe00>
   22424:	str	wzr, [x20]
   22428:	add	x19, x19, #0x13
   2242c:	mov	x1, x23
   22430:	mov	x0, x19
   22434:	mov	w2, #0xa                   	// #10
   22438:	bl	7d30 <strtol@plt>
   2243c:	str	w0, [x21]
   22440:	ldr	w0, [x20]
   22444:	cbnz	w0, 223e8 <scols_init_debug@@SMARTCOLS_2.25+0xfdfc>
   22448:	ldr	x0, [sp, #72]
   2244c:	cmp	x19, x0
   22450:	b.eq	223e8 <scols_init_debug@@SMARTCOLS_2.25+0xfdfc>  // b.none
   22454:	cbz	x0, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xfe28>
   22458:	ldrsb	w0, [x0]
   2245c:	cbz	w0, 22414 <scols_init_debug@@SMARTCOLS_2.25+0xfe28>
   22460:	b	223e8 <scols_init_debug@@SMARTCOLS_2.25+0xfdfc>
   22464:	mov	w0, #0xffffffea            	// #-22
   22468:	ret
   2246c:	mov	w0, #0x1                   	// #1
   22470:	b	223ec <scols_init_debug@@SMARTCOLS_2.25+0xfe00>
   22474:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22478:	add	x1, x1, #0xb64
   2247c:	b	22194 <scols_init_debug@@SMARTCOLS_2.25+0xfba8>
   22480:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   22484:	add	x1, x1, #0x1d6
   22488:	b	22194 <scols_init_debug@@SMARTCOLS_2.25+0xfba8>
   2248c:	stp	x29, x30, [sp, #-32]!
   22490:	mov	x1, #0x18                  	// #24
   22494:	mov	x0, #0x1                   	// #1
   22498:	mov	x29, sp
   2249c:	str	x19, [sp, #16]
   224a0:	bl	7a70 <calloc@plt>
   224a4:	mov	x19, x0
   224a8:	cbnz	x0, 224c8 <scols_init_debug@@SMARTCOLS_2.25+0xfedc>
   224ac:	mov	x0, x19
   224b0:	mov	x19, #0x0                   	// #0
   224b4:	bl	7d80 <free@plt>
   224b8:	mov	x0, x19
   224bc:	ldr	x19, [sp, #16]
   224c0:	ldp	x29, x30, [sp], #32
   224c4:	ret
   224c8:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   224cc:	add	x0, x0, #0xb6c
   224d0:	bl	76b0 <opendir@plt>
   224d4:	str	x0, [x19]
   224d8:	cbnz	x0, 224b8 <scols_init_debug@@SMARTCOLS_2.25+0xfecc>
   224dc:	b	224ac <scols_init_debug@@SMARTCOLS_2.25+0xfec0>
   224e0:	stp	x29, x30, [sp, #-32]!
   224e4:	mov	x29, sp
   224e8:	str	x19, [sp, #16]
   224ec:	mov	x19, x0
   224f0:	cbz	x0, 22500 <scols_init_debug@@SMARTCOLS_2.25+0xff14>
   224f4:	ldr	x0, [x0]
   224f8:	cbz	x0, 22500 <scols_init_debug@@SMARTCOLS_2.25+0xff14>
   224fc:	bl	7b40 <closedir@plt>
   22500:	mov	x0, x19
   22504:	ldr	x19, [sp, #16]
   22508:	ldp	x29, x30, [sp], #32
   2250c:	b	7d80 <free@plt>
   22510:	cmp	x1, #0x0
   22514:	str	x1, [x0, #8]
   22518:	ldrb	w1, [x0, #20]
   2251c:	cset	w2, ne  // ne = any
   22520:	bfxil	w1, w2, #0, #1
   22524:	strb	w1, [x0, #20]
   22528:	ret
   2252c:	str	w1, [x0, #16]
   22530:	ldrb	w1, [x0, #20]
   22534:	orr	w1, w1, #0x2
   22538:	strb	w1, [x0, #20]
   2253c:	ret
   22540:	cmp	x0, #0x0
   22544:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   22548:	b.eq	22708 <scols_init_debug@@SMARTCOLS_2.25+0x1011c>  // b.none
   2254c:	mov	x12, #0x2160                	// #8544
   22550:	sub	sp, sp, x12
   22554:	stp	x29, x30, [sp]
   22558:	mov	x29, sp
   2255c:	stp	x19, x20, [sp, #16]
   22560:	stp	x21, x22, [sp, #32]
   22564:	mov	x21, x0
   22568:	stp	x23, x24, [sp, #48]
   2256c:	mov	x23, x1
   22570:	add	x24, sp, #0x160
   22574:	stp	x25, x26, [sp, #64]
   22578:	adrp	x25, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2257c:	adrp	x26, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   22580:	str	wzr, [x1]
   22584:	add	x25, x25, #0xb72
   22588:	add	x26, x26, #0x592
   2258c:	bl	8210 <__errno_location@plt>
   22590:	mov	x22, x0
   22594:	ldr	x0, [x21]
   22598:	str	wzr, [x22]
   2259c:	bl	7af0 <readdir@plt>
   225a0:	mov	x19, x0
   225a4:	cbnz	x0, 225d4 <scols_init_debug@@SMARTCOLS_2.25+0xffe8>
   225a8:	ldr	w0, [x22]
   225ac:	cbz	w0, 22700 <scols_init_debug@@SMARTCOLS_2.25+0x10114>
   225b0:	mov	w0, #0xffffffff            	// #-1
   225b4:	mov	x12, #0x2160                	// #8544
   225b8:	ldp	x29, x30, [sp]
   225bc:	ldp	x19, x20, [sp, #16]
   225c0:	ldp	x21, x22, [sp, #32]
   225c4:	ldp	x23, x24, [sp, #48]
   225c8:	ldp	x25, x26, [sp, #64]
   225cc:	add	sp, sp, x12
   225d0:	ret
   225d4:	bl	7d10 <__ctype_b_loc@plt>
   225d8:	ldrb	w1, [x19, #19]
   225dc:	ldr	x0, [x0]
   225e0:	ldrh	w0, [x0, x1, lsl #1]
   225e4:	tbz	w0, #11, 22594 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>
   225e8:	ldrb	w0, [x21, #20]
   225ec:	add	x19, x19, #0x13
   225f0:	tbz	w0, #1, 22620 <scols_init_debug@@SMARTCOLS_2.25+0x10034>
   225f4:	ldr	x0, [x21]
   225f8:	bl	7f40 <dirfd@plt>
   225fc:	mov	x2, x24
   22600:	mov	x1, x19
   22604:	mov	w3, #0x0                   	// #0
   22608:	bl	24170 <scols_init_debug@@SMARTCOLS_2.25+0x11b84>
   2260c:	cbnz	w0, 22594 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>
   22610:	ldr	w1, [x21, #16]
   22614:	ldr	w0, [sp, #376]
   22618:	cmp	w1, w0
   2261c:	b.ne	22594 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>  // b.any
   22620:	ldrb	w0, [x21, #20]
   22624:	tbz	w0, #0, 226b8 <scols_init_debug@@SMARTCOLS_2.25+0x100cc>
   22628:	mov	x2, x25
   2262c:	mov	x1, #0x2000                	// #8192
   22630:	mov	x3, x19
   22634:	mov	x0, x24
   22638:	bl	7790 <snprintf@plt>
   2263c:	ldr	x0, [x21]
   22640:	bl	7f40 <dirfd@plt>
   22644:	mov	x1, x24
   22648:	mov	w2, #0x80000               	// #524288
   2264c:	bl	81f0 <openat@plt>
   22650:	tbnz	w0, #31, 22594 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>
   22654:	mov	x1, x26
   22658:	bl	7a00 <fdopen@plt>
   2265c:	mov	x20, x0
   22660:	cbz	x0, 22594 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>
   22664:	mov	x2, x0
   22668:	mov	w1, #0x2000                	// #8192
   2266c:	mov	x0, x24
   22670:	bl	8350 <fgets@plt>
   22674:	str	x0, [sp, #88]
   22678:	mov	x0, x20
   2267c:	bl	7820 <fclose@plt>
   22680:	ldr	x0, [sp, #88]
   22684:	cbz	x0, 22594 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>
   22688:	add	x20, sp, #0x60
   2268c:	mov	x0, x24
   22690:	mov	x2, x20
   22694:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22698:	add	x1, x1, #0xb7a
   2269c:	bl	80c0 <__isoc99_sscanf@plt>
   226a0:	cmp	w0, #0x1
   226a4:	b.ne	22594 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>  // b.any
   226a8:	ldr	x1, [x21, #8]
   226ac:	mov	x0, x20
   226b0:	bl	7ce0 <strcmp@plt>
   226b4:	cbnz	w0, 22594 <scols_init_debug@@SMARTCOLS_2.25+0xffa8>
   226b8:	str	wzr, [x22]
   226bc:	add	x1, sp, #0x58
   226c0:	mov	x0, x19
   226c4:	mov	w2, #0xa                   	// #10
   226c8:	str	xzr, [sp, #88]
   226cc:	bl	7d30 <strtol@plt>
   226d0:	str	w0, [x23]
   226d4:	ldr	w0, [x22]
   226d8:	cbnz	w0, 226f8 <scols_init_debug@@SMARTCOLS_2.25+0x1010c>
   226dc:	ldr	x1, [sp, #88]
   226e0:	cmp	x1, x19
   226e4:	b.eq	225b0 <scols_init_debug@@SMARTCOLS_2.25+0xffc4>  // b.none
   226e8:	cbz	x1, 225b4 <scols_init_debug@@SMARTCOLS_2.25+0xffc8>
   226ec:	ldrsb	w1, [x1]
   226f0:	cbz	w1, 225b4 <scols_init_debug@@SMARTCOLS_2.25+0xffc8>
   226f4:	b	225b0 <scols_init_debug@@SMARTCOLS_2.25+0xffc4>
   226f8:	neg	w0, w0
   226fc:	b	225b4 <scols_init_debug@@SMARTCOLS_2.25+0xffc8>
   22700:	mov	w0, #0x1                   	// #1
   22704:	b	225b4 <scols_init_debug@@SMARTCOLS_2.25+0xffc8>
   22708:	mov	w0, #0xffffffea            	// #-22
   2270c:	ret
   22710:	stp	x29, x30, [sp, #-272]!
   22714:	mov	x29, sp
   22718:	stp	x19, x20, [sp, #16]
   2271c:	mov	x20, x1
   22720:	adrp	x19, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   22724:	str	q0, [sp, #96]
   22728:	str	q1, [sp, #112]
   2272c:	str	q2, [sp, #128]
   22730:	str	q3, [sp, #144]
   22734:	str	q4, [sp, #160]
   22738:	str	q5, [sp, #176]
   2273c:	str	q6, [sp, #192]
   22740:	str	q7, [sp, #208]
   22744:	stp	x2, x3, [sp, #224]
   22748:	stp	x4, x5, [sp, #240]
   2274c:	stp	x6, x7, [sp, #256]
   22750:	cbz	x0, 22778 <scols_init_debug@@SMARTCOLS_2.25+0x1018c>
   22754:	adrp	x1, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   22758:	ldr	w1, [x1, #2952]
   2275c:	tbnz	w1, #24, 22778 <scols_init_debug@@SMARTCOLS_2.25+0x1018c>
   22760:	ldr	x3, [x19, #4016]
   22764:	mov	x2, x0
   22768:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   2276c:	add	x1, x1, #0x1d1
   22770:	ldr	x0, [x3]
   22774:	bl	8340 <fprintf@plt>
   22778:	add	x0, sp, #0x110
   2277c:	stp	x0, x0, [sp, #64]
   22780:	add	x0, sp, #0xe0
   22784:	str	x0, [sp, #80]
   22788:	mov	w0, #0xffffffd0            	// #-48
   2278c:	str	w0, [sp, #88]
   22790:	mov	w0, #0xffffff80            	// #-128
   22794:	str	w0, [sp, #92]
   22798:	add	x2, sp, #0x20
   2279c:	ldr	x19, [x19, #4016]
   227a0:	ldp	x0, x1, [sp, #64]
   227a4:	stp	x0, x1, [sp, #32]
   227a8:	ldp	x0, x1, [sp, #80]
   227ac:	stp	x0, x1, [sp, #48]
   227b0:	ldr	x0, [x19]
   227b4:	mov	x1, x20
   227b8:	bl	81e0 <vfprintf@plt>
   227bc:	ldr	x1, [x19]
   227c0:	mov	w0, #0xa                   	// #10
   227c4:	bl	76e0 <fputc@plt>
   227c8:	ldp	x19, x20, [sp, #16]
   227cc:	ldp	x29, x30, [sp], #272
   227d0:	ret
   227d4:	cbz	x0, 2287c <scols_init_debug@@SMARTCOLS_2.25+0x10290>
   227d8:	stp	x29, x30, [sp, #-32]!
   227dc:	mov	x29, sp
   227e0:	stp	x19, x20, [sp, #16]
   227e4:	mov	x19, x0
   227e8:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   227ec:	ldr	w0, [x0, #2952]
   227f0:	tbz	w0, #2, 22838 <scols_init_debug@@SMARTCOLS_2.25+0x1024c>
   227f4:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   227f8:	ldr	x0, [x0, #4016]
   227fc:	ldr	x20, [x0]
   22800:	bl	7840 <getpid@plt>
   22804:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22808:	mov	w2, w0
   2280c:	add	x4, x4, #0x72
   22810:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22814:	add	x3, x3, #0xb89
   22818:	mov	x0, x20
   2281c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   22820:	add	x1, x1, #0x1ef
   22824:	bl	8340 <fprintf@plt>
   22828:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2282c:	mov	x0, x19
   22830:	add	x1, x1, #0xb91
   22834:	bl	22710 <scols_init_debug@@SMARTCOLS_2.25+0x10124>
   22838:	mov	x0, x19
   2283c:	bl	1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   22840:	mov	x20, x0
   22844:	cbz	x0, 22870 <scols_init_debug@@SMARTCOLS_2.25+0x10284>
   22848:	ldr	x0, [x0, #8]
   2284c:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   22850:	mov	x0, x20
   22854:	bl	7d80 <free@plt>
   22858:	mov	x0, x19
   2285c:	mov	x2, #0x0                   	// #0
   22860:	ldp	x19, x20, [sp, #16]
   22864:	mov	x1, #0x0                   	// #0
   22868:	ldp	x29, x30, [sp], #32
   2286c:	b	1ff4c <scols_init_debug@@SMARTCOLS_2.25+0xd960>
   22870:	ldp	x19, x20, [sp, #16]
   22874:	ldp	x29, x30, [sp], #32
   22878:	ret
   2287c:	ret
   22880:	stp	x29, x30, [sp, #-64]!
   22884:	mov	x29, sp
   22888:	stp	x19, x20, [sp, #16]
   2288c:	mov	x20, x0
   22890:	stp	x21, x22, [sp, #32]
   22894:	adrp	x21, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   22898:	adrp	x22, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   2289c:	add	x21, x21, #0xad3
   228a0:	add	x22, x22, #0xad2
   228a4:	str	x23, [sp, #48]
   228a8:	mov	x0, x20
   228ac:	bl	7af0 <readdir@plt>
   228b0:	mov	x19, x0
   228b4:	cbz	x0, 228dc <scols_init_debug@@SMARTCOLS_2.25+0x102f0>
   228b8:	add	x23, x19, #0x13
   228bc:	mov	x1, x21
   228c0:	mov	x0, x23
   228c4:	bl	7ce0 <strcmp@plt>
   228c8:	cbz	w0, 228a8 <scols_init_debug@@SMARTCOLS_2.25+0x102bc>
   228cc:	mov	x1, x22
   228d0:	mov	x0, x23
   228d4:	bl	7ce0 <strcmp@plt>
   228d8:	cbz	w0, 228a8 <scols_init_debug@@SMARTCOLS_2.25+0x102bc>
   228dc:	mov	x0, x19
   228e0:	ldp	x19, x20, [sp, #16]
   228e4:	ldp	x21, x22, [sp, #32]
   228e8:	ldr	x23, [sp, #48]
   228ec:	ldp	x29, x30, [sp], #64
   228f0:	ret
   228f4:	stp	x29, x30, [sp, #-48]!
   228f8:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   228fc:	add	x1, x1, #0x6ff
   22900:	mov	x29, sp
   22904:	stp	x19, x20, [sp, #16]
   22908:	stp	wzr, wzr, [sp, #40]
   2290c:	bl	7870 <fopen@plt>
   22910:	cbz	x0, 22960 <scols_init_debug@@SMARTCOLS_2.25+0x10374>
   22914:	mov	x20, x0
   22918:	add	x3, sp, #0x2c
   2291c:	add	x2, sp, #0x28
   22920:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22924:	add	x1, x1, #0xbdf
   22928:	bl	7960 <__isoc99_fscanf@plt>
   2292c:	cmp	w0, #0x2
   22930:	b.ne	22958 <scols_init_debug@@SMARTCOLS_2.25+0x1036c>  // b.any
   22934:	ldp	w0, w1, [sp, #40]
   22938:	bl	77a0 <gnu_dev_makedev@plt>
   2293c:	mov	x19, x0
   22940:	mov	x0, x20
   22944:	bl	7820 <fclose@plt>
   22948:	mov	x0, x19
   2294c:	ldp	x19, x20, [sp, #16]
   22950:	ldp	x29, x30, [sp], #48
   22954:	ret
   22958:	mov	x19, #0x0                   	// #0
   2295c:	b	22940 <scols_init_debug@@SMARTCOLS_2.25+0x10354>
   22960:	mov	x19, #0x0                   	// #0
   22964:	b	22948 <scols_init_debug@@SMARTCOLS_2.25+0x1035c>
   22968:	stp	x29, x30, [sp, #-48]!
   2296c:	mov	x29, sp
   22970:	stp	x19, x20, [sp, #16]
   22974:	mov	x20, x0
   22978:	mov	x19, x1
   2297c:	stp	x21, x22, [sp, #32]
   22980:	mov	x21, x2
   22984:	bl	1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   22988:	cbnz	x0, 229a0 <scols_init_debug@@SMARTCOLS_2.25+0x103b4>
   2298c:	mov	w0, #0x1                   	// #1
   22990:	ldp	x19, x20, [sp, #16]
   22994:	ldp	x21, x22, [sp, #32]
   22998:	ldp	x29, x30, [sp], #48
   2299c:	ret
   229a0:	ldr	x22, [x0, #8]
   229a4:	cbz	x22, 2298c <scols_init_debug@@SMARTCOLS_2.25+0x103a0>
   229a8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   229ac:	mov	x0, x19
   229b0:	add	x1, x1, #0xb98
   229b4:	mov	x2, #0x6                   	// #6
   229b8:	bl	7990 <strncmp@plt>
   229bc:	cbnz	w0, 2298c <scols_init_debug@@SMARTCOLS_2.25+0x103a0>
   229c0:	mov	x0, x22
   229c4:	bl	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   229c8:	str	w0, [x21]
   229cc:	tbnz	w0, #31, 2298c <scols_init_debug@@SMARTCOLS_2.25+0x103a0>
   229d0:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   229d4:	ldr	w1, [x0, #2952]
   229d8:	and	w0, w1, #0x4
   229dc:	tbz	w1, #2, 22990 <scols_init_debug@@SMARTCOLS_2.25+0x103a4>
   229e0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   229e4:	ldr	x0, [x0, #4016]
   229e8:	ldr	x21, [x0]
   229ec:	bl	7840 <getpid@plt>
   229f0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   229f4:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   229f8:	add	x4, x4, #0x72
   229fc:	add	x3, x3, #0xb89
   22a00:	mov	w2, w0
   22a04:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   22a08:	mov	x0, x21
   22a0c:	add	x1, x1, #0x1ef
   22a10:	bl	8340 <fprintf@plt>
   22a14:	mov	x0, x20
   22a18:	mov	x2, x19
   22a1c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22a20:	add	x1, x1, #0xb9f
   22a24:	bl	22710 <scols_init_debug@@SMARTCOLS_2.25+0x10124>
   22a28:	mov	w0, #0x0                   	// #0
   22a2c:	b	22990 <scols_init_debug@@SMARTCOLS_2.25+0x103a4>
   22a30:	cbz	x0, 22a6c <scols_init_debug@@SMARTCOLS_2.25+0x10480>
   22a34:	stp	x29, x30, [sp, #-32]!
   22a38:	mov	x29, sp
   22a3c:	stp	x19, x20, [sp, #16]
   22a40:	mov	x19, x0
   22a44:	mov	w20, #0x2f                  	// #47
   22a48:	mov	x0, x19
   22a4c:	mov	w1, #0x21                  	// #33
   22a50:	bl	7e90 <strchr@plt>
   22a54:	cbnz	x0, 22a64 <scols_init_debug@@SMARTCOLS_2.25+0x10478>
   22a58:	ldp	x19, x20, [sp, #16]
   22a5c:	ldp	x29, x30, [sp], #32
   22a60:	ret
   22a64:	strb	w20, [x0]
   22a68:	b	22a48 <scols_init_debug@@SMARTCOLS_2.25+0x1045c>
   22a6c:	ret
   22a70:	cbz	x0, 22aac <scols_init_debug@@SMARTCOLS_2.25+0x104c0>
   22a74:	stp	x29, x30, [sp, #-32]!
   22a78:	mov	x29, sp
   22a7c:	stp	x19, x20, [sp, #16]
   22a80:	mov	x19, x0
   22a84:	mov	w20, #0x21                  	// #33
   22a88:	mov	x0, x19
   22a8c:	mov	w1, #0x2f                  	// #47
   22a90:	bl	7e90 <strchr@plt>
   22a94:	cbnz	x0, 22aa4 <scols_init_debug@@SMARTCOLS_2.25+0x104b8>
   22a98:	ldp	x19, x20, [sp, #16]
   22a9c:	ldp	x29, x30, [sp], #32
   22aa0:	ret
   22aa4:	strb	w20, [x0]
   22aa8:	b	22a88 <scols_init_debug@@SMARTCOLS_2.25+0x1049c>
   22aac:	ret
   22ab0:	stp	x29, x30, [sp, #-64]!
   22ab4:	mov	x29, sp
   22ab8:	stp	x19, x20, [sp, #16]
   22abc:	adrp	x19, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   22ac0:	ldr	w0, [x19, #2952]
   22ac4:	str	x21, [sp, #32]
   22ac8:	cbnz	w0, 22b6c <scols_init_debug@@SMARTCOLS_2.25+0x10580>
   22acc:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22ad0:	add	x0, x0, #0xbb7
   22ad4:	bl	8240 <getenv@plt>
   22ad8:	cbz	x0, 22b7c <scols_init_debug@@SMARTCOLS_2.25+0x10590>
   22adc:	add	x1, sp, #0x38
   22ae0:	mov	w2, #0x0                   	// #0
   22ae4:	bl	74a0 <strtoul@plt>
   22ae8:	mov	w20, w0
   22aec:	ldr	x0, [sp, #56]
   22af0:	cbz	x0, 22b0c <scols_init_debug@@SMARTCOLS_2.25+0x10520>
   22af4:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   22af8:	add	x1, x1, #0x46
   22afc:	bl	7ce0 <strcmp@plt>
   22b00:	cmp	w0, #0x0
   22b04:	mov	w0, #0xffff                	// #65535
   22b08:	csel	w20, w20, w0, ne  // ne = any
   22b0c:	str	w20, [x19, #2952]
   22b10:	ldr	w20, [x19, #2952]
   22b14:	cbz	w20, 22b60 <scols_init_debug@@SMARTCOLS_2.25+0x10574>
   22b18:	bl	7690 <getuid@plt>
   22b1c:	mov	w21, w0
   22b20:	bl	7600 <geteuid@plt>
   22b24:	cmp	w21, w0
   22b28:	b.eq	22b84 <scols_init_debug@@SMARTCOLS_2.25+0x10598>  // b.none
   22b2c:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   22b30:	orr	w20, w20, #0x1000000
   22b34:	str	w20, [x19, #2952]
   22b38:	ldr	x0, [x0, #4016]
   22b3c:	ldr	x20, [x0]
   22b40:	bl	7840 <getpid@plt>
   22b44:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22b48:	mov	w2, w0
   22b4c:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   22b50:	add	x3, x3, #0xb89
   22b54:	add	x1, x1, #0x4a
   22b58:	mov	x0, x20
   22b5c:	bl	8340 <fprintf@plt>
   22b60:	ldr	w0, [x19, #2952]
   22b64:	orr	w0, w0, #0x2
   22b68:	str	w0, [x19, #2952]
   22b6c:	ldp	x19, x20, [sp, #16]
   22b70:	ldr	x21, [sp, #32]
   22b74:	ldp	x29, x30, [sp], #64
   22b78:	ret
   22b7c:	str	wzr, [x19, #2952]
   22b80:	b	22b10 <scols_init_debug@@SMARTCOLS_2.25+0x10524>
   22b84:	bl	7db0 <getgid@plt>
   22b88:	mov	w21, w0
   22b8c:	bl	75c0 <getegid@plt>
   22b90:	cmp	w21, w0
   22b94:	b.ne	22b2c <scols_init_debug@@SMARTCOLS_2.25+0x10540>  // b.any
   22b98:	b	22b60 <scols_init_debug@@SMARTCOLS_2.25+0x10574>
   22b9c:	stp	x29, x30, [sp, #-48]!
   22ba0:	mov	x29, sp
   22ba4:	stp	x19, x20, [sp, #16]
   22ba8:	mov	x20, x1
   22bac:	str	x21, [sp, #32]
   22bb0:	mov	x21, x0
   22bb4:	bl	1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   22bb8:	cmp	x21, #0x0
   22bbc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
   22bc0:	b.eq	22c58 <scols_init_debug@@SMARTCOLS_2.25+0x1066c>  // b.none
   22bc4:	mov	x19, x0
   22bc8:	ldr	x0, [x0, #8]
   22bcc:	cbz	x0, 22bd8 <scols_init_debug@@SMARTCOLS_2.25+0x105ec>
   22bd0:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   22bd4:	str	xzr, [x19, #8]
   22bd8:	cbz	x20, 22c50 <scols_init_debug@@SMARTCOLS_2.25+0x10664>
   22bdc:	mov	x0, x20
   22be0:	bl	1fd8c <scols_init_debug@@SMARTCOLS_2.25+0xd7a0>
   22be4:	str	x20, [x19, #8]
   22be8:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   22bec:	ldr	w1, [x0, #2952]
   22bf0:	and	w0, w1, #0x4
   22bf4:	tbz	w1, #2, 22c40 <scols_init_debug@@SMARTCOLS_2.25+0x10654>
   22bf8:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   22bfc:	ldr	x0, [x0, #4016]
   22c00:	ldr	x19, [x0]
   22c04:	bl	7840 <getpid@plt>
   22c08:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22c0c:	mov	w2, w0
   22c10:	add	x4, x4, #0x72
   22c14:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22c18:	add	x3, x3, #0xb89
   22c1c:	mov	x0, x19
   22c20:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   22c24:	add	x1, x1, #0x1ef
   22c28:	bl	8340 <fprintf@plt>
   22c2c:	mov	x0, x21
   22c30:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22c34:	add	x1, x1, #0xbc5
   22c38:	bl	22710 <scols_init_debug@@SMARTCOLS_2.25+0x10124>
   22c3c:	mov	w0, #0x0                   	// #0
   22c40:	ldp	x19, x20, [sp, #16]
   22c44:	ldr	x21, [sp, #32]
   22c48:	ldp	x29, x30, [sp], #48
   22c4c:	ret
   22c50:	str	xzr, [x19, #8]
   22c54:	b	22be8 <scols_init_debug@@SMARTCOLS_2.25+0x105fc>
   22c58:	mov	w0, #0xffffffea            	// #-22
   22c5c:	b	22c40 <scols_init_debug@@SMARTCOLS_2.25+0x10654>
   22c60:	stp	x29, x30, [sp, #-112]!
   22c64:	mov	x29, sp
   22c68:	stp	x19, x20, [sp, #16]
   22c6c:	mov	x19, x0
   22c70:	mov	x0, x1
   22c74:	stp	x21, x22, [sp, #32]
   22c78:	mov	x22, x1
   22c7c:	add	x20, sp, #0x40
   22c80:	stp	x23, x24, [sp, #48]
   22c84:	mov	x23, x2
   22c88:	bl	7c70 <gnu_dev_major@plt>
   22c8c:	mov	w21, w0
   22c90:	mov	x0, x22
   22c94:	bl	7f20 <gnu_dev_minor@plt>
   22c98:	mov	w4, w0
   22c9c:	mov	w3, w21
   22ca0:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22ca4:	add	x2, x2, #0xbd0
   22ca8:	mov	x1, #0x2e                  	// #46
   22cac:	mov	x0, x20
   22cb0:	bl	7790 <snprintf@plt>
   22cb4:	mov	x1, x20
   22cb8:	mov	x0, x19
   22cbc:	bl	1fe80 <scols_init_debug@@SMARTCOLS_2.25+0xd894>
   22cc0:	mov	w21, w0
   22cc4:	cbnz	w0, 22dc8 <scols_init_debug@@SMARTCOLS_2.25+0x107dc>
   22cc8:	mov	x0, x19
   22ccc:	bl	1ffdc <scols_init_debug@@SMARTCOLS_2.25+0xd9f0>
   22cd0:	tbnz	w0, #31, 22de0 <scols_init_debug@@SMARTCOLS_2.25+0x107f4>
   22cd4:	mov	x0, x19
   22cd8:	adrp	x24, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   22cdc:	bl	1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   22ce0:	mov	x20, x0
   22ce4:	cbnz	x0, 22d6c <scols_init_debug@@SMARTCOLS_2.25+0x10780>
   22ce8:	ldr	w0, [x24, #2952]
   22cec:	tbz	w0, #2, 22d34 <scols_init_debug@@SMARTCOLS_2.25+0x10748>
   22cf0:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   22cf4:	ldr	x0, [x0, #4016]
   22cf8:	ldr	x20, [x0]
   22cfc:	bl	7840 <getpid@plt>
   22d00:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22d04:	mov	w2, w0
   22d08:	add	x4, x4, #0x72
   22d0c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22d10:	add	x3, x3, #0xb89
   22d14:	mov	x0, x20
   22d18:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   22d1c:	add	x1, x1, #0x1ef
   22d20:	bl	8340 <fprintf@plt>
   22d24:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22d28:	mov	x0, x19
   22d2c:	add	x1, x1, #0xbe5
   22d30:	bl	22710 <scols_init_debug@@SMARTCOLS_2.25+0x10124>
   22d34:	mov	x1, #0x28                  	// #40
   22d38:	mov	x0, #0x1                   	// #1
   22d3c:	bl	7a70 <calloc@plt>
   22d40:	mov	x20, x0
   22d44:	cbz	x0, 22de8 <scols_init_debug@@SMARTCOLS_2.25+0x107fc>
   22d48:	adrp	x2, 22000 <scols_init_debug@@SMARTCOLS_2.25+0xfa14>
   22d4c:	add	x2, x2, #0x7d4
   22d50:	mov	x1, x0
   22d54:	mov	x0, x19
   22d58:	bl	1ff4c <scols_init_debug@@SMARTCOLS_2.25+0xd960>
   22d5c:	adrp	x1, 22000 <scols_init_debug@@SMARTCOLS_2.25+0xfa14>
   22d60:	mov	x0, x19
   22d64:	add	x1, x1, #0x968
   22d68:	bl	1ffd0 <scols_init_debug@@SMARTCOLS_2.25+0xd9e4>
   22d6c:	ldr	w0, [x24, #2952]
   22d70:	tbz	w0, #2, 22db8 <scols_init_debug@@SMARTCOLS_2.25+0x107cc>
   22d74:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   22d78:	ldr	x0, [x0, #4016]
   22d7c:	ldr	x24, [x0]
   22d80:	bl	7840 <getpid@plt>
   22d84:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22d88:	mov	w2, w0
   22d8c:	add	x4, x4, #0x72
   22d90:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22d94:	add	x3, x3, #0xb89
   22d98:	mov	x0, x24
   22d9c:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   22da0:	add	x1, x1, #0x1ef
   22da4:	bl	8340 <fprintf@plt>
   22da8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22dac:	mov	x0, x19
   22db0:	add	x1, x1, #0xbfd
   22db4:	bl	22710 <scols_init_debug@@SMARTCOLS_2.25+0x10124>
   22db8:	str	x22, [x20]
   22dbc:	mov	x1, x23
   22dc0:	mov	x0, x19
   22dc4:	bl	22b9c <scols_init_debug@@SMARTCOLS_2.25+0x105b0>
   22dc8:	mov	w0, w21
   22dcc:	ldp	x19, x20, [sp, #16]
   22dd0:	ldp	x21, x22, [sp, #32]
   22dd4:	ldp	x23, x24, [sp, #48]
   22dd8:	ldp	x29, x30, [sp], #112
   22ddc:	ret
   22de0:	mov	w21, w0
   22de4:	b	22dc8 <scols_init_debug@@SMARTCOLS_2.25+0x107dc>
   22de8:	mov	w21, #0xfffffff4            	// #-12
   22dec:	b	22dc8 <scols_init_debug@@SMARTCOLS_2.25+0x107dc>
   22df0:	stp	x29, x30, [sp, #-48]!
   22df4:	mov	x29, sp
   22df8:	stp	x19, x20, [sp, #16]
   22dfc:	mov	x20, x2
   22e00:	stp	x21, x22, [sp, #32]
   22e04:	mov	x21, x0
   22e08:	mov	x22, x1
   22e0c:	mov	x0, #0x0                   	// #0
   22e10:	bl	20250 <scols_init_debug@@SMARTCOLS_2.25+0xdc64>
   22e14:	mov	x19, x0
   22e18:	cbz	x0, 22e48 <scols_init_debug@@SMARTCOLS_2.25+0x1085c>
   22e1c:	cbz	x20, 22e28 <scols_init_debug@@SMARTCOLS_2.25+0x1083c>
   22e20:	mov	x1, x20
   22e24:	bl	1fda0 <scols_init_debug@@SMARTCOLS_2.25+0xd7b4>
   22e28:	mov	x2, x22
   22e2c:	mov	x1, x21
   22e30:	mov	x0, x19
   22e34:	bl	22c60 <scols_init_debug@@SMARTCOLS_2.25+0x10674>
   22e38:	cbz	w0, 22e5c <scols_init_debug@@SMARTCOLS_2.25+0x10870>
   22e3c:	mov	x0, x19
   22e40:	mov	x19, #0x0                   	// #0
   22e44:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   22e48:	mov	x0, x19
   22e4c:	ldp	x19, x20, [sp, #16]
   22e50:	ldp	x21, x22, [sp, #32]
   22e54:	ldp	x29, x30, [sp], #48
   22e58:	ret
   22e5c:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   22e60:	ldr	w0, [x0, #2952]
   22e64:	tbz	w0, #2, 22e48 <scols_init_debug@@SMARTCOLS_2.25+0x1085c>
   22e68:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   22e6c:	ldr	x0, [x0, #4016]
   22e70:	ldr	x20, [x0]
   22e74:	bl	7840 <getpid@plt>
   22e78:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22e7c:	mov	w2, w0
   22e80:	add	x4, x4, #0x72
   22e84:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   22e88:	add	x3, x3, #0xb89
   22e8c:	mov	x0, x20
   22e90:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   22e94:	add	x1, x1, #0x1ef
   22e98:	bl	8340 <fprintf@plt>
   22e9c:	mov	x0, x19
   22ea0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   22ea4:	add	x1, x1, #0x203
   22ea8:	bl	22710 <scols_init_debug@@SMARTCOLS_2.25+0x10124>
   22eac:	b	22e48 <scols_init_debug@@SMARTCOLS_2.25+0x1085c>
   22eb0:	stp	x29, x30, [sp, #-16]!
   22eb4:	mov	x29, sp
   22eb8:	bl	1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   22ebc:	cbz	x0, 22ec4 <scols_init_debug@@SMARTCOLS_2.25+0x108d8>
   22ec0:	ldr	x0, [x0, #8]
   22ec4:	ldp	x29, x30, [sp], #16
   22ec8:	ret
   22ecc:	mov	x12, #0x1030                	// #4144
   22ed0:	sub	sp, sp, x12
   22ed4:	mov	x3, #0x0                   	// #0
   22ed8:	stp	x29, x30, [sp]
   22edc:	mov	x29, sp
   22ee0:	stp	x19, x20, [sp, #16]
   22ee4:	add	x19, sp, #0x30
   22ee8:	mov	x20, x1
   22eec:	mov	x1, x19
   22ef0:	str	x21, [sp, #32]
   22ef4:	mov	x21, x2
   22ef8:	mov	x2, #0xfff                 	// #4095
   22efc:	bl	20f2c <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   22f00:	tbz	x0, #63, 22f24 <scols_init_debug@@SMARTCOLS_2.25+0x10938>
   22f04:	mov	x20, #0x0                   	// #0
   22f08:	mov	x0, x20
   22f0c:	mov	x12, #0x1030                	// #4144
   22f10:	ldp	x29, x30, [sp]
   22f14:	ldp	x19, x20, [sp, #16]
   22f18:	ldr	x21, [sp, #32]
   22f1c:	add	sp, sp, x12
   22f20:	ret
   22f24:	mov	w1, #0x2f                  	// #47
   22f28:	strb	wzr, [x19, x0]
   22f2c:	mov	x0, x19
   22f30:	bl	7ba0 <strrchr@plt>
   22f34:	cbz	x0, 22f04 <scols_init_debug@@SMARTCOLS_2.25+0x10918>
   22f38:	add	x19, x0, #0x1
   22f3c:	mov	x0, x19
   22f40:	bl	74b0 <strlen@plt>
   22f44:	add	x2, x0, #0x1
   22f48:	cmp	x2, x21
   22f4c:	b.hi	22f04 <scols_init_debug@@SMARTCOLS_2.25+0x10918>  // b.pmore
   22f50:	mov	x1, x19
   22f54:	mov	x0, x20
   22f58:	bl	73f0 <memcpy@plt>
   22f5c:	mov	x0, x20
   22f60:	bl	22a30 <scols_init_debug@@SMARTCOLS_2.25+0x10444>
   22f64:	b	22f08 <scols_init_debug@@SMARTCOLS_2.25+0x1091c>
   22f68:	stp	x29, x30, [sp, #-320]!
   22f6c:	mov	x29, sp
   22f70:	stp	x19, x20, [sp, #16]
   22f74:	mov	x20, x1
   22f78:	mov	x19, x2
   22f7c:	str	x21, [sp, #32]
   22f80:	mov	x21, x0
   22f84:	ldrb	w1, [x1, #18]
   22f88:	cmp	w1, #0xa
   22f8c:	b.eq	22f98 <scols_init_debug@@SMARTCOLS_2.25+0x109ac>  // b.none
   22f90:	and	w1, w1, #0xfffffffb
   22f94:	cbnz	w1, 23068 <scols_init_debug@@SMARTCOLS_2.25+0x10a7c>
   22f98:	cbz	x19, 23028 <scols_init_debug@@SMARTCOLS_2.25+0x10a3c>
   22f9c:	ldrsb	w1, [x19]
   22fa0:	cmp	w1, #0x2f
   22fa4:	b.ne	22fb8 <scols_init_debug@@SMARTCOLS_2.25+0x109cc>  // b.any
   22fa8:	mov	x0, x19
   22fac:	bl	7ba0 <strrchr@plt>
   22fb0:	cbz	x0, 23068 <scols_init_debug@@SMARTCOLS_2.25+0x10a7c>
   22fb4:	add	x19, x0, #0x1
   22fb8:	mov	x0, x19
   22fbc:	add	x20, x20, #0x13
   22fc0:	bl	74b0 <strlen@plt>
   22fc4:	mov	x21, x0
   22fc8:	mov	x0, x20
   22fcc:	bl	74b0 <strlen@plt>
   22fd0:	cmp	x21, x0
   22fd4:	b.cs	23068 <scols_init_debug@@SMARTCOLS_2.25+0x10a7c>  // b.hs, b.nlast
   22fd8:	mov	x2, x21
   22fdc:	mov	x1, x20
   22fe0:	mov	x0, x19
   22fe4:	bl	7990 <strncmp@plt>
   22fe8:	cbnz	w0, 23068 <scols_init_debug@@SMARTCOLS_2.25+0x10a7c>
   22fec:	ldrsb	w19, [x20, x21]
   22ff0:	bl	7d10 <__ctype_b_loc@plt>
   22ff4:	ldr	x0, [x0]
   22ff8:	cmp	w19, #0x70
   22ffc:	b.ne	23010 <scols_init_debug@@SMARTCOLS_2.25+0x10a24>  // b.any
   23000:	add	x20, x20, x21
   23004:	ldrsb	x1, [x20, #1]
   23008:	ldrh	w1, [x0, x1, lsl #1]
   2300c:	tbnz	w1, #11, 23070 <scols_init_debug@@SMARTCOLS_2.25+0x10a84>
   23010:	ldrh	w0, [x0, w19, sxtw #1]
   23014:	ubfx	x0, x0, #11, #1
   23018:	ldp	x19, x20, [sp, #16]
   2301c:	ldr	x21, [sp, #32]
   23020:	ldp	x29, x30, [sp], #320
   23024:	ret
   23028:	add	x3, x20, #0x13
   2302c:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23030:	add	x2, x2, #0xc0e
   23034:	mov	x1, #0x106                 	// #262
   23038:	add	x19, sp, #0x38
   2303c:	mov	x0, x19
   23040:	bl	7790 <snprintf@plt>
   23044:	mov	x0, x21
   23048:	bl	7f40 <dirfd@plt>
   2304c:	mov	x1, x19
   23050:	mov	w3, #0x0                   	// #0
   23054:	mov	w2, #0x4                   	// #4
   23058:	bl	81d0 <faccessat@plt>
   2305c:	cmp	w0, #0x0
   23060:	cset	w0, eq  // eq = none
   23064:	b	23018 <scols_init_debug@@SMARTCOLS_2.25+0x10a2c>
   23068:	mov	w0, #0x0                   	// #0
   2306c:	b	23018 <scols_init_debug@@SMARTCOLS_2.25+0x10a2c>
   23070:	mov	w0, #0x1                   	// #1
   23074:	b	23018 <scols_init_debug@@SMARTCOLS_2.25+0x10a2c>
   23078:	stp	x29, x30, [sp, #-48]!
   2307c:	mov	x29, sp
   23080:	stp	x19, x20, [sp, #16]
   23084:	str	x21, [sp, #32]
   23088:	mov	x21, x1
   2308c:	mov	x1, #0x0                   	// #0
   23090:	bl	20d90 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   23094:	cbz	x0, 230e4 <scols_init_debug@@SMARTCOLS_2.25+0x10af8>
   23098:	mov	x19, x0
   2309c:	mov	w20, #0x0                   	// #0
   230a0:	mov	x0, x19
   230a4:	bl	22880 <scols_init_debug@@SMARTCOLS_2.25+0x10294>
   230a8:	mov	x1, x0
   230ac:	cbnz	x0, 230cc <scols_init_debug@@SMARTCOLS_2.25+0x10ae0>
   230b0:	mov	x0, x19
   230b4:	bl	7b40 <closedir@plt>
   230b8:	mov	w0, w20
   230bc:	ldp	x19, x20, [sp, #16]
   230c0:	ldr	x21, [sp, #32]
   230c4:	ldp	x29, x30, [sp], #48
   230c8:	ret
   230cc:	mov	x2, x21
   230d0:	mov	x0, x19
   230d4:	bl	22f68 <scols_init_debug@@SMARTCOLS_2.25+0x1097c>
   230d8:	cmp	w0, #0x0
   230dc:	cinc	w20, w20, ne  // ne = any
   230e0:	b	230a0 <scols_init_debug@@SMARTCOLS_2.25+0x10ab4>
   230e4:	mov	w20, #0x0                   	// #0
   230e8:	b	230b8 <scols_init_debug@@SMARTCOLS_2.25+0x10acc>
   230ec:	stp	x29, x30, [sp, #-96]!
   230f0:	mov	x29, sp
   230f4:	stp	x19, x20, [sp, #16]
   230f8:	stp	x21, x22, [sp, #32]
   230fc:	mov	w22, w1
   23100:	mov	x21, x0
   23104:	mov	x1, #0x0                   	// #0
   23108:	stp	x23, x24, [sp, #48]
   2310c:	str	x25, [sp, #64]
   23110:	str	xzr, [sp, #88]
   23114:	bl	20d90 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   23118:	cbz	x0, 23214 <scols_init_debug@@SMARTCOLS_2.25+0x10c28>
   2311c:	adrp	x23, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23120:	adrp	x24, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23124:	mov	x20, x0
   23128:	add	x23, x23, #0xc17
   2312c:	add	x25, sp, #0x54
   23130:	add	x24, x24, #0xd48
   23134:	mov	x0, x20
   23138:	bl	22880 <scols_init_debug@@SMARTCOLS_2.25+0x10294>
   2313c:	mov	x19, x0
   23140:	cbz	x0, 23198 <scols_init_debug@@SMARTCOLS_2.25+0x10bac>
   23144:	mov	x1, x19
   23148:	mov	x0, x20
   2314c:	mov	x2, #0x0                   	// #0
   23150:	bl	22f68 <scols_init_debug@@SMARTCOLS_2.25+0x1097c>
   23154:	cbz	w0, 23134 <scols_init_debug@@SMARTCOLS_2.25+0x10b48>
   23158:	add	x19, x19, #0x13
   2315c:	mov	x2, x23
   23160:	mov	x3, x19
   23164:	mov	x1, x25
   23168:	mov	x0, x21
   2316c:	bl	2194c <scols_init_debug@@SMARTCOLS_2.25+0xf360>
   23170:	cbnz	w0, 23134 <scols_init_debug@@SMARTCOLS_2.25+0x10b48>
   23174:	ldr	w0, [sp, #84]
   23178:	cmp	w0, w22
   2317c:	b.ne	23134 <scols_init_debug@@SMARTCOLS_2.25+0x10b48>  // b.any
   23180:	mov	x3, x19
   23184:	mov	x2, x24
   23188:	add	x1, sp, #0x58
   2318c:	mov	x0, x21
   23190:	bl	21b4c <scols_init_debug@@SMARTCOLS_2.25+0xf560>
   23194:	cbnz	w0, 23134 <scols_init_debug@@SMARTCOLS_2.25+0x10b48>
   23198:	mov	x0, x20
   2319c:	bl	7b40 <closedir@plt>
   231a0:	adrp	x0, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   231a4:	ldr	w0, [x0, #2952]
   231a8:	tbz	w0, #2, 231f8 <scols_init_debug@@SMARTCOLS_2.25+0x10c0c>
   231ac:	adrp	x0, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   231b0:	ldr	x0, [x0, #4016]
   231b4:	ldr	x19, [x0]
   231b8:	bl	7840 <getpid@plt>
   231bc:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   231c0:	mov	w2, w0
   231c4:	add	x4, x4, #0x72
   231c8:	mov	x0, x19
   231cc:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   231d0:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   231d4:	add	x3, x3, #0xb89
   231d8:	add	x1, x1, #0x1ef
   231dc:	bl	8340 <fprintf@plt>
   231e0:	ldr	w3, [sp, #88]
   231e4:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   231e8:	mov	w2, w22
   231ec:	add	x1, x1, #0xc24
   231f0:	mov	x0, x21
   231f4:	bl	22710 <scols_init_debug@@SMARTCOLS_2.25+0x10124>
   231f8:	ldr	x0, [sp, #88]
   231fc:	ldp	x19, x20, [sp, #16]
   23200:	ldp	x21, x22, [sp, #32]
   23204:	ldp	x23, x24, [sp, #48]
   23208:	ldr	x25, [sp, #64]
   2320c:	ldp	x29, x30, [sp], #96
   23210:	ret
   23214:	mov	x0, #0x0                   	// #0
   23218:	b	231fc <scols_init_debug@@SMARTCOLS_2.25+0x10c10>
   2321c:	stp	x29, x30, [sp, #-32]!
   23220:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23224:	add	x1, x1, #0xc3e
   23228:	mov	x29, sp
   2322c:	stp	x19, x20, [sp, #16]
   23230:	bl	20d90 <scols_init_debug@@SMARTCOLS_2.25+0xe7a4>
   23234:	mov	x19, x0
   23238:	cbz	x0, 23274 <scols_init_debug@@SMARTCOLS_2.25+0x10c88>
   2323c:	mov	x20, #0x0                   	// #0
   23240:	mov	x0, x19
   23244:	bl	22880 <scols_init_debug@@SMARTCOLS_2.25+0x10294>
   23248:	cbnz	x0, 2325c <scols_init_debug@@SMARTCOLS_2.25+0x10c70>
   2324c:	mov	x0, x19
   23250:	mov	x19, x20
   23254:	bl	7b40 <closedir@plt>
   23258:	b	23274 <scols_init_debug@@SMARTCOLS_2.25+0x10c88>
   2325c:	cbz	x20, 23284 <scols_init_debug@@SMARTCOLS_2.25+0x10c98>
   23260:	mov	x0, x20
   23264:	bl	7d80 <free@plt>
   23268:	mov	x0, x19
   2326c:	mov	x19, #0x0                   	// #0
   23270:	bl	7b40 <closedir@plt>
   23274:	mov	x0, x19
   23278:	ldp	x19, x20, [sp, #16]
   2327c:	ldp	x29, x30, [sp], #32
   23280:	ret
   23284:	add	x0, x0, #0x13
   23288:	bl	7b30 <strdup@plt>
   2328c:	mov	x20, x0
   23290:	b	23240 <scols_init_debug@@SMARTCOLS_2.25+0x10c54>
   23294:	stp	x29, x30, [sp, #-48]!
   23298:	mov	x3, #0x0                   	// #0
   2329c:	mov	x29, sp
   232a0:	stp	x19, x20, [sp, #16]
   232a4:	mov	x20, x0
   232a8:	mov	x19, x1
   232ac:	stp	x21, x22, [sp, #32]
   232b0:	mov	x21, x2
   232b4:	bl	20f2c <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   232b8:	cmp	x0, #0x0
   232bc:	b.le	2334c <scols_init_debug@@SMARTCOLS_2.25+0x10d60>
   232c0:	add	x1, x0, #0x10
   232c4:	cmp	x1, x21
   232c8:	b.hi	2334c <scols_init_debug@@SMARTCOLS_2.25+0x10d60>  // b.pmore
   232cc:	strb	wzr, [x19, x0]
   232d0:	add	x22, x0, #0x1
   232d4:	mov	x0, x20
   232d8:	bl	1fe74 <scols_init_debug@@SMARTCOLS_2.25+0xd888>
   232dc:	mov	x21, x0
   232e0:	cbz	x0, 23344 <scols_init_debug@@SMARTCOLS_2.25+0x10d58>
   232e4:	bl	74b0 <strlen@plt>
   232e8:	mov	x20, x0
   232ec:	add	x0, x20, #0xf
   232f0:	mov	x2, x22
   232f4:	mov	x1, x19
   232f8:	add	x0, x19, x0
   232fc:	bl	7410 <memmove@plt>
   23300:	cbz	x21, 23314 <scols_init_debug@@SMARTCOLS_2.25+0x10d28>
   23304:	mov	x2, x20
   23308:	mov	x1, x21
   2330c:	mov	x0, x19
   23310:	bl	73f0 <memcpy@plt>
   23314:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23318:	add	x0, x0, #0xc45
   2331c:	add	x1, x19, x20
   23320:	ldr	x2, [x0]
   23324:	str	x2, [x19, x20]
   23328:	ldur	x0, [x0, #7]
   2332c:	stur	x0, [x1, #7]
   23330:	mov	x0, x19
   23334:	ldp	x19, x20, [sp, #16]
   23338:	ldp	x21, x22, [sp, #32]
   2333c:	ldp	x29, x30, [sp], #48
   23340:	ret
   23344:	mov	x20, #0x0                   	// #0
   23348:	b	232ec <scols_init_debug@@SMARTCOLS_2.25+0x10d00>
   2334c:	mov	x19, #0x0                   	// #0
   23350:	b	23330 <scols_init_debug@@SMARTCOLS_2.25+0x10d44>
   23354:	cmp	x2, #0x0
   23358:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   2335c:	b.eq	2345c <scols_init_debug@@SMARTCOLS_2.25+0x10e70>  // b.none
   23360:	mov	x12, #0x1050                	// #4176
   23364:	sub	sp, sp, x12
   23368:	stp	x29, x30, [sp]
   2336c:	mov	x29, sp
   23370:	stp	x19, x20, [sp, #16]
   23374:	mov	x20, x1
   23378:	stp	x21, x22, [sp, #32]
   2337c:	mov	x21, x2
   23380:	stp	x23, x24, [sp, #48]
   23384:	str	x25, [sp, #64]
   23388:	str	xzr, [x2]
   2338c:	ldrsb	w0, [x1]
   23390:	cbnz	w0, 233b8 <scols_init_debug@@SMARTCOLS_2.25+0x10dcc>
   23394:	mov	w0, #0x1                   	// #1
   23398:	mov	x12, #0x1050                	// #4176
   2339c:	ldp	x29, x30, [sp]
   233a0:	ldp	x19, x20, [sp, #16]
   233a4:	ldp	x21, x22, [sp, #32]
   233a8:	ldp	x23, x24, [sp, #48]
   233ac:	ldr	x25, [sp, #64]
   233b0:	add	sp, sp, x12
   233b4:	ret
   233b8:	mov	x0, x1
   233bc:	bl	74b0 <strlen@plt>
   233c0:	mov	x19, x0
   233c4:	add	x0, x0, #0xb
   233c8:	cmp	x0, #0x1, lsl #12
   233cc:	b.hi	23394 <scols_init_debug@@SMARTCOLS_2.25+0x10da8>  // b.pmore
   233d0:	adrp	x0, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   233d4:	add	x0, x0, #0xc55
   233d8:	add	x23, sp, #0x50
   233dc:	ldur	w25, [x0, #7]
   233e0:	ldr	x24, [x0]
   233e4:	add	x0, x20, x19
   233e8:	str	x24, [x20, x19]
   233ec:	mov	x1, x23
   233f0:	mov	x2, #0xfff                 	// #4095
   233f4:	stur	w25, [x0, #7]
   233f8:	mov	x0, x20
   233fc:	bl	7660 <readlink@plt>
   23400:	strb	wzr, [x20, x19]
   23404:	mov	x22, x0
   23408:	mov	w1, #0x2f                  	// #47
   2340c:	mov	x0, x20
   23410:	bl	7ba0 <strrchr@plt>
   23414:	cbz	x0, 23450 <scols_init_debug@@SMARTCOLS_2.25+0x10e64>
   23418:	strb	wzr, [x0]
   2341c:	sub	x19, x0, x20
   23420:	cmp	x22, #0x0
   23424:	b.le	233e4 <scols_init_debug@@SMARTCOLS_2.25+0x10df8>
   23428:	mov	x0, x23
   2342c:	strb	wzr, [x23, x22]
   23430:	bl	7ac0 <__xpg_basename@plt>
   23434:	cbz	x0, 23394 <scols_init_debug@@SMARTCOLS_2.25+0x10da8>
   23438:	bl	7b30 <strdup@plt>
   2343c:	cmp	x0, #0x0
   23440:	str	x0, [x21]
   23444:	mov	w0, #0xfffffff4            	// #-12
   23448:	csel	w0, wzr, w0, ne  // ne = any
   2344c:	b	23398 <scols_init_debug@@SMARTCOLS_2.25+0x10dac>
   23450:	cmp	x22, #0x0
   23454:	b.le	23394 <scols_init_debug@@SMARTCOLS_2.25+0x10da8>
   23458:	b	23428 <scols_init_debug@@SMARTCOLS_2.25+0x10e3c>
   2345c:	mov	w0, #0xffffffea            	// #-22
   23460:	ret
   23464:	mov	x12, #0x1060                	// #4192
   23468:	sub	sp, sp, x12
   2346c:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23470:	add	x1, sp, #0x54
   23474:	add	x2, x2, #0xc60
   23478:	stp	x29, x30, [sp]
   2347c:	mov	x29, sp
   23480:	stp	x19, x20, [sp, #16]
   23484:	mov	x20, x0
   23488:	stp	x21, x22, [sp, #32]
   2348c:	stp	x23, x24, [sp, #48]
   23490:	str	x25, [sp, #64]
   23494:	str	wzr, [sp, #84]
   23498:	bl	218f8 <scols_init_debug@@SMARTCOLS_2.25+0xf30c>
   2349c:	cbnz	w0, 234ac <scols_init_debug@@SMARTCOLS_2.25+0x10ec0>
   234a0:	ldr	w0, [sp, #84]
   234a4:	cmp	w0, #0x1
   234a8:	b.eq	23520 <scols_init_debug@@SMARTCOLS_2.25+0x10f34>  // b.none
   234ac:	add	x1, sp, #0x60
   234b0:	mov	x0, x20
   234b4:	mov	x2, #0x1000                	// #4096
   234b8:	adrp	x23, 3e000 <scols_init_debug@@SMARTCOLS_2.25+0x2ba14>
   234bc:	bl	23294 <scols_init_debug@@SMARTCOLS_2.25+0x10ca8>
   234c0:	add	x25, sp, #0x58
   234c4:	mov	x21, x0
   234c8:	add	x23, x23, #0xd50
   234cc:	cbz	x21, 2351c <scols_init_debug@@SMARTCOLS_2.25+0x10f30>
   234d0:	mov	x2, x25
   234d4:	mov	x1, x21
   234d8:	mov	x0, x20
   234dc:	bl	23354 <scols_init_debug@@SMARTCOLS_2.25+0x10d68>
   234e0:	mov	w19, w0
   234e4:	cbnz	w0, 2351c <scols_init_debug@@SMARTCOLS_2.25+0x10f30>
   234e8:	ldr	x24, [sp, #88]
   234ec:	mov	x22, #0x0                   	// #0
   234f0:	ldr	x1, [x23, x22, lsl #3]
   234f4:	mov	x0, x24
   234f8:	bl	7ce0 <strcmp@plt>
   234fc:	cbz	w0, 23540 <scols_init_debug@@SMARTCOLS_2.25+0x10f54>
   23500:	add	x22, x22, #0x1
   23504:	cmp	x22, #0x5
   23508:	b.ne	234f0 <scols_init_debug@@SMARTCOLS_2.25+0x10f04>  // b.any
   2350c:	str	w19, [sp, #84]
   23510:	mov	x0, x24
   23514:	cbz	w19, 23548 <scols_init_debug@@SMARTCOLS_2.25+0x10f5c>
   23518:	bl	7d80 <free@plt>
   2351c:	ldr	w0, [sp, #84]
   23520:	mov	x12, #0x1060                	// #4192
   23524:	ldp	x29, x30, [sp]
   23528:	ldp	x19, x20, [sp, #16]
   2352c:	ldp	x21, x22, [sp, #32]
   23530:	ldp	x23, x24, [sp, #48]
   23534:	ldr	x25, [sp, #64]
   23538:	add	sp, sp, x12
   2353c:	ret
   23540:	mov	w19, #0x1                   	// #1
   23544:	b	2350c <scols_init_debug@@SMARTCOLS_2.25+0x10f20>
   23548:	bl	7d80 <free@plt>
   2354c:	b	234cc <scols_init_debug@@SMARTCOLS_2.25+0x10ee0>
   23550:	stp	x29, x30, [sp, #-64]!
   23554:	mov	x2, #0x0                   	// #0
   23558:	mov	x29, sp
   2355c:	stp	x19, x20, [sp, #16]
   23560:	mov	x19, x1
   23564:	mov	x1, #0x0                   	// #0
   23568:	str	x21, [sp, #32]
   2356c:	str	xzr, [sp, #56]
   23570:	bl	22df0 <scols_init_debug@@SMARTCOLS_2.25+0x10804>
   23574:	mov	x20, x0
   23578:	cbnz	x0, 235a8 <scols_init_debug@@SMARTCOLS_2.25+0x10fbc>
   2357c:	mov	w21, #0x0                   	// #0
   23580:	mov	x0, x20
   23584:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   23588:	ldr	x0, [sp, #56]
   2358c:	cbz	x19, 23620 <scols_init_debug@@SMARTCOLS_2.25+0x11034>
   23590:	str	x0, [x19]
   23594:	mov	w0, w21
   23598:	ldp	x19, x20, [sp, #16]
   2359c:	ldr	x21, [sp, #32]
   235a0:	ldp	x29, x30, [sp], #64
   235a4:	ret
   235a8:	add	x1, sp, #0x38
   235ac:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   235b0:	add	x2, x2, #0xc6a
   235b4:	bl	212bc <scols_init_debug@@SMARTCOLS_2.25+0xecd0>
   235b8:	cmp	w0, #0x0
   235bc:	b.le	2357c <scols_init_debug@@SMARTCOLS_2.25+0x10f90>
   235c0:	ldr	x21, [sp, #56]
   235c4:	cbz	x21, 2357c <scols_init_debug@@SMARTCOLS_2.25+0x10f90>
   235c8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   235cc:	mov	x0, x21
   235d0:	add	x1, x1, #0xc72
   235d4:	mov	x2, #0x4                   	// #4
   235d8:	bl	7990 <strncmp@plt>
   235dc:	cbnz	w0, 23600 <scols_init_debug@@SMARTCOLS_2.25+0x11014>
   235e0:	add	x0, x21, #0x4
   235e4:	mov	w1, #0x2d                  	// #45
   235e8:	bl	7ba0 <strrchr@plt>
   235ec:	cbz	x0, 2357c <scols_init_debug@@SMARTCOLS_2.25+0x10f90>
   235f0:	ldrsb	w0, [x0, #1]
   235f4:	cmp	w0, #0x0
   235f8:	cset	w21, ne  // ne = any
   235fc:	b	23580 <scols_init_debug@@SMARTCOLS_2.25+0x10f94>
   23600:	mov	x0, x21
   23604:	mov	x2, #0x11                  	// #17
   23608:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   2360c:	add	x1, x1, #0xc77
   23610:	bl	7990 <strncmp@plt>
   23614:	cmp	w0, #0x0
   23618:	cset	w21, eq  // eq = none
   2361c:	b	23580 <scols_init_debug@@SMARTCOLS_2.25+0x10f94>
   23620:	bl	7d80 <free@plt>
   23624:	b	23594 <scols_init_debug@@SMARTCOLS_2.25+0x10fa8>
   23628:	mov	x12, #0x1050                	// #4176
   2362c:	sub	sp, sp, x12
   23630:	stp	x29, x30, [sp]
   23634:	mov	x29, sp
   23638:	stp	x19, x20, [sp, #16]
   2363c:	mov	x20, x4
   23640:	stp	x21, x22, [sp, #32]
   23644:	mov	x22, x2
   23648:	mov	x21, x3
   2364c:	stp	x23, x24, [sp, #48]
   23650:	mov	x23, x1
   23654:	str	x25, [sp, #64]
   23658:	mov	x25, x0
   2365c:	bl	1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   23660:	cbz	x0, 2374c <scols_init_debug@@SMARTCOLS_2.25+0x11160>
   23664:	ldrb	w5, [x0, #32]
   23668:	mov	x19, x0
   2366c:	tbnz	w5, #1, 2374c <scols_init_debug@@SMARTCOLS_2.25+0x11160>
   23670:	tbnz	w5, #0, 23708 <scols_init_debug@@SMARTCOLS_2.25+0x1111c>
   23674:	orr	w5, w5, #0x2
   23678:	strb	w5, [x0, #32]
   2367c:	add	x24, sp, #0x50
   23680:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23684:	mov	x1, x24
   23688:	add	x3, x3, #0x23a
   2368c:	mov	x0, x25
   23690:	mov	x2, #0xfff                 	// #4095
   23694:	bl	20f2c <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   23698:	tbnz	x0, #63, 236b4 <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   2369c:	mov	w1, #0x2f                  	// #47
   236a0:	strb	wzr, [x24, x0]
   236a4:	mov	x0, x24
   236a8:	bl	7ba0 <strrchr@plt>
   236ac:	cbnz	x0, 236d4 <scols_init_debug@@SMARTCOLS_2.25+0x110e8>
   236b0:	mov	w0, #0xffffffff            	// #-1
   236b4:	mov	x12, #0x1050                	// #4176
   236b8:	ldp	x29, x30, [sp]
   236bc:	ldp	x19, x20, [sp, #16]
   236c0:	ldp	x21, x22, [sp, #32]
   236c4:	ldp	x23, x24, [sp, #48]
   236c8:	ldr	x25, [sp, #64]
   236cc:	add	sp, sp, x12
   236d0:	ret
   236d4:	add	x5, x19, #0x1c
   236d8:	add	x4, x19, #0x18
   236dc:	add	x3, x19, #0x14
   236e0:	add	x2, x19, #0x10
   236e4:	add	x0, x0, #0x1
   236e8:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   236ec:	add	x1, x1, #0xc89
   236f0:	bl	80c0 <__isoc99_sscanf@plt>
   236f4:	cmp	w0, #0x4
   236f8:	b.ne	236b0 <scols_init_debug@@SMARTCOLS_2.25+0x110c4>  // b.any
   236fc:	ldrb	w0, [x19, #32]
   23700:	orr	w0, w0, #0x1
   23704:	strb	w0, [x19, #32]
   23708:	cbz	x23, 23714 <scols_init_debug@@SMARTCOLS_2.25+0x11128>
   2370c:	ldr	w0, [x19, #16]
   23710:	str	w0, [x23]
   23714:	cbz	x22, 23720 <scols_init_debug@@SMARTCOLS_2.25+0x11134>
   23718:	ldr	w0, [x19, #20]
   2371c:	str	w0, [x22]
   23720:	cbz	x21, 2372c <scols_init_debug@@SMARTCOLS_2.25+0x11140>
   23724:	ldr	w0, [x19, #24]
   23728:	str	w0, [x21]
   2372c:	cbz	x20, 23738 <scols_init_debug@@SMARTCOLS_2.25+0x1114c>
   23730:	ldr	w0, [x19, #28]
   23734:	str	w0, [x20]
   23738:	ldrb	w0, [x19, #32]
   2373c:	and	w0, w0, #0xfffffffd
   23740:	strb	w0, [x19, #32]
   23744:	mov	w0, #0x0                   	// #0
   23748:	b	236b4 <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   2374c:	mov	w0, #0xffffffea            	// #-22
   23750:	b	236b4 <scols_init_debug@@SMARTCOLS_2.25+0x110c8>
   23754:	stp	x29, x30, [sp, #-80]!
   23758:	mov	x29, sp
   2375c:	stp	x19, x20, [sp, #16]
   23760:	mov	x19, x2
   23764:	mov	x20, x3
   23768:	mov	x2, #0x0                   	// #0
   2376c:	mov	x3, #0x0                   	// #0
   23770:	stp	x21, x22, [sp, #32]
   23774:	mov	x21, x1
   23778:	mov	x22, x4
   2377c:	add	x1, sp, #0x4c
   23780:	mov	x4, #0x0                   	// #0
   23784:	str	x23, [sp, #48]
   23788:	mov	x23, x0
   2378c:	bl	23628 <scols_init_debug@@SMARTCOLS_2.25+0x1103c>
   23790:	cbnz	w0, 237e4 <scols_init_debug@@SMARTCOLS_2.25+0x111f8>
   23794:	mov	x0, x23
   23798:	bl	1fe74 <scols_init_debug@@SMARTCOLS_2.25+0xd888>
   2379c:	mov	x3, x0
   237a0:	cbnz	x0, 237ac <scols_init_debug@@SMARTCOLS_2.25+0x111c0>
   237a4:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   237a8:	add	x3, x0, #0xb01
   237ac:	ldr	w6, [sp, #76]
   237b0:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   237b4:	cbz	x22, 23800 <scols_init_debug@@SMARTCOLS_2.25+0x11214>
   237b8:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   237bc:	mov	x7, x22
   237c0:	mov	x5, x21
   237c4:	add	x4, x4, #0xc95
   237c8:	add	x2, x2, #0xca0
   237cc:	mov	x1, x20
   237d0:	mov	x0, x19
   237d4:	bl	7790 <snprintf@plt>
   237d8:	tbnz	w0, #31, 237e4 <scols_init_debug@@SMARTCOLS_2.25+0x111f8>
   237dc:	cmp	x20, w0, sxtw
   237e0:	b.hi	237e8 <scols_init_debug@@SMARTCOLS_2.25+0x111fc>  // b.pmore
   237e4:	mov	x19, #0x0                   	// #0
   237e8:	mov	x0, x19
   237ec:	ldp	x19, x20, [sp, #16]
   237f0:	ldp	x21, x22, [sp, #32]
   237f4:	ldr	x23, [sp, #48]
   237f8:	ldp	x29, x30, [sp], #80
   237fc:	ret
   23800:	mov	x5, x21
   23804:	add	x4, x4, #0xc95
   23808:	mov	x1, x20
   2380c:	mov	x0, x19
   23810:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23814:	add	x2, x2, #0xcb7
   23818:	bl	7790 <snprintf@plt>
   2381c:	b	237d8 <scols_init_debug@@SMARTCOLS_2.25+0x111ec>
   23820:	sub	sp, sp, #0x50
   23824:	add	x4, sp, #0x4c
   23828:	add	x3, sp, #0x48
   2382c:	stp	x29, x30, [sp, #16]
   23830:	add	x29, sp, #0x10
   23834:	stp	x19, x20, [sp, #32]
   23838:	mov	x19, x1
   2383c:	mov	x20, x2
   23840:	add	x1, sp, #0x40
   23844:	add	x2, sp, #0x44
   23848:	str	x21, [sp, #48]
   2384c:	mov	x21, x0
   23850:	bl	23628 <scols_init_debug@@SMARTCOLS_2.25+0x1103c>
   23854:	cbz	w0, 23874 <scols_init_debug@@SMARTCOLS_2.25+0x11288>
   23858:	mov	x19, #0x0                   	// #0
   2385c:	mov	x0, x19
   23860:	ldp	x29, x30, [sp, #16]
   23864:	ldp	x19, x20, [sp, #32]
   23868:	ldr	x21, [sp, #48]
   2386c:	add	sp, sp, #0x50
   23870:	ret
   23874:	mov	x0, x21
   23878:	bl	1fe74 <scols_init_debug@@SMARTCOLS_2.25+0xd888>
   2387c:	mov	x3, x0
   23880:	cbnz	x0, 2388c <scols_init_debug@@SMARTCOLS_2.25+0x112a0>
   23884:	adrp	x3, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   23888:	add	x3, x3, #0xb01
   2388c:	ldp	w5, w6, [sp, #64]
   23890:	adrp	x4, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23894:	ldp	w7, w0, [sp, #72]
   23898:	cbz	x20, 238c8 <scols_init_debug@@SMARTCOLS_2.25+0x112dc>
   2389c:	str	w0, [sp]
   238a0:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   238a4:	str	x20, [sp, #8]
   238a8:	add	x4, x4, #0xccb
   238ac:	add	x2, x2, #0xcd9
   238b0:	mov	x0, x19
   238b4:	mov	x1, #0x1000                	// #4096
   238b8:	bl	7790 <snprintf@plt>
   238bc:	cmp	w0, #0xfff
   238c0:	b.ls	2385c <scols_init_debug@@SMARTCOLS_2.25+0x11270>  // b.plast
   238c4:	b	23858 <scols_init_debug@@SMARTCOLS_2.25+0x1126c>
   238c8:	str	w0, [sp]
   238cc:	add	x4, x4, #0xccb
   238d0:	mov	x0, x19
   238d4:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   238d8:	mov	x1, #0x1000                	// #4096
   238dc:	add	x2, x2, #0xcf5
   238e0:	bl	7790 <snprintf@plt>
   238e4:	b	238bc <scols_init_debug@@SMARTCOLS_2.25+0x112d0>
   238e8:	cmp	x2, #0x0
   238ec:	ccmp	x1, #0x0, #0x4, ne  // ne = any
   238f0:	b.ne	23914 <scols_init_debug@@SMARTCOLS_2.25+0x11328>  // b.any
   238f4:	mov	x0, #0x0                   	// #0
   238f8:	ret
   238fc:	mov	x0, #0x0                   	// #0
   23900:	ldp	x29, x30, [sp]
   23904:	ldp	x19, x20, [sp, #16]
   23908:	ldr	x21, [sp, #32]
   2390c:	add	sp, sp, #0x430
   23910:	ret
   23914:	sub	sp, sp, #0x430
   23918:	mov	x4, x2
   2391c:	mov	x3, #0x400                 	// #1024
   23920:	stp	x29, x30, [sp]
   23924:	mov	x29, sp
   23928:	stp	x19, x20, [sp, #16]
   2392c:	add	x19, sp, #0x30
   23930:	mov	x2, x19
   23934:	str	x21, [sp, #32]
   23938:	bl	23754 <scols_init_debug@@SMARTCOLS_2.25+0x11168>
   2393c:	cbz	x0, 238fc <scols_init_debug@@SMARTCOLS_2.25+0x11310>
   23940:	mov	x0, x19
   23944:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   23948:	add	x1, x1, #0x6ff
   2394c:	bl	7870 <fopen@plt>
   23950:	mov	x20, x0
   23954:	cbz	x0, 238fc <scols_init_debug@@SMARTCOLS_2.25+0x11310>
   23958:	mov	x2, x19
   2395c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23960:	add	x1, x1, #0xd0e
   23964:	bl	7960 <__isoc99_fscanf@plt>
   23968:	mov	w21, w0
   2396c:	mov	x0, x20
   23970:	bl	7820 <fclose@plt>
   23974:	cmp	w21, #0x1
   23978:	b.ne	238fc <scols_init_debug@@SMARTCOLS_2.25+0x11310>  // b.any
   2397c:	mov	x0, x19
   23980:	bl	7b30 <strdup@plt>
   23984:	b	23900 <scols_init_debug@@SMARTCOLS_2.25+0x11314>
   23988:	cbz	x1, 239f8 <scols_init_debug@@SMARTCOLS_2.25+0x1140c>
   2398c:	mov	x12, #0x10a0                	// #4256
   23990:	sub	sp, sp, x12
   23994:	mov	x4, #0x0                   	// #0
   23998:	mov	x3, #0x1000                	// #4096
   2399c:	stp	x29, x30, [sp]
   239a0:	mov	x29, sp
   239a4:	str	x19, [sp, #16]
   239a8:	add	x19, sp, #0xa0
   239ac:	mov	x2, x19
   239b0:	bl	23754 <scols_init_debug@@SMARTCOLS_2.25+0x11168>
   239b4:	cbz	x0, 239d8 <scols_init_debug@@SMARTCOLS_2.25+0x113ec>
   239b8:	add	x1, sp, #0x20
   239bc:	mov	x0, x19
   239c0:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   239c4:	cbnz	w0, 239d8 <scols_init_debug@@SMARTCOLS_2.25+0x113ec>
   239c8:	ldr	w0, [sp, #48]
   239cc:	and	w0, w0, #0xf000
   239d0:	cmp	w0, #0x4, lsl #12
   239d4:	b.eq	239f0 <scols_init_debug@@SMARTCOLS_2.25+0x11404>  // b.none
   239d8:	mov	w0, #0x0                   	// #0
   239dc:	mov	x12, #0x10a0                	// #4256
   239e0:	ldp	x29, x30, [sp]
   239e4:	ldr	x19, [sp, #16]
   239e8:	add	sp, sp, x12
   239ec:	ret
   239f0:	mov	w0, #0x1                   	// #1
   239f4:	b	239dc <scols_init_debug@@SMARTCOLS_2.25+0x113f0>
   239f8:	mov	w0, #0x0                   	// #0
   239fc:	ret
   23a00:	mov	x12, #0x10a0                	// #4256
   23a04:	sub	sp, sp, x12
   23a08:	mov	x2, x1
   23a0c:	stp	x29, x30, [sp]
   23a10:	mov	x29, sp
   23a14:	str	x19, [sp, #16]
   23a18:	add	x19, sp, #0xa0
   23a1c:	mov	x1, x19
   23a20:	bl	23820 <scols_init_debug@@SMARTCOLS_2.25+0x11234>
   23a24:	cbz	x0, 23a50 <scols_init_debug@@SMARTCOLS_2.25+0x11464>
   23a28:	add	x1, sp, #0x20
   23a2c:	mov	x0, x19
   23a30:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   23a34:	cmp	w0, #0x0
   23a38:	cset	w0, eq  // eq = none
   23a3c:	mov	x12, #0x10a0                	// #4256
   23a40:	ldp	x29, x30, [sp]
   23a44:	ldr	x19, [sp, #16]
   23a48:	add	sp, sp, x12
   23a4c:	ret
   23a50:	mov	w0, #0x0                   	// #0
   23a54:	b	23a3c <scols_init_debug@@SMARTCOLS_2.25+0x11450>
   23a58:	mov	x12, #0x20b0                	// #8368
   23a5c:	sub	sp, sp, x12
   23a60:	mov	x2, #0x0                   	// #0
   23a64:	stp	x29, x30, [sp]
   23a68:	mov	x29, sp
   23a6c:	str	x21, [sp, #32]
   23a70:	add	x21, sp, #0xb0
   23a74:	stp	x19, x20, [sp, #16]
   23a78:	mov	x20, x1
   23a7c:	mov	x1, x21
   23a80:	bl	23820 <scols_init_debug@@SMARTCOLS_2.25+0x11234>
   23a84:	cbnz	x0, 23aa4 <scols_init_debug@@SMARTCOLS_2.25+0x114b8>
   23a88:	mov	w0, #0x0                   	// #0
   23a8c:	mov	x12, #0x20b0                	// #8368
   23a90:	ldp	x29, x30, [sp]
   23a94:	ldp	x19, x20, [sp, #16]
   23a98:	ldr	x21, [sp, #32]
   23a9c:	add	sp, sp, x12
   23aa0:	ret
   23aa4:	add	x1, sp, #0x30
   23aa8:	mov	x0, x21
   23aac:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   23ab0:	cbnz	w0, 23a88 <scols_init_debug@@SMARTCOLS_2.25+0x1149c>
   23ab4:	mov	x0, #0x10b0                	// #4272
   23ab8:	add	x19, sp, x0
   23abc:	mov	x1, x19
   23ac0:	mov	x0, x21
   23ac4:	mov	x2, #0xfff                 	// #4095
   23ac8:	bl	7660 <readlink@plt>
   23acc:	tbnz	x0, #63, 23a88 <scols_init_debug@@SMARTCOLS_2.25+0x1149c>
   23ad0:	mov	x1, x20
   23ad4:	strb	wzr, [x19, x0]
   23ad8:	mov	x0, x19
   23adc:	bl	8050 <strstr@plt>
   23ae0:	cmp	x0, #0x0
   23ae4:	cset	w0, ne  // ne = any
   23ae8:	b	23a8c <scols_init_debug@@SMARTCOLS_2.25+0x114a0>
   23aec:	mov	x12, #0x1030                	// #4144
   23af0:	sub	sp, sp, x12
   23af4:	stp	x29, x30, [sp]
   23af8:	mov	x29, sp
   23afc:	stp	x19, x20, [sp, #16]
   23b00:	mov	x19, x1
   23b04:	stp	x21, x22, [sp, #32]
   23b08:	mov	x22, x2
   23b0c:	cbnz	x0, 23b3c <scols_init_debug@@SMARTCOLS_2.25+0x11550>
   23b10:	adrp	x20, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   23b14:	add	x20, x20, #0xb01
   23b18:	cbnz	x19, 23b44 <scols_init_debug@@SMARTCOLS_2.25+0x11558>
   23b1c:	adrp	x3, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23b20:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23b24:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   23b28:	add	x3, x3, #0xd86
   23b2c:	add	x1, x1, #0xd18
   23b30:	add	x0, x0, #0x22a
   23b34:	mov	w2, #0x354                 	// #852
   23b38:	bl	8200 <__assert_fail@plt>
   23b3c:	mov	x20, x0
   23b40:	b	23b18 <scols_init_debug@@SMARTCOLS_2.25+0x1152c>
   23b44:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   23b48:	mov	x1, x19
   23b4c:	add	x0, x0, #0xf6d
   23b50:	mov	x2, #0x5                   	// #5
   23b54:	bl	7990 <strncmp@plt>
   23b58:	cbnz	w0, 23b9c <scols_init_debug@@SMARTCOLS_2.25+0x115b0>
   23b5c:	add	x1, sp, #0x30
   23b60:	mov	x0, x19
   23b64:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   23b68:	cbnz	w0, 23b98 <scols_init_debug@@SMARTCOLS_2.25+0x115ac>
   23b6c:	ldr	x19, [sp, #80]
   23b70:	mov	x21, #0x0                   	// #0
   23b74:	mov	x0, x21
   23b78:	bl	7d80 <free@plt>
   23b7c:	mov	x0, x19
   23b80:	mov	x12, #0x1030                	// #4144
   23b84:	ldp	x29, x30, [sp]
   23b88:	ldp	x19, x20, [sp, #16]
   23b8c:	ldp	x21, x22, [sp, #32]
   23b90:	add	sp, sp, x12
   23b94:	ret
   23b98:	add	x19, x19, #0x5
   23b9c:	mov	x0, x19
   23ba0:	bl	7b30 <strdup@plt>
   23ba4:	mov	x21, x0
   23ba8:	cbz	x0, 23c88 <scols_init_debug@@SMARTCOLS_2.25+0x1169c>
   23bac:	bl	22a70 <scols_init_debug@@SMARTCOLS_2.25+0x10484>
   23bb0:	cbz	x22, 23c28 <scols_init_debug@@SMARTCOLS_2.25+0x1163c>
   23bb4:	adrp	x0, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   23bb8:	mov	x1, x19
   23bbc:	add	x0, x0, #0x213
   23bc0:	mov	x2, #0x3                   	// #3
   23bc4:	bl	7990 <strncmp@plt>
   23bc8:	cbz	w0, 23c28 <scols_init_debug@@SMARTCOLS_2.25+0x1163c>
   23bcc:	mov	x0, x22
   23bd0:	bl	7b30 <strdup@plt>
   23bd4:	mov	x19, x0
   23bd8:	cbz	x0, 23c88 <scols_init_debug@@SMARTCOLS_2.25+0x1169c>
   23bdc:	bl	22a70 <scols_init_debug@@SMARTCOLS_2.25+0x10484>
   23be0:	add	x22, sp, #0x30
   23be4:	mov	x3, x20
   23be8:	mov	x5, x21
   23bec:	mov	x4, x19
   23bf0:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23bf4:	add	x2, x2, #0xd24
   23bf8:	mov	x1, #0x1000                	// #4096
   23bfc:	mov	x0, x22
   23c00:	bl	7790 <snprintf@plt>
   23c04:	mov	w20, w0
   23c08:	mov	x0, x19
   23c0c:	bl	7d80 <free@plt>
   23c10:	cmp	w20, #0xfff
   23c14:	b.hi	23c88 <scols_init_debug@@SMARTCOLS_2.25+0x1169c>  // b.pmore
   23c18:	mov	x0, x22
   23c1c:	bl	228f4 <scols_init_debug@@SMARTCOLS_2.25+0x10308>
   23c20:	mov	x19, x0
   23c24:	b	23b74 <scols_init_debug@@SMARTCOLS_2.25+0x11588>
   23c28:	add	x22, sp, #0x30
   23c2c:	mov	x4, x21
   23c30:	mov	x3, x20
   23c34:	mov	x0, x22
   23c38:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23c3c:	mov	x1, #0x1000                	// #4096
   23c40:	add	x2, x2, #0xd3b
   23c44:	bl	7790 <snprintf@plt>
   23c48:	cmp	w0, #0xfff
   23c4c:	b.hi	23c88 <scols_init_debug@@SMARTCOLS_2.25+0x1169c>  // b.pmore
   23c50:	mov	x0, x22
   23c54:	bl	228f4 <scols_init_debug@@SMARTCOLS_2.25+0x10308>
   23c58:	mov	x19, x0
   23c5c:	cbnz	x0, 23b74 <scols_init_debug@@SMARTCOLS_2.25+0x11588>
   23c60:	mov	x4, x21
   23c64:	mov	x3, x20
   23c68:	mov	x0, x22
   23c6c:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23c70:	mov	x1, #0x1000                	// #4096
   23c74:	add	x2, x2, #0xd4f
   23c78:	bl	7790 <snprintf@plt>
   23c7c:	cmp	w0, #0xfff
   23c80:	b.hi	23b74 <scols_init_debug@@SMARTCOLS_2.25+0x11588>  // b.pmore
   23c84:	b	23c18 <scols_init_debug@@SMARTCOLS_2.25+0x1162c>
   23c88:	mov	x19, #0x0                   	// #0
   23c8c:	b	23b74 <scols_init_debug@@SMARTCOLS_2.25+0x11588>
   23c90:	mov	x1, x0
   23c94:	mov	x2, #0x0                   	// #0
   23c98:	mov	x0, #0x0                   	// #0
   23c9c:	b	23aec <scols_init_debug@@SMARTCOLS_2.25+0x11500>
   23ca0:	stp	x29, x30, [sp, #-16]!
   23ca4:	mov	x29, sp
   23ca8:	bl	1ffc4 <scols_init_debug@@SMARTCOLS_2.25+0xd9d8>
   23cac:	ldp	x29, x30, [sp], #16
   23cb0:	ldr	x0, [x0]
   23cb4:	ret
   23cb8:	mov	x12, #0x1050                	// #4176
   23cbc:	sub	sp, sp, x12
   23cc0:	stp	x29, x30, [sp]
   23cc4:	mov	x29, sp
   23cc8:	stp	x19, x20, [sp, #16]
   23ccc:	stp	x21, x22, [sp, #32]
   23cd0:	stp	x23, x24, [sp, #48]
   23cd4:	cbnz	x0, 23ce0 <scols_init_debug@@SMARTCOLS_2.25+0x116f4>
   23cd8:	mov	w19, #0xffffffff            	// #-1
   23cdc:	b	23ddc <scols_init_debug@@SMARTCOLS_2.25+0x117f0>
   23ce0:	mov	x20, x0
   23ce4:	mov	x22, x1
   23ce8:	mov	x21, x2
   23cec:	mov	x23, x3
   23cf0:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23cf4:	mov	w1, #0x0                   	// #0
   23cf8:	add	x2, x2, #0xc1a
   23cfc:	bl	204d8 <scols_init_debug@@SMARTCOLS_2.25+0xdeec>
   23d00:	cmp	w0, #0x0
   23d04:	mov	w19, w0
   23d08:	cset	w24, eq  // eq = none
   23d0c:	cbz	w0, 23e2c <scols_init_debug@@SMARTCOLS_2.25+0x11840>
   23d10:	add	x1, sp, #0x48
   23d14:	mov	x0, x20
   23d18:	adrp	x2, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23d1c:	add	x2, x2, #0xc6a
   23d20:	str	xzr, [sp, #72]
   23d24:	bl	212bc <scols_init_debug@@SMARTCOLS_2.25+0xecd0>
   23d28:	ldr	x0, [sp, #72]
   23d2c:	str	x0, [sp, #80]
   23d30:	cbz	x0, 23d60 <scols_init_debug@@SMARTCOLS_2.25+0x11774>
   23d34:	adrp	x1, 24000 <scols_init_debug@@SMARTCOLS_2.25+0x11a14>
   23d38:	add	x0, sp, #0x50
   23d3c:	add	x1, x1, #0xb9b
   23d40:	bl	7cc0 <strsep@plt>
   23d44:	cbz	x0, 23d60 <scols_init_debug@@SMARTCOLS_2.25+0x11774>
   23d48:	mov	x2, #0x4                   	// #4
   23d4c:	adrp	x1, 26000 <scols_init_debug@@SMARTCOLS_2.25+0x13a14>
   23d50:	add	x1, x1, #0x3af
   23d54:	bl	7de0 <strncasecmp@plt>
   23d58:	cmp	w0, #0x0
   23d5c:	csinc	w24, w24, wzr, ne  // ne = any
   23d60:	ldr	x0, [sp, #72]
   23d64:	bl	7d80 <free@plt>
   23d68:	cbz	w24, 23dd0 <scols_init_debug@@SMARTCOLS_2.25+0x117e4>
   23d6c:	mov	x0, x20
   23d70:	bl	2321c <scols_init_debug@@SMARTCOLS_2.25+0x10c30>
   23d74:	mov	x24, x0
   23d78:	cbz	x0, 23dd0 <scols_init_debug@@SMARTCOLS_2.25+0x117e4>
   23d7c:	cmp	x22, #0x0
   23d80:	ccmp	x21, #0x0, #0x4, ne  // ne = any
   23d84:	b.eq	23da0 <scols_init_debug@@SMARTCOLS_2.25+0x117b4>  // b.none
   23d88:	sub	x19, x21, #0x1
   23d8c:	mov	x1, x0
   23d90:	mov	x2, x19
   23d94:	mov	x0, x22
   23d98:	bl	8150 <strncpy@plt>
   23d9c:	strb	wzr, [x22, x19]
   23da0:	cbz	x23, 23dfc <scols_init_debug@@SMARTCOLS_2.25+0x11810>
   23da4:	mov	x0, x20
   23da8:	bl	1fe74 <scols_init_debug@@SMARTCOLS_2.25+0xd888>
   23dac:	mov	x1, x24
   23db0:	mov	x2, #0x0                   	// #0
   23db4:	bl	23aec <scols_init_debug@@SMARTCOLS_2.25+0x11500>
   23db8:	cmp	x0, #0x0
   23dbc:	csetm	w19, eq  // eq = none
   23dc0:	str	x0, [x23]
   23dc4:	mov	x0, x24
   23dc8:	bl	7d80 <free@plt>
   23dcc:	cbz	w19, 23ddc <scols_init_debug@@SMARTCOLS_2.25+0x117f0>
   23dd0:	cbnz	x22, 23e04 <scols_init_debug@@SMARTCOLS_2.25+0x11818>
   23dd4:	cbnz	x23, 23e1c <scols_init_debug@@SMARTCOLS_2.25+0x11830>
   23dd8:	mov	w19, #0x0                   	// #0
   23ddc:	mov	w0, w19
   23de0:	mov	x12, #0x1050                	// #4176
   23de4:	ldp	x29, x30, [sp]
   23de8:	ldp	x19, x20, [sp, #16]
   23dec:	ldp	x21, x22, [sp, #32]
   23df0:	ldp	x23, x24, [sp, #48]
   23df4:	add	sp, sp, x12
   23df8:	ret
   23dfc:	mov	w19, #0x0                   	// #0
   23e00:	b	23dc4 <scols_init_debug@@SMARTCOLS_2.25+0x117d8>
   23e04:	mov	x2, x21
   23e08:	mov	x1, x22
   23e0c:	mov	x0, x20
   23e10:	bl	22ecc <scols_init_debug@@SMARTCOLS_2.25+0x108e0>
   23e14:	cbnz	x0, 23dd4 <scols_init_debug@@SMARTCOLS_2.25+0x117e8>
   23e18:	b	23cd8 <scols_init_debug@@SMARTCOLS_2.25+0x116ec>
   23e1c:	mov	x0, x20
   23e20:	bl	23ca0 <scols_init_debug@@SMARTCOLS_2.25+0x116b4>
   23e24:	str	x0, [x23]
   23e28:	b	23dd8 <scols_init_debug@@SMARTCOLS_2.25+0x117ec>
   23e2c:	add	x24, sp, #0x50
   23e30:	mov	x0, x20
   23e34:	mov	x1, x24
   23e38:	mov	x3, #0x0                   	// #0
   23e3c:	mov	x2, #0xfff                 	// #4095
   23e40:	bl	20f2c <scols_init_debug@@SMARTCOLS_2.25+0xe940>
   23e44:	tbnz	x0, #63, 23cd8 <scols_init_debug@@SMARTCOLS_2.25+0x116ec>
   23e48:	strb	wzr, [x24, x0]
   23e4c:	mov	x0, x24
   23e50:	bl	13c40 <scols_init_debug@@SMARTCOLS_2.25+0x1654>
   23e54:	mov	x0, x24
   23e58:	bl	13c40 <scols_init_debug@@SMARTCOLS_2.25+0x1654>
   23e5c:	mov	x24, x0
   23e60:	cbz	x0, 23cd8 <scols_init_debug@@SMARTCOLS_2.25+0x116ec>
   23e64:	bl	22a30 <scols_init_debug@@SMARTCOLS_2.25+0x10444>
   23e68:	cmp	x22, #0x0
   23e6c:	ccmp	x21, #0x0, #0x4, ne  // ne = any
   23e70:	b.eq	23e8c <scols_init_debug@@SMARTCOLS_2.25+0x118a0>  // b.none
   23e74:	sub	x21, x21, #0x1
   23e78:	mov	x1, x24
   23e7c:	mov	x2, x21
   23e80:	mov	x0, x22
   23e84:	bl	8150 <strncpy@plt>
   23e88:	strb	wzr, [x22, x21]
   23e8c:	cbz	x23, 23ddc <scols_init_debug@@SMARTCOLS_2.25+0x117f0>
   23e90:	mov	x0, x20
   23e94:	bl	1fe74 <scols_init_debug@@SMARTCOLS_2.25+0xd888>
   23e98:	mov	x1, x24
   23e9c:	mov	x2, #0x0                   	// #0
   23ea0:	bl	23aec <scols_init_debug@@SMARTCOLS_2.25+0x11500>
   23ea4:	str	x0, [x23]
   23ea8:	cbnz	x0, 23ddc <scols_init_debug@@SMARTCOLS_2.25+0x117f0>
   23eac:	b	23cd8 <scols_init_debug@@SMARTCOLS_2.25+0x116ec>
   23eb0:	stp	x29, x30, [sp, #-48]!
   23eb4:	mov	x29, sp
   23eb8:	stp	x19, x20, [sp, #16]
   23ebc:	stp	x21, x22, [sp, #32]
   23ec0:	cbz	x0, 23f14 <scols_init_debug@@SMARTCOLS_2.25+0x11928>
   23ec4:	mov	x19, x1
   23ec8:	mov	x21, x2
   23ecc:	mov	x22, x3
   23ed0:	mov	x2, #0x0                   	// #0
   23ed4:	mov	x1, #0x0                   	// #0
   23ed8:	bl	22df0 <scols_init_debug@@SMARTCOLS_2.25+0x10804>
   23edc:	mov	x20, x0
   23ee0:	cbz	x0, 23f1c <scols_init_debug@@SMARTCOLS_2.25+0x11930>
   23ee4:	mov	x1, x19
   23ee8:	mov	x3, x22
   23eec:	mov	x2, x21
   23ef0:	bl	23cb8 <scols_init_debug@@SMARTCOLS_2.25+0x116cc>
   23ef4:	mov	w19, w0
   23ef8:	mov	x0, x20
   23efc:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   23f00:	mov	w0, w19
   23f04:	ldp	x19, x20, [sp, #16]
   23f08:	ldp	x21, x22, [sp, #32]
   23f0c:	ldp	x29, x30, [sp], #48
   23f10:	ret
   23f14:	mov	w19, #0xffffffea            	// #-22
   23f18:	b	23f00 <scols_init_debug@@SMARTCOLS_2.25+0x11914>
   23f1c:	mov	w19, #0xfffffff4            	// #-12
   23f20:	b	23f00 <scols_init_debug@@SMARTCOLS_2.25+0x11914>
   23f24:	stp	x29, x30, [sp, #-48]!
   23f28:	mov	x2, #0x0                   	// #0
   23f2c:	mov	x1, #0x0                   	// #0
   23f30:	mov	x29, sp
   23f34:	add	x3, sp, #0x28
   23f38:	str	x19, [sp, #16]
   23f3c:	mov	x19, x0
   23f40:	bl	23eb0 <scols_init_debug@@SMARTCOLS_2.25+0x118c4>
   23f44:	cbnz	w0, 23f60 <scols_init_debug@@SMARTCOLS_2.25+0x11974>
   23f48:	ldr	x0, [sp, #40]
   23f4c:	cmp	x0, x19
   23f50:	cset	w0, eq  // eq = none
   23f54:	ldr	x19, [sp, #16]
   23f58:	ldp	x29, x30, [sp], #48
   23f5c:	ret
   23f60:	mov	w0, #0xffffffff            	// #-1
   23f64:	b	23f54 <scols_init_debug@@SMARTCOLS_2.25+0x11968>
   23f68:	stp	x29, x30, [sp, #-176]!
   23f6c:	mov	x29, sp
   23f70:	stp	x19, x20, [sp, #16]
   23f74:	mov	x19, x1
   23f78:	stp	x21, x22, [sp, #32]
   23f7c:	mov	x21, x0
   23f80:	mov	x22, x2
   23f84:	bl	22ecc <scols_init_debug@@SMARTCOLS_2.25+0x108e0>
   23f88:	cbnz	x0, 23fa4 <scols_init_debug@@SMARTCOLS_2.25+0x119b8>
   23f8c:	mov	x19, #0x0                   	// #0
   23f90:	mov	x0, x19
   23f94:	ldp	x19, x20, [sp, #16]
   23f98:	ldp	x21, x22, [sp, #32]
   23f9c:	ldp	x29, x30, [sp], #176
   23fa0:	ret
   23fa4:	mov	x20, x0
   23fa8:	bl	74b0 <strlen@plt>
   23fac:	add	x1, x0, #0x6
   23fb0:	cmp	x1, x22
   23fb4:	b.hi	23f8c <scols_init_debug@@SMARTCOLS_2.25+0x119a0>  // b.pmore
   23fb8:	add	x2, x0, #0x1
   23fbc:	mov	x1, x20
   23fc0:	add	x0, x19, #0x5
   23fc4:	bl	7410 <memmove@plt>
   23fc8:	adrp	x1, 25000 <scols_init_debug@@SMARTCOLS_2.25+0x12a14>
   23fcc:	add	x1, x1, #0xf6d
   23fd0:	ldr	w0, [x1]
   23fd4:	str	w0, [x19]
   23fd8:	ldrb	w0, [x1, #4]
   23fdc:	add	x1, sp, #0x30
   23fe0:	strb	w0, [x19, #4]
   23fe4:	mov	x0, x19
   23fe8:	bl	24150 <scols_init_debug@@SMARTCOLS_2.25+0x11b64>
   23fec:	cbnz	w0, 23f8c <scols_init_debug@@SMARTCOLS_2.25+0x119a0>
   23ff0:	ldr	w0, [sp, #64]
   23ff4:	and	w0, w0, #0xf000
   23ff8:	cmp	w0, #0x6, lsl #12
   23ffc:	b.ne	23f8c <scols_init_debug@@SMARTCOLS_2.25+0x119a0>  // b.any
   24000:	ldr	x20, [sp, #80]
   24004:	mov	x0, x21
   24008:	bl	23ca0 <scols_init_debug@@SMARTCOLS_2.25+0x116b4>
   2400c:	cmp	x20, x0
   24010:	b.eq	23f90 <scols_init_debug@@SMARTCOLS_2.25+0x119a4>  // b.none
   24014:	b	23f8c <scols_init_debug@@SMARTCOLS_2.25+0x119a0>
   24018:	stp	x29, x30, [sp, #-48]!
   2401c:	mov	x29, sp
   24020:	stp	x19, x20, [sp, #16]
   24024:	mov	x20, x1
   24028:	mov	x1, #0x0                   	// #0
   2402c:	str	x21, [sp, #32]
   24030:	mov	x21, x2
   24034:	mov	x2, #0x0                   	// #0
   24038:	bl	22df0 <scols_init_debug@@SMARTCOLS_2.25+0x10804>
   2403c:	mov	x19, x0
   24040:	cbz	x0, 24060 <scols_init_debug@@SMARTCOLS_2.25+0x11a74>
   24044:	mov	x1, x20
   24048:	mov	x2, x21
   2404c:	bl	23f68 <scols_init_debug@@SMARTCOLS_2.25+0x1197c>
   24050:	mov	x20, x0
   24054:	mov	x0, x19
   24058:	mov	x19, x20
   2405c:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   24060:	mov	x0, x19
   24064:	ldp	x19, x20, [sp, #16]
   24068:	ldr	x21, [sp, #32]
   2406c:	ldp	x29, x30, [sp], #48
   24070:	ret
   24074:	stp	x29, x30, [sp, #-48]!
   24078:	mov	x29, sp
   2407c:	stp	x19, x20, [sp, #16]
   24080:	mov	x20, x1
   24084:	mov	x1, #0x0                   	// #0
   24088:	str	x21, [sp, #32]
   2408c:	mov	x21, x2
   24090:	mov	x2, #0x0                   	// #0
   24094:	bl	22df0 <scols_init_debug@@SMARTCOLS_2.25+0x10804>
   24098:	mov	x19, x0
   2409c:	cbz	x0, 240bc <scols_init_debug@@SMARTCOLS_2.25+0x11ad0>
   240a0:	mov	x1, x20
   240a4:	mov	x2, x21
   240a8:	bl	22ecc <scols_init_debug@@SMARTCOLS_2.25+0x108e0>
   240ac:	mov	x20, x0
   240b0:	mov	x0, x19
   240b4:	mov	x19, x20
   240b8:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   240bc:	mov	x0, x19
   240c0:	ldp	x19, x20, [sp, #16]
   240c4:	ldr	x21, [sp, #32]
   240c8:	ldp	x29, x30, [sp], #48
   240cc:	ret
   240d0:	mov	x12, #0x1030                	// #4144
   240d4:	sub	sp, sp, x12
   240d8:	mov	x2, #0x0                   	// #0
   240dc:	mov	x1, #0x0                   	// #0
   240e0:	stp	x29, x30, [sp]
   240e4:	mov	x29, sp
   240e8:	stp	x19, x20, [sp, #16]
   240ec:	bl	22df0 <scols_init_debug@@SMARTCOLS_2.25+0x10804>
   240f0:	cbz	x0, 24134 <scols_init_debug@@SMARTCOLS_2.25+0x11b48>
   240f4:	add	x1, sp, #0x28
   240f8:	mov	x19, x0
   240fc:	mov	x2, #0x1001                	// #4097
   24100:	bl	22ecc <scols_init_debug@@SMARTCOLS_2.25+0x108e0>
   24104:	mov	x1, x0
   24108:	mov	x0, x19
   2410c:	bl	23078 <scols_init_debug@@SMARTCOLS_2.25+0x10a8c>
   24110:	mov	w20, w0
   24114:	mov	x0, x19
   24118:	bl	2018c <scols_init_debug@@SMARTCOLS_2.25+0xdba0>
   2411c:	mov	w0, w20
   24120:	mov	x12, #0x1030                	// #4144
   24124:	ldp	x29, x30, [sp]
   24128:	ldp	x19, x20, [sp, #16]
   2412c:	add	sp, sp, x12
   24130:	ret
   24134:	mov	w20, #0x0                   	// #0
   24138:	b	2411c <scols_init_debug@@SMARTCOLS_2.25+0x11b30>
   2413c:	nop
   24140:	adrp	x2, 3f000 <scols_init_debug@@SMARTCOLS_2.25+0x2ca14>
   24144:	mov	x1, #0x0                   	// #0
   24148:	ldr	x2, [x2, #2056]
   2414c:	b	76d0 <__cxa_atexit@plt>
   24150:	mov	x2, x1
   24154:	mov	x1, x0
   24158:	mov	w0, #0x0                   	// #0
   2415c:	b	8260 <__xstat@plt>
   24160:	mov	x2, x1
   24164:	mov	w1, w0
   24168:	mov	w0, #0x0                   	// #0
   2416c:	b	8040 <__fxstat@plt>
   24170:	mov	x4, x1
   24174:	mov	x5, x2
   24178:	mov	w1, w0
   2417c:	mov	x2, x4
   24180:	mov	w0, #0x0                   	// #0
   24184:	mov	w4, w3
   24188:	mov	x3, x5
   2418c:	b	83a0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000024190 <.fini>:
   24190:	stp	x29, x30, [sp, #-16]!
   24194:	mov	x29, sp
   24198:	ldp	x29, x30, [sp], #16
   2419c:	ret
