# VeriRAG: Knowledge Graph-Augmented RAG for Verilog and Assertions

VeriRAG is an **open-source framework** that unifies **Knowledge Graphs (KG)** and **Retrieval-Augmented Generation (RAG)** for intelligent Verilog automation.  
It enables semantic understanding, retrieval, and generation of **RTL** and **SVA** code using LLMs, RDF graphs, and vector databases.

---

## ðŸš€ Features

- **Knowledge Graph Construction**  
  Converts Verilog RTL into RDF triples (modules, ports, signals, operations) for structured reasoning.

- **ChromaDB Vector Store**  
  Stores semantic embeddings using OpenAIâ€™s `text-embedding-3-small` model for high-precision retrieval.

- **Hybrid Retrieval (SPARQL + Vectors)**  
  Combines symbolic SPARQL queries with semantic similarity search for accurate context retrieval.

- **Prompt Builders for RTL & SVA**  
  Generates context-aware prompts for synthesizing Verilog RTL or SystemVerilog Assertions.


## ðŸ§© Architecture Overview

Dataset (Verilog / CSV)
â†“
PyVerilog Parsing
â†“
RDF Knowledge Graph (.ttl)
â†“
OpenAI Embeddings â†’ ChromaDB
â†“
Hybrid Retrieval (SPARQL + Vector)
â†“
Prompt Builder
â†“
LLM (GPT-4o)
â†“
Verilog RTL / SVA Generation


---

## ðŸ“„ Citation

If you use VeriRAG in your research, please cite:





