:insert
/*-----------------------------------------------------
 File Name :
 Purpose :
 Creation Date :
 Last Modified :
 Created By :  
-----------------------------------------------------*/
`ifndef __X_V__
`define __X_V__

`timescale 1ns/1ps

module X(/*autoarg*/);

    input wire clk;
    input wire rst_n;

    always @(*)
    begin
    
    end

    always @(posedge clk or negedge rst_n)
    begin
        if (!rst_n)
        begin
        
        end

    end

endmodule

`endif
.
