{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2330 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2330 -y 190 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1240 -y 220 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 820 -y -150 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 2 -x 820 -y -10 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 1 -x 190 -y 180 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 3 -x 1240 -y 470 -defaultsOSRD
preplace inst rst_clk_wiz_0_100M -pg 1 -lvl 4 -x 1675 -y 440 -defaultsOSRD
preplace inst FPGA_Acc_0 -pg 1 -lvl 5 -x 2085 -y -10 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 2 980 400 1460
preplace netloc processing_system7_0_FCLK_CLK0 1 2 2 960 360 1450
preplace netloc clk_wiz_0_clk_out1 1 0 5 -70 320 330 230 960 350 1470 -10 N
preplace netloc clk_wiz_0_locked 1 3 1 N 480
preplace netloc rst_clk_wiz_0_100M_peripheral_aresetn 1 0 5 -60 330 350 80 NJ 80 NJ 80 1850
preplace netloc FPGA_Acc_0_interrupt 1 2 4 980 -90 NJ -90 NJ -90 2290
preplace netloc axi_smc_1_M00_AXI 1 2 1 950 -10n
preplace netloc processing_system7_0_DDR 1 3 3 NJ 170 N 170 2290
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 4 340 90 960J -30 NJ -30 NJ
preplace netloc FPGA_Acc_0_m_axi_DATA_BUS1 1 1 5 360 70 NJ 70 NJ 70 NJ 70 2280
preplace netloc processing_system7_0_FIXED_IO 1 3 3 NJ 190 N 190 N
preplace netloc processing_system7_0_M_AXI_GP0 1 0 4 -70 -240 NJ -240 NJ -240 1450
preplace netloc axi_smc_M00_AXI 1 2 1 970 -150n
preplace netloc FPGA_Acc_0_m_axi_DATA_BUS 1 1 5 330 -230 NJ -230 NJ -230 NJ -230 2300
levelinfo -pg 1 -90 190 820 1240 1675 2085 2330
pagesize -pg 1 -db -bbox -sgen -90 -250 2440 1020
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"1"
}
