//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux ganggui@hansolo.poly.edu 3.10.0-1127.18.2.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Sun Mar  7 21:28:42 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log29758f82bc08e.0"
# Launching web browser to open http://www.mentor.com/hls-lp/catapult-high-level-synthesis/hls-verification
set_working_dir fir_filter/
set_working_dir fir_filter/
# Error: set_working_dir: Directory 'fir_filter/' does not exist
source fir_filter4.tcl
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
# solution design set fir3 -top (HC-8)
# Info: Starting transformation 'analyze' on solution 'UNROLL.v1' (SOL-8)
# Moving session transcript to file "/home/ganggui/fir_filter/catapult.log"
# Front End called with arguments: -- /home/ganggui/fir_filter/fir_filter2.h /home/ganggui/fir_filter/fir_filter3.c /home/ganggui/fir_filter/fir_filter2.c (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'UNROLL.v1': elapsed time 0.07 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'UNROLL.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/fir_filter3.c(32): Found top design routine 'fir3' specified by directive (CIN-52)
# $PROJECT_HOME/fir_filter3.c(32): Synthesizing routine 'fir3' (CIN-13)
# $PROJECT_HOME/fir_filter3.c(32): Inlining routine 'fir3' (CIN-14)
# $PROJECT_HOME/fir_filter3.c(32): Optimizing block '/fir3' ... (CIN-4)
# $PROJECT_HOME/fir_filter3.c(41): Loop '/fir3/core/for' iterated at most 10 times. (LOOP-2)
# $PROJECT_HOME/fir_filter3.c(48): Loop '/fir3/core/for#1' iterated at most 10 times. (LOOP-2)
# Design 'fir3' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'UNROLL.v1': elapsed time 1.09 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 32, Real ops = 13, Vars = 12 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'UNROLL.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'UNROLL.v1': elapsed time 0.78 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 32, Real ops = 13, Vars = 12 (SOL-21)
# Info: Starting transformation 'assembly' on solution 'UNROLL.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'UNROLL.v1': elapsed time 0.13 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 32, Real ops = 13, Vars = 12 (SOL-21)
# Info: Starting transformation 'loops' on solution 'UNROLL.v1' (SOL-8)
# $PROJECT_HOME/fir_filter3.c(41): Loop '/fir3/core/for' is being fully unrolled (10 times). (LOOP-7)
# $PROJECT_HOME/fir_filter3.c(48): Loop '/fir3/core/for#1' is being fully unrolled (10 times). (LOOP-7)
# Info: Completed transformation 'loops' on solution 'UNROLL.v1': elapsed time 0.09 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 6, Real ops = 2, Vars = 6 (SOL-21)
# Info: Starting transformation 'memories' on solution 'UNROLL.v1' (SOL-8)
# $PROJECT_HOME/fir_filter3.c(32): I/O-Port Resource '/fir3/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# $PROJECT_HOME/fir_filter3.c(32): I/O-Port Resource '/fir3/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Completed transformation 'memories' on solution 'UNROLL.v1': elapsed time 0.06 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 8, Real ops = 2, Vars = 6 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'UNROLL.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'UNROLL.v1': elapsed time 0.03 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 8, Real ops = 2, Vars = 6 (SOL-21)
# Info: Starting transformation 'architect' on solution 'UNROLL.v1' (SOL-8)
# Design 'fir3' contains '2' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'UNROLL.v1': elapsed time 0.06 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 8, Real ops = 2, Vars = 6 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'UNROLL.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir3/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/fir_filter3.c(32): Prescheduled LOOP '/fir3/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter3.c(32): Prescheduled LOOP '/fir3/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/fir_filter3.c(32): Prescheduled SEQUENTIAL '/fir3/core' (total length 2 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/fir_filter3.c(32): Initial schedule of SEQUENTIAL '/fir3/core': Latency = 1, Area (Datapath, Register, Total) = 1246.39, 0.00, 1246.39 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/fir_filter3.c(32): Final schedule of SEQUENTIAL '/fir3/core': Latency = 1, Area (Datapath, Register, Total) = 1246.39, 0.00, 1246.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'UNROLL.v1': elapsed time 0.15 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 8, Real ops = 2, Vars = 6 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'UNROLL.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/fir3/core' (CRAAS-1)
# Global signal 'x:rsc.dat' added to design 'fir3' for component 'x:rsci' (LIB-3)
# Global signal 'return:rsc.dat' added to design 'fir3' for component 'return:rsci' (LIB-3)
# Global signal 'x:rsc.triosy.lz' added to design 'fir3' for component 'x:rsc.triosy:obj' (LIB-3)
# Global signal 'return:rsc.triosy.lz' added to design 'fir3' for component 'return:rsc.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/fir_filter3.c(32): Loop '/fir3/core/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'UNROLL.v1': elapsed time 0.30 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 25, Real ops = 2, Vars = 16 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'UNROLL.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'UNROLL.v1': elapsed time 0.18 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 17, Real ops = 3, Vars = 15 (SOL-21)
# Info: Starting transformation 'instance' on solution 'UNROLL.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'UNROLL.v1': elapsed time 0.22 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 17, Real ops = 3, Vars = 16 (SOL-21)
# Info: Starting transformation 'extract' on solution 'UNROLL.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'UNROLL.v1': elapsed time 5.00 seconds, memory usage 1306564kB, peak memory usage 1306564kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 17, Real ops = 3, Vars = 15 (SOL-21)
# Making './scverify/Verify_concat_sim_rtl_v_msim.mk {} SIMTOOL=msim sim'
# Make utility invoked from '/home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim build < "/dev/null" (BASIC-15)
# ============================================
# Creating simulation directory 'scverify/concat_sim_rtl_v_msim'
# mkdir -p scverify/concat_sim_rtl_v_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlib scverify/concat_sim_rtl_v_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/concat_sim_rtl_v_msim/work'
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/concat_sim_rtl_v_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/concat_sim_rtl_v_msim/work 
# Modifying scverify/concat_sim_rtl_v_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./auto_fir_filter5/UNROLL.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./auto_fir_filter5/UNROLL.v1/.dut_inst_info.tcl ./auto_fir_filter5/UNROLL.v1/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./auto_fir_filter5/UNROLL.v1/scverify/ccs_wave_signals.dat scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl ./auto_fir_filter5/UNROLL.v1/.dut_inst_info.tcl ./auto_fir_filter5/UNROLL.v1/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling Verilog file: concat_sim_rtl.v
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vlog -work work     concat_sim_rtl.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 21:34:10 on Mar 07,2021
# vlog -work work concat_sim_rtl.v 
# -- Compiling module ccs_in_v1
# -- Compiling module ccs_out_v1
# -- Compiling module mgc_io_sync_v2
# -- Compiling module fir3_core
# -- Compiling module fir3
# 
# Top level modules:
# 	fir3
# End time: 21:34:10 on Mar 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCATAPULT -DDECRYPTION -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir3 -DCCS_DESIGN_FUNC_fir3 -DCCS_DESIGN_TOP_fir3 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter2.c
# Start time: 21:34:10 on Mar 07,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter2.c: In function 'int fir1(int)':
# ../../fir_filter2.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter2.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 21:34:10 on Mar 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter3.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCATAPULT -DDECRYPTION -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir3 -DCCS_DESIGN_FUNC_fir3 -DCCS_DESIGN_TOP_fir3 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter3.c
# Start time: 21:34:10 on Mar 07,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter3.c: In function 'int fir2(int)':
# ../../fir_filter3.c:8:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter3.c:12:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# ../../fir_filter3.c: In function 'int fir3(int)':
# ../../fir_filter3.c:34:6: warning: unused variable 'Xreg' [-Wunused-variable]
#   int Xreg;
#       ^
# ../../fir_filter3.c:38:14: warning: unused variable 'j' [-Wunused-variable]
#   int acc, i, j;
#               ^
# End time: 21:34:10 on Mar 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../fir_filter_tb2.c
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCATAPULT -DDECRYPTION -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir3 -DCCS_DESIGN_FUNC_fir3 -DCCS_DESIGN_TOP_fir3 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../fir_filter_tb2.c
# Start time: 21:34:10 on Mar 07,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# ../../fir_filter_tb2.c: In member function 'int testbench::main()':
# ../../fir_filter_tb2.c:15:6: warning: unused variable 'i' [-Wunused-variable]
#   int i,j;
#       ^
# ../../fir_filter_tb2.c:38:6: warning: unused variable 'shift_reg1' [-Wunused-variable]
#   int shift_reg1[N], shift_reg2[N], shift_reg3[N];
#       ^
# ../../fir_filter_tb2.c:38:21: warning: unused variable 'shift_reg2' [-Wunused-variable]
#   int shift_reg1[N], shift_reg2[N], shift_reg3[N];
#                      ^
# ../../fir_filter_tb2.c:38:36: warning: unused variable 'shift_reg3' [-Wunused-variable]
#   int shift_reg1[N], shift_reg2[N], shift_reg3[N];
#                                     ^
# ../../fir_filter_tb2.c:39:12: warning: variable 'out3' set but not used [-Wunused-but-set-variable]
#   int out2, out3;
#             ^
# End time: 21:34:14 on Mar 07,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/mc_testbench.cpp
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCATAPULT -DDECRYPTION -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir3 -DCCS_DESIGN_FUNC_fir3 -DCCS_DESIGN_TOP_fir3 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/mc_testbench.cpp
# Start time: 21:34:14 on Mar 07,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 21:34:19 on Mar 07,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: scverify/scverify_top.cpp
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -DCCS_DUT_RTL -DCCS_DUT_VERILOG -DCATAPULT -DDECRYPTION -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=fir3 -DCCS_DESIGN_FUNC_fir3 -DCCS_DESIGN_TOP_fir3 -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c scverify/scverify_top.cpp
# Start time: 21:34:19 on Mar 07,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# In file included from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_buffer.h:32:0,
#                  from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/systemc:82,
#                  from /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/systemc.h:211,
#                  from scverify/mc_testbench.h:30,
#                  from scverify/scverify_top.cpp:4:
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h: In instantiation of 'sc_core::sc_signal<sc_dt::sc_logic, POL>::sc_signal() [with sc_core::sc_writer_policy POL = (sc_core::sc_writer_policy)0u]':
# scverify/scverify_top.cpp:129:30:   required from here
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:743:23: warning: 'sc_core::sc_signal<sc_dt::sc_logic>::m_posedge_event_p' will be initialized after [-Wreorder]
#      mutable sc_event* m_posedge_event_p; // positive edge event if present.
#                        ^
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:740:23: warning:   'sc_dt::uint64 sc_core::sc_signal<sc_dt::sc_logic>::m_change_stamp' [-Wreorder]
#      sc_dt::uint64     m_change_stamp;    // delta of last event
#                        ^
# /opt/mentorgraphics/modelsim_SE106/modeltech/include/systemc/sc_signal.h:602:5: warning:   when initialized here [-Wreorder]
#      sc_signal()
#      ^
# 
# Exported modules:
# 	scverify_top
# ** Warning: (sccom-6102) The object "_data" is not debuggable. (/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include/mc_monitor.h, 144)
# End time: 21:34:28 on Mar 07,2021, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1
# ============================================
# Linking executable
# /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/sccom -link     
# sccom -link 
# Start time: 21:34:28 on Mar 07,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# End time: 21:34:28 on Mar 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Optimizing design: scverify_top
# cd ../..; /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vopt +acc=npr     -L "./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/work"   scverify_top  -o scverify_top_opt
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 21:34:29 on Mar 07,2021
# vopt "+acc=npr" -L ./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/work scverify_top -o scverify_top_opt 
# 
# Top level modules:
# 	scverify_top
# 
# Analyzing design...
# -- Loading shared library /home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# -- Loading systemc module /home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# -- Loading module fir3
# -- Loading module fir3_core
# -- Loading module ccs_in_v1
# -- Loading module ccs_out_v1
# -- Loading module mgc_io_sync_v2
# Optimizing 5 design-units (inlining 0/6 module instances, 0/0 UDP instances):
# -- Optimizing module fir3_core(fast)
# -- Optimizing module ccs_in_v1(fast)
# -- Optimizing module ccs_out_v1(fast)
# -- Optimizing module mgc_io_sync_v2(fast)
# -- Optimizing module fir3(fast)
# Optimized design name is scverify_top_opt
# End time: 21:34:29 on Mar 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0, Suppressed Warnings: 2
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_concat_sim_rtl_v_msim.mk SIMTOOL=msim sim (BASIC-14)
# ============================================
# Simulating design entity: scverify_top
# cd ../..; /opt/mentorgraphics/modelsim_SE106/modeltech/linux_x86_64/vsim -t ps  -wlf ./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/vsim.wlf -l "./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/sim.log"   -L "./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/work"   scverify_top_opt    -c -do "do {./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}"
# Reading pref.tcl
# 
# 10.6
# 
# vsim -t ps -wlf ./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/vsim.wlf -l ./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/sim.log -L ./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/work scverify_top_opt -c -do "do {./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 21:34:31 on Mar 07,2021
# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1127.18.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading /home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/ganggui/fir_filter/auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '1 ns'
# Loading work.fir3(fast)
# Loading work.fir3_core(fast)
# Loading work.ccs_in_v1(fast)
# Loading work.ccs_out_v1(fast)
# Loading work.mgc_io_sync_v2(fast)
# Warning: (vsim-4029) The fifo '/scverify_top/user_tb/return_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_return'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_x'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./auto_fir_filter5/UNROLL.v1/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './auto_fir_filter5/UNROLL.v1/scverify/ccs_wave_signals.dat'
# Logging WAVE signals...
# DONE
# 0
# Full simulation run
# run -all
# Info: HW reset: TLS_rst active @ 0 s
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
# captured 10 values of x
# captured 10 values of return
# Info: scverify_top/user_tb: Simulation completed
# 
# Checking results
# 'return'
# capture count        = 10
# comparison count     = 10
# ignore count         = 0
# error count          = 0
# stuck in dut fifo    = 0
# stuck in golden fifo = 0
# 
# Info: scverify_top/user_tb: Simulation PASSED @ 13500 ps
# Info: (vsim-6574) SystemC simulation stopped by user.
# Info: scverify_top/user_tb: Simulation completed
# Warning: (vsim-6614) sc_stop has already been called.
# Info: scverify_top/Monitor: runs with constant clock period 1 ns
# Info: scverify_top/Monitor: Throughput: 1 transaction per 1 ns
# Info: scverify_top/Monitor: Latency: 1 ns
# Warning: scverify_top/Monitor: Latency: 1 cycles does not match expected 2 cycles.
# End time: 21:34:31 on Mar 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7, Suppressed Warnings: 3
# Saving project file '/home/ganggui/fir_filter/auto_fir_filter5.ccs'. (PRJ-5)
