#Project_name
split_project
#Input
2
pl_vec_in
5
0
0
0
pl_mat_in
25
0
0
0
#Output
1
pl_vec_out
5
0
0
0
#fclk
100
#FPGA_name
xc7z020clg484-1
#board_name
zedboard
#type_eth
0
#mem_base_address
33554432
#num_test
1
#type_test
1
#type_template
SOC
#type_design_flow
vivado
#soc_Input
4
state0
5
0
0
0
primal0
5
0
0
0
dual0
5
0
0
0
tol_iterates
4
0
0
0
#soc_Output
4
primal
5
0
0
0
dual
5
0
0
0
aux_primal
5
0
0
0
iterates
4
0
0
0
