#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 13 12:41:50 2020
# Process ID: 13024
# Current directory: E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8460
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1491.840 ; gain = 76.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ad9767_send_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_ad9767_send_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad9767_send_0_0' (1#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_ad9767_send_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'wrt' of module 'design_1_ad9767_send_0_0' is unconnected for instance 'ad9767_send_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:306]
WARNING: [Synth 8-7023] instance 'ad9767_send_0' of module 'design_1_ad9767_send_0_0' has 32 connections declared, but only 31 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:306]
INFO: [Synth 8-6157] synthesizing module 'design_1_ad9767_send_1_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_ad9767_send_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad9767_send_1_0' (2#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_ad9767_send_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'wrt' of module 'design_1_ad9767_send_1_0' is unconnected for instance 'ad9767_send_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:338]
WARNING: [Synth 8-7023] instance 'ad9767_send_1' of module 'design_1_ad9767_send_1_0' has 32 connections declared, but only 31 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:338]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (3#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:370]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:370]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 70 connections declared, but only 68 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:370]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_0' (4#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:439]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_1_0' is unconnected for instance 'axi_dma_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:439]
WARNING: [Synth 8-7023] instance 'axi_dma_1' of module 'design_1_axi_dma_1_0' has 70 connections declared, but only 68 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:439]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (5#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:911]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:2906]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (6#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:2906]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4154]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (7#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4281]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 34 connections declared, but only 33 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4281]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (8#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4154]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4317]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (9#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4580]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4580]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 72 connections declared, but only 70 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4580]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (10#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4317]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_N071UN' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4653]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (11#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4916]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_2' is unconnected for instance 'auto_us' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4916]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_2' has 72 connections declared, but only 70 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4916]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_N071UN' (12#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4653]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_1GN6L8E' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4989]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_3' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_3' (13#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_us_3_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_3' is unconnected for instance 'auto_us' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:5116]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_3' has 34 connections declared, but only 33 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:5116]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_1GN6L8E' (14#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:4989]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (15#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_awready' does not match port width (4) of module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1921]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_bresp' does not match port width (8) of module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1925]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_bvalid' does not match port width (4) of module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1926]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_wready' does not match port width (4) of module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1934]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1862]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1862]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1862]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1862]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 74 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1862]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (16#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:911]
INFO: [Synth 8-6157] synthesizing module 'design_1_dac_125M_reset_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_dac_125M_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dac_125M_reset_0' (17#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_dac_125M_reset_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_dac_125M_reset_0' is unconnected for instance 'dac_125M_reset' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:664]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_dac_125M_reset_0' is unconnected for instance 'dac_125M_reset' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:664]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_dac_125M_reset_0' is unconnected for instance 'dac_125M_reset' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:664]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_dac_125M_reset_0' is unconnected for instance 'dac_125M_reset' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:664]
WARNING: [Synth 8-7023] instance 'dac_125M_reset' of module 'design_1_dac_125M_reset_0' has 10 connections declared, but only 6 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:664]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1939]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3178]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (18#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3178]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3324]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (19#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3324]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3449]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (20#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3449]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3595]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (21#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3595]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3720]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (22#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3720]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3852]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (23#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (24#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:3852]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (25#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (15) of module 'design_1_xbar_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:2867]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (15) of module 'design_1_xbar_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:2871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (26#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:1939]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_149M_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_149M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_149M_0' (27#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_rst_ps8_0_149M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_149M_0' is unconnected for instance 'rst_ps8_0_149M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:810]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_149M' of module 'design_1_rst_ps8_0_149M_0' has 10 connections declared, but only 7 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:810]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_0_0' (28#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (29#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (30#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (31#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/.Xil/Vivado-13024-DESKTOP-0FF260C/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:826]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:826]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 84 connections declared, but only 82 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:826]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (32#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (33#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.977 ; gain = 139.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1572.844 ; gain = 157.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1572.844 ; gain = 157.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1572.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:4]
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_ad9767_send_0_0/design_1_ad9767_send_0_0/design_1_ad9767_send_1_0_in_context.xdc] for cell 'design_1_i/ad9767_send_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_ad9767_send_0_0/design_1_ad9767_send_0_0/design_1_ad9767_send_1_0_in_context.xdc] for cell 'design_1_i/ad9767_send_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_ad9767_send_1_0/design_1_ad9767_send_1_0/design_1_ad9767_send_1_0_in_context.xdc] for cell 'design_1_i/ad9767_send_1'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_ad9767_send_1_0/design_1_ad9767_send_1_0/design_1_ad9767_send_1_0_in_context.xdc] for cell 'design_1_i/ad9767_send_1'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_dac_125M_reset_0/design_1_dac_125M_reset_0/design_1_dac_125M_reset_0_in_context.xdc] for cell 'design_1_i/dac_125M_reset'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_dac_125M_reset_0/design_1_dac_125M_reset_0/design_1_dac_125M_reset_0_in_context.xdc] for cell 'design_1_i/dac_125M_reset'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_149M_0/design_1_rst_ps8_0_149M_0/design_1_rst_ps8_0_149M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_149M'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_149M_0/design_1_rst_ps8_0_149M_0/design_1_rst_ps8_0_149M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_149M'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/constrs_1/new/ad9767.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/constrs_1/new/ad9767.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/constrs_1/new/ad9767.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1649.902 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.898 ; gain = 235.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.898 ; gain = 235.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ad9767_send_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ad9767_send_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dac_125M_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_149M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1650.898 ; gain = 235.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1650.898 ; gain = 235.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1650.898 ; gain = 235.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2275.133 ; gain = 859.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2275.430 ; gain = 860.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2295.785 ; gain = 880.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.582 ; gain = 884.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.582 ; gain = 884.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.582 ; gain = 884.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.582 ; gain = 884.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.582 ; gain = 884.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.582 ; gain = 884.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_xbar_0                |         1|
|2     |design_1_auto_us_0             |         1|
|3     |design_1_auto_us_1             |         1|
|4     |design_1_auto_us_2             |         1|
|5     |design_1_auto_us_3             |         1|
|6     |design_1_xbar_1                |         1|
|7     |design_1_auto_pc_0             |         1|
|8     |design_1_ad9767_send_0_0       |         1|
|9     |design_1_ad9767_send_1_0       |         1|
|10    |design_1_axi_dma_0_0           |         1|
|11    |design_1_axi_dma_1_0           |         1|
|12    |design_1_axi_gpio_0_0          |         1|
|13    |design_1_dac_125M_reset_0      |         1|
|14    |design_1_rst_ps8_0_149M_0      |         1|
|15    |design_1_util_vector_logic_0_0 |         1|
|16    |design_1_zynq_ultra_ps_e_0_0   |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_ad9767_send_0       |     1|
|2     |design_1_ad9767_send_1       |     1|
|3     |design_1_auto_pc             |     1|
|4     |design_1_auto_us             |     4|
|8     |design_1_axi_dma_0           |     1|
|9     |design_1_axi_dma_1           |     1|
|10    |design_1_axi_gpio_0          |     1|
|11    |design_1_dac_125M_reset      |     1|
|12    |design_1_rst_ps8_0_149M      |     1|
|13    |design_1_util_vector_logic_0 |     1|
|14    |design_1_xbar                |     2|
|16    |design_1_zynq_ultra_ps_e_0   |     1|
|17    |IBUF                         |     2|
|18    |OBUF                         |    32|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.582 ; gain = 884.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2299.582 ; gain = 806.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2299.582 ; gain = 884.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2312.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2337.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 2337.074 ; gain = 1265.164
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/23_ad9767_sg_dma/vivado/dma_da.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 12:42:44 2020...
