
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.65

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    0.95    0.01    0.08    0.08 ^ shift_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         serial_out (net)
                  0.01    0.00    0.08 ^ _28_/A (MUX2_X1)
     1    1.73    0.01    0.04    0.12 ^ _28_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.12 ^ _29_/A2 (AND2_X2)
     1    1.14    0.01    0.03    0.15 ^ _29_/ZN (AND2_X2)
                                         _00_ (net)
                  0.01    0.00    0.15 ^ shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _27_/A (BUF_X4)
     8   15.36    0.01    0.02    0.22 ^ _27_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 ^ _28_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.28 v _28_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.28 v _29_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.31 v _29_/ZN (AND2_X2)
                                         _00_ (net)
                  0.00    0.00    0.31 v shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.40    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _27_/A (BUF_X4)
     8   15.36    0.01    0.02    0.22 ^ _27_/Z (BUF_X4)
                                         _09_ (net)
                  0.01    0.00    0.22 ^ _28_/S (MUX2_X1)
     1    1.57    0.01    0.06    0.28 v _28_/Z (MUX2_X1)
                                         _10_ (net)
                  0.01    0.00    0.28 v _29_/A2 (AND2_X2)
     1    1.06    0.00    0.03    0.31 v _29_/ZN (AND2_X2)
                                         _00_ (net)
                  0.00    0.00    0.31 v shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.50e-05   2.54e-07   6.12e-07   5.58e-05  90.0%
Combinational          3.28e-06   2.25e-06   6.87e-07   6.22e-06  10.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.83e-05   2.50e-06   1.30e-06   6.21e-05 100.0%
                          93.9%       4.0%       2.1%
