var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[44.2147, 27.5181, 19.1313, 43.5311, 4.34783], "total":[208175, 326915, 1181, 66, 1347], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1826, 4729, 36, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 2 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:54 (_ALoader_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":54}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:55 (_XLoader_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":55}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:56 (_XFeeder_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":56}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:58 (_V_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_ALoader_T_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:62 (_AFeeder_T_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":62}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:63 (_XLoader_T_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_XFeeder_T_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:65 (_V_T_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":65}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_AFeeder_T", "compute_units":1, "type":"function", "total_percent":[3.02097, 2.03511, 1.18855, 9.58349, 0], "total_kernel_resources":[16048, 20310, 260, 0, 67], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_229\' (a.cl:474)\\n - \'_AFeeder_cycle_temp\' (a.cl:409)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}], [{"filename":"a.cl", "line":474}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"a.cl:410 (_AFeeder_T_buffer__0_ibuffer)", "type":"resource", "data":[0, 0, 224, 0, 0], "debug":[[{"filename":"a.cl", "line":410}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)", "Bank width":"32 bits", "Bank depth":"4096 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 32 reads and 32 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n524288B requested,\\n524288B implemented."}]}, {"name":"kernel_AFeeder_T.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}, {"name":"a.cl:412", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":412}]]}]}]}, {"name":"kernel_AFeeder_T.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1273, 18134, 10, 0, 66], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1273, 18134, 10, 0, 66]}]}, {"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:406", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":406}]]}, {"name":"a.cl:409", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 26, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}]}, {"name":"a.cl:414", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":414}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:440", "type":"resource", "data":[295, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":440}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":32, "data":[295, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:441", "type":"resource", "data":[1088, 768, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":441}]], "children":[{"name":"Store", "type":"resource", "count":32, "data":[1088, 768, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"410"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:444", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":444}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:457", "type":"resource", "data":[13091, 1312, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":457}]], "children":[{"name":"1024-bit Select", "type":"resource", "count":29, "data":[12259, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":32, "data":[832, 1312, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"410"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:467", "type":"resource", "data":[155, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":467}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":31, "data":[155, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:471", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":471}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:474", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":474}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader", "compute_units":1, "type":"function", "total_percent":[1.27081, 0.738179, 0.590239, 1.17951, 0.131752], "total_kernel_resources":[4867, 10086, 32, 1.5, 72], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i_k\' (a.cl:80)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:76)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_ALoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 136, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 69, 0, 0, 0]}, {"name":"a.cl:79", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]]}, {"name":"a.cl:80", "type":"resource", "data":[0, 34.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:91", "type":"resource", "data":[0, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:79", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":79}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[84, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[10, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:76", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]]}, {"name":"a.cl:80", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]]}, {"name":"a.cl:91", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:76", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[76, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:83", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:109", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]]}]}]}, {"name":"kernel_ALoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[642, 2319, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[642, 2319, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[73, 128, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:105", "type":"resource", "data":[16, 46.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]]}, {"name":"a.cl:76", "type":"resource", "data":[16, 46.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]]}, {"name":"a.cl:83", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]]}, {"name":"a.cl:87", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]]}, {"name":"a.cl:91", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 59], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}]}, {"name":"a.cl:76", "type":"resource", "data":[31, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":76}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[1.33333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"1-bit Or", "type":"resource", "count":3, "data":[1.33333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:83", "type":"resource", "data":[19.3333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":83}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[3.33333, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"9-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[38, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[684.5, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":92}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:102", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":102}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_V", "compute_units":1, "type":"function", "total_percent":[4.42059, 2.75808, 1.90754, 4.90232, 2.10804], "total_kernel_resources":[14945, 32596, 133, 32, 431], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_uA_s0_i\' (a.cl:218)\\n - \'_uA_s0_k\' (a.cl:222)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}], [{"filename":"a.cl", "line":222}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:211)\\n - \'_125\' (a.cl:232)\\n - \'_129\' (a.cl:239)\\n - \'_130\' (a.cl:243)\\n - \'_142\' (a.cl:276)", "type":"resource", "data":[2912, 5152, 0, 0, 64], "debug":[[{"filename":"a.cl", "line":211}], [{"filename":"a.cl", "line":232}], [{"filename":"a.cl", "line":239}], [{"filename":"a.cl", "line":243}], [{"filename":"a.cl", "line":276}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 4 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 8"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 4 width by 1 depth,\\n32 regs, 32 width by 8 depth"}]}, {"name":"Private Variable: \\n - \'_V_channel_array\' (a.cl:209)", "type":"resource", "data":[1568, 7712, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 32 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 4"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 32 width by 1 depth,\\n32 regs, 32 width by 4 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:218)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:222)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":222}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_V.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 97, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"a.cl:218", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:218", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:322", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":322}]]}]}]}, {"name":"kernel_V.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[102, 273, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[102, 273, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[747, 1200, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"a.cl:209", "type":"resource", "data":[630.5, 940.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]]}, {"name":"a.cl:218", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]]}, {"name":"a.cl:296", "type":"resource", "data":[77.5, 115.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:209", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:222", "type":"resource", "data":[168, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":222}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:301", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 1129, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1129, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[328, 1293, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"a.cl:209", "type":"resource", "data":[228.5, 1026, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]]}, {"name":"a.cl:218", "type":"resource", "data":[29.7333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]]}, {"name":"a.cl:222", "type":"resource", "data":[30.4, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":222}]]}, {"name":"a.cl:296", "type":"resource", "data":[28.5, 126, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]]}, {"name":"a.cl:301", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 112], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:222", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":222}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:278", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:302", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1024, 2048, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1024, 2048, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:209", "type":"resource", "data":[385.667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[385.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:296", "type":"resource", "data":[60.6667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]], "children":[{"name":"32-bit Select", "type":"resource", "count":7, "data":[60.6667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:304", "type":"resource", "data":[385.667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[385.667, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2501, 8470, 56, 0, 129], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2501, 8470, 56, 0, 129]}]}, {"name":"Feedback", "type":"resource", "data":[751, 1606, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[128.667, 96, 0, 0, 0]}, {"name":"a.cl:209", "type":"resource", "data":[286, 1086.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]]}, {"name":"a.cl:211", "type":"resource", "data":[63, 42, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":211}]]}, {"name":"a.cl:218", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":218}]]}, {"name":"a.cl:222", "type":"resource", "data":[40, 25, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":222}]]}, {"name":"a.cl:225", "type":"resource", "data":[31, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":225}]]}, {"name":"a.cl:239", "type":"resource", "data":[36, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":239}]]}, {"name":"a.cl:278", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]]}, {"name":"a.cl:296", "type":"resource", "data":[113, 192.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]]}, {"name":"a.cl:301", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}, {"name":"a.cl:302", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":302}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 77, 0, 110], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[70, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":56, "data":[56, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}]}, {"name":"a.cl:209", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":209}]], "children":[{"name":"4-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:211", "type":"resource", "data":[35, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":211}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":28, "data":[28, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":56, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:222", "type":"resource", "data":[1.33333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":222}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:225", "type":"resource", "data":[76.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":225}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"9-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:227", "type":"resource", "data":[6, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":227}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:239", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":239}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":4, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":8, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:249", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":249}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:250", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":250}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":277}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:279", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:280", "type":"resource", "data":[1024, 1024, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":280}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[1024, 1024, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:295", "type":"resource", "data":[0, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":295}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:296", "type":"resource", "data":[40, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":296}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":28, "data":[28, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":57, "data":[8, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:299", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:303", "type":"resource", "data":[1.83333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":303}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:304", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:315", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":315}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_V_T", "compute_units":1, "type":"function", "total_percent":[4.73731, 3.02704, 1.98958, 4.64431, 2.10804], "total_kernel_resources":[15443, 33998, 126, 32, 521], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_uA_T_s0_k\' (a.cl:539)\\n - \'_uA_T_s0_i\' (a.cl:543)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":539}], [{"filename":"a.cl", "line":543}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_uZ_T_shreg\' (a.cl:532)\\n - \'_296\' (a.cl:553)\\n - \'_300\' (a.cl:560)\\n - \'_301\' (a.cl:564)\\n - \'_313\' (a.cl:597)", "type":"resource", "data":[2880, 5024, 0, 0, 64], "debug":[[{"filename":"a.cl", "line":532}], [{"filename":"a.cl", "line":553}], [{"filename":"a.cl", "line":560}], [{"filename":"a.cl", "line":564}], [{"filename":"a.cl", "line":597}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 4 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 8"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 4 width by 1 depth,\\n32 regs, 32 width by 8 depth"}]}, {"name":"Private Variable: \\n - \'_V_channel_array\' (a.cl:530)", "type":"resource", "data":[1585, 7777, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 32 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 4"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 32 width by 1 depth,\\n32 regs, 32 width by 4 depth"}]}, {"name":"Private Variable: \\n - \'_uA_T_s0_k\' (a.cl:539)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":539}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_V_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 97, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:538", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":538}]]}, {"name":"a.cl:539", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":539}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:539", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":539}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_T.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 113, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[38, 113, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[747, 1200, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"a.cl:530", "type":"resource", "data":[620, 924, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]]}, {"name":"a.cl:539", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":539}]]}, {"name":"a.cl:613", "type":"resource", "data":[88, 132, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":613}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:530", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:539", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":539}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:543", "type":"resource", "data":[168, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_T.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:634", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":634}]]}]}]}, {"name":"kernel_V_T.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 1065, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1065, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[311, 1221, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:530", "type":"resource", "data":[224.5, 1008, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]]}, {"name":"a.cl:539", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":539}]]}, {"name":"a.cl:543", "type":"resource", "data":[30, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]]}, {"name":"a.cl:613", "type":"resource", "data":[32.5, 144, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":613}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 105], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:543", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_T.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1024, 2048, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1024, 2048, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:530", "type":"resource", "data":[381.333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[381.333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:613", "type":"resource", "data":[69.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":613}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[69.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:617", "type":"resource", "data":[381.333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":617}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[381.333, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V_T.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3095, 9863, 49, 0, 233], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3095, 9863, 49, 0, 233]}]}, {"name":"Feedback", "type":"resource", "data":[838, 1979, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[126, 84, 0, 0, 0]}, {"name":"a.cl:530", "type":"resource", "data":[402, 1524.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]]}, {"name":"a.cl:532", "type":"resource", "data":[63, 42, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":532}]]}, {"name":"a.cl:539", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":539}]]}, {"name":"a.cl:543", "type":"resource", "data":[40, 25, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]]}, {"name":"a.cl:546", "type":"resource", "data":[31, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":546}]]}, {"name":"a.cl:560", "type":"resource", "data":[36, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":560}]]}, {"name":"a.cl:613", "type":"resource", "data":[116, 209.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":613}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 77, 0, 107], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[70, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":56, "data":[56, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}]}, {"name":"a.cl:530", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]], "children":[{"name":"4-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:532", "type":"resource", "data":[35, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":532}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":28, "data":[28, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":56, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:543", "type":"resource", "data":[1.33333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:546", "type":"resource", "data":[76.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":546}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"9-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:548", "type":"resource", "data":[6, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":548}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:560", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":560}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":4, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":8, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:570", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":570}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:571", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":571}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:598", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":598}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:599", "type":"resource", "data":[1024, 1024, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":599}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[1024, 1024, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:612", "type":"resource", "data":[0, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":612}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:613", "type":"resource", "data":[40, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":613}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":28, "data":[28, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":57, "data":[8, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:616", "type":"resource", "data":[11.8333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":616}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:617", "type":"resource", "data":[838, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":617}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[838, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:627", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":627}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_XFeeder", "compute_units":1, "type":"function", "total_percent":[0.0573523, 0.0414326, 0.0204237, 0.0368596, 0], "total_kernel_resources":[214, 349, 1, 0, 7], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_XFeeder_cycle_temp\' (a.cl:163)\\n - \'_58\' (a.cl:198)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}], [{"filename":"a.cl", "line":198}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"a.cl:164 (_XFeeder_buffer__0_ibuffer)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"kernel_XFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:164", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]]}, {"name":"a.cl:166", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]]}]}]}, {"name":"kernel_XFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 219, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[36, 219, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:163", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":163}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 12, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:170", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":170}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:173", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":173}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:180", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"164"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:183", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":183}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:193", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":193}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"164"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:194", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":194}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:198", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":198}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_XFeeder_T", "compute_units":1, "type":"function", "total_percent":[0.0573523, 0.0414326, 0.0204237, 0.0368596, 0], "total_kernel_resources":[214, 349, 1, 0, 7], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_XFeeder_T_cycle_temp\' (a.cl:485)\\n - \'_229\' (a.cl:520)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":485}], [{"filename":"a.cl", "line":520}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"a.cl:486 (_XFeeder_T_buffer__0_ibuffer)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":486}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"kernel_XFeeder_T.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:486", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":486}]]}, {"name":"a.cl:488", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":488}]]}]}]}, {"name":"kernel_XFeeder_T.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 219, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[36, 219, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:485", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":485}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 12, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:492", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":492}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:495", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":495}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:502", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"486"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:515", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"486"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:516", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":516}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:520", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":520}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_XLoader", "compute_units":1, "type":"function", "total_percent":[0.717127, 0.409878, 0.338191, 0.589753, 0], "total_kernel_resources":[2902, 5779, 16, 0, 30], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_XLoader_s0_i\' (a.cl:120)\\n - \'_XLoader_s0_k\' (a.cl:124)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}], [{"filename":"a.cl", "line":124}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_XLoader_s0_i\' (a.cl:120)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_XLoader_s0_k\' (a.cl:124)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_XLoader_s0_kk\' (a.cl:126)", "type":"resource", "data":[14, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":126}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_XLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 64, 0, 0, 0]}, {"name":"a.cl:118", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":118}]]}, {"name":"a.cl:120", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:120", "type":"resource", "data":[85, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[36, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:155", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":155}]]}]}]}, {"name":"kernel_XLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 172, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 172, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:120", "type":"resource", "data":[33.6667, 137, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}, {"name":"a.cl:123", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:120", "type":"resource", "data":[158, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:123", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:124", "type":"resource", "data":[201, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 72, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 72, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[56, 100, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:120", "type":"resource", "data":[6.13333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}, {"name":"a.cl:123", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]]}, {"name":"a.cl:124", "type":"resource", "data":[30.8, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:124", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:128", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":128}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:131", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":131}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[71, 283, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[71, 283, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[92, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:120", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]]}, {"name":"a.cl:123", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":123}]]}, {"name":"a.cl:124", "type":"resource", "data":[29, 20.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]]}, {"name":"a.cl:126", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":126}]]}, {"name":"a.cl:131", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":131}]]}, {"name":"a.cl:139", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":139}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:124", "type":"resource", "data":[1.16667, 0.666667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.666667, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:126", "type":"resource", "data":[49.6667, 1.66667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":126}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0.666667, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"9-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:131", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":131}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:139", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":139}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:140", "type":"resource", "data":[530.833, 2050.33, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":140}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:149", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":149}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_XLoader_T", "compute_units":1, "type":"function", "total_percent":[1.12245, 0.716643, 0.471852, 1.58496, 0], "total_kernel_resources":[5443, 8063, 43, 0, 34], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_XLoader_T_s0_k\' (a.cl:362)\\n - \'_XLoader_T_s0_i\' (a.cl:366)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}], [{"filename":"a.cl", "line":366}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_XLoader_T_s0_i\' (a.cl:366)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":366}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_XLoader_T_s0_k\' (a.cl:362)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_XLoader_T_s0_kk\' (a.cl:368)", "type":"resource", "data":[14, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":368}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_XLoader_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 98, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 32, 0, 0, 0]}, {"name":"a.cl:360", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":360}]]}, {"name":"a.cl:362", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:362", "type":"resource", "data":[85, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[36, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader_T.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:397", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":397}]]}]}]}, {"name":"kernel_XLoader_T.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 172, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 172, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:362", "type":"resource", "data":[16.6667, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]]}, {"name":"a.cl:365", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":365}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:362", "type":"resource", "data":[158, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:365", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":365}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:366", "type":"resource", "data":[201, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":366}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader_T.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 104, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 104, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[64, 136, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:362", "type":"resource", "data":[6.13333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]]}, {"name":"a.cl:365", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":365}]]}, {"name":"a.cl:366", "type":"resource", "data":[30.8, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":366}]]}, {"name":"a.cl:381", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":381}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:366", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":366}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:370", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":370}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:373", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":373}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_XLoader_T.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[87, 347, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[87, 347, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[92, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:362", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":362}]]}, {"name":"a.cl:365", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":365}]]}, {"name":"a.cl:366", "type":"resource", "data":[29, 20.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":366}]]}, {"name":"a.cl:368", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":368}]]}, {"name":"a.cl:373", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":373}]]}, {"name":"a.cl:381", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":381}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:366", "type":"resource", "data":[1.16667, 0.666667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":366}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.666667, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:368", "type":"resource", "data":[49.6667, 1.66667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":368}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0.666667, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"9-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:373", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":373}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:381", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":381}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:382", "type":"resource", "data":[3066.83, 4299.33, 42, 0, 0], "debug":[[{"filename":"a.cl", "line":382}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:391", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":391}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.807792, 0.439958, 0.397589, 0, 0], "total_kernel_resources":[2199, 6794, 0, 0, 78], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:330)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":330}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:333)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:335)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:333", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:333", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:330", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":330}]]}, {"name":"a.cl:333", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:330", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":330}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:333", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:335", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:351", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":351}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[11, 121, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[11, 121, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:330", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":330}]]}, {"name":"a.cl:333", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]]}, {"name":"a.cl:335", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:333", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":333}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:335", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:337", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:340", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":340}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:344", "type":"resource", "data":[431, 4020, 0, 0, 60], "debug":[[{"filename":"a.cl", "line":344}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[431, 4020, 0, 0, 60], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader_T", "compute_units":1, "type":"function", "total_percent":[1.82475, 1.16304, 0.76861, 0, 0], "total_kernel_resources":[8137, 13134, 0, 0, 90], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_unloader_s0_k\' (a.cl:647)\\n - \'_unloader_s0_i\' (a.cl:650)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}], [{"filename":"a.cl", "line":650}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:644)", "type":"resource", "data":[21, 108, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":644}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"3 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n3 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:652)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":652}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_k\' (a.cl:647)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_unloader_T.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 121, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"a.cl:647", "type":"resource", "data":[4, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:647", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_T.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:669", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":669}]]}]}]}, {"name":"kernel_unloader_T.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 37, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 37, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[51, 180, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"a.cl:644", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":644}]]}, {"name":"a.cl:647", "type":"resource", "data":[45.6667, 180, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}, {"name":"a.cl:644", "type":"resource", "data":[69, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":644}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:647", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:650", "type":"resource", "data":[184, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":650}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[48, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_T.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 70, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 70, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:644", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":644}]]}, {"name":"a.cl:647", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}]]}, {"name":"a.cl:650", "type":"resource", "data":[22, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":650}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:650", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":650}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:652", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":652}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_T.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 195, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 195, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 34, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:644", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":644}]]}, {"name":"a.cl:647", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":647}]]}, {"name":"a.cl:650", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":650}]]}, {"name":"a.cl:652", "type":"resource", "data":[23, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":652}]]}, {"name":"a.cl:663", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":663}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:650", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":650}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:652", "type":"resource", "data":[10.5, 1.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":652}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:654", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":654}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":657}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:661", "type":"resource", "data":[5836, 9779, 0, 0, 60], "debug":[[{"filename":"a.cl", "line":661}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[5836, 9779, 0, 0, 60], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1826,4729,36,0,0],"details":[{"text":"Global interconnect for 4 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":54}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:54 (_ALoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":55}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:55 (_XLoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":56}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:56 (_XFeeder_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_V_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_ALoader_T_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":62}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:62 (_AFeeder_T_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":63}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_XLoader_T_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_XFeeder_T_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":65}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:65 (_V_T_channel)","type":"resource"}],"data":[99,15798,134,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[36,25,26,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_229\' (a.cl:474)\\n - \'_AFeeder_cycle_temp\' (a.cl:409)","type":"resource"},{"data":[0,0,224,0,0],"details":[{"Additional information":[{"text":"Requested size 524288 bytes, implemented size 524288 bytes, stall-free, 32 reads and 32 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"4096 words","Bank width":"32 bits","Implemented size":"524288 bytes","Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"524288 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n524288B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:410 (_AFeeder_T_buffer__0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1273,18134,10,0,66],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1305,18166,10,0,66],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":414}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":414}]],"name":"a.cl:414","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[295,0,0,0,0],"debug":[[{"filename":"a.cl","line":440}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[295,0,0,0,0],"debug":[[{"filename":"a.cl","line":440}]],"name":"a.cl:440","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1088,768,0,0,0],"debug":[[{"filename":"a.cl","line":441}]],"name":"Store","type":"resource"}],"data":[1088,768,0,0,0],"debug":[[{"filename":"a.cl","line":441}]],"name":"a.cl:441","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":444}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":444}]],"name":"a.cl:444","replace_name":"true","type":"resource"},{"children":[{"count":29,"data":[12259,0,0,0,0],"debug":[[{"filename":"a.cl","line":457}]],"name":"1024-bit Select","type":"resource"},{"count":32,"data":[832,1312,0,0,0],"debug":[[{"filename":"a.cl","line":457}]],"name":"Load","type":"resource"}],"data":[13091,1312,0,0,0],"debug":[[{"filename":"a.cl","line":457}]],"name":"a.cl:457","replace_name":"true","type":"resource"},{"children":[{"count":31,"data":[155,0,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"32-bit Integer Add","type":"resource"}],"data":[155,0,0,0,0],"debug":[[{"filename":"a.cl","line":467}]],"name":"a.cl:467","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":471}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":471}]],"name":"a.cl:471","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":474}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":474}]],"name":"a.cl:474","replace_name":"true","type":"resource"}],"compute_units":1,"data":[16048,20310,260,0,67],"debug":[[{"filename":"a.cl","line":409}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder_T","total_kernel_resources":[16048,20310,260,0,67],"total_percent":[3.02097,2.03511,1.18855,9.58349,0],"type":"function"},{"children":[{"data":[120,162,0,0,62],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i_k\' (a.cl:80)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:76)","type":"resource"},{"children":[{"count":3,"data":[644,2390,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1476,2390,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"a.cl:79","type":"resource"},{"children":[{"count":1,"data":[0,34.5,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"State","type":"resource"},{"count":2,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"33-bit Integer Compare","type":"resource"},{"count":3,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"1-bit Or","type":"resource"}],"data":[161.33333,35.5,0,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"a.cl:80","type":"resource"},{"children":[{"count":1,"data":[0,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"a.cl:91","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"33-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"9-bit Select","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"a.cl","line":76}]],"name":"a.cl:76","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[3.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"9-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"9-bit Integer Compare","type":"resource"}],"data":[51.33333,1,0,0,0],"debug":[[{"filename":"a.cl","line":83}]],"name":"a.cl:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"1-bit Or","type":"resource"}],"data":[35.833333,1,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":102}]],"name":"a.cl:102","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"9-bit Select","type":"resource"}],"data":[63,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"a.cl:105","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4866.999993,10086,32,1.5,72],"debug":[[{"filename":"a.cl","line":76}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_ALoader","total_kernel_resources":[4867,10086,32,1.5,72],"total_percent":[1.27081,0.738179,0.590239,1.17951,0.131752],"type":"function"},{"children":[{"data":[1867,4129,77,0,228],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uA_s0_i\' (a.cl:218)\\n - \'_uA_s0_k\' (a.cl:222)","type":"resource"},{"data":[2912,5152,0,0,64],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 4 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 8","type":"text"},{"text":"Shift Register,\\n32 regs, 4 width by 1 depth,\\n32 regs, 32 width by 8 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:211)\\n - \'_125\' (a.cl:232)\\n - \'_129\' (a.cl:239)\\n - \'_130\' (a.cl:243)\\n - \'_142\' (a.cl:276)","type":"resource"},{"data":[1568,7712,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 4","type":"text"},{"text":"Shift Register,\\n32 regs, 32 width by 1 depth,\\n32 regs, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'_V_channel_array\' (a.cl:209)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:218)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:222)","type":"resource"},{"children":[{"count":5,"data":[3643,11983,56,0,129],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":56,"data":[56,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Select","type":"resource"}],"data":[3717,11984,56,0,129],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[294,36,0,0,0],"debug":[[{"filename":"a.cl","line":218}]],"name":"a.cl:218","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[385.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"9-bit Select","type":"resource"}],"data":[417.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":209}]],"name":"a.cl:209","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":222}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":222}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":222}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":222}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":222}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":222}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":222}]],"name":"1-bit Or","type":"resource"}],"data":[246.333333,34,0,0,0],"debug":[[{"filename":"a.cl","line":222}]],"name":"a.cl:222","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"a.cl:301","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":302}]],"name":"a.cl:302","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[60.6667,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"32-bit Select","type":"resource"},{"count":28,"data":[28,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":57,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"9-bit Select","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[100.6667,0,0,16,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1217.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"32-bit Select","type":"resource"}],"data":[1217.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"a.cl:304","replace_name":"true","type":"resource"},{"children":[{"count":28,"data":[28,0,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":56,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"4-bit Select","type":"resource"}],"data":[35,0,0,0,0],"debug":[[{"filename":"a.cl","line":211}]],"name":"a.cl:211","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"9-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"9-bit Integer Compare","type":"resource"}],"data":[76.8333,1,0,0,0],"debug":[[{"filename":"a.cl","line":225}]],"name":"a.cl:225","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":227}]],"name":"a.cl:227","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":239}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":8,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":239}]],"name":"4-bit Select","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"a.cl","line":239}]],"name":"a.cl:239","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":249}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":249}]],"name":"a.cl:249","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":250}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":250}]],"name":"a.cl:250","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":277}]],"name":"a.cl:277","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":279}]],"name":"a.cl:279","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":280}]],"name":"32-bit Select","type":"resource"}],"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":280}]],"name":"a.cl:280","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"a.cl:295","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"a.cl:299","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"1-bit Or","type":"resource"}],"data":[1.83333,1,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"a.cl:303","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":315}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":315}]],"name":"a.cl:315","replace_name":"true","type":"resource"}],"compute_units":1,"data":[14945.000663,32596,133,32,431],"debug":[[{"filename":"a.cl","line":209}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_V","total_kernel_resources":[14945,32596,133,32,431],"total_percent":[4.42059,2.75808,1.90754,4.90232,2.10804],"type":"function"},{"children":[{"data":[1937,4430,77,0,214],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uA_T_s0_k\' (a.cl:539)\\n - \'_uA_T_s0_i\' (a.cl:543)","type":"resource"},{"data":[2880,5024,0,0,64],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 4 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 8","type":"text"},{"text":"Shift Register,\\n32 regs, 4 width by 1 depth,\\n32 regs, 32 width by 8 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uZ_T_shreg\' (a.cl:532)\\n - \'_296\' (a.cl:553)\\n - \'_300\' (a.cl:560)\\n - \'_301\' (a.cl:564)\\n - \'_313\' (a.cl:597)","type":"resource"},{"data":[1585,7777,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 4","type":"text"},{"text":"Shift Register,\\n32 regs, 32 width by 1 depth,\\n32 regs, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'_V_channel_array\' (a.cl:530)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_T_s0_k\' (a.cl:539)","type":"resource"},{"children":[{"count":5,"data":[4173,13120,49,0,233],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":56,"data":[56,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Select","type":"resource"}],"data":[4247,13121,49,0,233],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":538}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":538}]],"name":"a.cl:538","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":539}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":539}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":539}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":539}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":539}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":539}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":539}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[294,36,0,0,0],"debug":[[{"filename":"a.cl","line":539}]],"name":"a.cl:539","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[381.333,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"9-bit Select","type":"resource"}],"data":[413.333,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"a.cl:530","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"1-bit Or","type":"resource"}],"data":[214.333333,34,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"a.cl:543","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"32-bit Select","type":"resource"},{"count":28,"data":[28,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":57,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"9-bit Select","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[109.3333,0,0,16,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"a.cl:613","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1219.333,32,0,0,0],"debug":[[{"filename":"a.cl","line":617}]],"name":"32-bit Select","type":"resource"}],"data":[1219.333,32,0,0,0],"debug":[[{"filename":"a.cl","line":617}]],"name":"a.cl:617","replace_name":"true","type":"resource"},{"children":[{"count":28,"data":[28,0,0,0,0],"debug":[[{"filename":"a.cl","line":532}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":56,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":532}]],"name":"4-bit Select","type":"resource"}],"data":[35,0,0,0,0],"debug":[[{"filename":"a.cl","line":532}]],"name":"a.cl:532","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":546}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0,0,0,0],"debug":[[{"filename":"a.cl","line":546}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":546}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":546}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":546}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":546}]],"name":"9-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":546}]],"name":"9-bit Integer Compare","type":"resource"}],"data":[76.8333,1,0,0,0],"debug":[[{"filename":"a.cl","line":546}]],"name":"a.cl:546","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":548}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":548}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":548}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":548}]],"name":"a.cl:548","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":560}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":8,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":560}]],"name":"4-bit Select","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"a.cl","line":560}]],"name":"a.cl:560","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":570}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":570}]],"name":"a.cl:570","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":571}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":571}]],"name":"a.cl:571","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":598}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":598}]],"name":"a.cl:598","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":599}]],"name":"32-bit Select","type":"resource"}],"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":599}]],"name":"a.cl:599","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":612}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":612}]],"name":"a.cl:612","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":616}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":616}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":616}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11.8333,1,0,0,0],"debug":[[{"filename":"a.cl","line":616}]],"name":"a.cl:616","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":627}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":627}]],"name":"a.cl:627","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15442.999233,33998,126,32,521],"debug":[[{"filename":"a.cl","line":530}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_V_T","total_kernel_resources":[15443,33998,126,32,521],"total_percent":[4.73731,3.02704,1.98958,4.64431,2.10804],"type":"function"},{"children":[{"data":[39,26,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_XFeeder_cycle_temp\' (a.cl:163)\\n - \'_58\' (a.cl:198)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"a.cl:164 (_XFeeder_buffer__0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[36,219,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[36,219,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":170}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":170}]],"name":"a.cl:170","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":173}]],"name":"a.cl:173","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"a.cl:180","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":183}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":183}]],"name":"a.cl:183","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":193}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":193}]],"name":"a.cl:193","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"a.cl:194","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":198}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":198}]],"name":"a.cl:198","replace_name":"true","type":"resource"}],"compute_units":1,"data":[214,349,1,0,7],"debug":[[{"filename":"a.cl","line":163}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_XFeeder","total_kernel_resources":[214,349,1,0,7],"total_percent":[0.0573523,0.0414326,0.0204237,0.0368596,0],"type":"function"},{"children":[{"data":[39,26,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_XFeeder_T_cycle_temp\' (a.cl:485)\\n - \'_229\' (a.cl:520)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"a.cl:486 (_XFeeder_T_buffer__0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[36,219,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[36,219,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":492}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":492}]],"name":"a.cl:492","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":495}]],"name":"a.cl:495","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"a.cl:502","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"a.cl:505","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":515}]],"name":"a.cl:515","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":516}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":516}]],"name":"a.cl:516","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":520}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":520}]],"name":"a.cl:520","replace_name":"true","type":"resource"}],"compute_units":1,"data":[214,349,1,0,7],"debug":[[{"filename":"a.cl","line":485}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_XFeeder_T","total_kernel_resources":[214,349,1,0,7],"total_percent":[0.0573523,0.0414326,0.0204237,0.0368596,0],"type":"function"},{"children":[{"data":[221,396,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_XLoader_s0_i\' (a.cl:120)\\n - \'_XLoader_s0_k\' (a.cl:124)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_s0_i\' (a.cl:120)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_s0_k\' (a.cl:124)","type":"resource"},{"data":[14,49,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_s0_kk\' (a.cl:126)","type":"resource"},{"children":[{"count":4,"data":[92,591,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[101,591,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":118}]],"name":"a.cl:118","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"State","type":"resource"},{"count":2,"data":[36,2,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"33-bit Select","type":"resource"}],"data":[243,36,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"a.cl:120","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":123}]],"name":"a.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.166667,0.666667,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[279.666667,34.666667,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"a.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":128}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":128}]],"name":"a.cl:128","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"a.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0.666667,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"9-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"9-bit Integer Compare","type":"resource"}],"data":[49.6667,1.66667,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"a.cl:126","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"a.cl:139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"Load","type":"resource"}],"data":[530.833,2050.33,15,0,0],"debug":[[{"filename":"a.cl","line":140}]],"name":"a.cl:140","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":149}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":149}]],"name":"a.cl:149","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2901.9997,5778.99667,16,0,30],"debug":[[{"filename":"a.cl","line":120}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_XLoader","total_kernel_resources":[2902,5779,16,0,30],"total_percent":[0.717127,0.409878,0.338191,0.589753,0],"type":"function"},{"children":[{"data":[212,367,0,0,24],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_XLoader_T_s0_k\' (a.cl:362)\\n - \'_XLoader_T_s0_i\' (a.cl:366)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_T_s0_i\' (a.cl:366)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_T_s0_k\' (a.cl:362)","type":"resource"},{"data":[14,49,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_XLoader_T_s0_kk\' (a.cl:368)","type":"resource"},{"children":[{"count":4,"data":[106,655,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[115,655,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":360}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":360}]],"name":"a.cl:360","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"State","type":"resource"},{"count":2,"data":[36,2,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"33-bit Select","type":"resource"}],"data":[243,36,0,0,0],"debug":[[{"filename":"a.cl","line":362}]],"name":"a.cl:362","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":365}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":365}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":365}]],"name":"a.cl:365","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.166667,0.666667,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[279.666667,34.666667,0,0,0],"debug":[[{"filename":"a.cl","line":366}]],"name":"a.cl:366","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":370}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":370}]],"name":"a.cl:370","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":373}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":373}]],"name":"a.cl:373","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":368}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0.666667,0,0,0],"debug":[[{"filename":"a.cl","line":368}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":368}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":368}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":368}]],"name":"9-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":368}]],"name":"9-bit Integer Compare","type":"resource"}],"data":[49.6667,1.66667,0,0,0],"debug":[[{"filename":"a.cl","line":368}]],"name":"a.cl:368","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":381}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":381}]],"name":"a.cl:381","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":382}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":382}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":382}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"a.cl","line":382}]],"name":"Load","type":"resource"}],"data":[3066.83,4299.33,42,0,0],"debug":[[{"filename":"a.cl","line":382}]],"name":"a.cl:382","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":391}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":391}]],"name":"a.cl:391","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5442.9967,8062.99667,43,0,34],"debug":[[{"filename":"a.cl","line":362}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_XLoader_T","total_kernel_resources":[5443,8063,43,0,34],"total_percent":[1.12245,0.716643,0.471852,1.58496,0],"type":"function"},{"children":[{"data":[74,56,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:330)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:333)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:335)","type":"resource"},{"children":[{"count":3,"data":[27,154,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[27,154,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,36,0,0,0],"debug":[[{"filename":"a.cl","line":333}]],"name":"a.cl:333","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":330}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":330}]],"name":"a.cl:330","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[42.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"a.cl:335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"a.cl:337","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":340}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":340}]],"name":"a.cl:340","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[431,4020,0,0,60],"debug":[[{"filename":"a.cl","line":344}]],"name":"Store","type":"resource"}],"data":[431,4020,0,0,60],"debug":[[{"filename":"a.cl","line":344}]],"name":"a.cl:344","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2199,6794,0,0,78],"debug":[[{"filename":"a.cl","line":330}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2199,6794,0,0,78],"total_percent":[0.807792,0.439958,0.397589,0,0],"type":"function"},{"children":[{"data":[169,294,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_unloader_s0_k\' (a.cl:647)\\n - \'_unloader_s0_i\' (a.cl:650)","type":"resource"},{"data":[21,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"3 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n3 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:644)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:652)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_k\' (a.cl:647)","type":"resource"},{"children":[{"count":4,"data":[34,365,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[50,365,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[4,58,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[328,60,0,0,0],"debug":[[{"filename":"a.cl","line":647}]],"name":"a.cl:647","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":644}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":644}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":644}]],"name":"33-bit Select","type":"resource"}],"data":[69,0,0,0,0],"debug":[[{"filename":"a.cl","line":644}]],"name":"a.cl:644","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"1-bit Or","type":"resource"}],"data":[229.5,34.5,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"a.cl:650","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[42.5,1.5,0,0,0],"debug":[[{"filename":"a.cl","line":652}]],"name":"a.cl:652","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":654}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":654}]],"name":"a.cl:654","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5836,9779,0,0,60],"debug":[[{"filename":"a.cl","line":661}]],"name":"Store","type":"resource"}],"data":[5836,9779,0,0,60],"debug":[[{"filename":"a.cl","line":661}]],"name":"a.cl:661","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8137,13134,0,0,90],"debug":[[{"filename":"a.cl","line":644}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader_T","total_kernel_resources":[8137,13134,0,0,90],"total_percent":[1.82475,1.16304,0.76861,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[73674.996289,154462.99334,784,65.5,1347],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[208175,326915,1181,66,1347],"total_percent":[44.2147,27.5181,19.1313,43.5311,4.34783],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_XFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_XFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_XFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":173}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"a.cl", "line":180}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_XFeeder_buffer__0_ibuffer", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"a.cl", "line":193}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_XFeeder_buffer__0_ibuffer", "Start Cycle":"10", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":194}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"17", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"17", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":13, "name":"Local Memory", "children":[{"type":"memsys", "id":14, "name":"_XFeeder_buffer__0_ibuffer", "debug":[[{"filename":"a.cl", "line":164}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":18, "name":"kernel_V", "children":[{"type":"bb", "id":19, "name":"kernel_V.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":20, "name":"kernel_V.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":21, "name":"kernel_V.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"23"}]}, {"type":"bb", "id":22, "name":"kernel_V.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"25"}]}, {"type":"bb", "id":23, "name":"kernel_V.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":24, "name":"kernel_V.B5", "children":[{"type":"inst", "id":26, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":249}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":28, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":250}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":29, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":315}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"78", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":31, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"32"}]}, {"type":"inst", "id":32, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"78", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"78", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":25, "name":"kernel_V.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":33, "name":"kernel_AFeeder_T", "children":[{"type":"bb", "id":34, "name":"kernel_AFeeder_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"kernel_AFeeder_T.B1", "children":[{"type":"inst", "id":36, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":414}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"23", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":53, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"24", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":54, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"25", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":55, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"26", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":56, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":57, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"28", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"30", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"31", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"32", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"33", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"34", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"35", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"36", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"37", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"38", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"39", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"40", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"41", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"42", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"43", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"44", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"45", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":75, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"46", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"47", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"48", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"49", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"50", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"51", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"52", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":82, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"53", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"54", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"55", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":85, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"56", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"57", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"58", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":88, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"59", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"60", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":90, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"61", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"62", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":92, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"63", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":93, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"64", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":94, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"65", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":95, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"66", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":96, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"67", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":97, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"68", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":98, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"69", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":99, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"70", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":100, "name":"Store", "debug":[[{"filename":"a.cl", "line":441}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"71", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":101, "name":"Load", "debug":[[{"filename":"a.cl", "line":457}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_buffer__0_ibuffer", "Start Cycle":"72", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":102, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":471}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"82", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":104, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":412}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"105"}]}, {"type":"inst", "id":105, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"82", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"82", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":106, "name":"Local Memory", "children":[{"type":"memsys", "id":107, "name":"_AFeeder_T_buffer__0_ibuffer", "debug":[[{"filename":"a.cl", "line":410}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"524288B requested\\n524288B implemented"}], "Requested size":"524288 bytes", "Implemented size":"524288 bytes", "Number of banks":"32", "Bank width":"32 bits", "Bank depth":"4096 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":204, "name":"kernel_XFeeder_T", "children":[{"type":"bb", "id":205, "name":"kernel_XFeeder_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":206, "name":"kernel_XFeeder_T.B1", "children":[{"type":"inst", "id":207, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":495}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":209, "name":"Store", "debug":[[{"filename":"a.cl", "line":502}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_XFeeder_T_buffer__0_ibuffer", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":210, "name":"Load", "debug":[[{"filename":"a.cl", "line":515}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_XFeeder_T_buffer__0_ibuffer", "Start Cycle":"10", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":211, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":516}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"17", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":213, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":488}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"214"}]}, {"type":"inst", "id":214, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"17", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":215, "name":"Local Memory", "children":[{"type":"memsys", "id":216, "name":"_XFeeder_T_buffer__0_ibuffer", "debug":[[{"filename":"a.cl", "line":486}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":220, "name":"kernel_V_T", "children":[{"type":"bb", "id":221, "name":"kernel_V_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":222, "name":"kernel_V_T.B1", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"225"}]}, {"type":"bb", "id":223, "name":"kernel_V_T.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":224, "name":"kernel_V_T.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"227"}]}, {"type":"bb", "id":225, "name":"kernel_V_T.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":226, "name":"kernel_V_T.B5", "children":[{"type":"inst", "id":228, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":570}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":229, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":571}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":230, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":627}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"78", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":232, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":546}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"233"}]}, {"type":"inst", "id":233, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"78", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"78", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":227, "name":"kernel_V_T.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":234, "name":"kernel_ALoader", "children":[{"type":"bb", "id":235, "name":"kernel_ALoader.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":236, "name":"kernel_ALoader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"239"}]}, {"type":"bb", "id":237, "name":"kernel_ALoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":238, "name":"kernel_ALoader.B3", "children":[{"type":"inst", "id":240, "name":"Load", "debug":[[{"filename":"a.cl", "line":91}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"144", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":241, "name":"Load", "debug":[[{"filename":"a.cl", "line":92}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"144", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":242, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":104}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"157", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":243, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":102}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"157", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":244, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":83}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"245"}]}, {"type":"inst", "id":245, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"157", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"157", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":239, "name":"kernel_ALoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":247, "name":"kernel_XLoader", "children":[{"type":"bb", "id":248, "name":"kernel_XLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":249, "name":"kernel_XLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":250, "name":"kernel_XLoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"252"}]}, {"type":"bb", "id":251, "name":"kernel_XLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"253"}]}, {"type":"bb", "id":252, "name":"kernel_XLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":253, "name":"kernel_XLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":254, "name":"kernel_XLoader.B6", "children":[{"type":"inst", "id":255, "name":"Load", "debug":[[{"filename":"a.cl", "line":140}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":256, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":149}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":257, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":126}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"258"}]}, {"type":"inst", "id":258, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":259, "name":"kernel_unloader", "children":[{"type":"bb", "id":260, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":261, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"263"}]}, {"type":"bb", "id":262, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":263, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":264, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":265, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":337}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":266, "name":"Store", "debug":[[{"filename":"a.cl", "line":344}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":267, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"268"}]}, {"type":"inst", "id":268, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":269, "name":"kernel_XLoader_T", "children":[{"type":"bb", "id":270, "name":"kernel_XLoader_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":271, "name":"kernel_XLoader_T.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":272, "name":"kernel_XLoader_T.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"274"}]}, {"type":"bb", "id":273, "name":"kernel_XLoader_T.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"275"}]}, {"type":"bb", "id":274, "name":"kernel_XLoader_T.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":275, "name":"kernel_XLoader_T.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":276, "name":"kernel_XLoader_T.B6", "children":[{"type":"inst", "id":277, "name":"Load", "debug":[[{"filename":"a.cl", "line":382}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"6", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":278, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":391}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":279, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":368}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"280"}]}, {"type":"inst", "id":280, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":281, "name":"kernel_unloader_T", "children":[{"type":"bb", "id":282, "name":"kernel_unloader_T.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":283, "name":"kernel_unloader_T.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":284, "name":"kernel_unloader_T.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"286"}]}, {"type":"bb", "id":285, "name":"kernel_unloader_T.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"287"}]}, {"type":"bb", "id":286, "name":"kernel_unloader_T.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":287, "name":"kernel_unloader_T.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":288, "name":"kernel_unloader_T.B6", "children":[{"type":"inst", "id":289, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":654}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":290, "name":"Store", "debug":[[{"filename":"a.cl", "line":661}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":291, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":652}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"292"}]}, {"type":"inst", "id":292, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":293, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":294, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":246, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":103, "name":"_AFeeder_T_channel", "debug":[[{"filename":"a.cl", "line":403}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":37, "name":"_ALoader_T_channel", "debug":[[{"filename":"a.cl", "line":403}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":27, "name":"_ALoader_channel", "debug":[[{"filename":"a.cl", "line":204}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":231, "name":"_V_T_channel", "debug":[[{"filename":"a.cl", "line":526}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":30, "name":"_V_channel", "debug":[[{"filename":"a.cl", "line":204}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":212, "name":"_XFeeder_T_channel", "debug":[[{"filename":"a.cl", "line":482}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":10, "name":"_XFeeder_channel", "debug":[[{"filename":"a.cl", "line":160}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":208, "name":"_XLoader_T_channel", "debug":[[{"filename":"a.cl", "line":482}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_XLoader_channel", "debug":[[{"filename":"a.cl", "line":160}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":9, "to":10}, {"from":14, "to":8}, {"from":7, "to":14}, {"from":12, "to":11}, {"from":3, "to":11}, {"from":5, "to":12}, {"from":7, "to":12}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":11, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":7, "to":9}, {"from":8, "to":9}, {"from":27, "to":26}, {"from":10, "to":28}, {"from":29, "to":30}, {"from":23, "to":20}, {"from":23, "to":21}, {"from":19, "to":21}, {"from":25, "to":22}, {"from":21, "to":22}, {"from":25, "to":23}, {"from":32, "to":31}, {"from":22, "to":31}, {"from":26, "to":32}, {"from":28, "to":32}, {"from":29, "to":32}, {"from":32, "to":25}, {"from":31, "to":26}, {"from":31, "to":28}, {"from":26, "to":29}, {"from":28, "to":29}, {"from":37, "to":36}, {"from":102, "to":103}, {"from":107, "to":39}, {"from":107, "to":41}, {"from":107, "to":43}, {"from":107, "to":45}, {"from":107, "to":47}, {"from":107, "to":49}, {"from":107, "to":51}, {"from":107, "to":53}, {"from":107, "to":55}, {"from":107, "to":57}, {"from":107, "to":59}, {"from":107, "to":61}, {"from":107, "to":63}, {"from":107, "to":65}, {"from":107, "to":67}, {"from":107, "to":69}, {"from":107, "to":71}, {"from":107, "to":73}, {"from":107, "to":75}, {"from":107, "to":77}, {"from":107, "to":79}, {"from":107, "to":81}, {"from":107, "to":83}, {"from":107, "to":85}, {"from":107, "to":87}, {"from":107, "to":89}, {"from":107, "to":91}, {"from":107, "to":93}, {"from":107, "to":95}, {"from":107, "to":97}, {"from":107, "to":99}, {"from":107, "to":101}, {"from":38, "to":107}, {"from":40, "to":107}, {"from":42, "to":107}, {"from":44, "to":107}, {"from":46, "to":107}, {"from":48, "to":107}, {"from":50, "to":107}, {"from":52, "to":107}, {"from":54, "to":107}, {"from":56, "to":107}, {"from":58, "to":107}, {"from":60, "to":107}, {"from":62, "to":107}, {"from":64, "to":107}, {"from":66, "to":107}, {"from":68, "to":107}, {"from":70, "to":107}, {"from":72, "to":107}, {"from":74, "to":107}, {"from":76, "to":107}, {"from":78, "to":107}, {"from":80, "to":107}, {"from":82, "to":107}, {"from":84, "to":107}, {"from":86, "to":107}, {"from":88, "to":107}, {"from":90, "to":107}, {"from":92, "to":107}, {"from":94, "to":107}, {"from":96, "to":107}, {"from":98, "to":107}, {"from":100, "to":107}, {"from":105, "to":104}, {"from":34, "to":104}, {"from":36, "to":105}, {"from":38, "to":105}, {"from":39, "to":105}, {"from":40, "to":105}, {"from":41, "to":105}, {"from":42, "to":105}, {"from":43, "to":105}, {"from":44, "to":105}, {"from":45, "to":105}, {"from":46, "to":105}, {"from":47, "to":105}, {"from":48, "to":105}, {"from":49, "to":105}, {"from":50, "to":105}, {"from":51, "to":105}, {"from":52, "to":105}, {"from":53, "to":105}, {"from":54, "to":105}, {"from":55, "to":105}, {"from":56, "to":105}, {"from":57, "to":105}, {"from":58, "to":105}, {"from":59, "to":105}, {"from":60, "to":105}, {"from":61, "to":105}, {"from":62, "to":105}, {"from":63, "to":105}, {"from":64, "to":105}, {"from":65, "to":105}, {"from":66, "to":105}, {"from":67, "to":105}, {"from":68, "to":105}, {"from":69, "to":105}, {"from":70, "to":105}, {"from":71, "to":105}, {"from":72, "to":105}, {"from":73, "to":105}, {"from":74, "to":105}, {"from":75, "to":105}, {"from":76, "to":105}, {"from":77, "to":105}, {"from":78, "to":105}, {"from":79, "to":105}, {"from":80, "to":105}, {"from":81, "to":105}, {"from":82, "to":105}, {"from":83, "to":105}, {"from":84, "to":105}, {"from":85, "to":105}, {"from":86, "to":105}, {"from":87, "to":105}, {"from":88, "to":105}, {"from":89, "to":105}, {"from":90, "to":105}, {"from":91, "to":105}, {"from":92, "to":105}, {"from":93, "to":105}, {"from":94, "to":105}, {"from":95, "to":105}, {"from":96, "to":105}, {"from":97, "to":105}, {"from":98, "to":105}, {"from":99, "to":105}, {"from":100, "to":105}, {"from":101, "to":105}, {"from":102, "to":105}, {"from":36, "to":38}, {"from":104, "to":38}, {"from":36, "to":39}, {"from":104, "to":39}, {"from":36, "to":40}, {"from":104, "to":40}, {"from":36, "to":41}, {"from":104, "to":41}, {"from":36, "to":42}, {"from":104, "to":42}, {"from":36, "to":43}, {"from":104, "to":43}, {"from":36, "to":44}, {"from":104, "to":44}, {"from":36, "to":45}, {"from":104, "to":45}, {"from":36, "to":46}, {"from":104, "to":46}, {"from":36, "to":47}, {"from":104, "to":47}, {"from":36, "to":48}, {"from":104, "to":48}, {"from":36, "to":49}, {"from":104, "to":49}, {"from":36, "to":50}, {"from":104, "to":50}, {"from":36, "to":51}, {"from":104, "to":51}, {"from":36, "to":52}, {"from":104, "to":52}, {"from":36, "to":53}, {"from":104, "to":53}, {"from":36, "to":54}, {"from":104, "to":54}, {"from":36, "to":55}, {"from":104, "to":55}, {"from":36, "to":56}, {"from":104, "to":56}, {"from":36, "to":57}, {"from":104, "to":57}, {"from":36, "to":58}, {"from":104, "to":58}, {"from":36, "to":59}, {"from":104, "to":59}, {"from":36, "to":60}, {"from":104, "to":60}, {"from":36, "to":61}, {"from":104, "to":61}, {"from":36, "to":62}, {"from":104, "to":62}, {"from":36, "to":63}, {"from":104, "to":63}, {"from":36, "to":64}, {"from":104, "to":64}, {"from":36, "to":65}, {"from":104, "to":65}, {"from":36, "to":66}, {"from":104, "to":66}, {"from":36, "to":67}, {"from":104, "to":67}, {"from":36, "to":68}, {"from":104, "to":68}, {"from":36, "to":69}, {"from":104, "to":69}, {"from":36, "to":70}, {"from":104, "to":70}, {"from":36, "to":71}, {"from":104, "to":71}, {"from":36, "to":72}, {"from":104, "to":72}, {"from":36, "to":73}, {"from":104, "to":73}, {"from":36, "to":74}, {"from":104, "to":74}, {"from":36, "to":75}, {"from":104, "to":75}, {"from":36, "to":76}, {"from":104, "to":76}, {"from":36, "to":77}, {"from":104, "to":77}, {"from":36, "to":78}, {"from":104, "to":78}, {"from":36, "to":79}, {"from":104, "to":79}, {"from":36, "to":80}, {"from":104, "to":80}, {"from":36, "to":81}, {"from":104, "to":81}, {"from":36, "to":82}, {"from":104, "to":82}, {"from":36, "to":83}, {"from":104, "to":83}, {"from":36, "to":84}, {"from":104, "to":84}, {"from":36, "to":85}, {"from":104, "to":85}, {"from":36, "to":86}, {"from":104, "to":86}, {"from":36, "to":87}, {"from":104, "to":87}, {"from":36, "to":88}, {"from":104, "to":88}, {"from":36, "to":89}, {"from":104, "to":89}, {"from":36, "to":90}, {"from":104, "to":90}, {"from":36, "to":91}, {"from":104, "to":91}, {"from":36, "to":92}, {"from":104, "to":92}, {"from":36, "to":93}, {"from":104, "to":93}, {"from":36, "to":94}, {"from":104, "to":94}, {"from":36, "to":95}, {"from":104, "to":95}, {"from":36, "to":96}, {"from":104, "to":96}, {"from":36, "to":97}, {"from":104, "to":97}, {"from":36, "to":98}, {"from":104, "to":98}, {"from":36, "to":99}, {"from":104, "to":99}, {"from":36, "to":100}, {"from":104, "to":100}, {"from":36, "to":101}, {"from":104, "to":101}, {"from":38, "to":102}, {"from":39, "to":102}, {"from":40, "to":102}, {"from":41, "to":102}, {"from":42, "to":102}, {"from":43, "to":102}, {"from":44, "to":102}, {"from":45, "to":102}, {"from":46, "to":102}, {"from":47, "to":102}, {"from":48, "to":102}, {"from":49, "to":102}, {"from":50, "to":102}, {"from":51, "to":102}, {"from":52, "to":102}, {"from":53, "to":102}, {"from":54, "to":102}, {"from":55, "to":102}, {"from":56, "to":102}, {"from":57, "to":102}, {"from":58, "to":102}, {"from":59, "to":102}, {"from":60, "to":102}, {"from":61, "to":102}, {"from":62, "to":102}, {"from":63, "to":102}, {"from":64, "to":102}, {"from":65, "to":102}, {"from":66, "to":102}, {"from":67, "to":102}, {"from":68, "to":102}, {"from":69, "to":102}, {"from":70, "to":102}, {"from":71, "to":102}, {"from":72, "to":102}, {"from":73, "to":102}, {"from":74, "to":102}, {"from":75, "to":102}, {"from":76, "to":102}, {"from":77, "to":102}, {"from":78, "to":102}, {"from":79, "to":102}, {"from":80, "to":102}, {"from":81, "to":102}, {"from":82, "to":102}, {"from":83, "to":102}, {"from":84, "to":102}, {"from":85, "to":102}, {"from":86, "to":102}, {"from":87, "to":102}, {"from":88, "to":102}, {"from":89, "to":102}, {"from":90, "to":102}, {"from":91, "to":102}, {"from":92, "to":102}, {"from":93, "to":102}, {"from":94, "to":102}, {"from":95, "to":102}, {"from":96, "to":102}, {"from":97, "to":102}, {"from":98, "to":102}, {"from":99, "to":102}, {"from":100, "to":102}, {"from":101, "to":102}, {"from":208, "to":207}, {"from":211, "to":212}, {"from":216, "to":210}, {"from":209, "to":216}, {"from":214, "to":213}, {"from":205, "to":213}, {"from":207, "to":214}, {"from":209, "to":214}, {"from":210, "to":214}, {"from":211, "to":214}, {"from":213, "to":207}, {"from":207, "to":209}, {"from":207, "to":210}, {"from":209, "to":211}, {"from":210, "to":211}, {"from":103, "to":228}, {"from":212, "to":229}, {"from":230, "to":231}, {"from":225, "to":222}, {"from":221, "to":222}, {"from":225, "to":223}, {"from":227, "to":224}, {"from":222, "to":224}, {"from":227, "to":225}, {"from":233, "to":232}, {"from":224, "to":232}, {"from":228, "to":233}, {"from":229, "to":233}, {"from":230, "to":233}, {"from":233, "to":227}, {"from":232, "to":228}, {"from":232, "to":229}, {"from":228, "to":230}, {"from":229, "to":230}, {"from":242, "to":37}, {"from":243, "to":27}, {"from":239, "to":236}, {"from":235, "to":236}, {"from":239, "to":237}, {"from":245, "to":244}, {"from":236, "to":244}, {"from":240, "to":245}, {"from":241, "to":245}, {"from":242, "to":245}, {"from":243, "to":245}, {"from":245, "to":239}, {"from":244, "to":240}, {"from":244, "to":241}, {"from":240, "to":242}, {"from":241, "to":242}, {"from":240, "to":243}, {"from":241, "to":243}, {"from":246, "to":241}, {"from":246, "to":240}, {"from":256, "to":6}, {"from":252, "to":249}, {"from":252, "to":250}, {"from":248, "to":250}, {"from":253, "to":251}, {"from":250, "to":251}, {"from":253, "to":252}, {"from":258, "to":253}, {"from":258, "to":257}, {"from":251, "to":257}, {"from":255, "to":258}, {"from":256, "to":258}, {"from":257, "to":255}, {"from":255, "to":256}, {"from":246, "to":255}, {"from":30, "to":265}, {"from":263, "to":261}, {"from":260, "to":261}, {"from":263, "to":262}, {"from":268, "to":263}, {"from":268, "to":267}, {"from":261, "to":267}, {"from":265, "to":268}, {"from":266, "to":268}, {"from":267, "to":265}, {"from":265, "to":266}, {"from":266, "to":246}, {"from":278, "to":208}, {"from":274, "to":271}, {"from":274, "to":272}, {"from":270, "to":272}, {"from":275, "to":273}, {"from":272, "to":273}, {"from":275, "to":274}, {"from":280, "to":275}, {"from":280, "to":279}, {"from":273, "to":279}, {"from":277, "to":280}, {"from":278, "to":280}, {"from":279, "to":277}, {"from":277, "to":278}, {"from":246, "to":277}, {"from":231, "to":289}, {"from":286, "to":283}, {"from":286, "to":284}, {"from":282, "to":284}, {"from":287, "to":285}, {"from":284, "to":285}, {"from":287, "to":286}, {"from":292, "to":287}, {"from":292, "to":291}, {"from":285, "to":291}, {"from":289, "to":292}, {"from":290, "to":292}, {"from":291, "to":289}, {"from":289, "to":290}, {"from":290, "to":246}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_XFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":160}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_XFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"173"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"194"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_V", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":204}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_V.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":218}]], "details":[{"type":"brief", "text":"Serial exe: Data dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_V.B3. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"_V_channel_array (%L)", "links":[{"filename":"a.cl", "line":"209"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":222}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":225}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"249"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"250"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"315"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":227}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":230}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":235}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":252}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_AFeeder_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":403}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder_T.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":412}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"414"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"471"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":417}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":465}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_XFeeder_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":482}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_XFeeder_T.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":488}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"495"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"516"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_V_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":526}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_V_T.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":539}]], "details":[{"type":"brief", "text":"Serial exe: Data dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_V_T.B3. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"_V_channel_array (%L)", "links":[{"filename":"a.cl", "line":"530"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V_T.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":543}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V_T.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":546}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"570"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"571"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"627"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":548}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":551}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":556}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":573}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_ALoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":69}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":80}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader.B3", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":83}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"91"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"92"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"104"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"102"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}, {"name":"Kernel: kernel_XLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":113}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_XLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_XLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":124}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_XLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":126}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"140"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"149"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":325}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":335}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"337"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"344"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":340}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"Kernel: kernel_XLoader_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":356}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_XLoader_T.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":362}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_XLoader_T.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":366}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_XLoader_T.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":368}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"382"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"391"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_unloader_T", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":638}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader_T.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":647}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_T.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":650}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_T.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":652}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"654"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"661"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":657}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_XFeeder.B0":{"name":"kernel_XFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_XFeeder.B1":{"name":"kernel_XFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"166"}]}]}}, "kernel_V.B0":{"name":"kernel_V.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V.B1":{"name":"kernel_V.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V.B2":{"name":"kernel_V.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"218"}]}]}}, "kernel_V.B3":{"name":"kernel_V.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"222"}]}]}}, "kernel_V.B4":{"name":"kernel_V.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_V.B5":{"name":"kernel_V.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":78, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"225"}]}]}}, "kernel_V.B6":{"name":"kernel_V.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_AFeeder_T.B0":{"name":"kernel_AFeeder_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder_T.B1":{"name":"kernel_AFeeder_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":82, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"412"}]}]}}, "kernel_XFeeder_T.B0":{"name":"kernel_XFeeder_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_XFeeder_T.B1":{"name":"kernel_XFeeder_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"488"}]}]}}, "kernel_V_T.B0":{"name":"kernel_V_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V_T.B1":{"name":"kernel_V_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"539"}]}]}}, "kernel_V_T.B2":{"name":"kernel_V_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V_T.B3":{"name":"kernel_V_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"543"}]}]}}, "kernel_V_T.B4":{"name":"kernel_V_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_V_T.B5":{"name":"kernel_V_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":78, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"546"}]}]}}, "kernel_V_T.B6":{"name":"kernel_V_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader.B0":{"name":"kernel_ALoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B1":{"name":"kernel_ALoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"80"}]}]}}, "kernel_ALoader.B2":{"name":"kernel_ALoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader.B3":{"name":"kernel_ALoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":157, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"83"}]}]}}, "kernel_ALoader.B4":{"name":"kernel_ALoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_XLoader.B0":{"name":"kernel_XLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_XLoader.B1":{"name":"kernel_XLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_XLoader.B2":{"name":"kernel_XLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"120"}]}]}}, "kernel_XLoader.B3":{"name":"kernel_XLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"124"}]}]}}, "kernel_XLoader.B4":{"name":"kernel_XLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_XLoader.B5":{"name":"kernel_XLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_XLoader.B6":{"name":"kernel_XLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"126"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"333"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"335"}]}]}}, "kernel_XLoader_T.B0":{"name":"kernel_XLoader_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_XLoader_T.B1":{"name":"kernel_XLoader_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_XLoader_T.B2":{"name":"kernel_XLoader_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"362"}]}]}}, "kernel_XLoader_T.B3":{"name":"kernel_XLoader_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"366"}]}]}}, "kernel_XLoader_T.B4":{"name":"kernel_XLoader_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_XLoader_T.B5":{"name":"kernel_XLoader_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_XLoader_T.B6":{"name":"kernel_XLoader_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"368"}]}]}}, "kernel_unloader_T.B0":{"name":"kernel_unloader_T.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_T.B1":{"name":"kernel_unloader_T.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_T.B2":{"name":"kernel_unloader_T.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"647"}]}]}}, "kernel_unloader_T.B3":{"name":"kernel_unloader_T.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"650"}]}]}}, "kernel_unloader_T.B4":{"name":"kernel_unloader_T.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader_T.B5":{"name":"kernel_unloader_T.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader_T.B6":{"name":"kernel_unloader_T.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"652"}]}]}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_XFeeder":{"debug":[{"filename":"a.cl", "line":160}], "loop_hierachy":{"kernel_XFeeder__no_loop":["kernel_XFeeder.B0"], "kernel_XFeeder.B1":["kernel_XFeeder.B1"]}}, "kernel_V":{"debug":[{"filename":"a.cl", "line":204}], "loop_hierachy":{"kernel_V__no_loop":["kernel_V.B0", "kernel_V.B1"], "kernel_V.B2":["kernel_V.B2", "kernel_V.B3", "kernel_V.B4"], "kernel_V.B3":["kernel_V.B3", "kernel_V.B5", "kernel_V.B6"], "kernel_V.B5":["kernel_V.B5"]}}, "kernel_AFeeder_T":{"debug":[{"filename":"a.cl", "line":403}], "loop_hierachy":{"kernel_AFeeder_T__no_loop":["kernel_AFeeder_T.B0"], "kernel_AFeeder_T.B1":["kernel_AFeeder_T.B1"]}}, "kernel_XFeeder_T":{"debug":[{"filename":"a.cl", "line":482}], "loop_hierachy":{"kernel_XFeeder_T__no_loop":["kernel_XFeeder_T.B0"], "kernel_XFeeder_T.B1":["kernel_XFeeder_T.B1"]}}, "kernel_V_T":{"debug":[{"filename":"a.cl", "line":526}], "loop_hierachy":{"kernel_V_T__no_loop":["kernel_V_T.B0", "kernel_V_T.B2"], "kernel_V_T.B1":["kernel_V_T.B1", "kernel_V_T.B3", "kernel_V_T.B4"], "kernel_V_T.B3":["kernel_V_T.B3", "kernel_V_T.B5", "kernel_V_T.B6"], "kernel_V_T.B5":["kernel_V_T.B5"]}}, "kernel_ALoader":{"debug":[{"filename":"a.cl", "line":69}], "loop_hierachy":{"kernel_ALoader__no_loop":["kernel_ALoader.B0", "kernel_ALoader.B2"], "kernel_ALoader.B1":["kernel_ALoader.B1", "kernel_ALoader.B3", "kernel_ALoader.B4"], "kernel_ALoader.B3":["kernel_ALoader.B3"]}}, "kernel_XLoader":{"debug":[{"filename":"a.cl", "line":113}], "loop_hierachy":{"kernel_XLoader__no_loop":["kernel_XLoader.B0", "kernel_XLoader.B1"], "kernel_XLoader.B2":["kernel_XLoader.B2", "kernel_XLoader.B3", "kernel_XLoader.B4"], "kernel_XLoader.B3":["kernel_XLoader.B3", "kernel_XLoader.B6", "kernel_XLoader.B5"], "kernel_XLoader.B6":["kernel_XLoader.B6"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":325}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4"]}}, "kernel_XLoader_T":{"debug":[{"filename":"a.cl", "line":356}], "loop_hierachy":{"kernel_XLoader_T__no_loop":["kernel_XLoader_T.B0", "kernel_XLoader_T.B1"], "kernel_XLoader_T.B2":["kernel_XLoader_T.B2", "kernel_XLoader_T.B3", "kernel_XLoader_T.B4"], "kernel_XLoader_T.B3":["kernel_XLoader_T.B3", "kernel_XLoader_T.B6", "kernel_XLoader_T.B5"], "kernel_XLoader_T.B6":["kernel_XLoader_T.B6"]}}, "kernel_unloader_T":{"debug":[{"filename":"a.cl", "line":638}], "loop_hierachy":{"kernel_unloader_T__no_loop":["kernel_unloader_T.B0", "kernel_unloader_T.B1"], "kernel_unloader_T.B2":["kernel_unloader_T.B2", "kernel_unloader_T.B3", "kernel_unloader_T.B4"], "kernel_unloader_T.B3":["kernel_unloader_T.B3", "kernel_unloader_T.B6", "kernel_unloader_T.B5"], "kernel_unloader_T.B6":["kernel_unloader_T.B6"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder_T", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":403}]]}, {"name":"kernel_ALoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"kernel_V", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":204}]]}, {"name":"kernel_V_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":526}]]}, {"name":"kernel_XFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":160}]]}, {"name":"kernel_XFeeder_T", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":482}]]}, {"name":"kernel_XLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":113}]]}, {"name":"kernel_XLoader_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":356}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":325}]]}, {"name":"kernel_unloader_T", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":638}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder_T", "data":[16048, 20310, 260, 0, 67], "debug":[[{"filename":"a.cl", "line":403}]]}, {"name":"kernel_ALoader", "data":[4867, 10086, 32, 1.5, 72], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"kernel_V", "data":[14945, 32596, 133, 32, 431], "debug":[[{"filename":"a.cl", "line":204}]]}, {"name":"kernel_V_T", "data":[15443, 33998, 126, 32, 521], "debug":[[{"filename":"a.cl", "line":526}]]}, {"name":"kernel_XFeeder", "data":[214, 349, 1, 0, 7], "debug":[[{"filename":"a.cl", "line":160}]]}, {"name":"kernel_XFeeder_T", "data":[214, 349, 1, 0, 7], "debug":[[{"filename":"a.cl", "line":482}]]}, {"name":"kernel_XLoader", "data":[2902, 5779, 16, 0, 30], "debug":[[{"filename":"a.cl", "line":113}]]}, {"name":"kernel_XLoader_T", "data":[5443, 8063, 43, 0, 34], "debug":[[{"filename":"a.cl", "line":356}]]}, {"name":"kernel_unloader", "data":[2199, 6794, 0, 0, 78], "debug":[[{"filename":"a.cl", "line":325}]]}, {"name":"kernel_unloader_T", "data":[8137, 13134, 0, 0, 90], "debug":[[{"filename":"a.cl", "line":638}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[71750, 133869, 612, 65, 1347]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1826, 4729, 36, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[99, 15798, 134, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[208175, 326915, 1181, 65, 1347], "data_percent":[24.3651, 19.1313, 43.5311, 4.34783]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"a.cl", "line":382}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"a.cl", "line":661}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed -no-interleaving=DDR ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Sun Sep 11 22:58:50 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u146242/symv_lab/a10_7/a.cl","line":164}]],"details":["/home/u146242/symv_lab/a10_7/a.cl:164:56: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[267.00 ,534.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[93234.6 ,235312 ,641 ,66 ,1050  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[65.0 ,151 ,0 ,0 ,0]  },  {"name":"kernel_AFeeder_T","data":[31930.5 ,102510 ,260 ,0 ,64]  },  {"name":"kernel_ALoader","data":[4190.5 ,8619 ,30 ,2 ,74]  },  {"name":"kernel_V","data":[19738.6 ,44621 ,133 ,32 ,323]  },  {"name":"kernel_V_T","data":[21211.6 ,46242 ,126 ,32 ,423]  },  {"name":"kernel_XFeeder","data":[901.5 ,2030 ,1 ,0 ,4]  },  {"name":"kernel_XFeeder_T","data":[916.4 ,2018 ,1 ,0 ,4]  },  {"name":"kernel_XLoader","data":[2263.9 ,4294 ,15 ,0 ,16]  },  {"name":"kernel_XLoader_T","data":[2508.9 ,4643 ,43 ,0 ,9]  },  {"name":"kernel_unloader","data":[4067.1 ,8981 ,0 ,0 ,66]  },  {"name":"kernel_unloader_T","data":[5440.6 ,11203 ,32 ,0 ,67]  }]}}';
var fileJSON=[{"path":"/home/u146242/symv_lab/a10_7/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/symv_lab/a10_7/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012float16 v[2];\012float s[32];\012} _ALoader_channel_array_t;\012channel _ALoader_channel_array_t _ALoader_channel __attribute__((depth(256))) ;\012channel float _XLoader_channel __attribute__((depth(256))) ;\012channel float _XFeeder_channel __attribute__((depth(256))) ;\012typedef struct { float s[32]; } _V_channel_array_t;\012channel _V_channel_array_t _V_channel __attribute__((depth(256))) ;\012\012channel _ALoader_channel_array_t _ALoader_T_channel __attribute__((depth(256))) ;\012typedef struct { float s[32]; } _AFeeder_T_channel_array_t;\012channel _AFeeder_T_channel_array_t _AFeeder_T_channel __attribute__((depth(256))) ;\012channel float _XLoader_T_channel __attribute__((depth(256))) ;\012channel float _XFeeder_T_channel __attribute__((depth(256))) ;\012channel _V_channel_array_t _V_T_channel __attribute__((depth(256))) ;\012\012// Address spaces for kernel_ALoader\012#define __address_space__ASerializer __global\012__kernel void kernel_ALoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__ASerializer const float *restrict _A_serializer_1,\012 __address_space__ASerializer const float *restrict _A_serializer_2)\012{\012 _ALoader_channel_array_t _ALoader_channel_array;\012 int _addr_temp = 0;\012 int _0 = _A_extent_1 >> 8;\012 int _1 = _A_extent_0 >> 8;\012 int _2 = (2 * _1 - _0 + 1) * _0 / 2;\012 for (int _ALoader_s0_i_k = 0; _ALoader_s0_i_k < 1 + _2; _ALoader_s0_i_k++)\012 {\012   #pragma loop_coalesce 2\012   for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 256; _ALoader_s0_kk++)\012   {\012    for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 8; _ALoader_s0_ii++)\012    {\012      bool _3 = _ALoader_s0_i_k < _2;\012      if (_3)\012      {\012        int _7 = _addr_temp * 16;\012        _ALoader_channel_array.v[0] = vload16(0, (__address_space__ASerializer float*)(_A_serializer_1 + _7));\012        _ALoader_channel_array.v[1] = vload16(0, (__address_space__ASerializer float*)(_A_serializer_2 + _7));\012      }\012      else\012      {\012        float _8 = float_from_bits(0 /* 0 */);\012        _ALoader_channel_array.v[0] = _8;\012        _ALoader_channel_array.v[1] = _8;\012      }\012      if (_ALoader_s0_i_k < _2)\012      {\012       write_channel_intel(_ALoader_channel, _ALoader_channel_array);\012      }\012      write_channel_intel(_ALoader_T_channel, _ALoader_channel_array);\012      _addr_temp += 1;\012    } // for _ALoader_s0_ii\012   } // for _ALoader_s0_kk\012 } // for _ALoader_s0_i_k\012} // kernel kernel_ALoader\012#undef __address_space__ASerializer\012// Address spaces for kernel_XLoader\012#define __address_space__XSerializer_mem_channel __global\012__kernel void kernel_XLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__XSerializer_mem_channel const float *restrict _XSerializer_mem_channel)\012{\012 int _14 = _A_extent_1 >> 8;\012 int _15 = _14 + 1;\012 for (int _XLoader_s0_i = 0; _XLoader_s0_i < 0 + _15; _XLoader_s0_i++)\012 {\012  int _16 = _A_extent_0 >> 8;\012  int _17 = _16 - _XLoader_s0_i + ((_XLoader_s0_i < _14) ? 0 : 1);\012  for (int _XLoader_s0_k = _XLoader_s0_i; _XLoader_s0_k < _XLoader_s0_i + _17; _XLoader_s0_k++)\012  {\012   for (int _XLoader_s0_kk = 0; _XLoader_s0_kk < 0 + 256; _XLoader_s0_kk++)\012   {\012    bool _18 = _XLoader_s0_k == _XLoader_s0_i;\012    int _21 = _A_extent_1 >> 8;\012    bool _22 = _XLoader_s0_i < _21;\012    bool _23 = _18 || _22;\012    if (_23)\012    {\012     float _24;\012     int _25 = _A_extent_1 >> 8;\012     bool _26 = _XLoader_s0_i < _25;\012     if (_26)\012     {\012      int _18 = _XLoader_s0_kk + _XLoader_s0_k*256;\012      float _32 = _XSerializer_mem_channel[_18];\012      _24 = _32;\012     } // if _26\012     else\012     {\012      float _33 = float_from_bits(0 /* 0 */);\012      _24 = _33;\012     } // if _26 else\012     float _34 = _24;\012     write_channel_intel(_XLoader_channel, _34);\012     (void)_34;\012    } // if _23\012   } // for _XLoader_s0_kk\012  } // for _XLoader_s0_k\012 } // for _XLoader_s0_i\012} // kernel kernel_XLoader\012#undef __address_space__XSerializer_mem_channel\012// Address spaces for kernel_XFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_XFeeder(\012)\012{\012 int _XFeeder_cycle_temp;\012 float __attribute__((memory, numbanks(1), singlepump, numwriteports(1), numreadports(1))) _XFeeder_buffer__0_ibuffer[2][256];\012 _XFeeder_cycle_temp = 1792;\012 while(1)\012 {\012  int _37 = _XFeeder_cycle_temp;\012  int _38 = _37 & 2047;\012  bool _39 = 1792 <= _38;\012  if (_39)\012  {\012   float __40 = read_channel_intel(_XLoader_channel);\012   int _41 = _XFeeder_cycle_temp;\012   int _42 = _41 >> 11;\012   int _43 = _42 & 1;\012   bool _44 = (bool)(_43);\012   int _45 = _41 & 2047;\012   int _46 = _45 & 255;\012   _XFeeder_buffer__0_ibuffer[_44][_46] = __40;\012  } // if _39\012  int _47 = _XFeeder_cycle_temp;\012  bool _48 = 2047 < _47;\012  if (_48)\012  {\012   int _49 = _XFeeder_cycle_temp;\012   int _50 = _49 >> 11;\012   int _51 = _50 & 1;\012   bool _52 = (bool)(_51);\012   bool _53 = !(_52);\012   int _54 = _49 >> 3;\012   int _55 = _54 & 255;\012   float _56 = _XFeeder_buffer__0_ibuffer[_53][_55];\012   write_channel_intel(_XFeeder_channel, _56);\012   (void)_56;\012  } // if _48\012  int _57 = _XFeeder_cycle_temp;\012  int _58 = _57 + 1;\012  _XFeeder_cycle_temp = _58;\012 } // while _XFeeder_s0_outermost_loop_infinite\012} // kernel kernel_XFeeder\012// Address spaces for kernel_V\012#define __address_space__V __global\012__kernel void kernel_V(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _ALoader_channel_array_t _ALoader_channel_array;\012 _V_channel_array_t _V_channel_array;\012 // produce uZ\012 float _uZ_shreg[8][32];\012 // produce uX\012 float _uX_shreg;\012 float _uZ_temp[32];\012 // produce uA\012 float _uA_shreg[32];\012 int _121 = _A_extent_1 >> 8;\012 for (int _uA_s0_i = 0; _uA_s0_i < 0 + _121; _uA_s0_i++)\012 {\012  int _122 = _A_extent_0 >> 8;\012  int _123 = _122 - _uA_s0_i;\012  for (int _uA_s0_k = _uA_s0_i; _uA_s0_k < _uA_s0_i + _123; _uA_s0_k++)\012  {\012   #pragma loop_coalesce 2\012   for (int _uA_s0_kk = 0; _uA_s0_kk < 0 + 256; _uA_s0_kk++)\012   {\012    for (int _uA_s0_ii = 0; _uA_s0_ii < 0 + 8; _uA_s0_ii++)\012    {\012     #pragma unroll\012     for (int _dummy_s0_iii = 0; _dummy_s0_iii < 0 + 32; _dummy_s0_iii++)\012     {\012      float _125 = _uZ_shreg[7][_dummy_s0_iii];\012      _uZ_temp[_dummy_s0_iii] = _125;\012      #pragma unroll\012      for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 7; _dummy__1_s0_l0++)\012      {\012       int _126 = 7 - _dummy__1_s0_l0;\012       int _127 = 6 - _dummy__1_s0_l0;\012       float _129 = _uZ_shreg[_127][_dummy_s0_iii];\012       _uZ_shreg[_126][_dummy_s0_iii] = _129;\012       (void)_129;\012      } // for _dummy__1_s0_l0\012      float _130 = _uZ_temp[_dummy_s0_iii];\012      _uZ_shreg[0][_dummy_s0_iii] = _130;\012      (void)_130;\012     } // for _dummy_s0_iii\012     bool _V_channel_temp;\012     _V_channel_temp = 0;\012     _ALoader_channel_array = read_channel_intel(_ALoader_channel);\012     float _XFeeder_channel_array = read_channel_intel(_XFeeder_channel);\012     #pragma unroll\012     for (int _uA_s0_iii = 0; _uA_s0_iii < 0 + 32; _uA_s0_iii++)\012     {\012      float __132 = _ALoader_channel_array.s[_uA_s0_iii];\012      _uA_shreg[_uA_s0_iii] = __132;\012      (void)__132;\012      float _133;\012      bool _134 = _uA_s0_iii == 0;\012      if (_134)\012      {\012       float __135 = _XFeeder_channel_array;\012       _133 = __135;\012      } // if _134\012      else\012      {\012       float _137 = _uX_shreg;\012       _133 = _137;\012      } // if _134 else\012      float _138 = _133;\012      _uX_shreg = _138;\012      (void)_138;\012      float _140 = _uX_shreg;\012      float _141 = __fpga_reg(__fpga_reg(_140));\012      _uX_shreg = _141;\012      (void)_141;\012      float _142;\012      bool _143 = _uA_s0_kk == 0;\012      bool _144 = _uA_s0_k == _uA_s0_i;\012      bool _145 = _143 && _144;\012      if (_145)\012      {\012       float _146 = float_from_bits(0 /* 0 */);\012       _142 = _146;\012      } // if _145\012      else\012      {\012       float _148 = _uZ_shreg[0][_uA_s0_iii];\012       _142 = _148;\012      } // if _145 else\012      float _149 = _142;\012      float _151 = _uA_shreg[_uA_s0_iii];\012      float _153 = _uX_shreg;\012      int _total_i = _uA_s0_iii + 32*_uA_s0_ii + 256*_uA_s0_i;\012      int _total_k = _uA_s0_kk + 256*_uA_s0_k;\012      float _154 = _151 * _153;\012      float _155 = _149 + _154;\012      _uZ_shreg[0][_uA_s0_iii] = _155;\012      (void)_155;\012      bool _156 = _uA_s0_kk == 255;\012      int _157 = _A_extent_0 >> 8;\012      int _158 = _157 + -1;\012      bool _159 = _uA_s0_k == _158;\012      bool _160 = _156 && _159;\012      if (_160)\012      {\012       float _162 = _uZ_shreg[0][_uA_s0_iii];\012       _V_channel_array.s[_uA_s0_iii] = _162;\012       (void)_uA_s0_iii;\012       _V_channel_temp = 1;\012      } // if _160\012     } // for _uA_s0_iii\012     bool _163 = _V_channel_temp;\012     if (_163)\012     {\012      write_channel_intel(_V_channel, _V_channel_array);\012      (void)_V_channel_array;\012     } // if _163\012    } // for _uA_s0_ii\012   } // for _uA_s0_kk\012  } // for _uA_s0_k\012 } // for _uA_s0_i\012} // kernel kernel_V\012#undef __address_space__V\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _V_channel_array_t _V_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _164 = _A_extent_1 >> 8;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _164; _unloader_s0_i++)\012 {\012  for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 8; _unloader_s0_ii++)\012  {\012   _V_channel_array_t __165 = read_channel_intel(_V_channel);\012   _V_channel_array = __165;\012   #pragma unroll\012   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 32; _unloader_s0_iii++)\012   {\012    float __166 = _V_channel_array.s[_unloader_s0_iii];\012    int _167 = _addr_temp;\012    _unloader_mem_channel[_167] = __166;\012    int _168 = _addr_temp;\012    int _169 = _168 + 1;\012    _addr_temp = _169;\012   } // for _unloader_s0_iii\012  } // for _unloader_s0_ii\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012// Address spaces for kernel_XLoader_T\012#define __address_space__XSerializer_T_mem_channel __global\012__kernel void kernel_XLoader_T(\012 const int _A_extent_0,\012 __address_space__XSerializer_T_mem_channel const float *restrict _XSerializer_T_mem_channel)\012{\012 int _182 = _A_extent_0 >> 8;\012 int _183 = _182 + 1;\012 for (int _XLoader_T_s0_k = 0; _XLoader_T_s0_k < 0 + _183; _XLoader_T_s0_k++)\012 {\012  int _184 = _A_extent_0 >> 8;\012  int _185 = _184 - _XLoader_T_s0_k + ((_XLoader_T_s0_k < _182) ? 0 : 1);\012  for (int _XLoader_T_s0_i = _XLoader_T_s0_k; _XLoader_T_s0_i < _XLoader_T_s0_k + _185; _XLoader_T_s0_i++)\012  {\012   for (int _XLoader_T_s0_kk = 0; _XLoader_T_s0_kk < 0 + 256; _XLoader_T_s0_kk++)\012   {\012    bool _186 = _XLoader_T_s0_i == _XLoader_T_s0_k;\012    int _189 = _A_extent_0 >> 8;\012    bool _190 = _XLoader_T_s0_k < _189;\012    bool _191 = _186 || _190;\012    if (_191)\012    {\012     float _193;\012     int _194 = _A_extent_0 >> 8;\012     bool _195 = _XLoader_T_s0_k < _194;\012     if (_195)\012     {\012      int _196 = _XLoader_T_s0_kk + _XLoader_T_s0_k*256;\012      float _203 = _XSerializer_T_mem_channel[_196];\012      _193 = _203;\012     } // if _195\012     else\012     {\012      float _204 = float_from_bits(0 /* 0 */);\012      _193 = _204;\012     } // if _195 else\012     float _205 = _193;\012     write_channel_intel(_XLoader_T_channel, _205);\012     (void)_205;\012    } // if _191\012   } // for _XLoader_T_s0_kk\012  } // for _XLoader_T_s0_i\012 } // for _XLoader_T_s0_k\012} // kernel kernel_XLoader_T\012#undef __address_space__XSerializer_T_mem_channel\012\012// Address spaces for kernel_AFeeder_T\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_AFeeder_T(\012)\012{\012 _ALoader_channel_array_t __attribute__((register)) _AFeeder_value_shreg;\012 uint _AFeeder_time_stamp_shreg;\012 _ALoader_channel_array_t __attribute__((register)) _AFeeder_in_v_temp;\012 uint _AFeeder_cycle_temp;\012 float __attribute__((memory, numbanks(32), bankwidth(4), singlepump, numwriteports(1), numreadports(1))) _AFeeder_T_buffer__0_ibuffer[2][256][256];\012 _AFeeder_cycle_temp = 0;\012 while(1)\012 {\012  _AFeeder_in_v_temp = read_channel_intel(_ALoader_T_channel);\012  _ALoader_channel_array_t __attribute__((register)) _temp;\012  #pragma unroll\012  for (int _AFeeder_s0_buf = 0; _AFeeder_s0_buf < 0 + 32; _AFeeder_s0_buf++)\012  {\012   bool _41 = _AFeeder_s0_buf == 0;\012   if (_41)\012   {\012    _AFeeder_value_shreg = _AFeeder_in_v_temp;\012    _AFeeder_time_stamp_shreg = _AFeeder_cycle_temp;\012   } // if _41\012   else\012   {\012    _AFeeder_value_shreg = _AFeeder_value_shreg;\012    _AFeeder_time_stamp_shreg = _AFeeder_time_stamp_shreg;\012   } // if _41 else\012   _AFeeder_value_shreg = __fpga_reg(__fpga_reg(_AFeeder_value_shreg));\012   _AFeeder_time_stamp_shreg = __fpga_reg(__fpga_reg(_AFeeder_time_stamp_shreg));\012\012   int _212 = _AFeeder_cycle_temp;\012   int _213 = _212 >> 11;\012   int _214 = _213 & 1;\012   bool _215 = (bool)(_214);\012   int _216 = _212 & 2047;\012   int _i = (_216 & 7) << 5;\012   int _k = (_216 >> 3);\012   unsigned _idx = (_AFeeder_s0_buf + 32 - (_k & 31)) & 31;\012   _AFeeder_T_buffer__0_ibuffer[_215][_k][_i + _AFeeder_s0_buf] = _AFeeder_value_shreg.s[_idx];\012\012   int _218 = _AFeeder_cycle_temp;\012   bool _219 = 2047 < _218;\012   if (_219)\012   {\012    int _220 = _AFeeder_cycle_temp;\012    int _221 = _220 >> 11;\012    int _222 = _221 & 1;\012    bool _223 = (bool)(_222);\012    bool _224 = !(_223);\012    int _225 = _220 & 2047;\012    int _i = (_225 & 7) << 5;\012    int _k = (_225 >> 3);\012    int _base = (_k >> 5) << 5;\012    unsigned _idx = (_AFeeder_s0_buf + 32 - (_k & 31)) & 31;\012    _temp.s[_AFeeder_s0_buf] = _AFeeder_T_buffer__0_ibuffer[_224][_i + _idx][_base + _AFeeder_s0_buf];\012   }\012  }\012  _AFeeder_T_channel_array_t __attribute__((register)) _out;\012  int _220 = _AFeeder_cycle_temp;\012  int _225 = _220 & 2047;\012  int _k = (_225 >> 3);\012  #pragma unroll\012  for (int _t = 0; _t < 32; _t++) {\012    unsigned _idx = (_t + (_k & 31)) & 31;\012    _out.s[_t] = _temp.s[_idx];\012  }\012  if (2047 < _AFeeder_cycle_temp)\012  {\012   write_channel_intel(_AFeeder_T_channel, _out);\012  }\012  int _228 = _AFeeder_cycle_temp;\012  int _229 = _228 + 1;\012  _AFeeder_cycle_temp = _229;\012 } // while _XFeeder_T_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder_T\012\012// Address spaces for kernel_XFeeder_T\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_XFeeder_T(\012)\012{\012 int _XFeeder_T_cycle_temp;\012 float __attribute__((memory, numbanks(1), singlepump, numwriteports(1), numreadports(1))) _XFeeder_T_buffer__0_ibuffer[2][256];\012 _XFeeder_T_cycle_temp = 1792;\012 while(1)\012 {\012  int _208 = _XFeeder_T_cycle_temp;\012  int _209 = _208 & 2047;\012  bool _210 = 1792 <= _209;\012  if (_210)\012  {\012   float __211 = read_channel_intel(_XLoader_T_channel);\012   int _212 = _XFeeder_T_cycle_temp;\012   int _213 = _212 >> 11;\012   int _214 = _213 & 1;\012   bool _215 = (bool)(_214);\012   int _216 = _212 & 2047;\012   int _217 = _216 & 255;\012   _XFeeder_T_buffer__0_ibuffer[_215][_217] = __211;\012  } // if _210\012  int _218 = _XFeeder_T_cycle_temp;\012  bool _219 = 2047 < _218;\012  if (_219)\012  {\012   int _220 = _XFeeder_T_cycle_temp;\012   int _221 = _220 >> 11;\012   int _222 = _221 & 1;\012   bool _223 = (bool)(_222);\012   bool _224 = !(_223);\012   int _225 = _220 >> 3;\012   int _226 = _225 & 255;\012   float _227 = _XFeeder_T_buffer__0_ibuffer[_224][_226];\012   write_channel_intel(_XFeeder_T_channel, _227);\012   (void)_227;\012  } // if _219\012  int _228 = _XFeeder_T_cycle_temp;\012  int _229 = _228 + 1;\012  _XFeeder_T_cycle_temp = _229;\012 } // while _XFeeder_T_s0_outermost_loop_infinite\012} // kernel kernel_XFeeder_T\012// Address spaces for kernel_V_T\012#define __address_space__V_T __global\012__kernel void kernel_V_T(\012 const int _A_extent_0)\012{\012 _AFeeder_T_channel_array_t _AFeeder_T_channel_array;\012 _V_channel_array_t _V_channel_array;\012 // produce uZ_T\012 float _uZ_T_shreg[8][32];\012 // produce uX_T\012 float _uX_T_shreg;\012 float _uZ_T_temp[32];\012 // produce uA_T\012 float _uA_T_shreg[32];\012 int _292 = _A_extent_0 >> 8;\012 for (int _uA_T_s0_k = 0; _uA_T_s0_k < 0 + _292; _uA_T_s0_k++)\012 {\012  int _293 = _A_extent_0 >> 8;\012  int _294 = _293 - _uA_T_s0_k;\012  for (int _uA_T_s0_i = _uA_T_s0_k; _uA_T_s0_i < _uA_T_s0_k + _294; _uA_T_s0_i++)\012  {\012   #pragma loop_coalesce 2\012   for (int _uA_T_s0_kk = 0; _uA_T_s0_kk < 0 + 256; _uA_T_s0_kk++)\012   {\012    for (int _uA_T_s0_ii = 0; _uA_T_s0_ii < 0 + 8; _uA_T_s0_ii++)\012    {\012     #pragma unroll\012     for (int _dummy__2_s0_iii = 0; _dummy__2_s0_iii < 0 + 32; _dummy__2_s0_iii++)\012     {\012      float _296 = _uZ_T_shreg[7][_dummy__2_s0_iii];\012      _uZ_T_temp[_dummy__2_s0_iii] = _296;\012      #pragma unroll\012      for (int _dummy__3_s0_l0 = 0; _dummy__3_s0_l0 < 0 + 7; _dummy__3_s0_l0++)\012      {\012       int _297 = 7 - _dummy__3_s0_l0;\012       int _298 = 6 - _dummy__3_s0_l0;\012       float _300 = _uZ_T_shreg[_298][_dummy__2_s0_iii];\012       _uZ_T_shreg[_297][_dummy__2_s0_iii] = _300;\012       (void)_300;\012      } // for _dummy__3_s0_l0\012      float _301 = _uZ_T_temp[_dummy__2_s0_iii];\012      _uZ_T_shreg[0][_dummy__2_s0_iii] = _301;\012      (void)_301;\012     } // for _dummy__2_s0_iii\012     bool _V_channel_temp;\012     _V_channel_temp = 0;\012     _AFeeder_T_channel_array = read_channel_intel(_AFeeder_T_channel);\012     float _XFeeder_T_channel_array = read_channel_intel(_XFeeder_T_channel);\012     #pragma unroll\012     for (int _uA_T_s0_iii = 0; _uA_T_s0_iii < 0 + 32; _uA_T_s0_iii++)\012     {\012      float __303 = _AFeeder_T_channel_array.s[_uA_T_s0_iii];\012      _uA_T_shreg[_uA_T_s0_iii] = __303;\012      (void)__303;\012      float _304;\012      bool _305 = _uA_T_s0_iii == 0;\012      if (_305)\012      {\012       float __306 = _XFeeder_T_channel_array;\012       _304 = __306;\012      } // if _305\012      else\012      {\012       float _308 = _uX_T_shreg;\012       _304 = _308;\012      } // if _305 else\012      float _309 = _304;\012      _uX_T_shreg = _309;\012      (void)_309;\012      float _311 = _uX_T_shreg;\012      float _312 = __fpga_reg(__fpga_reg(_311));\012      _uX_T_shreg = _312;\012      (void)_312;\012      float _313;\012      bool _314 = _uA_T_s0_kk == 0;\012      if (_314)\012      {\012       float _315 = float_from_bits(0 /* 0 */);\012       _313 = _315;\012      } // if _314\012      else\012      {\012       float _317 = _uZ_T_shreg[0][_uA_T_s0_iii];\012       _313 = _317;\012      } // if _314 else\012      float _318 = _313;\012      float _320 = _uA_T_shreg[_uA_T_s0_iii];\012      float _322 = _uX_T_shreg;\012      float _323 = _320 * _322;\012      float _324 = _318 + _323;\012      _uZ_T_shreg[0][_uA_T_s0_iii] = _324;\012      (void)_324;\012      bool _325 = _uA_T_s0_kk == 255;\012      if (_325)\012      {\012       float _327 = _uZ_T_shreg[0][_uA_T_s0_iii];\012       _V_channel_array.s[_uA_T_s0_iii] = _327;\012       _V_channel_temp = 1;\012      } // if _325\012     } // for _uA_T_s0_iii\012     bool _163 = _V_channel_temp;\012     if (_163)\012     {\012      write_channel_intel(_V_T_channel, _V_channel_array);\012      (void)_V_channel_array;\012     } // if _163\012    } // for _uA_T_s0_ii\012   } // for _uA_T_s0_kk\012  } // for _uA_T_s0_i\012 } // for _uA_T_s0_k\012} // kernel kernel_V_T\012#undef __address_space__V_T\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader_T(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _V_channel_array_t _V_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _163 = _A_extent_0 >> 8;\012 for (int _unloader_s0_k = 0; _unloader_s0_k < _163; _unloader_s0_k++)\012 {\012  int _164 = _A_extent_1 >> 8;\012  for (int _unloader_s0_i = _unloader_s0_k; _unloader_s0_i < 0 + _164; _unloader_s0_i++)\012  {\012   for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 8; _unloader_s0_ii++)\012   {\012    _V_channel_array_t __165 = read_channel_intel(_V_T_channel);\012    _V_channel_array = __165;\012    #pragma unroll\012    for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 32; _unloader_s0_iii++)\012    {\012     float __166 = _V_channel_array.s[_unloader_s0_iii];\012     int _167 = _addr_temp;\012     _unloader_mem_channel[_167] = __166;\012     int _168 = _addr_temp;\012     int _169 = _168 + 1;\012     _addr_temp = _169;\012    } // for _unloader_s0_iii\012   } // for _unloader_s0_ii\012  } // for _unloader_s0_i\012 } // for _unloader_s0_k\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012"}];
