{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480068300924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480068300974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 10:05:00 2016 " "Processing started: Fri Nov 25 10:05:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480068300974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068300974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FISC -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068300974 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480068301657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/memory_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/memory_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Handler-RTL " "Found design unit 1: Memory_Handler-RTL" {  } { { "../../../../../rtl/memory_handler.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/memory_handler.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324743 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Handler " "Found entity 1: Memory_Handler" {  } { { "../../../../../rtl/memory_handler.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/memory_handler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashmem_controller_pagewide.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flashmem_controller_pagewide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLASHMEM_Controller_PageWide-RTL " "Found design unit 1: FLASHMEM_Controller_PageWide-RTL" {  } { { "flashmem_controller_pagewide.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_pagewide.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324748 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLASHMEM_Controller_PageWide " "Found entity 1: FLASHMEM_Controller_PageWide" {  } { { "flashmem_controller_pagewide.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_pagewide.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/flashmem_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/flashmem_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLASHMEM_Controller-RTL " "Found design unit 1: FLASHMEM_Controller-RTL" {  } { { "../../../../../rtl/synth/altera/flashmem_controller.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324752 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLASHMEM_Controller " "Found entity 1: FLASHMEM_Controller" {  } { { "../../../../../rtl/synth/altera/flashmem_controller.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/uart_link.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/uart_link.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Link-RTL " "Found design unit 1: UART_Link-RTL" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324757 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Link " "Found entity 1: UART_Link" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Controller-rtl " "Found design unit 1: UART_Controller-rtl" {  } { { "../../../../../rtl/synth/altera/uart_controller.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324762 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller " "Found entity 1: UART_Controller" {  } { { "../../../../../rtl/synth/altera/uart_controller.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/dram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/dram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DRAM_Controller-RTL " "Found design unit 1: DRAM_Controller-RTL" {  } { { "../../../../../rtl/synth/altera/dram_controller.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324767 ""} { "Info" "ISGN_ENTITY_NAME" "1 DRAM_Controller " "Found entity 1: DRAM_Controller" {  } { { "../../../../../rtl/synth/altera/dram_controller.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miosystem_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miosystem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIOSystem_tb-RTL " "Found design unit 1: MIOSystem_tb-RTL" {  } { { "miosystem_tb.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324772 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIOSystem_tb " "Found entity 1: MIOSystem_tb" {  } { { "miosystem_tb.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/l1_icache.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/l1_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L1_ICache_Way-RTL " "Found design unit 1: L1_ICache_Way-RTL" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324777 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 L1_ICache_Set-RTL " "Found design unit 2: L1_ICache_Set-RTL" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324777 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 L1_ICache-RTL " "Found design unit 3: L1_ICache-RTL" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324777 ""} { "Info" "ISGN_ENTITY_NAME" "1 L1_ICache_Way " "Found entity 1: L1_ICache_Way" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324777 ""} { "Info" "ISGN_ENTITY_NAME" "2 L1_ICache_Set " "Found entity 2: L1_ICache_Set" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324777 ""} { "Info" "ISGN_ENTITY_NAME" "3 L1_ICache " "Found entity 3: L1_ICache" {  } { { "../../../../../rtl/l1_icache.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-RTL " "Found design unit 1: Flags-RTL" {  } { { "../../../../../rtl/flags.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324781 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "../../../../../rtl/flags.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage5_writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage5_writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage5_Writeback-RTL " "Found design unit 1: Stage5_Writeback-RTL" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324785 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage5_Writeback " "Found entity 1: Stage5_Writeback" {  } { { "../../../../../rtl/stage5_writeback.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage4_memory_access.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage4_memory_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-RTL " "Found design unit 1: Data_Memory-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324789 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage4_Memory_Access-RTL " "Found design unit 2: Stage4_Memory_Access-RTL" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324789 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage4_Memory_Access " "Found entity 2: Stage4_Memory_Access" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage3_execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage3_execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage3_Execute-RTL " "Found design unit 1: Stage3_Execute-RTL" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324793 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage3_Execute " "Found entity 1: Stage3_Execute" {  } { { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324797 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RTL " "Found design unit 1: RegFile-RTL" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324800 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../../../../rtl/registers.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/top_synth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/top_synth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_synth-RTL " "Found design unit 1: top_synth-RTL" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324803 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_synth " "Found entity 1: top_synth" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage2_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage2_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_Decode-RTL " "Found design unit 1: Stage2_Decode-RTL" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_Decode " "Found entity 1: Stage2_Decode" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage1_fetch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage1_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-RTL " "Found design unit 1: Program_Counter-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324811 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Stage1_Fetch-RTL " "Found design unit 2: Stage1_Fetch-RTL" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324811 ""} { "Info" "ISGN_ENTITY_NAME" "2 Stage1_Fetch " "Found entity 2: Stage1_Fetch" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/microcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/microcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcode-RTL " "Found design unit 1: Microcode-RTL" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324816 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcode " "Found entity 1: Microcode" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/fisc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/fisc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC-RTL " "Found design unit 1: FISC-RTL" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324820 ""} { "Info" "ISGN_ENTITY_NAME" "1 FISC " "Found entity 1: FISC" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/defines.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/defines.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FISC_DEFINES " "Found design unit 1: FISC_DEFINES" {  } { { "../../../../../rtl/defines.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/defines.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dram_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram_controller_tb-RTL " "Found design unit 1: dram_controller_tb-RTL" {  } { { "dram_controller_tb.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324827 ""} { "Info" "ISGN_ENTITY_NAME" "1 dram_controller_tb " "Found entity 1: dram_controller_tb" {  } { { "dram_controller_tb.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324831 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iobuf.vhd 4 2 " "Found 4 design units, including 2 entities, in source file iobuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iobuf_iobuf_bidir_p1p-RTL " "Found design unit 1: iobuf_iobuf_bidir_p1p-RTL" {  } { { "iobuf.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 iobuf-RTL " "Found design unit 2: iobuf-RTL" {  } { { "iobuf.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324905 ""} { "Info" "ISGN_ENTITY_NAME" "1 iobuf_iobuf_bidir_p1p " "Found entity 1: iobuf_iobuf_bidir_p1p" {  } { { "iobuf.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324905 ""} { "Info" "ISGN_ENTITY_NAME" "2 iobuf " "Found entity 2: iobuf" {  } { { "iobuf.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Controller_tb-RTL " "Found design unit 1: UART_Controller_tb-RTL" {  } { { "uart_controller_tb.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324909 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Controller_tb " "Found entity 1: UART_Controller_tb" {  } { { "uart_controller_tb.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashmem_controller_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file flashmem_controller_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLASHMEM_Controller_tb-RTL " "Found design unit 1: FLASHMEM_Controller_tb-RTL" {  } { { "flashmem_controller_tb.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_tb.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324913 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLASHMEM_Controller_tb " "Found entity 1: FLASHMEM_Controller_tb" {  } { { "flashmem_controller_tb.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_tb.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_memory_loader.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file flash_memory_loader.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flash_Memory_Loader-RTL " "Found design unit 1: Flash_Memory_Loader-RTL" {  } { { "flash_memory_loader.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flash_memory_loader.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flash_Memory_Loader " "Found entity 1: Flash_Memory_Loader" {  } { { "flash_memory_loader.vhdl" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flash_memory_loader.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_8x8192.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_8x8192.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_8x8192-SYN " "Found design unit 1: rom_8x8192-SYN" {  } { { "rom_8x8192.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/rom_8x8192.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324921 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_8x8192 " "Found entity 1: rom_8x8192" {  } { { "rom_8x8192.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/rom_8x8192.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068324921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068324921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_synth " "Elaborating entity \"top_synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480068325120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FISC FISC:FISC_CORE " "Elaborating entity \"FISC\" for hierarchy \"FISC:FISC_CORE\"" {  } { { "../../../../../rtl/top_synth.vhd" "FISC_CORE" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325292 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "if_freeze fisc.vhd(42) " "VHDL Signal Declaration warning at fisc.vhd(42): used explicit default value for signal \"if_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480068325295 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "id_freeze fisc.vhd(56) " "VHDL Signal Declaration warning at fisc.vhd(56): used explicit default value for signal \"id_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480068325296 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ex_flush fisc.vhd(79) " "VHDL Signal Declaration warning at fisc.vhd(79): used explicit default value for signal \"ex_flush\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480068325296 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ex_freeze fisc.vhd(80) " "VHDL Signal Declaration warning at fisc.vhd(80): used explicit default value for signal \"ex_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480068325297 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_flush fisc.vhd(93) " "VHDL Signal Declaration warning at fisc.vhd(93): used explicit default value for signal \"mem_flush\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480068325297 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mem_freeze fisc.vhd(94) " "VHDL Signal Declaration warning at fisc.vhd(94): used explicit default value for signal \"mem_freeze\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 94 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480068325297 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "l1_ic_request_data fisc.vhd(125) " "VHDL Signal Declaration warning at fisc.vhd(125): used explicit default value for signal \"l1_ic_request_data\" because signal was never assigned a value" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 125 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480068325298 "|top_synth|FISC:FISC_CORE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_old_edge fisc.vhd(263) " "VHDL Process Statement warning at fisc.vhd(263): inferring latch(es) for signal or variable \"clk_old_edge\", which holds its previous value in one or more paths through the process" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 263 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480068325334 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_old_edge fisc.vhd(263) " "Inferred latch for \"clk_old_edge\" at fisc.vhd(263)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325355 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[0\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[0\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325355 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[1\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[1\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325355 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[2\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[2\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325355 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[3\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[3\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325355 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[4\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[4\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325356 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[5\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[5\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325356 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[6\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[6\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325356 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[7\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[7\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325356 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[8\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[8\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325356 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[9\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[9\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325356 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[10\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[10\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325357 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[11\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[11\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325357 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[12\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[12\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325357 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[13\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[13\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325357 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[14\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[14\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325357 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[15\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[15\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325357 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[16\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[16\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325357 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[17\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[17\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325358 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[18\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[18\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325358 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[19\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[19\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325358 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[20\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[20\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325358 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[21\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[21\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325358 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[22\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[22\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325358 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[23\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[23\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325359 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[24\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[24\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325359 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[25\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[25\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325359 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[26\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[26\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325359 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[27\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[27\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325359 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[28\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[28\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325359 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[29\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[29\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325359 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[30\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[30\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325360 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[31\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[31\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325360 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[32\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[32\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325360 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[33\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[33\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325360 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[34\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[34\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325360 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[35\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[35\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325360 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[36\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[36\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325361 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[37\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[37\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325361 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[38\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[38\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325361 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[39\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[39\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325361 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[40\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[40\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325361 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[41\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[41\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325361 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[42\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[42\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325361 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[43\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[43\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325362 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[44\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[44\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325362 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[45\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[45\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325362 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[46\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[46\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325362 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[47\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[47\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325363 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[48\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[48\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325363 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[49\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[49\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325363 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[50\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[50\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325363 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[51\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[51\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325364 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[52\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[52\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325364 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[53\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[53\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325364 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[54\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[54\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325364 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[55\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[55\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325365 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[56\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[56\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325365 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[57\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[57\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325365 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[58\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[58\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325365 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[59\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[59\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325365 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[60\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[60\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325366 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[61\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[61\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325366 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[62\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[62\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325366 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcB\[63\] fisc.vhd(209) " "Inferred latch for \"ex_srcB\[63\]\" at fisc.vhd(209)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325366 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[0\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[0\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325366 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[1\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[1\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325366 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[2\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[2\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325367 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[3\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[3\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325367 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[4\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[4\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325367 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[5\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[5\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325367 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[6\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[6\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325367 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[7\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[7\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325367 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[8\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[8\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325368 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[9\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[9\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325368 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[10\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[10\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325368 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[11\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[11\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325368 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[12\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[12\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325368 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[13\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[13\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325368 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[14\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[14\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325369 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[15\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[15\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325369 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[16\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[16\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325369 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[17\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[17\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325369 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[18\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[18\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325369 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[19\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[19\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325369 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[20\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[20\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325369 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[21\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[21\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325370 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[22\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[22\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325370 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[23\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[23\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325370 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[24\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[24\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325370 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[25\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[25\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325370 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[26\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[26\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325370 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[27\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[27\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325371 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[28\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[28\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325371 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[29\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[29\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325371 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[30\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[30\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325371 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[31\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[31\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325371 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[32\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[32\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325372 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[33\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[33\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325372 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[34\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[34\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325372 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[35\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[35\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325372 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[36\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[36\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325372 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[37\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[37\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325372 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[38\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[38\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325372 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[39\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[39\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325373 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[40\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[40\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325373 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[41\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[41\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325373 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[42\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[42\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325373 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[43\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[43\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325373 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[44\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[44\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325374 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[45\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[45\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325374 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[46\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[46\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325374 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[47\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[47\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325374 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[48\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[48\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325374 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[49\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[49\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325374 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[50\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[50\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325375 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[51\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[51\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325375 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[52\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[52\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325375 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[53\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[53\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325375 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[54\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[54\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325375 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[55\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[55\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325375 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[56\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[56\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325376 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[57\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[57\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325376 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[58\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[58\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325376 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[59\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[59\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325376 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[60\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[60\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325376 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[61\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[61\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325376 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[62\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[62\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325377 "|top_synth|FISC:FISC_CORE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_srcA\[63\] fisc.vhd(208) " "Inferred latch for \"ex_srcA\[63\]\" at fisc.vhd(208)" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325377 "|top_synth|FISC:FISC_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage1_Fetch FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1 " "Elaborating entity \"Stage1_Fetch\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage1_Fetch1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_wr_reg stage1_fetch.vhd(59) " "Verilog HDL or VHDL warning at stage1_fetch.vhd(59): object \"pc_wr_reg\" assigned a value but never read" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480068325459 "|top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1 " "Elaborating entity \"Program_Counter\" for hierarchy \"FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|Program_Counter:Program_Counter1\"" {  } { { "../../../../../rtl/stage1_fetch.vhd" "Program_Counter1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage2_Decode FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1 " "Elaborating entity \"Stage2_Decode\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage2_Decode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_zero_flag stage2_decode.vhd(52) " "Verilog HDL or VHDL warning at stage2_decode.vhd(52): object \"reg1_zero_flag\" assigned a value but never read" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480068325478 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[0\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[0\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325478 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[1\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[1\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325478 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[2\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[2\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325478 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[3\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[3\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325478 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[4\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[4\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325478 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[5\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[5\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325478 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[6\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[6\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[7\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[7\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[8\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[8\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[9\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[9\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[10\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[10\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[11\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[11\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[12\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[12\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[13\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[13\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[14\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[14\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[15\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[15\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325479 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[16\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[16\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[17\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[17\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[18\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[18\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[19\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[19\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[20\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[20\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[21\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[21\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[22\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[22\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[23\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[23\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[24\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[24\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[25\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[25\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[26\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[26\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[27\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[27\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325480 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[28\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[28\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[29\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[29\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[30\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[30\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[31\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[31\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[32\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[32\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[33\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[33\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[34\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[34\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[35\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[35\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[36\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[36\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[37\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[37\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[38\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[38\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[39\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[39\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325481 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[40\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[40\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[41\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[41\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[42\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[42\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[43\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[43\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[44\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[44\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[45\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[45\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[46\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[46\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[47\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[47\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[48\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[48\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[49\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[49\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[50\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[50\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[51\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[51\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325482 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[52\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[52\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[53\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[53\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[54\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[54\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[55\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[55\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[56\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[56\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[57\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[57\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[58\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[58\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[59\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[59\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[60\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[60\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[61\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[61\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[62\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[62\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ext_reg\[63\] stage2_decode.vhd(105) " "Inferred latch for \"sign_ext_reg\[63\]\" at stage2_decode.vhd(105)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325483 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_src stage2_decode.vhd(81) " "Inferred latch for \"pc_src\" at stage2_decode.vhd(81)" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325484 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcode FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1 " "Elaborating entity \"Microcode\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "Microcode1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eos microcode.vhd(158) " "Verilog HDL or VHDL warning at microcode.vhd(158): object \"eos\" assigned a value but never read" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480068325489 "|top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1 " "Elaborating entity \"RegFile\" for hierarchy \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|RegFile:RegFile1\"" {  } { { "../../../../../rtl/stage2_decode.vhd" "RegFile1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage3_Execute FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1 " "Elaborating entity \"Stage3_Execute\" for hierarchy \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage3_Execute1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\"" {  } { { "../../../../../rtl/stage3_execute.vhd" "ALU1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325603 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[0\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[0\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325610 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[1\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[1\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[2\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[2\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[3\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[3\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[4\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[4\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[5\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[5\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[6\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[6\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[7\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[7\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[8\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[8\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[9\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[9\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[10\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[10\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325611 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[11\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[11\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[12\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[12\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[13\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[13\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[14\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[14\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[15\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[15\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[16\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[16\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[17\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[17\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[18\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[18\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[19\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[19\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[20\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[20\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[21\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[21\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325612 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[22\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[22\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[23\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[23\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[24\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[24\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[25\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[25\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[26\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[26\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[27\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[27\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[28\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[28\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[29\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[29\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[30\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[30\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[31\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[31\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325613 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[32\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[32\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[33\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[33\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[34\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[34\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[35\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[35\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[36\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[36\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[37\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[37\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[38\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[38\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[39\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[39\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[40\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[40\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[41\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[41\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325614 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[42\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[42\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[43\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[43\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[44\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[44\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[45\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[45\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[46\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[46\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[47\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[47\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[48\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[48\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[49\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[49\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[50\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[50\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[51\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[51\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[52\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[52\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[53\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[53\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[54\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[54\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325615 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[55\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[55\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[56\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[56\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[57\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[57\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[58\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[58\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[59\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[59\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[60\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[60\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[61\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[61\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[62\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[62\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[63\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[63\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg_ext\[64\] alu.vhd(38) " "Inferred latch for \"result_reg_ext\[64\]\" at alu.vhd(38)" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325616 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage4_Memory_Access FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1 " "Elaborating entity \"Stage4_Memory_Access\" for hierarchy \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage4_Memory_Access1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1 " "Elaborating entity \"Data_Memory\" for hierarchy \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\"" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "Data_Memory1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stage5_Writeback FISC:FISC_CORE\|Stage5_Writeback:Stage5_Writeback1 " "Elaborating entity \"Stage5_Writeback\" for hierarchy \"FISC:FISC_CORE\|Stage5_Writeback:Stage5_Writeback1\"" {  } { { "../../../../../rtl/fisc.vhd" "Stage5_Writeback1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags FISC:FISC_CORE\|Flags:Flags1 " "Elaborating entity \"Flags\" for hierarchy \"FISC:FISC_CORE\|Flags:Flags1\"" {  } { { "../../../../../rtl/fisc.vhd" "Flags1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Handler FISC:FISC_CORE\|Memory_Handler:Memory_Handler1 " "Elaborating entity \"Memory_Handler\" for hierarchy \"FISC:FISC_CORE\|Memory_Handler:Memory_Handler1\"" {  } { { "../../../../../rtl/fisc.vhd" "Memory_Handler1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325776 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdram_cmd_data_in memory_handler.vhd(18) " "VHDL Signal Declaration warning at memory_handler.vhd(18): used explicit default value for signal \"sdram_cmd_data_in\" because signal was never assigned a value" {  } { { "../../../../../rtl/memory_handler.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/memory_handler.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480068325778 "|top_synth|FISC:FISC_CORE|Memory_Handler:Memory_Handler1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../../../../../rtl/top_synth.vhd" "pll_inst" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 24 " "Parameter \"clk0_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 65 " "Parameter \"clk0_multiply_by\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068325863 ""}  } { { "pll.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480068325863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068325953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068325953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM_Controller DRAM_Controller:DRAM_Controller1 " "Elaborating entity \"DRAM_Controller\" for hierarchy \"DRAM_Controller:DRAM_Controller1\"" {  } { { "../../../../../rtl/top_synth.vhd" "DRAM_Controller1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf DRAM_Controller:DRAM_Controller1\|iobuf:iob_dq_iob " "Elaborating entity \"iobuf\" for hierarchy \"DRAM_Controller:DRAM_Controller1\|iobuf:iob_dq_iob\"" {  } { { "../../../../../rtl/synth/altera/dram_controller.vhd" "iob_dq_iob" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068325982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf_iobuf_bidir_p1p DRAM_Controller:DRAM_Controller1\|iobuf:iob_dq_iob\|iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component " "Elaborating entity \"iobuf_iobuf_bidir_p1p\" for hierarchy \"DRAM_Controller:DRAM_Controller1\|iobuf:iob_dq_iob\|iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component\"" {  } { { "iobuf.vhd" "iobuf_iobuf_bidir_p1p_component" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068326001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASHMEM_Controller FLASHMEM_Controller:FLASHMEM_Controller1 " "Elaborating entity \"FLASHMEM_Controller\" for hierarchy \"FLASHMEM_Controller:FLASHMEM_Controller1\"" {  } { { "../../../../../rtl/top_synth.vhd" "FLASHMEM_Controller1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068326005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Controller UART_Controller:UART_Controller1 " "Elaborating entity \"UART_Controller\" for hierarchy \"UART_Controller:UART_Controller1\"" {  } { { "../../../../../rtl/top_synth.vhd" "UART_Controller1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068326042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Link UART_Link:UART_Link1 " "Elaborating entity \"UART_Link\" for hierarchy \"UART_Link:UART_Link1\"" {  } { { "../../../../../rtl/top_synth.vhd" "UART_Link1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068326047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_save_data uart_link.vhd(162) " "Verilog HDL or VHDL warning at uart_link.vhd(162): object \"sdram_save_data\" assigned a value but never read" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480068326074 "|top_synth|UART_Link:UART_Link1"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_link.vhd(291) " "Verilog HDL or VHDL warning at uart_link.vhd(291): conditional expression evaluates to a constant" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480068326074 "|top_synth|UART_Link:UART_Link1"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_link.vhd(429) " "Verilog HDL or VHDL warning at uart_link.vhd(429): conditional expression evaluates to a constant" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 429 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480068326074 "|top_synth|UART_Link:UART_Link1"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_link.vhd(436) " "Verilog HDL or VHDL warning at uart_link.vhd(436): conditional expression evaluates to a constant" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 436 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480068326074 "|top_synth|UART_Link:UART_Link1"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_link.vhd(444) " "Verilog HDL or VHDL warning at uart_link.vhd(444): conditional expression evaluates to a constant" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 444 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480068326074 "|top_synth|UART_Link:UART_Link1"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_link.vhd(449) " "Verilog HDL or VHDL warning at uart_link.vhd(449): conditional expression evaluates to a constant" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 449 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480068326074 "|top_synth|UART_Link:UART_Link1"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_link.vhd(454) " "Verilog HDL or VHDL warning at uart_link.vhd(454): conditional expression evaluates to a constant" {  } { { "../../../../../rtl/synth/altera/uart_link.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd" 454 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480068326075 "|top_synth|UART_Link:UART_Link1"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FISC:FISC_CORE\|master_clk " "Found clock multiplexer FISC:FISC_CORE\|master_clk" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1480068329736 "|top_synth|FISC:FISC_CORE|master_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1480068329736 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[0\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[1\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[2\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[3\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[4\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[5\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[6\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[7\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[8\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[9\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[10\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[11\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[12\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[13\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[14\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[15\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[16\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[17\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[18\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[19\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[20\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[21\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[22\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[23\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[24\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[25\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[26\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[27\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[28\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[29\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[30\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[31\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[32\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[32\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[33\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[33\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[34\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[34\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[35\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[35\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[36\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[36\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[37\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[37\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[38\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[38\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[39\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[39\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[40\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[40\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[41\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[41\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[42\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[42\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[43\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[43\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[44\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[44\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[45\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[45\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[46\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[46\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[47\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[47\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[48\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[48\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[49\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[49\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[50\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[50\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[51\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[51\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[52\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[52\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[53\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[53\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[54\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[54\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[55\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[55\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[56\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[56\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[57\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[57\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[58\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[58\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[59\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[59\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[60\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[60\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[61\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[61\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[62\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[62\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[63\] " "Converted tri-state buffer \"FISC:FISC_CORE\|Stage4_Memory_Access:Stage4_Memory_Access1\|Data_Memory:Data_Memory1\|data_out\[63\]\" feeding internal logic into a wire" {  } { { "../../../../../rtl/stage4_memory_access.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1480068331814 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1480068331814 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|code " "RAM logic \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|code\" is uninferred due to asynchronous read logic" {  } { { "../../../../../rtl/microcode.vhd" "code" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 44 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480068347547 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|seg_start " "RAM logic \"FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|seg_start\" is uninferred due to inappropriate RAM size" {  } { { "../../../../../rtl/microcode.vhd" "seg_start" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 98 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480068347547 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1480068347547 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "47 128 0 1 1 " "47 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "81 127 " "Addresses ranging from 81 to 127 are not initialized" {  } { { "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1480068347561 ""}  } { { "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1480068347561 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1480068347573 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "47 128 0 1 1 " "47 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "81 127 " "Addresses ranging from 81 to 127 are not initialized" {  } { { "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1480068347576 ""}  } { { "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1480068347576 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[5\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[5\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404145 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[6\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[6\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[30\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[30\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[28\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[28\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[27\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[27\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[26\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[26\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[25\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[25\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[23\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[23\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[22\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[22\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[21\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[21\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[20\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[20\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[19\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[19\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[18\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[18\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[17\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[17\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[16\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[16\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[15\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[15\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[14\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[14\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[13\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[13\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[12\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[12\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[11\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[11\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[10\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[10\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[9\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[9\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[8\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[8\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[24\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[24\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[29\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[29\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[7\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[7\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[0\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[0\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[1\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[1\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[2\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[2\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[3\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[3\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[4\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[4\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[5\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[5\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[6\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[6\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[7\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[7\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[8\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[8\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[9\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[9\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[10\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[10\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[11\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[11\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[12\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[12\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[13\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[13\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[14\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[14\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[15\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[15\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[16\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[16\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[17\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[17\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[18\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[18\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[19\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[19\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[20\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[20\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[21\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[21\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[22\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[22\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[23\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[23\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[24\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[24\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[25\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[25\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[26\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[26\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[27\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[27\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[28\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[28\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[29\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[29\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[30\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[30\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[31\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[31\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[32\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[32\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[33\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[33\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[34\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[34\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[35\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[35\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[36\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[36\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[37\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[37\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[38\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[38\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[39\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[39\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[40\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[40\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404152 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[41\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[41\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[42\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[42\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[43\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[43\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[44\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[44\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[45\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[45\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[46\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[46\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[47\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[47\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[48\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[48\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[49\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[49\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[50\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[50\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404153 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[51\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[51\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[52\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[52\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[53\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[53\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[54\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[54\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[55\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[55\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[56\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[56\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[57\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[57\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[58\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[58\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[59\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[59\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[60\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[60\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[61\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[61\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[62\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[62\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcA\[63\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcA\[63\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 208 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[0\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[0\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[1\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[1\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[2\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[2\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[3\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[3\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[4\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[4\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[31\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[31\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[32\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[32\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[33\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[33\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404156 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[34\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[34\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[35\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[35\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[36\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[36\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[37\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[37\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[38\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[38\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[39\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[39\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[40\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[40\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[41\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[41\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[42\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[42\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[43\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[43\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[44\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[44\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[45\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[45\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[46\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[46\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[47\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[47\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[48\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[48\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[49\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[49\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[50\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[50\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[51\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[51\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[52\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[52\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[53\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[53\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[54\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[54\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[55\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[55\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[56\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[56\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[57\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[57\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[58\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[58\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[59\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[59\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[60\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[60\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[61\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[61\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[62\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[62\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404160 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FISC:FISC_CORE\|ex_srcB\[63\] " "LATCH primitive \"FISC:FISC_CORE\|ex_srcB\[63\]\" is permanently enabled" {  } { { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 209 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480068404160 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Div0\"" {  } { { "../../../../../rtl/alu.vhd" "Div0" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068598506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Mult0\"" {  } { { "../../../../../rtl/alu.vhd" "Mult0" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068598506 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Mult1\"" {  } { { "../../../../../rtl/alu.vhd" "Mult1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068598506 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|Div1\"" {  } { { "../../../../../rtl/alu.vhd" "Div1" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068598506 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1480068598506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div0\"" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068598601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div0 " "Instantiated megafunction \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068598601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068598601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068598601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068598601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068598601 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480068598601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/lpm_divide_92p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068598690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068598690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068598712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068598712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068598854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068598854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068598976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068598976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068599056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068599056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068599074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068599074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult0\"" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068599124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult0 " "Instantiated megafunction \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 62 " "Parameter \"LPM_WIDTHR\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599124 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480068599124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3dt " "Found entity 1: mult_3dt" {  } { { "db/mult_3dt.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_3dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068599204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068599204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult1\"" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068599221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult1 " "Instantiated megafunction \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599221 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480068599221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480068599304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068599304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div1\"" {  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068599322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div1 " "Instantiated megafunction \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480068599322 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480068599322 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 46 -1 0 } } { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd" 57 0 0 } } { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 160 0 0 } } { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068601202 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 46 -1 0 } } { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd" 57 0 0 } } { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 160 0 0 } } { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068601202 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult0\|mult_3dt:auto_generated\|mac_mult7 " "Synthesized away node \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult0\|mult_3dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_3dt.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_3dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 47 -1 0 } } { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd" 57 0 0 } } { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 160 0 0 } } { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068601202 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult0\|mult_3dt:auto_generated\|mac_out8 " "Synthesized away node \"FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|lpm_mult:Mult0\|mult_3dt:auto_generated\|mac_out8\"" {  } { { "db/mult_3dt.tdf" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_3dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 47 -1 0 } } { "../../../../../rtl/stage3_execute.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd" 57 0 0 } } { "../../../../../rtl/fisc.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd" 160 0 0 } } { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068601202 "|top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1480068601202 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1480068601202 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "230 " "Ignored 230 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1480068610262 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1480068610262 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1480068610262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|pc_src " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|pc_src has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[4\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610721 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[7\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610721 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[64\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610722 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[63\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610722 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[8\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610723 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[9\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610723 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[0\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610723 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[10\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610724 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[1\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610724 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[11\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610725 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[2\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610725 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[12\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610726 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[3\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610726 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[13\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610727 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[4\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610727 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[14\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610728 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[15\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610728 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[16\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610728 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[17\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610729 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[18\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610729 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[19\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610729 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[5\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610730 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[6\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610730 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[7\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610731 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[8\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610731 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[9\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610731 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[0\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610732 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610732 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[1\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610732 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[11\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610733 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[2\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610733 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[12\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610733 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610733 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[3\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610734 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[13\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610734 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610734 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[4\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610734 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[14\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610735 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610735 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[15\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610735 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610735 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[16\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|code~synth " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|code~synth" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610736 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610736 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[17\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[22\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[22\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610737 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[18\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[23\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[23\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610737 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610737 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[19\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610738 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610738 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[5\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610738 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[6\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610739 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[20\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610740 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[21\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610740 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[22\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610740 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[23\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610741 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[24\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610741 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[25\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610742 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[26\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610742 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[27\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610743 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[28\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610743 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[29\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610743 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[30\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610744 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[31\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610744 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[32\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610745 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[33\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610745 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[34\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610746 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[35\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610746 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[36\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610746 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[37\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610747 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[38\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610747 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[39\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610748 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[40\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610748 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[41\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610749 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[42\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610749 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[43\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610749 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[44\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610750 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[45\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610750 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[46\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610751 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[47\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610751 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610751 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[48\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610752 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[49\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610752 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[50\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610753 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[51\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610753 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[52\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610753 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[53\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610754 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[54\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610754 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[55\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610754 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[56\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610755 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[57\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610755 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[58\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610755 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[59\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610756 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[60\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610756 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[61\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610756 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[62\] " "Latch FISC:FISC_CORE\|Stage3_Execute:Stage3_Execute1\|ALU:ALU1\|result_reg_ext\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|microcode_ctrl\[1\]" {  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 135 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610757 ""}  } { { "../../../../../rtl/alu.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[30\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610757 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[28\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610757 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[27\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610758 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[26\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610758 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[25\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[25\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610758 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610758 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[23\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[23\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[23\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610759 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610759 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[22\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[22\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[22\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610759 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610759 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[21\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610759 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610759 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[20\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610760 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610760 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[24\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[24\] " "Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE\|Stage1_Fetch:Stage1_Fetch1\|if_instruction\[24\]" {  } { { "../../../../../rtl/stage1_fetch.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610760 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610760 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[29\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610760 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[31\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610761 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[32\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610761 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[33\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610761 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[34\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610762 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[35\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610762 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[36\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610762 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[37\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610762 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[38\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610763 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[39\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610763 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[40\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610763 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[41\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610763 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610763 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[42\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610764 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[43\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610764 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[44\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610764 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[45\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610764 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610764 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[46\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610765 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[47\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610765 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[48\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610765 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[49\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610766 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[50\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610766 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[51\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610766 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610766 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[52\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610767 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[53\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610767 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[54\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610767 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[55\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610767 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[56\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610768 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[57\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610768 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[58\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610768 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[59\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610768 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[60\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610769 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[61\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610769 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[62\] " "Latch FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|sign_ext_reg\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0 " "Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE\|Stage2_Decode:Stage2_Decode1\|Microcode:Microcode1\|WideNor0" {  } { { "../../../../../rtl/microcode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd" 178 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480068610769 ""}  } { { "../../../../../rtl/stage2_decode.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd" 105 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480068610769 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS_N GND " "Pin \"SDRAM_CS_N\" is stuck at GND" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480068663385 "|top_synth|SDRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_WP VCC " "Pin \"FLASH_WP\" is stuck at VCC" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480068663385 "|top_synth|FLASH_WP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480068663385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480068670632 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480068856757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480068861528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480068861528 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXD " "No output dependent on input pin \"TXD\"" {  } { { "../../../../../rtl/top_synth.vhd" "" { Text "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480068865470 "|top_synth|TXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1480068865470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31187 " "Implemented 31187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480068865472 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480068865472 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1480068865472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31123 " "Implemented 31123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480068865472 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480068865472 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1480068865472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480068865472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 503 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 503 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1040 " "Peak virtual memory: 1040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480068865701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 10:14:25 2016 " "Processing ended: Fri Nov 25 10:14:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480068865701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:25 " "Elapsed time: 00:09:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480068865701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:34 " "Total CPU time (on all processors): 00:09:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480068865701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480068865701 ""}
