<h1 align="center">âš¡ J AJITESH âš¡</h1>

<h3 align="center">
ğŸš€ Hardware â€¢ ğŸ§  Systems â€¢ âš™ï¸ Architecture â€¢ ğŸ”¥ FPGA
</h3>

<p align="center">
<b>ECE Undergraduate @ NIT Warangal</b><br>
Low-level thinker. Hardware-first mindset. Architecture obsessed
</p>

---

<p align="center">
ğŸŸ¥ğŸŸ§ğŸŸ¨ğŸŸ©ğŸŸ¦ğŸŸªâ¬›â¬œ  
</p>

## ğŸ§  WHO AM I

ğŸ§© Engineering sophomore obsessed with **how things actually work**  
ğŸ”© I operate close to silicon and system level, timing paths and architectural bottlenecks  

---

## ğŸ’£ CORE DOMAINS

### ğŸ–¥ï¸ COMPUTER ARCHITECTURE
- Branch prediction internals
- Cache behavior and replacement logic
- Pipeline-level reasoning
- Performance vs hardware cost tradeoffs

### âš™ï¸ HARDWAREâ€“ML CO-DESIGN
- ML models constrained by latency and area
- Online learning on real hardware
- Accuracy is useless without feasibility

### ğŸ”Œ FPGA & EMBEDDED SYSTEMS
- RTL design (Verilog)
- Timing-aware design decisions
- Sensor â†’ hardware â†’ inference pipelines
- Prototyping ideas that donâ€™t hide behind simulators

---

## ğŸ§° TECH STACK

### ğŸ§± HARDWARE
ğŸŸ¦ Computer Architecture  
ğŸŸ¦ Verilog  
ğŸŸ¦ FPGA Architecture  
ğŸŸ¦ Timing & Resource Analysis  

### ğŸ§  SYSTEMS / SOFTWARE
ğŸŸ¨ C / C++  
ğŸŸ¨ Python (modeling & validation)  
ğŸŸ¨ MATLAB  
ğŸŸ¨ Linux  
ğŸŸ¨ Git  

---

## âš ï¸ DESIGN PHILOSOPHY

ğŸ”¥ Hardware constraints come first  
ğŸ”¥ Latency > Accuracy  
ğŸ”¥ Area matters  
ğŸ”¥ Power matters  

---

## ğŸ¯ CURRENT DIRECTION

âš¡ Deepening architecture-level ML understanding  
âš¡ Translating research ideas into RTL  
âš¡ Long-term: systems research

---

## ğŸ§¨ ENERGY CHECK

ğŸ’€ I donâ€™t optimize dashboards  
ğŸ’€ I donâ€™t chase trends  
ğŸ’€ I donâ€™t build toy systems  

I build **mechanisms**, **pipelines**, and **hardware-feasible intelligence**.

---

<p align="center">
ğŸ”´ğŸŸ ğŸŸ¡ğŸŸ¢ğŸ”µğŸŸ£âš«âšª  
</p>

<h3 align="center">âš™ï¸ SYSTEMS OVER HYPE âš™ï¸</h3>
