EDAC/amd64: Add Family 17h Model 30h PCI IDs

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-147.el8
commit-author Yazen Ghannam <yazen.ghannam@amd.com>
commit 6e846239e5487cbb89ac8192d5f11437d010130e
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-147.el8/6e846239.failed

Add the new Family 17h Model 30h PCI IDs to the AMD64 EDAC module.

This also fixes a probe failure that appeared when some other PCI IDs
for Family 17h Model 30h were added to the AMD NB code.

Fixes: be3518a16ef2 (x86/amd_nb: Add PCI device IDs for family 17h, model 30h)
	Signed-off-by: Yazen Ghannam <yazen.ghannam@amd.com>
	Signed-off-by: Borislav Petkov <bp@suse.de>
	Tested-by: Kim Phillips <kim.phillips@amd.com>
	Cc: James Morse <james.morse@arm.com>
	Cc: Mauro Carvalho Chehab <mchehab@kernel.org>
	Cc: linux-edac <linux-edac@vger.kernel.org>
Link: https://lkml.kernel.org/r/20190228153558.127292-1-Yazen.Ghannam@amd.com
(cherry picked from commit 6e846239e5487cbb89ac8192d5f11437d010130e)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/edac/amd64_edac.c
#	drivers/edac/amd64_edac.h
diff --cc drivers/edac/amd64_edac.c
index 18aeabb1d5ee,98e8da9d9f5b..000000000000
--- a/drivers/edac/amd64_edac.c
+++ b/drivers/edac/amd64_edac.c
@@@ -2200,6 -2202,24 +2200,27 @@@ static struct amd64_family_type family_
  			.dbam_to_cs		= f17_base_addr_to_cs_size,
  		}
  	},
++<<<<<<< HEAD
++=======
+ 	[F17_M10H_CPUS] = {
+ 		.ctl_name = "F17h_M10h",
+ 		.f0_id = PCI_DEVICE_ID_AMD_17H_M10H_DF_F0,
+ 		.f6_id = PCI_DEVICE_ID_AMD_17H_M10H_DF_F6,
+ 		.ops = {
+ 			.early_channel_count	= f17_early_channel_count,
+ 			.dbam_to_cs		= f17_base_addr_to_cs_size,
+ 		}
+ 	},
+ 	[F17_M30H_CPUS] = {
+ 		.ctl_name = "F17h_M30h",
+ 		.f0_id = PCI_DEVICE_ID_AMD_17H_M30H_DF_F0,
+ 		.f6_id = PCI_DEVICE_ID_AMD_17H_M30H_DF_F6,
+ 		.ops = {
+ 			.early_channel_count	= f17_early_channel_count,
+ 			.dbam_to_cs		= f17_base_addr_to_cs_size,
+ 		}
+ 	},
++>>>>>>> 6e846239e548 (EDAC/amd64: Add Family 17h Model 30h PCI IDs)
  };
  
  /*
@@@ -3188,8 -3208,22 +3209,22 @@@ static struct amd64_family_type *per_fa
  		break;
  
  	case 0x17:
++<<<<<<< HEAD
++=======
+ 		if (pvt->model >= 0x10 && pvt->model <= 0x2f) {
+ 			fam_type = &family_types[F17_M10H_CPUS];
+ 			pvt->ops = &family_types[F17_M10H_CPUS].ops;
+ 			break;
+ 		} else if (pvt->model >= 0x30 && pvt->model <= 0x3f) {
+ 			fam_type = &family_types[F17_M30H_CPUS];
+ 			pvt->ops = &family_types[F17_M30H_CPUS].ops;
+ 			break;
+ 		}
+ 		/* fall through */
+ 	case 0x18:
++>>>>>>> 6e846239e548 (EDAC/amd64: Add Family 17h Model 30h PCI IDs)
  		fam_type	= &family_types[F17_CPUS];
  		pvt->ops	= &family_types[F17_CPUS].ops;
 -
 -		if (pvt->fam == 0x18)
 -			family_types[F17_CPUS].ctl_name = "F18h";
  		break;
  
  	default:
diff --cc drivers/edac/amd64_edac.h
index 1d4b74e9a037,de8dbb0b42b5..000000000000
--- a/drivers/edac/amd64_edac.h
+++ b/drivers/edac/amd64_edac.h
@@@ -115,6 -115,10 +115,13 @@@
  #define PCI_DEVICE_ID_AMD_16H_M30H_NB_F2 0x1582
  #define PCI_DEVICE_ID_AMD_17H_DF_F0	0x1460
  #define PCI_DEVICE_ID_AMD_17H_DF_F6	0x1466
++<<<<<<< HEAD
++=======
+ #define PCI_DEVICE_ID_AMD_17H_M10H_DF_F0 0x15e8
+ #define PCI_DEVICE_ID_AMD_17H_M10H_DF_F6 0x15ee
+ #define PCI_DEVICE_ID_AMD_17H_M30H_DF_F0 0x1490
+ #define PCI_DEVICE_ID_AMD_17H_M30H_DF_F6 0x1496
++>>>>>>> 6e846239e548 (EDAC/amd64: Add Family 17h Model 30h PCI IDs)
  
  /*
   * Function 1 - Address Map
@@@ -281,6 -285,8 +288,11 @@@ enum amd_families 
  	F16_CPUS,
  	F16_M30H_CPUS,
  	F17_CPUS,
++<<<<<<< HEAD
++=======
+ 	F17_M10H_CPUS,
+ 	F17_M30H_CPUS,
++>>>>>>> 6e846239e548 (EDAC/amd64: Add Family 17h Model 30h PCI IDs)
  	NUM_FAMILIES,
  };
  
* Unmerged path drivers/edac/amd64_edac.c
* Unmerged path drivers/edac/amd64_edac.h
