#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: QQX
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Feb 25 21:02:44 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {led} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_out} LOC=R16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_sck} LOC=P11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE
Executing : def_port {mic_ws} LOC=P14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {Key} LOC=V12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk50M} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {mic_sd} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance dac_pll_u/u_pll_e1/goppll to PLL_82_319.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 732.
1st GP placement takes 0.27 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Clock placement takes 0.00 sec.

Pre global placement takes 0.61 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Key_ibuf/opit_1 on IOL_151_105.
Placed fixed group with base inst clk50M_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst mic_out_obuf/opit_1 on IOL_151_42.
Placed fixed group with base inst mic_sck_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst mic_sd_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst mic_ws_obuf/opit_1 on IOL_151_9.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_151_106.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance dac_pll_u/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 987176.
	6 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.14 sec.

Wirelength after global placement is 809.
Global placement takes 0.14 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 809.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 987176.
	6 iterations finished.
	Final slack 994718.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.17 sec.

Wirelength after post global placement is 809.
Post global placement takes 0.17 sec.

Phase 4 Legalization started.
The average distance in LP is 1.567568.
Wirelength after legalization is 851.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 994670.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 851.
Phase 5.2 DP placement started.
Legalized cost 994670.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 851.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 994670, TNS after placement is 0.
Placement done.
Total placement takes 0.94 sec.
Finished placement. (CPU time elapsed 0h:00m:00s)

Routing started.
Building routing graph takes 0.14 sec.
Worst slack is 994670, TNS before global route is 0.
Processing design graph takes 0.03 sec.
Total memory for routing:
	46.912418 M.
Total nets for routing : 196.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 206 subnets.
    forward max bucket size 84 , backward 18.
        Unrouted nets 118 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 81 , backward 17.
        Unrouted nets 85 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 59 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 32 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 19.
        Unrouted nets 17 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 6 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 15.
        Unrouted nets 6 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 16.
        Unrouted nets 0 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
Detailed routing takes 7 iterations
Detailed routing takes 0.02 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 4.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.03 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 1359.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.25 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 2        | 6             | 34                 
| Use of CLMA              | 29       | 3274          | 1                  
|   FF                     | 61       | 19644         | 1                  
|   LUT                    | 75       | 13096         | 1                  
|   LUT-FF pairs           | 13       | 13096         | 1                  
| Use of CLMS              | 11       | 1110          | 1                  
|   FF                     | 33       | 6660          | 1                  
|   LUT                    | 39       | 4440          | 1                  
|   LUT-FF pairs           | 15       | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 8        | 240           | 4                  
|   IOBD                   | 6        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 8        | 240           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 20            | 10                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:00s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Action pnr: Real time elapsed is 0h:0m:8s
Action pnr: CPU time elapsed is 0h:0m:2s
Action pnr: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Feb 25 21:02:50 2023
Action pnr: Peak memory pool usage is 631 MB
