// Seed: 2180926844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout uwire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1 * id_2 > id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd85,
    parameter id_3 = 32'd91,
    parameter id_6 = 32'd89,
    parameter id_7 = 32'd74
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire _id_1;
  wire _id_3;
  wire id_4;
  logic [7:0] id_5;
  logic [1 : id_1] _id_6;
  logic _id_7;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  or primCall (id_2, id_4, id_5);
  assign id_2[id_7] = id_7;
endmodule
