<map id="lib/Target/AMDGPU/SIDefines.h" name="lib/Target/AMDGPU/SIDefines.h">
<area shape="rect" id="node1" title=" " alt="" coords="2281,5,2492,32"/>
<area shape="rect" id="node2" href="$AMDGPUUnifyDivergentExitNodes_8cpp.html" title=" " alt="" coords="1706,80,1937,121"/>
<area shape="rect" id="node3" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="3781,259,3987,300"/>
<area shape="rect" id="node4" href="$AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="356,169,556,211"/>
<area shape="rect" id="node5" href="$AMDGPUMCTargetDesc_8cpp.html" title="This file provides AMDGPU specific target descriptions." alt="" coords="2063,80,2289,121"/>
<area shape="rect" id="node6" href="$SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device." alt="" coords="580,169,777,211"/>
<area shape="rect" id="node7" href="$SIProgramInfo_8cpp.html" title="The SIProgramInfo tracks resource usage and hardware flags for kernels and entry functions." alt="" coords="801,169,1004,211"/>
<area shape="rect" id="node8" href="$AMDGPUAsmUtils_8cpp.html" title=" " alt="" coords="2556,80,2724,121"/>
<area shape="rect" id="node9" href="$AMDGPUBaseInfo_8h.html" title=" " alt="" coords="2364,80,2532,121"/>
<area shape="rect" id="node49" href="$AMDGPUPALMetadata_8cpp.html" title="This class has methods called by AMDGPUAsmPrinter to accumulate and print the PAL metadata." alt="" coords="4335,80,4521,121"/>
<area shape="rect" id="node50" href="$AMDKernelCodeTUtils_8cpp.html" title=" " alt="" coords="4546,80,4729,121"/>
<area shape="rect" id="node10" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="329,348,567,389"/>
<area shape="rect" id="node11" href="$AMDGPUAnnotateUniformValues_8cpp.html" title="This pass adds amdgpu.uniform metadata to IR values so this information can be used during instructio..." alt="" coords="3908,169,4159,211"/>
<area shape="rect" id="node12" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="4211,348,4437,389"/>
<area shape="rect" id="node13" href="$AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="2675,259,2901,300"/>
<area shape="rect" id="node22" href="$AMDGPUMachineFunction_8h.html" title=" " alt="" coords="1393,169,1641,211"/>
<area shape="rect" id="node29" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="3909,355,4187,382"/>
<area shape="rect" id="node30" href="$AMDGPUPerfHintAnalysis_8cpp.html" title="Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting numb..." alt="" coords="1666,169,1889,211"/>
<area shape="rect" id="node31" href="$AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions." alt="" coords="1913,169,2172,211"/>
<area shape="rect" id="node32" href="$AMDGPURewriteOutArguments_8cpp.html" title=" " alt="" coords="2196,169,2439,211"/>
<area shape="rect" id="node33" href="$AMDGPUTargetObjectFile_8cpp.html" title=" " alt="" coords="2463,169,2697,211"/>
<area shape="rect" id="node34" href="$AMDGPUDisassembler_8cpp.html" title="This file contains definition for AMDGPU ISA disassembler." alt="" coords="2721,169,2943,211"/>
<area shape="rect" id="node35" href="$AMDGPUAsmBackend_8cpp.html" title=" " alt="" coords="2967,169,3183,211"/>
<area shape="rect" id="node36" href="$AMDGPUTargetStreamer_8cpp.html" title=" " alt="" coords="3207,169,3435,211"/>
<area shape="rect" id="node37" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="1079,177,1318,203"/>
<area shape="rect" id="node47" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="3653,169,3833,211"/>
<area shape="rect" id="node48" href="$AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="3460,169,3628,211"/>
<area shape="rect" id="node14" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1931,348,2152,389"/>
<area shape="rect" id="node15" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="2938,348,3163,389"/>
<area shape="rect" id="node16" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="2378,348,2638,389"/>
<area shape="rect" id="node17" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="3187,348,3410,389"/>
<area shape="rect" id="node18" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="2663,348,2913,389"/>
<area shape="rect" id="node19" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="3434,348,3681,389"/>
<area shape="rect" id="node20" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="3705,348,3885,389"/>
<area shape="rect" id="node21" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="2177,348,2354,389"/>
<area shape="rect" id="node23" href="$AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="2925,259,3173,300"/>
<area shape="rect" id="node24" href="$R600MachineFunctionInfo_8h.html" title=" " alt="" coords="2069,259,2291,300"/>
<area shape="rect" id="node28" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="3375,259,3577,300"/>
<area shape="rect" id="node25" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="754,348,953,389"/>
<area shape="rect" id="node26" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="1058,348,1273,389"/>
<area shape="rect" id="node27" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="1712,348,1907,389"/>
<area shape="rect" id="node38" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="2416,259,2651,300"/>
<area shape="rect" id="node39" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="1283,266,1584,293"/>
<area shape="rect" id="node40" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="1608,259,1821,300"/>
<area shape="rect" id="node41" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="1846,259,2045,300"/>
<area shape="rect" id="node42" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="41,259,257,300"/>
<area shape="rect" id="node43" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="282,259,491,300"/>
<area shape="rect" id="node44" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="515,259,714,300"/>
<area shape="rect" id="node45" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="789,259,1011,300"/>
<area shape="rect" id="node46" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="1035,259,1258,300"/>
</map>
