{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715611710591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715611710592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 16:48:30 2024 " "Processing started: Mon May 13 16:48:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715611710592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715611710592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL " "Command: quartus_sta HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715611710592 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715611710713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715611710929 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1715611710929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611711020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611711020 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_HybridControl_theta_phi_CL.sdc " "Synopsys Design Constraints File file not found: 'TOP_HybridControl_theta_phi_CL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715611711818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611711819 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715611711828 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715611711828 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715611711828 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715611711828 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1715611711828 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715611711828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611711828 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_BAT_I_EOC ADC_BAT_I_EOC " "create_clock -period 1.000 -name ADC_BAT_I_EOC ADC_BAT_I_EOC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715611711831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715611711831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADB_DCO ADB_DCO " "create_clock -period 1.000 -name ADB_DCO ADB_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715611711831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_BAT_V_EOC ADC_BAT_V_EOC " "create_clock -period 1.000 -name ADC_BAT_V_EOC ADC_BAT_V_EOC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715611711831 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " "create_clock -period 1.000 -name hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715611711831 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715611711831 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715611711843 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715611711843 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715611711850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715611711851 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715611711852 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715611711866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715611712044 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715611712044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.942 " "Worst-case setup slack is -18.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.942           -1055.435 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.942           -1055.435 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.081            -154.082 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -5.081            -154.082 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312              -4.622 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -2.312              -4.622 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.004               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  995.004               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611712065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.902 " "Worst-case hold slack is -3.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.902              -7.672 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -3.902              -7.672 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.264               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.270               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.308               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611712113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.066 " "Worst-case recovery slack is 7.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.066               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.066               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.134               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  998.134               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611712138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.351 " "Worst-case removal slack is 1.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.351               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.351               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.884               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.884               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611712176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.250 " "Worst-case minimum pulse width slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -8.837 ADB_DCO  " "   -0.250              -8.837 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -4.004 ADA_DCO  " "   -0.250              -4.004 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.656 ADC_BAT_I_EOC  " "   -0.250              -2.656 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.568 ADC_BAT_V_EOC  " "   -0.250              -2.568 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.676 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.250              -0.676 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.959               0.000 OSC  " "    9.959               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.451               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611712206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611712206 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715611712378 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715611712442 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715611713174 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715611713484 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715611713484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715611713485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715611713599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715611713599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.170 " "Worst-case setup slack is -18.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.170           -1010.670 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.170           -1010.670 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.907            -148.645 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -4.907            -148.645 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.269              -4.538 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -2.269              -4.538 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.308               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  995.308               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611713626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.722 " "Worst-case hold slack is -3.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722              -7.314 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -3.722              -7.314 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.263               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.264               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.300               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611713688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.239 " "Worst-case recovery slack is 7.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.239               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.239               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.230               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  998.230               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611713734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.254 " "Worst-case removal slack is 1.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.254               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.254               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.722               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611713766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.250 " "Worst-case minimum pulse width slack is -0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -8.823 ADB_DCO  " "   -0.250              -8.823 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.812 ADA_DCO  " "   -0.250              -3.812 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.032 ADC_BAT_I_EOC  " "   -0.250              -3.032 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.720 ADC_BAT_V_EOC  " "   -0.250              -2.720 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.616 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -0.250              -0.616 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.979               0.000 OSC  " "    9.979               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.434               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611713794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611713794 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715611713939 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715611714196 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715611714196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715611714197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715611714225 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715611714225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.466 " "Worst-case setup slack is -11.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.466            -618.974 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.466            -618.974 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.845             -86.140 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.845             -86.140 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355              -2.707 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -1.355              -2.707 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.721               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  996.721               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611714262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.301 " "Worst-case hold slack is -2.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.301              -4.521 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "   -2.301              -4.521 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.149               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.153               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.173               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611714329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.166 " "Worst-case recovery slack is 8.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.166               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    8.166               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.846               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  998.846               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611714361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.869 " "Worst-case removal slack is 0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.869               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.190               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611714396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.168 " "Worst-case minimum pulse width slack is -0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -2.300 ADA_DCO  " "   -0.168              -2.300 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -3.940 ADB_DCO  " "   -0.142              -3.940 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.808 ADC_BAT_I_EOC  " "   -0.101              -0.808 ADC_BAT_I_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.672 ADC_BAT_V_EOC  " "   -0.084              -0.672 ADC_BAT_V_EOC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev  " "    0.078               0.000 hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.648               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 OSC  " "    9.698               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.650               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.650               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715611714426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715611714425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715611715498 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715611715507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5103 " "Peak virtual memory: 5103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715611715792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 16:48:35 2024 " "Processing ended: Mon May 13 16:48:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715611715792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715611715792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715611715792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715611715792 ""}
