// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module rv_plic_reg_top (
  input clk_i,
  input rst_ni,
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,
  // To HW
  output rv_plic_reg_pkg::rv_plic_reg2hw_t reg2hw, // Write
  input  rv_plic_reg_pkg::rv_plic_hw2reg_t hw2reg, // Read

  // Integrity check errors
  output logic intg_err_o
);

  import rv_plic_reg_pkg::* ;

  localparam int AW = 27;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;
  logic reg_busy;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;


  // incoming payload check
  logic intg_err;
  tlul_cmd_intg_chk u_chk (
    .tl_i(tl_i),
    .err_o(intg_err)
  );

  // also check for spurious write enables
  logic reg_we_err;
  logic [24:0] reg_we_check;
  prim_reg_we_check #(
    .OneHotWidth(25)
  ) u_prim_reg_we_check (
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .oh_i  (reg_we_check),
    .en_i  (reg_we && !addrmiss),
    .err_o (reg_we_err)
  );

  logic err_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      err_q <= '0;
    end else if (intg_err || reg_we_err) begin
      err_q <= 1'b1;
    end
  end

  // integrity error output is permanent and should be used for alert generation
  // register errors are transactional
  assign intg_err_o = err_q | intg_err | reg_we_err;

  // outgoing integrity generation
  tlul_pkg::tl_d2h_t tl_o_pre;
  tlul_rsp_intg_gen #(
    .EnableRspIntgGen(1),
    .EnableDataIntgGen(1)
  ) u_rsp_intg_gen (
    .tl_i(tl_o_pre),
    .tl_o(tl_o)
  );

  assign tl_reg_h2d = tl_i;
  assign tl_o_pre   = tl_reg_d2h;

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW),
    .EnableDataIntgGen(0)
  ) u_reg_if (
    .clk_i  (clk_i),
    .rst_ni (rst_ni),

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .en_ifetch_i(prim_mubi_pkg::MuBi4False),
    .intg_error_o(),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .busy_i  (reg_busy),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  // cdc oversampling signals

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = addrmiss | wr_err | intg_err;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic prio_0_we;
  logic [1:0] prio_0_qs;
  logic [1:0] prio_0_wd;
  logic prio_1_we;
  logic [1:0] prio_1_qs;
  logic [1:0] prio_1_wd;
  logic prio_2_we;
  logic [1:0] prio_2_qs;
  logic [1:0] prio_2_wd;
  logic prio_3_we;
  logic [1:0] prio_3_qs;
  logic [1:0] prio_3_wd;
  logic prio_4_we;
  logic [1:0] prio_4_qs;
  logic [1:0] prio_4_wd;
  logic prio_5_we;
  logic [1:0] prio_5_qs;
  logic [1:0] prio_5_wd;
  logic prio_6_we;
  logic [1:0] prio_6_qs;
  logic [1:0] prio_6_wd;
  logic prio_7_we;
  logic [1:0] prio_7_qs;
  logic [1:0] prio_7_wd;
  logic prio_8_we;
  logic [1:0] prio_8_qs;
  logic [1:0] prio_8_wd;
  logic prio_9_we;
  logic [1:0] prio_9_qs;
  logic [1:0] prio_9_wd;
  logic prio_10_we;
  logic [1:0] prio_10_qs;
  logic [1:0] prio_10_wd;
  logic prio_11_we;
  logic [1:0] prio_11_qs;
  logic [1:0] prio_11_wd;
  logic prio_12_we;
  logic [1:0] prio_12_qs;
  logic [1:0] prio_12_wd;
  logic prio_13_we;
  logic [1:0] prio_13_qs;
  logic [1:0] prio_13_wd;
  logic prio_14_we;
  logic [1:0] prio_14_qs;
  logic [1:0] prio_14_wd;
  logic prio_15_we;
  logic [1:0] prio_15_qs;
  logic [1:0] prio_15_wd;
  logic prio_16_we;
  logic [1:0] prio_16_qs;
  logic [1:0] prio_16_wd;
  logic prio_17_we;
  logic [1:0] prio_17_qs;
  logic [1:0] prio_17_wd;
  logic prio_18_we;
  logic [1:0] prio_18_qs;
  logic [1:0] prio_18_wd;
  logic ip_p_0_qs;
  logic ip_p_1_qs;
  logic ip_p_2_qs;
  logic ip_p_3_qs;
  logic ip_p_4_qs;
  logic ip_p_5_qs;
  logic ip_p_6_qs;
  logic ip_p_7_qs;
  logic ip_p_8_qs;
  logic ip_p_9_qs;
  logic ip_p_10_qs;
  logic ip_p_11_qs;
  logic ip_p_12_qs;
  logic ip_p_13_qs;
  logic ip_p_14_qs;
  logic ip_p_15_qs;
  logic ip_p_16_qs;
  logic ip_p_17_qs;
  logic ip_p_18_qs;
  logic ie0_we;
  logic ie0_e_0_qs;
  logic ie0_e_0_wd;
  logic ie0_e_1_qs;
  logic ie0_e_1_wd;
  logic ie0_e_2_qs;
  logic ie0_e_2_wd;
  logic ie0_e_3_qs;
  logic ie0_e_3_wd;
  logic ie0_e_4_qs;
  logic ie0_e_4_wd;
  logic ie0_e_5_qs;
  logic ie0_e_5_wd;
  logic ie0_e_6_qs;
  logic ie0_e_6_wd;
  logic ie0_e_7_qs;
  logic ie0_e_7_wd;
  logic ie0_e_8_qs;
  logic ie0_e_8_wd;
  logic ie0_e_9_qs;
  logic ie0_e_9_wd;
  logic ie0_e_10_qs;
  logic ie0_e_10_wd;
  logic ie0_e_11_qs;
  logic ie0_e_11_wd;
  logic ie0_e_12_qs;
  logic ie0_e_12_wd;
  logic ie0_e_13_qs;
  logic ie0_e_13_wd;
  logic ie0_e_14_qs;
  logic ie0_e_14_wd;
  logic ie0_e_15_qs;
  logic ie0_e_15_wd;
  logic ie0_e_16_qs;
  logic ie0_e_16_wd;
  logic ie0_e_17_qs;
  logic ie0_e_17_wd;
  logic ie0_e_18_qs;
  logic ie0_e_18_wd;
  logic threshold0_we;
  logic [1:0] threshold0_qs;
  logic [1:0] threshold0_wd;
  logic cc0_re;
  logic cc0_we;
  logic [4:0] cc0_qs;
  logic [4:0] cc0_wd;
  logic msip0_we;
  logic msip0_qs;
  logic msip0_wd;
  logic alert_test_we;
  logic alert_test_wd;

  // Register instances
  // Subregister 0 of Multireg prio
  // R[prio_0]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_0_we),
    .wd     (prio_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_0_qs)
  );


  // Subregister 1 of Multireg prio
  // R[prio_1]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_1_we),
    .wd     (prio_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_1_qs)
  );


  // Subregister 2 of Multireg prio
  // R[prio_2]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_2_we),
    .wd     (prio_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_2_qs)
  );


  // Subregister 3 of Multireg prio
  // R[prio_3]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_3_we),
    .wd     (prio_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_3_qs)
  );


  // Subregister 4 of Multireg prio
  // R[prio_4]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_4_we),
    .wd     (prio_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[4].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_4_qs)
  );


  // Subregister 5 of Multireg prio
  // R[prio_5]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_5_we),
    .wd     (prio_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[5].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_5_qs)
  );


  // Subregister 6 of Multireg prio
  // R[prio_6]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_6 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_6_we),
    .wd     (prio_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[6].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_6_qs)
  );


  // Subregister 7 of Multireg prio
  // R[prio_7]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_7 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_7_we),
    .wd     (prio_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[7].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_7_qs)
  );


  // Subregister 8 of Multireg prio
  // R[prio_8]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_8 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_8_we),
    .wd     (prio_8_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[8].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_8_qs)
  );


  // Subregister 9 of Multireg prio
  // R[prio_9]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_9 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_9_we),
    .wd     (prio_9_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[9].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_9_qs)
  );


  // Subregister 10 of Multireg prio
  // R[prio_10]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_10 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_10_we),
    .wd     (prio_10_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[10].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_10_qs)
  );


  // Subregister 11 of Multireg prio
  // R[prio_11]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_11 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_11_we),
    .wd     (prio_11_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[11].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_11_qs)
  );


  // Subregister 12 of Multireg prio
  // R[prio_12]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_12 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_12_we),
    .wd     (prio_12_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[12].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_12_qs)
  );


  // Subregister 13 of Multireg prio
  // R[prio_13]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_13 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_13_we),
    .wd     (prio_13_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[13].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_13_qs)
  );


  // Subregister 14 of Multireg prio
  // R[prio_14]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_14 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_14_we),
    .wd     (prio_14_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[14].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_14_qs)
  );


  // Subregister 15 of Multireg prio
  // R[prio_15]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_15 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_15_we),
    .wd     (prio_15_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[15].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_15_qs)
  );


  // Subregister 16 of Multireg prio
  // R[prio_16]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_16 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_16_we),
    .wd     (prio_16_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[16].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_16_qs)
  );


  // Subregister 17 of Multireg prio
  // R[prio_17]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_17 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_17_we),
    .wd     (prio_17_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[17].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_17_qs)
  );


  // Subregister 18 of Multireg prio
  // R[prio_18]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_prio_18 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (prio_18_we),
    .wd     (prio_18_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.prio[18].q),
    .ds     (),

    // to register interface (read)
    .qs     (prio_18_qs)
  );


  // Subregister 0 of Multireg ip
  // R[ip]: V(False)
  //   F[p_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[0].de),
    .d      (hw2reg.ip[0].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_0_qs)
  );

  //   F[p_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[1].de),
    .d      (hw2reg.ip[1].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_1_qs)
  );

  //   F[p_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[2].de),
    .d      (hw2reg.ip[2].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_2_qs)
  );

  //   F[p_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[3].de),
    .d      (hw2reg.ip[3].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_3_qs)
  );

  //   F[p_4]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[4].de),
    .d      (hw2reg.ip[4].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_4_qs)
  );

  //   F[p_5]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[5].de),
    .d      (hw2reg.ip[5].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_5_qs)
  );

  //   F[p_6]: 6:6
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_6 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[6].de),
    .d      (hw2reg.ip[6].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_6_qs)
  );

  //   F[p_7]: 7:7
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_7 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[7].de),
    .d      (hw2reg.ip[7].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_7_qs)
  );

  //   F[p_8]: 8:8
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_8 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[8].de),
    .d      (hw2reg.ip[8].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_8_qs)
  );

  //   F[p_9]: 9:9
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_9 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[9].de),
    .d      (hw2reg.ip[9].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_9_qs)
  );

  //   F[p_10]: 10:10
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_10 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[10].de),
    .d      (hw2reg.ip[10].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_10_qs)
  );

  //   F[p_11]: 11:11
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_11 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[11].de),
    .d      (hw2reg.ip[11].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_11_qs)
  );

  //   F[p_12]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_12 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[12].de),
    .d      (hw2reg.ip[12].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_12_qs)
  );

  //   F[p_13]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_13 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[13].de),
    .d      (hw2reg.ip[13].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_13_qs)
  );

  //   F[p_14]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_14 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[14].de),
    .d      (hw2reg.ip[14].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_14_qs)
  );

  //   F[p_15]: 15:15
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_15 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[15].de),
    .d      (hw2reg.ip[15].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_15_qs)
  );

  //   F[p_16]: 16:16
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_16 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[16].de),
    .d      (hw2reg.ip[16].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_16_qs)
  );

  //   F[p_17]: 17:17
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_17 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[17].de),
    .d      (hw2reg.ip[17].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_17_qs)
  );

  //   F[p_18]: 18:18
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRO),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ip_p_18 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (1'b0),
    .wd     ('0),

    // from internal hardware
    .de     (hw2reg.ip[18].de),
    .d      (hw2reg.ip[18].d),

    // to internal hardware
    .qe     (),
    .q      (),
    .ds     (),

    // to register interface (read)
    .qs     (ip_p_18_qs)
  );


  // Subregister 0 of Multireg ie0
  // R[ie0]: V(False)
  //   F[e_0]: 0:0
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[0].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_0_qs)
  );

  //   F[e_1]: 1:1
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[1].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_1_qs)
  );

  //   F[e_2]: 2:2
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[2].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_2_qs)
  );

  //   F[e_3]: 3:3
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[3].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_3_qs)
  );

  //   F[e_4]: 4:4
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[4].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_4_qs)
  );

  //   F[e_5]: 5:5
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[5].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_5_qs)
  );

  //   F[e_6]: 6:6
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_6 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[6].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_6_qs)
  );

  //   F[e_7]: 7:7
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_7 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[7].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_7_qs)
  );

  //   F[e_8]: 8:8
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_8 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_8_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[8].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_8_qs)
  );

  //   F[e_9]: 9:9
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_9 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_9_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[9].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_9_qs)
  );

  //   F[e_10]: 10:10
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_10 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_10_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[10].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_10_qs)
  );

  //   F[e_11]: 11:11
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_11 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_11_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[11].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_11_qs)
  );

  //   F[e_12]: 12:12
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_12 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_12_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[12].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_12_qs)
  );

  //   F[e_13]: 13:13
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_13 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_13_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[13].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_13_qs)
  );

  //   F[e_14]: 14:14
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_14 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_14_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[14].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_14_qs)
  );

  //   F[e_15]: 15:15
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_15 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_15_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[15].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_15_qs)
  );

  //   F[e_16]: 16:16
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_16 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_16_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[16].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_16_qs)
  );

  //   F[e_17]: 17:17
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_17 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_17_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[17].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_17_qs)
  );

  //   F[e_18]: 18:18
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_ie0_e_18 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (ie0_we),
    .wd     (ie0_e_18_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.ie0[18].q),
    .ds     (),

    // to register interface (read)
    .qs     (ie0_e_18_qs)
  );


  // R[threshold0]: V(False)
  prim_subreg #(
    .DW      (2),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (2'h0),
    .Mubi    (1'b0)
  ) u_threshold0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (threshold0_we),
    .wd     (threshold0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.threshold0.q),
    .ds     (),

    // to register interface (read)
    .qs     (threshold0_qs)
  );


  // R[cc0]: V(True)
  logic cc0_qe;
  logic [0:0] cc0_flds_we;
  assign cc0_qe = &cc0_flds_we;
  prim_subreg_ext #(
    .DW    (5)
  ) u_cc0 (
    .re     (cc0_re),
    .we     (cc0_we),
    .wd     (cc0_wd),
    .d      (hw2reg.cc0.d),
    .qre    (reg2hw.cc0.re),
    .qe     (cc0_flds_we[0]),
    .q      (reg2hw.cc0.q),
    .ds     (),
    .qs     (cc0_qs)
  );
  assign reg2hw.cc0.qe = cc0_qe;


  // R[msip0]: V(False)
  prim_subreg #(
    .DW      (1),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (1'h0),
    .Mubi    (1'b0)
  ) u_msip0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (msip0_we),
    .wd     (msip0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.msip0.q),
    .ds     (),

    // to register interface (read)
    .qs     (msip0_qs)
  );


  // R[alert_test]: V(True)
  logic alert_test_qe;
  logic [0:0] alert_test_flds_we;
  assign alert_test_qe = &alert_test_flds_we;
  prim_subreg_ext #(
    .DW    (1)
  ) u_alert_test (
    .re     (1'b0),
    .we     (alert_test_we),
    .wd     (alert_test_wd),
    .d      ('0),
    .qre    (),
    .qe     (alert_test_flds_we[0]),
    .q      (reg2hw.alert_test.q),
    .ds     (),
    .qs     ()
  );
  assign reg2hw.alert_test.qe = alert_test_qe;



  logic [24:0] addr_hit;
  always_comb begin
    addr_hit[ 0] = (reg_addr == RV_PLIC_PRIO_0_OFFSET);
    addr_hit[ 1] = (reg_addr == RV_PLIC_PRIO_1_OFFSET);
    addr_hit[ 2] = (reg_addr == RV_PLIC_PRIO_2_OFFSET);
    addr_hit[ 3] = (reg_addr == RV_PLIC_PRIO_3_OFFSET);
    addr_hit[ 4] = (reg_addr == RV_PLIC_PRIO_4_OFFSET);
    addr_hit[ 5] = (reg_addr == RV_PLIC_PRIO_5_OFFSET);
    addr_hit[ 6] = (reg_addr == RV_PLIC_PRIO_6_OFFSET);
    addr_hit[ 7] = (reg_addr == RV_PLIC_PRIO_7_OFFSET);
    addr_hit[ 8] = (reg_addr == RV_PLIC_PRIO_8_OFFSET);
    addr_hit[ 9] = (reg_addr == RV_PLIC_PRIO_9_OFFSET);
    addr_hit[10] = (reg_addr == RV_PLIC_PRIO_10_OFFSET);
    addr_hit[11] = (reg_addr == RV_PLIC_PRIO_11_OFFSET);
    addr_hit[12] = (reg_addr == RV_PLIC_PRIO_12_OFFSET);
    addr_hit[13] = (reg_addr == RV_PLIC_PRIO_13_OFFSET);
    addr_hit[14] = (reg_addr == RV_PLIC_PRIO_14_OFFSET);
    addr_hit[15] = (reg_addr == RV_PLIC_PRIO_15_OFFSET);
    addr_hit[16] = (reg_addr == RV_PLIC_PRIO_16_OFFSET);
    addr_hit[17] = (reg_addr == RV_PLIC_PRIO_17_OFFSET);
    addr_hit[18] = (reg_addr == RV_PLIC_PRIO_18_OFFSET);
    addr_hit[19] = (reg_addr == RV_PLIC_IP_OFFSET);
    addr_hit[20] = (reg_addr == RV_PLIC_IE0_OFFSET);
    addr_hit[21] = (reg_addr == RV_PLIC_THRESHOLD0_OFFSET);
    addr_hit[22] = (reg_addr == RV_PLIC_CC0_OFFSET);
    addr_hit[23] = (reg_addr == RV_PLIC_MSIP0_OFFSET);
    addr_hit[24] = (reg_addr == RV_PLIC_ALERT_TEST_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[ 0] & (|(RV_PLIC_PERMIT[ 0] & ~reg_be))) |
               (addr_hit[ 1] & (|(RV_PLIC_PERMIT[ 1] & ~reg_be))) |
               (addr_hit[ 2] & (|(RV_PLIC_PERMIT[ 2] & ~reg_be))) |
               (addr_hit[ 3] & (|(RV_PLIC_PERMIT[ 3] & ~reg_be))) |
               (addr_hit[ 4] & (|(RV_PLIC_PERMIT[ 4] & ~reg_be))) |
               (addr_hit[ 5] & (|(RV_PLIC_PERMIT[ 5] & ~reg_be))) |
               (addr_hit[ 6] & (|(RV_PLIC_PERMIT[ 6] & ~reg_be))) |
               (addr_hit[ 7] & (|(RV_PLIC_PERMIT[ 7] & ~reg_be))) |
               (addr_hit[ 8] & (|(RV_PLIC_PERMIT[ 8] & ~reg_be))) |
               (addr_hit[ 9] & (|(RV_PLIC_PERMIT[ 9] & ~reg_be))) |
               (addr_hit[10] & (|(RV_PLIC_PERMIT[10] & ~reg_be))) |
               (addr_hit[11] & (|(RV_PLIC_PERMIT[11] & ~reg_be))) |
               (addr_hit[12] & (|(RV_PLIC_PERMIT[12] & ~reg_be))) |
               (addr_hit[13] & (|(RV_PLIC_PERMIT[13] & ~reg_be))) |
               (addr_hit[14] & (|(RV_PLIC_PERMIT[14] & ~reg_be))) |
               (addr_hit[15] & (|(RV_PLIC_PERMIT[15] & ~reg_be))) |
               (addr_hit[16] & (|(RV_PLIC_PERMIT[16] & ~reg_be))) |
               (addr_hit[17] & (|(RV_PLIC_PERMIT[17] & ~reg_be))) |
               (addr_hit[18] & (|(RV_PLIC_PERMIT[18] & ~reg_be))) |
               (addr_hit[19] & (|(RV_PLIC_PERMIT[19] & ~reg_be))) |
               (addr_hit[20] & (|(RV_PLIC_PERMIT[20] & ~reg_be))) |
               (addr_hit[21] & (|(RV_PLIC_PERMIT[21] & ~reg_be))) |
               (addr_hit[22] & (|(RV_PLIC_PERMIT[22] & ~reg_be))) |
               (addr_hit[23] & (|(RV_PLIC_PERMIT[23] & ~reg_be))) |
               (addr_hit[24] & (|(RV_PLIC_PERMIT[24] & ~reg_be)))));
  end

  // Generate write-enables
  assign prio_0_we = addr_hit[0] & reg_we & !reg_error;

  assign prio_0_wd = reg_wdata[1:0];
  assign prio_1_we = addr_hit[1] & reg_we & !reg_error;

  assign prio_1_wd = reg_wdata[1:0];
  assign prio_2_we = addr_hit[2] & reg_we & !reg_error;

  assign prio_2_wd = reg_wdata[1:0];
  assign prio_3_we = addr_hit[3] & reg_we & !reg_error;

  assign prio_3_wd = reg_wdata[1:0];
  assign prio_4_we = addr_hit[4] & reg_we & !reg_error;

  assign prio_4_wd = reg_wdata[1:0];
  assign prio_5_we = addr_hit[5] & reg_we & !reg_error;

  assign prio_5_wd = reg_wdata[1:0];
  assign prio_6_we = addr_hit[6] & reg_we & !reg_error;

  assign prio_6_wd = reg_wdata[1:0];
  assign prio_7_we = addr_hit[7] & reg_we & !reg_error;

  assign prio_7_wd = reg_wdata[1:0];
  assign prio_8_we = addr_hit[8] & reg_we & !reg_error;

  assign prio_8_wd = reg_wdata[1:0];
  assign prio_9_we = addr_hit[9] & reg_we & !reg_error;

  assign prio_9_wd = reg_wdata[1:0];
  assign prio_10_we = addr_hit[10] & reg_we & !reg_error;

  assign prio_10_wd = reg_wdata[1:0];
  assign prio_11_we = addr_hit[11] & reg_we & !reg_error;

  assign prio_11_wd = reg_wdata[1:0];
  assign prio_12_we = addr_hit[12] & reg_we & !reg_error;

  assign prio_12_wd = reg_wdata[1:0];
  assign prio_13_we = addr_hit[13] & reg_we & !reg_error;

  assign prio_13_wd = reg_wdata[1:0];
  assign prio_14_we = addr_hit[14] & reg_we & !reg_error;

  assign prio_14_wd = reg_wdata[1:0];
  assign prio_15_we = addr_hit[15] & reg_we & !reg_error;

  assign prio_15_wd = reg_wdata[1:0];
  assign prio_16_we = addr_hit[16] & reg_we & !reg_error;

  assign prio_16_wd = reg_wdata[1:0];
  assign prio_17_we = addr_hit[17] & reg_we & !reg_error;

  assign prio_17_wd = reg_wdata[1:0];
  assign prio_18_we = addr_hit[18] & reg_we & !reg_error;

  assign prio_18_wd = reg_wdata[1:0];
  assign ie0_we = addr_hit[20] & reg_we & !reg_error;

  assign ie0_e_0_wd = reg_wdata[0];

  assign ie0_e_1_wd = reg_wdata[1];

  assign ie0_e_2_wd = reg_wdata[2];

  assign ie0_e_3_wd = reg_wdata[3];

  assign ie0_e_4_wd = reg_wdata[4];

  assign ie0_e_5_wd = reg_wdata[5];

  assign ie0_e_6_wd = reg_wdata[6];

  assign ie0_e_7_wd = reg_wdata[7];

  assign ie0_e_8_wd = reg_wdata[8];

  assign ie0_e_9_wd = reg_wdata[9];

  assign ie0_e_10_wd = reg_wdata[10];

  assign ie0_e_11_wd = reg_wdata[11];

  assign ie0_e_12_wd = reg_wdata[12];

  assign ie0_e_13_wd = reg_wdata[13];

  assign ie0_e_14_wd = reg_wdata[14];

  assign ie0_e_15_wd = reg_wdata[15];

  assign ie0_e_16_wd = reg_wdata[16];

  assign ie0_e_17_wd = reg_wdata[17];

  assign ie0_e_18_wd = reg_wdata[18];
  assign threshold0_we = addr_hit[21] & reg_we & !reg_error;

  assign threshold0_wd = reg_wdata[1:0];
  assign cc0_re = addr_hit[22] & reg_re & !reg_error;
  assign cc0_we = addr_hit[22] & reg_we & !reg_error;

  assign cc0_wd = reg_wdata[4:0];
  assign msip0_we = addr_hit[23] & reg_we & !reg_error;

  assign msip0_wd = reg_wdata[0];
  assign alert_test_we = addr_hit[24] & reg_we & !reg_error;

  assign alert_test_wd = reg_wdata[0];

  // Assign write-enables to checker logic vector.
  always_comb begin
    reg_we_check[0] = prio_0_we;
    reg_we_check[1] = prio_1_we;
    reg_we_check[2] = prio_2_we;
    reg_we_check[3] = prio_3_we;
    reg_we_check[4] = prio_4_we;
    reg_we_check[5] = prio_5_we;
    reg_we_check[6] = prio_6_we;
    reg_we_check[7] = prio_7_we;
    reg_we_check[8] = prio_8_we;
    reg_we_check[9] = prio_9_we;
    reg_we_check[10] = prio_10_we;
    reg_we_check[11] = prio_11_we;
    reg_we_check[12] = prio_12_we;
    reg_we_check[13] = prio_13_we;
    reg_we_check[14] = prio_14_we;
    reg_we_check[15] = prio_15_we;
    reg_we_check[16] = prio_16_we;
    reg_we_check[17] = prio_17_we;
    reg_we_check[18] = prio_18_we;
    reg_we_check[19] = 1'b0;
    reg_we_check[20] = ie0_we;
    reg_we_check[21] = threshold0_we;
    reg_we_check[22] = cc0_we;
    reg_we_check[23] = msip0_we;
    reg_we_check[24] = alert_test_we;
  end

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[1:0] = prio_0_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[1:0] = prio_1_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[1:0] = prio_2_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[1:0] = prio_3_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[1:0] = prio_4_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[1:0] = prio_5_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[1:0] = prio_6_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[1:0] = prio_7_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[1:0] = prio_8_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[1:0] = prio_9_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[1:0] = prio_10_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[1:0] = prio_11_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[1:0] = prio_12_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[1:0] = prio_13_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[1:0] = prio_14_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[1:0] = prio_15_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[1:0] = prio_16_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[1:0] = prio_17_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[1:0] = prio_18_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[0] = ip_p_0_qs;
        reg_rdata_next[1] = ip_p_1_qs;
        reg_rdata_next[2] = ip_p_2_qs;
        reg_rdata_next[3] = ip_p_3_qs;
        reg_rdata_next[4] = ip_p_4_qs;
        reg_rdata_next[5] = ip_p_5_qs;
        reg_rdata_next[6] = ip_p_6_qs;
        reg_rdata_next[7] = ip_p_7_qs;
        reg_rdata_next[8] = ip_p_8_qs;
        reg_rdata_next[9] = ip_p_9_qs;
        reg_rdata_next[10] = ip_p_10_qs;
        reg_rdata_next[11] = ip_p_11_qs;
        reg_rdata_next[12] = ip_p_12_qs;
        reg_rdata_next[13] = ip_p_13_qs;
        reg_rdata_next[14] = ip_p_14_qs;
        reg_rdata_next[15] = ip_p_15_qs;
        reg_rdata_next[16] = ip_p_16_qs;
        reg_rdata_next[17] = ip_p_17_qs;
        reg_rdata_next[18] = ip_p_18_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[0] = ie0_e_0_qs;
        reg_rdata_next[1] = ie0_e_1_qs;
        reg_rdata_next[2] = ie0_e_2_qs;
        reg_rdata_next[3] = ie0_e_3_qs;
        reg_rdata_next[4] = ie0_e_4_qs;
        reg_rdata_next[5] = ie0_e_5_qs;
        reg_rdata_next[6] = ie0_e_6_qs;
        reg_rdata_next[7] = ie0_e_7_qs;
        reg_rdata_next[8] = ie0_e_8_qs;
        reg_rdata_next[9] = ie0_e_9_qs;
        reg_rdata_next[10] = ie0_e_10_qs;
        reg_rdata_next[11] = ie0_e_11_qs;
        reg_rdata_next[12] = ie0_e_12_qs;
        reg_rdata_next[13] = ie0_e_13_qs;
        reg_rdata_next[14] = ie0_e_14_qs;
        reg_rdata_next[15] = ie0_e_15_qs;
        reg_rdata_next[16] = ie0_e_16_qs;
        reg_rdata_next[17] = ie0_e_17_qs;
        reg_rdata_next[18] = ie0_e_18_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[1:0] = threshold0_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[4:0] = cc0_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[0] = msip0_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[0] = '0;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // shadow busy
  logic shadow_busy;
  assign shadow_busy = 1'b0;

  // register busy
  assign reg_busy = shadow_busy;

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o_pre.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  //`ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.chk_en == tlul_pkg::CheckDis)

endmodule
