# ğŸŒŸ Week 2 â€“ BabySoC Fundamentals & Functional Modelling

![SoC](https://img.shields.io/badge/Topic-SoC%20Fundamentals-blue?style=for-the-badge)
![BabySoC](https://img.shields.io/badge/Learning-BabySoC-green?style=for-the-badge)
![Simulation](https://img.shields.io/badge/Tools-Icarus%20Verilog%20%7C%20GTKWave-orange?style=for-the-badge)

---

## ğŸ¯ Objective
The goal of **Week 2** is to:
- Build a solid understanding of **SoC fundamentals**.  
- Learn why **BabySoC** is used as a simplified SoC model.  
- Practice **functional modelling** using **Icarus Verilog** and **GTKWave**.  

By the end of this week, you should be able to **explain the theory behind SoC design** and also **demonstrate BabySoC functional behaviour through simulation waveforms**.  

---

## ğŸ“ Part 1 â€“ Theory (Conceptual Understanding)

ğŸ“– **Reference Notes:**  
[Fundamentals of SoC Design](https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey/tree/main/11.%20Fundamentals%20of%20SoC%20Design)

ğŸ”‘ **Focus Areas:**
- What is a **System-on-Chip (SoC)?**  
- **Components** of a typical SoC (CPU, Memory, Peripherals, Interconnect).  
- Why **BabySoC** is a simplified model for learning SoC concepts.  
- The role of **Functional Modelling** before RTL and Physical Design.  

ğŸ“Œ **Deliverable:**  
- A **1â€“2 page write-up** summarizing SoC fundamentals and how BabySoC fits into the learning journey.  

---

## ğŸ› ï¸ Part 2 â€“ Labs (Hands-on Functional Modelling)

ğŸ“– **Lab Reference:**  
[VSDBabySoC Project](https://github.com/hemanthkumardm/SFAL-VSD-SoC-Journey/tree/main/12.%20VSDBabySoC%20Project)

ğŸ”§ **Tools to be used:**  
- **Icarus Verilog (iverilog)** â†’ Compile Verilog code.  
- **GTKWave** â†’ View simulation waveforms.  

ğŸ“‹ **Steps to Perform:**
1. Clone the **BabySoC Project repo**.  
2. Compile the BabySoC Verilog modules using `iverilog`.  
3. Run simulation and generate `.vcd` waveform files.  
4. Open `.vcd` files in **GTKWave** and analyze:  
   - âœ… Reset operation  
   - âœ… Clocking  
   - âœ… Dataflow between modules  
5. Document the observations with **screenshots of waveforms**.  

ğŸ“Œ **Deliverables:**
- Simulation logs.  
- GTKWave screenshots with highlights.  
- Short explanation for each waveform screenshot.  

---

## ğŸš€ End Goal (Week 2 Outcomes)
By the end of **Week 2**, you will:  
- Understand the **fundamentals of SoC design**.  
- Explain why **BabySoC** is a great starting point for learning.  
- Demonstrate **functional modelling** of BabySoC through simulations.  
- Build the foundation for **Week 3: RTL Design and Synthesis**.  

---

âœ… **This README.md serves as the overall view of Week 2** â€” covering both theory and hands-on labs.
