#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-521-g713b00213)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555569465e50 .scope module, "bench" "bench" 2 3;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "armed";
    .port_info 1 /OUTPUT 1 "alarm";
v0x5555694926d0_0 .net "alarm", 0 0, v0x55556948d890_0;  1 drivers
v0x555569492790_0 .net "armed", 0 0, v0x55556948d970_0;  1 drivers
v0x555569492830_0 .var "clk", 0 0;
v0x5555694928d0_0 .var "enable", 0 0;
L_0x7fd0a124d408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555569492970_0 .net "ref_command", 1 0, L_0x7fd0a124d408;  1 drivers
L_0x7fd0a124d450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555569492a60_0 .net "ref_digit_entered", 0 0, L_0x7fd0a124d450;  1 drivers
v0x555569492b30_0 .net "ref_input_digit", 3 0, v0x55556948c0c0_0;  1 drivers
v0x555569492c00_0 .var "reset", 0 0;
L_0x7fd0a124d8d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555569492ca0_0 .net "uut_command", 1 0, L_0x7fd0a124d8d0;  1 drivers
L_0x7fd0a124d918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555569492d40_0 .net "uut_digit_entered", 0 0, L_0x7fd0a124d918;  1 drivers
v0x555569492e30_0 .net "uut_input_digit", 3 0, v0x555569491cc0_0;  1 drivers
S_0x555569455ca0 .scope module, "REF" "REF" 2 12, 3 9 0, S_0x555569465e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 2 "command";
    .port_info 4 /OUTPUT 4 "digit";
    .port_info 5 /OUTPUT 1 "digit_entered";
L_0x555569456b60 .functor OR 1, L_0x5555694a41b0, v0x555569492c00_0, C4<0>, C4<0>;
L_0x7fd0a124d2e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55556948b370_0 .net/2u *"_ivl_10", 31 0, L_0x7fd0a124d2e8;  1 drivers
v0x55556948b470_0 .net *"_ivl_12", 31 0, L_0x5555694a3df0;  1 drivers
L_0x7fd0a124d330 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556948b550_0 .net *"_ivl_15", 27 0, L_0x7fd0a124d330;  1 drivers
L_0x7fd0a124d378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55556948b610_0 .net/2u *"_ivl_18", 31 0, L_0x7fd0a124d378;  1 drivers
v0x55556948b6f0_0 .net *"_ivl_2", 31 0, L_0x5555694a3bd0;  1 drivers
v0x55556948b7d0_0 .net *"_ivl_20", 31 0, L_0x5555694a4090;  1 drivers
L_0x7fd0a124d3c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556948b8b0_0 .net *"_ivl_23", 27 0, L_0x7fd0a124d3c0;  1 drivers
L_0x7fd0a124d258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556948b990_0 .net *"_ivl_5", 27 0, L_0x7fd0a124d258;  1 drivers
L_0x7fd0a124d2a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55556948ba70_0 .net/2u *"_ivl_6", 31 0, L_0x7fd0a124d2a0;  1 drivers
v0x55556948bbe0_0 .net "active_digit", 3 0, v0x55556948ae10_0;  1 drivers
v0x55556948bca0_0 .net "active_digit_is_2", 0 0, L_0x5555694a3d00;  1 drivers
v0x55556948bd40_0 .net "active_digit_is_3", 0 0, L_0x5555694a3f20;  1 drivers
v0x55556948be00_0 .net "active_digit_overflow", 0 0, L_0x5555694a41b0;  1 drivers
v0x55556948bed0_0 .net "clk", 0 0, v0x555569492830_0;  1 drivers
v0x55556948c000_0 .net "command", 1 0, L_0x7fd0a124d408;  alias, 1 drivers
v0x55556948c0c0_0 .var "digit", 3 0;
v0x55556948c1a0_0 .net "digit_0", 3 0, v0x555569456c70_0;  1 drivers
v0x55556948c290_0 .net "digit_1", 3 0, v0x555569489bc0_0;  1 drivers
v0x55556948c360_0 .net "digit_2", 3 0, v0x55556948a4d0_0;  1 drivers
v0x55556948c430_0 .net "digit_entered", 0 0, L_0x7fd0a124d450;  alias, 1 drivers
v0x55556948c4d0_0 .net "en_digit_1", 0 0, L_0x55556945cd30;  1 drivers
v0x55556948c570_0 .net "en_digit_2", 0 0, L_0x55556945ec10;  1 drivers
v0x55556948c610_0 .net "enable", 0 0, v0x5555694928d0_0;  1 drivers
v0x55556948c6b0_0 .net "reset", 0 0, v0x555569492c00_0;  1 drivers
E_0x555569439b40/0 .event anyedge, v0x555569456c70_0, v0x55556948bca0_0, v0x555569489bc0_0, v0x55556948bd40_0;
E_0x555569439b40/1 .event anyedge, v0x55556948a4d0_0;
E_0x555569439b40 .event/or E_0x555569439b40/0, E_0x555569439b40/1;
L_0x5555694a3bd0 .concat [ 4 28 0 0], v0x55556948ae10_0, L_0x7fd0a124d258;
L_0x5555694a3d00 .cmp/eq 32, L_0x5555694a3bd0, L_0x7fd0a124d2a0;
L_0x5555694a3df0 .concat [ 4 28 0 0], v0x55556948ae10_0, L_0x7fd0a124d330;
L_0x5555694a3f20 .cmp/eq 32, L_0x7fd0a124d2e8, L_0x5555694a3df0;
L_0x5555694a4090 .concat [ 4 28 0 0], v0x55556948ae10_0, L_0x7fd0a124d3c0;
L_0x5555694a41b0 .cmp/eq 32, L_0x7fd0a124d378, L_0x5555694a4090;
S_0x555569458db0 .scope module, "counter_0" "counter" 3 41, 4 9 0, S_0x555569455ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "rollover";
L_0x555569460a60 .functor AND 1, L_0x5555694a36a0, L_0x55556945ec10, C4<1>, C4<1>;
v0x55556945ce40_0 .net *"_ivl_0", 31 0, L_0x5555694a3560;  1 drivers
L_0x7fd0a124d138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556945ed20_0 .net *"_ivl_3", 27 0, L_0x7fd0a124d138;  1 drivers
L_0x7fd0a124d180 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x555569460b70_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0a124d180;  1 drivers
v0x555569467be0_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x555569456c70_0 .var "count", 3 0;
v0x55556942d850_0 .net "count_finish", 0 0, L_0x5555694a36a0;  1 drivers
v0x555569452fd0_0 .net "enable", 0 0, L_0x55556945ec10;  alias, 1 drivers
v0x5555694895b0_0 .net "reset", 0 0, v0x555569492c00_0;  alias, 1 drivers
v0x555569489670_0 .net "rollover", 0 0, L_0x555569460a60;  1 drivers
E_0x555569438aa0 .event posedge, v0x555569467be0_0;
L_0x5555694a3560 .concat [ 4 28 0 0], v0x555569456c70_0, L_0x7fd0a124d138;
L_0x5555694a36a0 .cmp/eq 32, L_0x5555694a3560, L_0x7fd0a124d180;
S_0x555569459de0 .scope module, "counter_1" "counter" 3 32, 4 9 0, S_0x555569455ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "rollover";
L_0x55556945ec10 .functor AND 1, L_0x5555694a33d0, L_0x55556945cd30, C4<1>, C4<1>;
v0x5555694898a0_0 .net *"_ivl_0", 31 0, L_0x5555694a3270;  1 drivers
L_0x7fd0a124d0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555569489980_0 .net *"_ivl_3", 27 0, L_0x7fd0a124d0a8;  1 drivers
L_0x7fd0a124d0f0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x555569489a60_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0a124d0f0;  1 drivers
v0x555569489b20_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x555569489bc0_0 .var "count", 3 0;
v0x555569489cd0_0 .net "count_finish", 0 0, L_0x5555694a33d0;  1 drivers
v0x555569489d90_0 .net "enable", 0 0, L_0x55556945cd30;  alias, 1 drivers
v0x555569489e50_0 .net "reset", 0 0, v0x555569492c00_0;  alias, 1 drivers
v0x555569489ef0_0 .net "rollover", 0 0, L_0x55556945ec10;  alias, 1 drivers
L_0x5555694a3270 .concat [ 4 28 0 0], v0x555569489bc0_0, L_0x7fd0a124d0a8;
L_0x5555694a33d0 .cmp/eq 32, L_0x5555694a3270, L_0x7fd0a124d0f0;
S_0x555569457d80 .scope module, "counter_2" "counter" 3 23, 4 9 0, S_0x555569455ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "rollover";
L_0x55556945cd30 .functor AND 1, L_0x5555694a3090, L_0x5555694a41b0, C4<1>, C4<1>;
v0x55556948a130_0 .net *"_ivl_0", 31 0, L_0x555569492f40;  1 drivers
L_0x7fd0a124d018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556948a210_0 .net *"_ivl_3", 27 0, L_0x7fd0a124d018;  1 drivers
L_0x7fd0a124d060 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55556948a2f0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0a124d060;  1 drivers
v0x55556948a3e0_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x55556948a4d0_0 .var "count", 3 0;
v0x55556948a600_0 .net "count_finish", 0 0, L_0x5555694a3090;  1 drivers
v0x55556948a6c0_0 .net "enable", 0 0, L_0x5555694a41b0;  alias, 1 drivers
v0x55556948a780_0 .net "reset", 0 0, v0x555569492c00_0;  alias, 1 drivers
v0x55556948a870_0 .net "rollover", 0 0, L_0x55556945cd30;  alias, 1 drivers
L_0x555569492f40 .concat [ 4 28 0 0], v0x55556948a4d0_0, L_0x7fd0a124d018;
L_0x5555694a3090 .cmp/eq 32, L_0x555569492f40, L_0x7fd0a124d060;
S_0x55556945fba0 .scope module, "counter_active" "counter" 3 49, 4 9 0, S_0x555569455ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "rollover";
L_0x555569467ad0 .functor AND 1, L_0x5555694a39b0, v0x5555694928d0_0, C4<1>, C4<1>;
v0x55556948aad0_0 .net *"_ivl_0", 31 0, L_0x5555694a38c0;  1 drivers
L_0x7fd0a124d1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556948abd0_0 .net *"_ivl_3", 27 0, L_0x7fd0a124d1c8;  1 drivers
L_0x7fd0a124d210 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55556948acb0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0a124d210;  1 drivers
v0x55556948ad70_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x55556948ae10_0 .var "count", 3 0;
v0x55556948af40_0 .net "count_finish", 0 0, L_0x5555694a39b0;  1 drivers
v0x55556948b000_0 .net "enable", 0 0, v0x5555694928d0_0;  alias, 1 drivers
v0x55556948b0c0_0 .net "reset", 0 0, L_0x555569456b60;  1 drivers
v0x55556948b180_0 .net "rollover", 0 0, L_0x555569467ad0;  1 drivers
L_0x5555694a38c0 .concat [ 4 28 0 0], v0x55556948ae10_0, L_0x7fd0a124d1c8;
L_0x5555694a39b0 .cmp/eq 32, L_0x5555694a38c0, L_0x7fd0a124d210;
S_0x55556945dd50 .scope module, "TARGET" "TARGET" 2 30, 5 9 0, S_0x555569465e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 2 "command";
    .port_info 4 /INPUT 4 "digit";
    .port_info 5 /INPUT 1 "digit_enterd";
    .port_info 6 /OUTPUT 4 "state_target";
    .port_info 7 /OUTPUT 1 "armed";
    .port_info 8 /OUTPUT 1 "alarm";
P_0x55556948c860 .param/l "ALARM" 1 5 42, +C4<00000000000000000000000000001000>;
P_0x55556948c8a0 .param/l "ARM0" 1 5 35, +C4<00000000000000000000000000000001>;
P_0x55556948c8e0 .param/l "ARM1" 1 5 36, +C4<00000000000000000000000000000010>;
P_0x55556948c920 .param/l "ARM1B" 1 5 43, +C4<00000000000000000000000000001001>;
P_0x55556948c960 .param/l "ARM2" 1 5 37, +C4<00000000000000000000000000000011>;
P_0x55556948c9a0 .param/l "ARM2B" 1 5 44, +C4<00000000000000000000000000001010>;
P_0x55556948c9e0 .param/l "ARMED" 1 5 38, +C4<00000000000000000000000000000100>;
P_0x55556948ca20 .param/l "COM_ARM" 1 5 29, +C4<00000000000000000000000000000001>;
P_0x55556948ca60 .param/l "COM_DIS" 1 5 30, +C4<00000000000000000000000000000010>;
P_0x55556948caa0 .param/l "COM_NONE" 1 5 28, +C4<00000000000000000000000000000000>;
P_0x55556948cae0 .param/l "DISARM0" 1 5 39, +C4<00000000000000000000000000000101>;
P_0x55556948cb20 .param/l "DISARM1" 1 5 40, +C4<00000000000000000000000000000110>;
P_0x55556948cb60 .param/l "DISARM1B" 1 5 45, +C4<00000000000000000000000000001011>;
P_0x55556948cba0 .param/l "DISARM2" 1 5 41, +C4<00000000000000000000000000000111>;
P_0x55556948cbe0 .param/l "DISARM2B" 1 5 46, +C4<00000000000000000000000000001100>;
P_0x55556948cc20 .param/l "DISARMED" 1 5 34, +C4<00000000000000000000000000000000>;
P_0x55556948cc60 .param/l "D_0" 1 5 26, +C4<00000000000000000000000000000000>;
P_0x55556948cca0 .param/l "D_1" 1 5 25, +C4<00000000000000000000000000000101>;
P_0x55556948cce0 .param/l "D_2" 1 5 24, +C4<00000000000000000000000000000011>;
P_0x55556948cd20 .param/l "_MAX_STATE" 1 5 47, +C4<00000000000000000000000000001100>;
P_0x55556948cd60 .param/l "_MIN_STATE" 1 5 33, +C4<00000000000000000000000000000000>;
L_0x5555694a5ba0 .functor BUFZ 4, v0x55556948de50_0, C4<0000>, C4<0000>, C4<0000>;
v0x55556948d890_0 .var "alarm", 0 0;
v0x55556948d970_0 .var "armed", 0 0;
v0x55556948da30_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x55556948db00_0 .net "command", 1 0, L_0x7fd0a124d8d0;  alias, 1 drivers
v0x55556948dbc0_0 .net "digit", 3 0, v0x555569491cc0_0;  alias, 1 drivers
v0x55556948dcf0_0 .net "digit_enterd", 0 0, L_0x7fd0a124d918;  alias, 1 drivers
v0x55556948ddb0_0 .net "reset", 0 0, v0x555569492c00_0;  alias, 1 drivers
v0x55556948de50_0 .var "state", 3 0;
v0x55556948df30_0 .var "state_next", 3 0;
v0x55556948e0a0_0 .net "state_target", 3 0, L_0x5555694a5ba0;  1 drivers
o0x7fd0a1296e88 .functor BUFZ 1, c4<z>; HiZ drive
v0x55556948e180_0 .net "trigger", 0 0, o0x7fd0a1296e88;  0 drivers
E_0x5555694399a0/0 .event anyedge, v0x55556948de50_0, v0x55556948d890_0, v0x55556948d970_0, v0x55556948dcf0_0;
E_0x5555694399a0/1 .event anyedge, v0x55556948dbc0_0, v0x55556948db00_0, v0x55556948e180_0;
E_0x5555694399a0 .event/or E_0x5555694399a0/0, E_0x5555694399a0/1;
S_0x555569464e20 .scope module, "UUT" "UUT" 2 21, 6 9 0, S_0x555569465e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 2 "command";
    .port_info 4 /OUTPUT 4 "digit";
    .port_info 5 /OUTPUT 1 "digit_entered";
L_0x5555694a5180 .functor OR 1, L_0x5555694a57d0, v0x555569492c00_0, C4<0>, C4<0>;
v0x555569490ff0_0 .net *"_ivl_12", 31 0, L_0x5555694a5470;  1 drivers
L_0x7fd0a124d7b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555694910f0_0 .net *"_ivl_15", 27 0, L_0x7fd0a124d7b0;  1 drivers
L_0x7fd0a124d7f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5555694911d0_0 .net/2u *"_ivl_16", 31 0, L_0x7fd0a124d7f8;  1 drivers
v0x555569491290_0 .net *"_ivl_20", 31 0, L_0x5555694a56e0;  1 drivers
L_0x7fd0a124d840 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555569491370_0 .net *"_ivl_23", 27 0, L_0x7fd0a124d840;  1 drivers
L_0x7fd0a124d888 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555569491450_0 .net/2u *"_ivl_24", 31 0, L_0x7fd0a124d888;  1 drivers
v0x555569491530_0 .net *"_ivl_4", 31 0, L_0x5555694a5240;  1 drivers
L_0x7fd0a124d720 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555569491610_0 .net *"_ivl_7", 27 0, L_0x7fd0a124d720;  1 drivers
L_0x7fd0a124d768 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5555694916f0_0 .net/2u *"_ivl_8", 31 0, L_0x7fd0a124d768;  1 drivers
v0x555569491860_0 .net "active_digit", 3 0, v0x555569490a90_0;  1 drivers
v0x555569491920_0 .net "active_digit_is_2", 0 0, L_0x5555694a5330;  1 drivers
v0x5555694919c0_0 .net "active_digit_is_3", 0 0, L_0x5555694a55a0;  1 drivers
v0x555569491a80_0 .net "active_digit_overflow", 0 0, L_0x5555694a57d0;  1 drivers
v0x555569491b50_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x555569491bf0_0 .net "command", 1 0, L_0x7fd0a124d8d0;  alias, 1 drivers
v0x555569491cc0_0 .var "digit", 3 0;
v0x555569491d90_0 .net "digit_0", 3 0, v0x55556948ea60_0;  1 drivers
v0x555569491f70_0 .net "digit_1", 3 0, v0x55556948f550_0;  1 drivers
v0x555569492040_0 .net "digit_2", 3 0, v0x555569490040_0;  1 drivers
v0x555569492110_0 .net "digit_entered", 0 0, L_0x7fd0a124d918;  alias, 1 drivers
v0x5555694921e0_0 .net "en_digit_1", 0 0, L_0x55556942d740;  1 drivers
v0x555569492280_0 .net "en_digit_2", 0 0, L_0x555569452ec0;  1 drivers
v0x555569492370_0 .net "enable", 0 0, v0x5555694928d0_0;  alias, 1 drivers
v0x555569492460_0 .net "reset", 0 0, v0x555569492c00_0;  alias, 1 drivers
E_0x555569419ca0/0 .event anyedge, v0x55556948ea60_0, v0x555569491920_0, v0x55556948f550_0, v0x5555694919c0_0;
E_0x555569419ca0/1 .event anyedge, v0x555569490040_0;
E_0x555569419ca0 .event/or E_0x555569419ca0/0, E_0x555569419ca0/1;
L_0x5555694a5240 .concat [ 4 28 0 0], v0x555569490a90_0, L_0x7fd0a124d720;
L_0x5555694a5330 .cmp/eq 32, L_0x5555694a5240, L_0x7fd0a124d768;
L_0x5555694a5470 .concat [ 4 28 0 0], v0x555569490a90_0, L_0x7fd0a124d7b0;
L_0x5555694a55a0 .cmp/eq 32, L_0x5555694a5470, L_0x7fd0a124d7f8;
L_0x5555694a56e0 .concat [ 4 28 0 0], v0x555569490a90_0, L_0x7fd0a124d840;
L_0x5555694a57d0 .cmp/eq 32, L_0x5555694a56e0, L_0x7fd0a124d888;
S_0x55556948e460 .scope module, "counter_0" "counter" 6 41, 4 9 0, S_0x555569464e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "rollover";
L_0x5555694a4d40 .functor AND 1, L_0x5555694a4c00, L_0x555569452ec0, C4<1>, C4<1>;
v0x55556948e6f0_0 .net *"_ivl_0", 31 0, L_0x5555694a4b10;  1 drivers
L_0x7fd0a124d5b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556948e7f0_0 .net *"_ivl_3", 27 0, L_0x7fd0a124d5b8;  1 drivers
L_0x7fd0a124d600 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55556948e8d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0a124d600;  1 drivers
v0x55556948e9c0_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x55556948ea60_0 .var "count", 3 0;
v0x55556948eb90_0 .net "count_finish", 0 0, L_0x5555694a4c00;  1 drivers
v0x55556948ec50_0 .net "enable", 0 0, L_0x555569452ec0;  alias, 1 drivers
v0x55556948ed10_0 .net "reset", 0 0, v0x555569492c00_0;  alias, 1 drivers
v0x55556948edb0_0 .net "rollover", 0 0, L_0x5555694a4d40;  1 drivers
L_0x5555694a4b10 .concat [ 4 28 0 0], v0x55556948ea60_0, L_0x7fd0a124d5b8;
L_0x5555694a4c00 .cmp/eq 32, L_0x5555694a4b10, L_0x7fd0a124d600;
S_0x55556948efa0 .scope module, "counter_1" "counter" 6 32, 4 9 0, S_0x555569464e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "rollover";
L_0x555569452ec0 .functor AND 1, L_0x5555694a4980, L_0x55556942d740, C4<1>, C4<1>;
v0x55556948f200_0 .net *"_ivl_0", 31 0, L_0x5555694a4840;  1 drivers
L_0x7fd0a124d528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556948f2e0_0 .net *"_ivl_3", 27 0, L_0x7fd0a124d528;  1 drivers
L_0x7fd0a124d570 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55556948f3c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0a124d570;  1 drivers
v0x55556948f4b0_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x55556948f550_0 .var "count", 3 0;
v0x55556948f680_0 .net "count_finish", 0 0, L_0x5555694a4980;  1 drivers
v0x55556948f740_0 .net "enable", 0 0, L_0x55556942d740;  alias, 1 drivers
v0x55556948f800_0 .net "reset", 0 0, v0x555569492c00_0;  alias, 1 drivers
v0x55556948f8a0_0 .net "rollover", 0 0, L_0x555569452ec0;  alias, 1 drivers
L_0x5555694a4840 .concat [ 4 28 0 0], v0x55556948f550_0, L_0x7fd0a124d528;
L_0x5555694a4980 .cmp/eq 32, L_0x5555694a4840, L_0x7fd0a124d570;
S_0x55556948fa80 .scope module, "counter_2" "counter" 6 23, 4 9 0, S_0x555569464e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "rollover";
L_0x55556942d740 .functor AND 1, L_0x5555694a4660, L_0x5555694a57d0, C4<1>, C4<1>;
v0x55556948fcf0_0 .net *"_ivl_0", 31 0, L_0x5555694a4410;  1 drivers
L_0x7fd0a124d498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556948fdd0_0 .net *"_ivl_3", 27 0, L_0x7fd0a124d498;  1 drivers
L_0x7fd0a124d4e0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55556948feb0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0a124d4e0;  1 drivers
v0x55556948ffa0_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x555569490040_0 .var "count", 3 0;
v0x555569490170_0 .net "count_finish", 0 0, L_0x5555694a4660;  1 drivers
v0x555569490230_0 .net "enable", 0 0, L_0x5555694a57d0;  alias, 1 drivers
v0x5555694902f0_0 .net "reset", 0 0, v0x555569492c00_0;  alias, 1 drivers
v0x555569490390_0 .net "rollover", 0 0, L_0x55556942d740;  alias, 1 drivers
L_0x5555694a4410 .concat [ 4 28 0 0], v0x555569490040_0, L_0x7fd0a124d498;
L_0x5555694a4660 .cmp/eq 32, L_0x5555694a4410, L_0x7fd0a124d4e0;
S_0x5555694904e0 .scope module, "counter_active" "counter" 6 49, 4 9 0, S_0x555569464e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "rollover";
L_0x7fd0a124d6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5555694a50c0 .functor AND 1, L_0x5555694a4f80, L_0x7fd0a124d6d8, C4<1>, C4<1>;
v0x555569490720_0 .net *"_ivl_0", 31 0, L_0x5555694a4e90;  1 drivers
L_0x7fd0a124d648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555569490820_0 .net *"_ivl_3", 27 0, L_0x7fd0a124d648;  1 drivers
L_0x7fd0a124d690 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x555569490900_0 .net/2u *"_ivl_4", 31 0, L_0x7fd0a124d690;  1 drivers
v0x5555694909f0_0 .net "clk", 0 0, v0x555569492830_0;  alias, 1 drivers
v0x555569490a90_0 .var "count", 3 0;
v0x555569490bc0_0 .net "count_finish", 0 0, L_0x5555694a4f80;  1 drivers
v0x555569490c80_0 .net "enable", 0 0, L_0x7fd0a124d6d8;  1 drivers
v0x555569490d40_0 .net "reset", 0 0, L_0x5555694a5180;  1 drivers
v0x555569490e00_0 .net "rollover", 0 0, L_0x5555694a50c0;  1 drivers
L_0x5555694a4e90 .concat [ 4 28 0 0], v0x555569490a90_0, L_0x7fd0a124d648;
L_0x5555694a4f80 .cmp/eq 32, L_0x5555694a4e90, L_0x7fd0a124d690;
    .scope S_0x555569457d80;
T_0 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x55556948a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556948a4d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55556948a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55556948a600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55556948a4d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55556948a4d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556948a4d0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555569459de0;
T_1 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x555569489e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555569489bc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555569489d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555569489cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555569489bc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555569489bc0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555569489bc0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555569458db0;
T_2 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x5555694895b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555569456c70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555569452fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55556942d850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x555569456c70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555569456c70_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555569456c70_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55556945fba0;
T_3 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x55556948b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556948ae10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55556948b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55556948af40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55556948ae10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55556948ae10_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556948ae10_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555569455ca0;
T_4 ;
    %wait E_0x555569439b40;
    %load/vec4 v0x55556948c1a0_0;
    %store/vec4 v0x55556948c0c0_0, 0, 4;
    %load/vec4 v0x55556948bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55556948c290_0;
    %store/vec4 v0x55556948c0c0_0, 0, 4;
T_4.0 ;
    %load/vec4 v0x55556948bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55556948c360_0;
    %store/vec4 v0x55556948c0c0_0, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55556948fa80;
T_5 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x5555694902f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555569490040_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555569490230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555569490170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x555569490040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555569490040_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555569490040_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55556948efa0;
T_6 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x55556948f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556948f550_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55556948f740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55556948f680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55556948f550_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55556948f550_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556948f550_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55556948e460;
T_7 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x55556948ed10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556948ea60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55556948ec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55556948eb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55556948ea60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55556948ea60_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55556948ea60_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5555694904e0;
T_8 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x555569490d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555569490a90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555569490c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x555569490bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x555569490a90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555569490a90_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555569490a90_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555569464e20;
T_9 ;
    %wait E_0x555569419ca0;
    %load/vec4 v0x555569491d90_0;
    %store/vec4 v0x555569491cc0_0, 0, 4;
    %load/vec4 v0x555569491920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x555569491f70_0;
    %store/vec4 v0x555569491cc0_0, 0, 4;
T_9.0 ;
    %load/vec4 v0x5555694919c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x555569492040_0;
    %store/vec4 v0x555569491cc0_0, 0, 4;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55556945dd50;
T_10 ;
    %wait E_0x555569438aa0;
    %load/vec4 v0x55556948ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55556948de50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55556948df30_0;
    %assign/vec4 v0x55556948de50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55556945dd50;
T_11 ;
    %wait E_0x5555694399a0;
    %load/vec4 v0x55556948de50_0;
    %store/vec4 v0x55556948df30_0, 0, 4;
    %load/vec4 v0x55556948d890_0;
    %store/vec4 v0x55556948d890_0, 0, 1;
    %load/vec4 v0x55556948d970_0;
    %store/vec4 v0x55556948d970_0, 0, 1;
    %load/vec4 v0x55556948de50_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x55556948dbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %pad/s 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.14 ;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x55556948dbc0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 12, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %pad/s 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.18 ;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v0x55556948dbc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %pad/s 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.22 ;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.26 ;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.28 ;
    %jmp T_11.13;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556948d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556948d970_0, 0, 1;
    %load/vec4 v0x55556948db00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.30, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.30 ;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %load/vec4 v0x55556948dbc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.34, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_11.35, 8;
T_11.34 ; End of true expr.
    %pushi/vec4 9, 0, 32;
    %jmp/0 T_11.35, 8;
 ; End of false expr.
    %blend;
T_11.35;
    %pad/s 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.32 ;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.36, 8;
    %load/vec4 v0x55556948dbc0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.38, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_11.39, 8;
T_11.38 ; End of true expr.
    %pushi/vec4 10, 0, 32;
    %jmp/0 T_11.39, 8;
 ; End of false expr.
    %blend;
T_11.39;
    %pad/s 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.36 ;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.40, 8;
    %load/vec4 v0x55556948dbc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.42, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_11.43, 8;
T_11.42 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.43, 8;
 ; End of false expr.
    %blend;
T_11.43;
    %pad/s 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.40 ;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.44, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.44 ;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x55556948dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.46, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.46 ;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556948d970_0, 0, 1;
    %load/vec4 v0x55556948db00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.48, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.48 ;
    %load/vec4 v0x55556948e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.50, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.50 ;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556948d890_0, 0, 1;
    %load/vec4 v0x55556948db00_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55556948df30_0, 0, 4;
T_11.52 ;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555569465e50;
T_12 ;
    %delay 500, 0;
    %load/vec4 v0x555569492830_0;
    %inv;
    %store/vec4 v0x555569492830_0, 0, 1;
    %load/vec4 v0x555569492ca0_0;
    %load/vec4 v0x555569492970_0;
    %cmp/ne;
    %jmp/1 T_12.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x555569492d40_0;
    %load/vec4 v0x555569492a60_0;
    %cmp/ne;
    %flag_or 4, 8;
T_12.3;
    %jmp/1 T_12.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x555569492e30_0;
    %load/vec4 v0x555569492b30_0;
    %cmp/ne;
    %flag_or 4, 8;
T_12.2;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 50 "$display", "%d => %d", v0x555569492ca0_0, v0x555569492970_0 {0 0 0};
    %vpi_call 2 51 "$display", "%d => %d", v0x555569492d40_0, v0x555569492a60_0 {0 0 0};
    %vpi_call 2 52 "$display", "%d => %d", v0x555569492e30_0, v0x555569492b30_0 {0 0 0};
    %vpi_call 2 53 "$display", "FAIL" {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
T_12.0 ;
    %load/vec4 v0x555569492790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x55556948c1a0_0;
    %pad/u 32;
    %muli 100, 0, 32;
    %load/vec4 v0x55556948c290_0;
    %pad/u 32;
    %muli 10, 0, 32;
    %add;
    %load/vec4 v0x55556948c360_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %vpi_call 2 59 "$display", "Found pincode: %3d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 60 "$display", "PASS" {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
T_12.4 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555569465e50;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555569492830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555694928d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555569492c00_0, 0, 1;
    %vpi_call 2 72 "$dumpfile", "trace.vcd" {0 0 0};
    %vpi_call 2 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555569464e20 {0 0 0};
    %vpi_call 2 74 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555569455ca0 {0 0 0};
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x55556945dd50 {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555569492c00_0, 0, 1;
    %delay 4001000, 0;
    %vpi_call 2 80 "$display", "Timeout" {0 0 0};
    %vpi_call 2 81 "$display", "FAIL" {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "bench.v";
    "REF.v";
    "counter.v";
    "TARGET.v";
    "UUT.v";
