# Reading pref.tcl
# do DigitalClock_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:50 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:24:50 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.digitalclock(behavioural)
# vsim work.digitalclock(behavioural) 
# Start time: 18:26:02 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:16 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:28:16 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.digitalclock(behavioural)
# End time: 18:28:19 on Dec 27,2022, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 18:28:19 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inMin 59 0
run
noforce sim:/digitalclock/inMin
noforce sim:/digitalclock/set
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:32:03 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:32:03 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.digitalclock(behavioural)
# End time: 18:32:07 on Dec 27,2022, Elapsed time: 0:03:48
# Errors: 0, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 18:32:07 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/digitalclock/inMin 59 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/inMin
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inMin 58 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/inMin
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:08 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:39:08 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.digitalclock(behavioural)
# End time: 18:39:13 on Dec 27,2022, Elapsed time: 0:07:06
# Errors: 0, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 18:39:13 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:48 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:41:48 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.digitalclock(behavioural)
# End time: 18:41:52 on Dec 27,2022, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 18:41:52 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
run
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim work.digitalclock
# End time: 18:43:39 on Dec 27,2022, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
# vsim work.digitalclock 
# Start time: 18:43:39 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:46 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:43:46 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.digitalclock(behavioural)
# End time: 18:43:51 on Dec 27,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 18:43:51 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inMin 58 0
force -freeze sim:/digitalclock/inSec 58 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/inMin
noforce sim:/digitalclock/inSec
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:25 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:46:25 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.digitalclock(behavioural)
# End time: 18:46:33 on Dec 27,2022, Elapsed time: 0:02:42
# Errors: 0, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 18:46:33 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inMin 58 0
force -freeze sim:/digitalclock/inSec 58 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/inMin
noforce sim:/digitalclock/inSec
run
run
run
run
vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:46 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:50:46 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.digitalclock(behavioural)
# End time: 18:50:50 on Dec 27,2022, Elapsed time: 0:04:17
# Errors: 0, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 18:50:50 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inMin 58 0
force -freeze sim:/digitalclock/inSec 58 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/inMin
noforce sim:/digitalclock/inSec
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inHrs 22 0
force -freeze sim:/digitalclock/inMin 58 0
force -freeze sim:/digitalclock/inSec 58 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/inHrs
noforce sim:/digitalclock/inMin
noforce sim:/digitalclock/inSec
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inMin 58 0
run
force -freeze sim:/digitalclock/inHrs 23 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/inHrs
noforce sim:/digitalclock/inMin
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -93 -work work {D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:55:16 on Dec 27,2022
# vcom -reportprogress 300 -93 -work work D:/Engineering/College/Year 2/First Term/Digital Logic Design/VHDL/Digital Clock/DigitalClock.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DigitalClock
# -- Compiling architecture Behavioural of DigitalClock
# End time: 18:55:16 on Dec 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.digitalclock(behavioural)
# End time: 18:55:20 on Dec 27,2022, Elapsed time: 0:04:30
# Errors: 0, Warnings: 0
# vsim work.digitalclock(behavioural) 
# Start time: 18:55:20 on Dec 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.digitalclock(behavioural)
add wave -position insertpoint  \
sim:/digitalclock/clk \
sim:/digitalclock/counterHrs \
sim:/digitalclock/counterMin \
sim:/digitalclock/counterSec \
sim:/digitalclock/hrs \
sim:/digitalclock/inHrs \
sim:/digitalclock/inMin \
sim:/digitalclock/inSec \
sim:/digitalclock/min \
sim:/digitalclock/sec \
sim:/digitalclock/set
force -freeze sim:/digitalclock/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inHrs 23 0
force -freeze sim:/digitalclock/inMin 23 0
force -freeze sim:/digitalclock/inSec 23 0
run
force -freeze sim:/digitalclock/inMin 258 0
run
noforce sim:/digitalclock/set
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/digitalclock/set 1 0
force -freeze sim:/digitalclock/inMin 59 0
force -freeze sim:/digitalclock/inSec 59 0
run
noforce sim:/digitalclock/set
noforce sim:/digitalclock/inMin
noforce sim:/digitalclock/inSec
noforce sim:/digitalclock/inHrs
run
run
run
# End time: 18:57:51 on Dec 27,2022, Elapsed time: 0:02:31
# Errors: 0, Warnings: 0
