ENTITY mux_1 IS
PORT (E0,E1,E2,E3 IN STD_LOGIC; 
SELA, SELB, SELC: IN STD_LOGIC; 
F: OUT STD_LOGIC);
END mux_1;
ARCHITECTURE ejemplo OF mux_1 IS
BEGIN
F <= E3 WHEN SELC='1' ELSE
E2 WHEN SELB='1' ELSE
E1 WHEN SELA='1' ELSE
E0;
END ejemplo;

