module ram_(output logic [7:0] q,
						input [7:0] d,
						input [4:0] write_address,
						read_address,
						input we,
						clk);
logic [7:0] mem [0:31];
Always_ff@ (posedgeclk) 
begin
if (we)
mem[write_address] <= d;
q <= mem[read_address];
end
endmodule