\BOOKMARK [0][-]{chapter.1}{Control Unit}{}% 1
\BOOKMARK [1][-]{section.1.1}{Overview}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Control Hazards}{chapter.1}% 3
\BOOKMARK [0][-]{chapter.2}{Datapath}{}% 4
\BOOKMARK [1][-]{section.2.1}{Instruction Fetch \(IF\)}{chapter.2}% 5
\BOOKMARK [2][-]{subsection.2.1.1}{Fetch Unit}{section.2.1}% 6
\BOOKMARK [1][-]{section.2.2}{Instruction Decode \(ID\)}{chapter.2}% 7
\BOOKMARK [2][-]{subsection.2.2.1}{Register File}{section.2.2}% 8
\BOOKMARK [1][-]{section.2.3}{Execute \(EX1\)}{chapter.2}% 9
\BOOKMARK [2][-]{subsection.2.3.1}{Forward Unit}{section.2.3}% 10
\BOOKMARK [2][-]{subsection.2.3.2}{ALU}{section.2.3}% 11
\BOOKMARK [1][-]{section.2.4}{Multiplication and Division Unit \(EX2\)}{chapter.2}% 12
\BOOKMARK [2][-]{subsection.2.4.1}{Specifications}{section.2.4}% 13
\BOOKMARK [2][-]{subsection.2.4.2}{Multiplication}{section.2.4}% 14
\BOOKMARK [2][-]{subsection.2.4.3}{Division}{section.2.4}% 15
\BOOKMARK [2][-]{subsection.2.4.4}{Complete multiplication and division unit}{section.2.4}% 16
\BOOKMARK [1][-]{section.2.5}{Memory \(MEM\)}{chapter.2}% 17
\BOOKMARK [1][-]{section.2.6}{Write Back \(WB\)}{chapter.2}% 18
\BOOKMARK [0][-]{chapter.3}{Non-Datapath Logic}{}% 19
\BOOKMARK [1][-]{section.3.1}{Branch Prediction Unit}{chapter.3}% 20
\BOOKMARK [1][-]{section.3.2}{Branch Forwarding Unit}{chapter.3}% 21
\BOOKMARK [1][-]{section.3.3}{Instruction Cache and its Controller}{chapter.3}% 22
\BOOKMARK [0][-]{chapter.4}{Verification and Synthesis}{}% 23
\BOOKMARK [1][-]{section.4.1}{GCC Toolchain and Test Programs}{chapter.4}% 24
\BOOKMARK [1][-]{section.4.2}{Pre-Synthesis Simulation}{chapter.4}% 25
\BOOKMARK [1][-]{section.4.3}{Synthesis}{chapter.4}% 26
\BOOKMARK [1][-]{section.4.4}{Post-Synthesis Simulation}{chapter.4}% 27
\BOOKMARK [1][-]{section.4.5}{Waveforms}{chapter.4}% 28
\BOOKMARK [1][-]{section.4.6}{Automated testing}{chapter.4}% 29
