Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  1 15:30:25 2025
| Host         : Boston_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     184         
DPIR-1     Warning           Asynchronous driver check       40          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (428)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (465)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (428)
--------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: ff0/BUFFER_WRITE_TRIGGER_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ff15/temp_clk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: ff2a/temp_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff6/tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (465)
--------------------------------------------------
 There are 465 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.312        0.000                      0                  504        0.154        0.000                      0                  504        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.312        0.000                      0                  504        0.154        0.000                      0                  504        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 ff18/debounce_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.847ns (49.825%)  route 2.867ns (50.175%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.632     5.235    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  ff18/debounce_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  ff18/debounce_counter_reg[5]/Q
                         net (fo=2, routed)           0.628     6.318    ff18/debounce_counter_reg[5]
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.955 r  ff18/DEBOUNCED_OUT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.955    ff18/DEBOUNCED_OUT0_carry_i_9_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.072 r  ff18/DEBOUNCED_OUT0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.072    ff18/DEBOUNCED_OUT0_carry__0_i_3_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.189 r  ff18/DEBOUNCED_OUT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.189    ff18/DEBOUNCED_OUT0_carry__0_i_9_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.306 r  ff18/DEBOUNCED_OUT0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.306    ff18/DEBOUNCED_OUT0_carry__1_i_4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.423 r  ff18/DEBOUNCED_OUT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.423    ff18/DEBOUNCED_OUT0_carry__1_i_9_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.746 f  ff18/DEBOUNCED_OUT0_carry__2_i_10/O[1]
                         net (fo=2, routed)           1.050     8.797    ff18/p_0_in[26]
    SLICE_X6Y82          LUT2 (Prop_lut2_I0_O)        0.306     9.103 r  ff18/DEBOUNCED_OUT0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.103    ff18/DEBOUNCED_OUT0_carry__2_i_7_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.636 r  ff18/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.189    10.825    ff18/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.124    10.949 r  ff18/DEBOUNCED_OUT_i_1/O
                         net (fo=1, routed)           0.000    10.949    ff18/DEBOUNCED_OUT_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.519    14.942    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.077    15.260    ff18/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 ff20/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.900ns (53.733%)  route 2.497ns (46.267%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.707     5.310    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  ff20/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ff20/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.796     6.562    ff20/debounce_counter_reg[0]
    SLICE_X1Y76          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.142 r  ff20/DEBOUNCED_OUT0_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    ff20/DEBOUNCED_OUT0_carry_i_10__1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  ff20/DEBOUNCED_OUT0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    ff20/DEBOUNCED_OUT0_carry_i_9__1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  ff20/DEBOUNCED_OUT0_carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.370    ff20/DEBOUNCED_OUT0_carry__0_i_3__1_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  ff20/DEBOUNCED_OUT0_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    ff20/DEBOUNCED_OUT0_carry__0_i_9__1_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  ff20/DEBOUNCED_OUT0_carry__1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.598    ff20/DEBOUNCED_OUT0_carry__1_i_4__1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  ff20/DEBOUNCED_OUT0_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.712    ff20/DEBOUNCED_OUT0_carry__1_i_9__1_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.046 f  ff20/DEBOUNCED_OUT0_carry__2_i_10__1/O[1]
                         net (fo=2, routed)           0.822     8.868    ff20/p_0_in[26]
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.303     9.171 r  ff20/DEBOUNCED_OUT0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.171    ff20/DEBOUNCED_OUT0_carry__2_i_7__1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.704 r  ff20/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.583    ff20/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X3Y82          LUT3 (Prop_lut3_I1_O)        0.124    10.707 r  ff20/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000    10.707    ff20/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X3Y82          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.597    15.020    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.029    15.288    ff20/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 ff21/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 2.939ns (55.017%)  route 2.403ns (44.983%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.718     5.321    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  ff21/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  ff21/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.320    ff21/debounce_counter_reg[0]
    SLICE_X2Y84          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.915 r  ff21/DEBOUNCED_OUT0_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     6.915    ff21/DEBOUNCED_OUT0_carry_i_10__2_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.032 r  ff21/DEBOUNCED_OUT0_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.032    ff21/DEBOUNCED_OUT0_carry_i_9__2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.149 r  ff21/DEBOUNCED_OUT0_carry__0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.149    ff21/DEBOUNCED_OUT0_carry__0_i_3__2_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.266 r  ff21/DEBOUNCED_OUT0_carry__0_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.266    ff21/DEBOUNCED_OUT0_carry__0_i_9__2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.383 r  ff21/DEBOUNCED_OUT0_carry__1_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.383    ff21/DEBOUNCED_OUT0_carry__1_i_4__2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.500 r  ff21/DEBOUNCED_OUT0_carry__1_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.500    ff21/DEBOUNCED_OUT0_carry__1_i_9__2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.823 f  ff21/DEBOUNCED_OUT0_carry__2_i_10__2/O[1]
                         net (fo=2, routed)           0.955     8.778    ff21/p_0_in[26]
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.306     9.084 r  ff21/DEBOUNCED_OUT0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.084    ff21/DEBOUNCED_OUT0_carry__2_i_7__2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.634 r  ff21/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.904    10.539    ff21/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X4Y89          LUT3 (Prop_lut3_I1_O)        0.124    10.663 r  ff21/DEBOUNCED_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    10.663    ff21/DEBOUNCED_OUT_i_1__2_n_0
    SLICE_X4Y89          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.601    15.024    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.029    15.276    ff21/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 ff19/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 2.962ns (56.638%)  route 2.268ns (43.362%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.633     5.236    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  ff19/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  ff19/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.646     6.400    ff19/debounce_counter_reg[0]
    SLICE_X11Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.980 r  ff19/DEBOUNCED_OUT0_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.980    ff19/DEBOUNCED_OUT0_carry_i_10__0_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  ff19/DEBOUNCED_OUT0_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.094    ff19/DEBOUNCED_OUT0_carry_i_9__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  ff19/DEBOUNCED_OUT0_carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    ff19/DEBOUNCED_OUT0_carry__0_i_3__0_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  ff19/DEBOUNCED_OUT0_carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.322    ff19/DEBOUNCED_OUT0_carry__0_i_9__0_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  ff19/DEBOUNCED_OUT0_carry__1_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.436    ff19/DEBOUNCED_OUT0_carry__1_i_4__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  ff19/DEBOUNCED_OUT0_carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.550    ff19/DEBOUNCED_OUT0_carry__1_i_9__0_n_0
    SLICE_X11Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.884 f  ff19/DEBOUNCED_OUT0_carry__2_i_10__0/O[1]
                         net (fo=2, routed)           0.975     8.859    ff19/p_0_in[26]
    SLICE_X12Y83         LUT2 (Prop_lut2_I0_O)        0.303     9.162 r  ff19/DEBOUNCED_OUT0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.162    ff19/DEBOUNCED_OUT0_carry__2_i_7__0_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.695 r  ff19/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.647    10.341    ff19/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X13Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.465 r  ff19/DEBOUNCED_OUT_i_1__0/O
                         net (fo=1, routed)           0.000    10.465    ff19/DEBOUNCED_OUT_i_1__0_n_0
    SLICE_X13Y83         FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.517    14.940    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.029    15.192    ff19/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 ff22/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff22/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.994ns (58.321%)  route 2.140ns (41.679%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.712     5.315    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  ff22/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  ff22/debounce_counter_reg[2]/Q
                         net (fo=2, routed)           0.742     6.513    ff22/debounce_counter_reg[2]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.187 r  ff22/DEBOUNCED_OUT0_carry_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     7.187    ff22/DEBOUNCED_OUT0_carry_i_10__3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  ff22/DEBOUNCED_OUT0_carry_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.301    ff22/DEBOUNCED_OUT0_carry_i_9__3_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  ff22/DEBOUNCED_OUT0_carry__0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.415    ff22/DEBOUNCED_OUT0_carry__0_i_3__3_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  ff22/DEBOUNCED_OUT0_carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.529    ff22/DEBOUNCED_OUT0_carry__0_i_9__3_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  ff22/DEBOUNCED_OUT0_carry__1_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.643    ff22/DEBOUNCED_OUT0_carry__1_i_4__3_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  ff22/DEBOUNCED_OUT0_carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.757    ff22/DEBOUNCED_OUT0_carry__1_i_9__3_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.091 f  ff22/DEBOUNCED_OUT0_carry__2_i_10__3/O[1]
                         net (fo=2, routed)           0.799     8.890    ff22/p_0_in[26]
    SLICE_X6Y86          LUT2 (Prop_lut2_I0_O)        0.303     9.193 r  ff22/DEBOUNCED_OUT0_carry__2_i_7__3/O
                         net (fo=1, routed)           0.000     9.193    ff22/DEBOUNCED_OUT0_carry__2_i_7__3_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.726 r  ff22/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.598    10.324    ff22/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X4Y86          LUT3 (Prop_lut3_I1_O)        0.124    10.448 r  ff22/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000    10.448    ff22/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X4Y86          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    15.021    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.029    15.290    ff22/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ff15/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.138ns (27.513%)  route 2.998ns (72.487%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  ff15/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff15/count_reg[21]/Q
                         net (fo=2, routed)           1.299     7.083    ff15/count_reg[21]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  ff15/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.207    ff15/count0_carry__0_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.608 r  ff15/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    ff15/count0_carry__0_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.765 r  ff15/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.699     9.464    ff15/clear
    SLICE_X1Y88          FDRE                                         r  ff15/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    15.025    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ff15/count_reg[0]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.634    14.630    ff15/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ff15/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.138ns (27.513%)  route 2.998ns (72.487%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  ff15/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff15/count_reg[21]/Q
                         net (fo=2, routed)           1.299     7.083    ff15/count_reg[21]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  ff15/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.207    ff15/count0_carry__0_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.608 r  ff15/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    ff15/count0_carry__0_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.765 r  ff15/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.699     9.464    ff15/clear
    SLICE_X1Y88          FDRE                                         r  ff15/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    15.025    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ff15/count_reg[1]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.634    14.630    ff15/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ff15/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.138ns (27.513%)  route 2.998ns (72.487%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  ff15/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff15/count_reg[21]/Q
                         net (fo=2, routed)           1.299     7.083    ff15/count_reg[21]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  ff15/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.207    ff15/count0_carry__0_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.608 r  ff15/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    ff15/count0_carry__0_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.765 r  ff15/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.699     9.464    ff15/clear
    SLICE_X1Y88          FDRE                                         r  ff15/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    15.025    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ff15/count_reg[2]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.634    14.630    ff15/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.166ns  (required time - arrival time)
  Source:                 ff15/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.138ns (27.513%)  route 2.998ns (72.487%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  ff15/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff15/count_reg[21]/Q
                         net (fo=2, routed)           1.299     7.083    ff15/count_reg[21]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  ff15/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.207    ff15/count0_carry__0_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.608 r  ff15/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    ff15/count0_carry__0_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.765 r  ff15/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.699     9.464    ff15/clear
    SLICE_X1Y88          FDRE                                         r  ff15/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    15.025    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  ff15/count_reg[3]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_R)       -0.634    14.630    ff15/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.166    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 ff15/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.138ns (28.584%)  route 2.843ns (71.416%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.725     5.328    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  ff15/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  ff15/count_reg[21]/Q
                         net (fo=2, routed)           1.299     7.083    ff15/count_reg[21]
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.124     7.207 r  ff15/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.207    ff15/count0_carry__0_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.608 r  ff15/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.608    ff15/count0_carry__0_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.765 r  ff15/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.544     9.309    ff15/clear
    SLICE_X1Y89          FDRE                                         r  ff15/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.603    15.026    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  ff15/count_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_R)       -0.634    14.631    ff15/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ff16/binary_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.191ns (64.908%)  route 0.103ns (35.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     6.523    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  ff16/binary_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.146     6.669 r  ff16/binary_reg[10]/Q
                         net (fo=1, routed)           0.103     6.773    ff16/in3[11]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045     6.818 r  ff16/binary[11]_i_1/O
                         net (fo=1, routed)           0.000     6.818    ff16/binary[11]_i_1_n_0
    SLICE_X2Y95          FDCE                                         r  ff16/binary_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.877     7.042    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y95          FDCE                                         r  ff16/binary_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.539    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.124     6.663    ff16/binary_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.663    
                         arrival time                           6.818    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ff16/binary_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.191ns (66.743%)  route 0.095ns (33.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 6.524 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     6.524    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  ff16/binary_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.146     6.670 r  ff16/binary_reg[24]/Q
                         net (fo=1, routed)           0.095     6.766    ff16/in3[25]
    SLICE_X3Y97          LUT4 (Prop_lut4_I2_O)        0.045     6.811 r  ff16/binary[25]_i_1/O
                         net (fo=1, routed)           0.000     6.811    ff16/binary[25]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  ff16/binary_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  ff16/binary_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.540    
    SLICE_X3Y97          FDCE (Hold_fdce_C_D)         0.099     6.639    ff16/binary_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.639    
                         arrival time                           6.811    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ff16/binary_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 7.038 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.602     6.521    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.146     6.667 r  ff16/binary_reg[1]/Q
                         net (fo=1, routed)           0.097     6.764    ff16/in3[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.045     6.809 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000     6.809    ff16/binary[2]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.873     7.038    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.534    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.098     6.632    ff16/binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.632    
                         arrival time                           6.809    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ff16/binary_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.500%)  route 0.141ns (42.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns = ( 7.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     6.523    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  ff16/binary_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.146     6.669 r  ff16/binary_reg[16]/Q
                         net (fo=1, routed)           0.141     6.811    ff16/in3[17]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.045     6.856 r  ff16/binary[17]_i_1/O
                         net (fo=1, routed)           0.000     6.856    ff16/binary[17]_i_1_n_0
    SLICE_X2Y97          FDCE                                         r  ff16/binary_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     7.043    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  ff16/binary_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.540    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.124     6.664    ff16/binary_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.664    
                         arrival time                           6.856    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 7.002 - 5.000 ) 
    Source Clock Delay      (SCD):    1.487ns = ( 6.487 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.568     6.487    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y81         FDCE                                         r  ff16/bcds_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDCE (Prop_fdce_C_Q)         0.167     6.654 r  ff16/bcds_reg[19]/Q
                         net (fo=5, routed)           0.116     6.770    ff16/bcds_reg_n_0_[19]
    SLICE_X15Y81         FDCE                                         r  ff16/bcds_out_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.837     7.002    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y81         FDCE                                         r  ff16/bcds_out_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.500    
    SLICE_X15Y81         FDCE (Hold_fdce_C_D)         0.077     6.577    ff16/bcds_out_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.770    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.240ns  (logic 0.151ns (62.911%)  route 0.089ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.569     6.488    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y82         FDCE                                         r  ff16/bcds_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDCE (Prop_fdce_C_Q)         0.151     6.639 r  ff16/bcds_reg[4]/Q
                         net (fo=5, routed)           0.089     6.728    ff16/L[4]
    SLICE_X15Y82         FDCE                                         r  ff16/bcds_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.838     7.003    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  ff16/bcds_out_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.501    
    SLICE_X15Y82         FDCE (Hold_fdce_C_D)         0.025     6.526    ff16/bcds_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.526    
                         arrival time                           6.728    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.167ns (57.544%)  route 0.123ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.569     6.488    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y82         FDCE                                         r  ff16/bcds_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDCE (Prop_fdce_C_Q)         0.167     6.655 r  ff16/bcds_reg[5]/Q
                         net (fo=5, routed)           0.123     6.779    ff16/L[5]
    SLICE_X12Y82         FDCE                                         r  ff16/bcds_out_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.838     7.003    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y82         FDCE                                         r  ff16/bcds_out_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.502    
    SLICE_X12Y82         FDCE (Hold_fdce_C_D)         0.067     6.569    ff16/bcds_out_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.569    
                         arrival time                           6.779    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ff16/shift_counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/shift_counter_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.343ns  (logic 0.212ns (61.743%)  route 0.131ns (38.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.042 - 5.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 6.523 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     6.523    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  ff16/shift_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.167     6.690 r  ff16/shift_counter_reg[1]/Q
                         net (fo=6, routed)           0.131     6.822    ff16/shift_counter[1]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.045     6.867 r  ff16/shift_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     6.867    ff16/shift_counter_next[4]
    SLICE_X0Y93          FDCE                                         r  ff16/shift_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.877     7.042    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  ff16/shift_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.539    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.099     6.638    ff16/shift_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.638    
                         arrival time                           6.867    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ff16/binary_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.344ns  (logic 0.191ns (55.562%)  route 0.153ns (44.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns = ( 7.038 - 5.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 6.521 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.602     6.521    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  ff16/binary_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.146     6.667 r  ff16/binary_reg[3]/Q
                         net (fo=1, routed)           0.153     6.820    ff16/in3[4]
    SLICE_X4Y91          LUT4 (Prop_lut4_I1_O)        0.045     6.865 r  ff16/binary[4]_i_1/O
                         net (fo=1, routed)           0.000     6.865    ff16/binary[4]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.873     7.038    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.537    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.098     6.635    ff16/binary_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.635    
                         arrival time                           6.865    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.367ns  (logic 0.254ns (69.205%)  route 0.113ns (30.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 7.003 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.569     6.488    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y82         FDCE                                         r  ff16/bcds_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDCE (Prop_fdce_C_Q)         0.151     6.639 r  ff16/bcds_reg[4]/Q
                         net (fo=5, routed)           0.113     6.752    ff16/L[4]
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.103     6.855 r  ff16/bcds[8]_i_1/O
                         net (fo=1, routed)           0.000     6.855    ff16/bcds[8]_i_1_n_0
    SLICE_X14Y82         FDCE                                         r  ff16/bcds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.838     7.003    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y82         FDCE                                         r  ff16/bcds_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.488    
    SLICE_X14Y82         FDCE (Hold_fdce_C_D)         0.135     6.623    ff16/bcds_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.623    
                         arrival time                           6.855    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y72     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     ff1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           476 Endpoints
Min Delay           476 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.603ns  (logic 15.352ns (71.064%)  route 6.251ns (28.936%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[25])
                                                      1.820    19.909 r  ff5/plusOp__5/P[25]
                         net (fo=3, routed)           1.694    21.603    ff6/NUMBER_2_OUT_reg[27]_0[25]
    SLICE_X11Y96         FDCE                                         r  ff6/NUMBER_1_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.552ns  (logic 15.352ns (71.231%)  route 6.200ns (28.769%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[11])
                                                      1.820    19.909 r  ff5/plusOp__5/P[11]
                         net (fo=3, routed)           1.644    21.552    ff6/NUMBER_2_OUT_reg[27]_0[11]
    SLICE_X6Y93          FDCE                                         r  ff6/NUMBER_3_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.461ns  (logic 15.352ns (71.534%)  route 6.109ns (28.466%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[6])
                                                      1.820    19.909 r  ff5/plusOp__5/P[6]
                         net (fo=3, routed)           1.552    21.461    ff6/NUMBER_2_OUT_reg[27]_0[6]
    SLICE_X7Y92          FDCE                                         r  ff6/NUMBER_3_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.424ns  (logic 15.352ns (71.658%)  route 6.072ns (28.342%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[26])
                                                      1.820    19.909 r  ff5/plusOp__5/P[26]
                         net (fo=3, routed)           1.515    21.424    ff6/NUMBER_2_OUT_reg[27]_0[26]
    SLICE_X11Y95         FDCE                                         r  ff6/NUMBER_3_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.360ns  (logic 15.352ns (71.874%)  route 6.008ns (28.126%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[20])
                                                      1.820    19.909 r  ff5/plusOp__5/P[20]
                         net (fo=3, routed)           1.451    21.360    ff6/NUMBER_2_OUT_reg[27]_0[20]
    SLICE_X11Y95         FDCE                                         r  ff6/NUMBER_3_OUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.342ns  (logic 15.352ns (71.932%)  route 5.990ns (28.068%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[23])
                                                      1.820    19.909 r  ff5/plusOp__5/P[23]
                         net (fo=3, routed)           1.433    21.342    ff6/NUMBER_2_OUT_reg[27]_0[23]
    SLICE_X10Y95         FDCE                                         r  ff6/NUMBER_2_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.324ns  (logic 15.352ns (71.993%)  route 5.972ns (28.007%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[12])
                                                      1.820    19.909 r  ff5/plusOp__5/P[12]
                         net (fo=3, routed)           1.416    21.324    ff6/NUMBER_2_OUT_reg[27]_0[12]
    SLICE_X6Y94          FDCE                                         r  ff6/NUMBER_1_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.320ns  (logic 15.352ns (72.006%)  route 5.968ns (27.994%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    19.909 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.412    21.320    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X10Y96         FDCE                                         r  ff6/NUMBER_3_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.314ns  (logic 15.352ns (72.029%)  route 5.962ns (27.971%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    19.909 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.405    21.314    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X10Y97         FDCE                                         r  ff6/NUMBER_2_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.289ns  (logic 15.352ns (72.111%)  route 5.937ns (27.889%))
  Logic Levels:           8  (DSP48E1=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y70         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.606     1.025    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.038 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.817     5.855    ff5/plusOp_n_97
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      1.820     7.675 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.113    ff5/plusOp__0_n_94
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_C[11]_P[5])
                                                      1.820     9.933 r  ff5/plusOp__1/P[5]
                         net (fo=1, routed)           0.955    10.888    ff5/plusOp__1_n_100
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.708 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.146    ff5/plusOp__2_n_87
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_C[18]_P[20])
                                                      1.820    14.966 r  ff5/plusOp__3/P[20]
                         net (fo=1, routed)           0.865    15.831    ff5/plusOp__3_n_85
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_C[20]_P[24])
                                                      1.820    17.651 r  ff5/plusOp__4/P[24]
                         net (fo=1, routed)           0.438    18.089    ff5/plusOp__4_n_81
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_C[24]_P[27])
                                                      1.820    19.909 r  ff5/plusOp__5/P[27]
                         net (fo=3, routed)           1.381    21.289    ff6/NUMBER_2_OUT_reg[27]_0[27]
    SLICE_X11Y96         FDCE                                         r  ff6/NUMBER_1_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff7/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.133ns (49.497%)  route 0.136ns (50.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=47, routed)          0.136     0.269    ff4/ff7/REACTION_TIME_COUNT_EN_OUT
    SLICE_X12Y84         FDCE                                         r  ff4/ff7/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff7/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.133ns (49.497%)  route 0.136ns (50.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=47, routed)          0.136     0.269    ff4/ff7/REACTION_TIME_COUNT_EN_OUT
    SLICE_X12Y84         FDCE                                         r  ff4/ff7/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff7/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.133ns (49.497%)  route 0.136ns (50.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=47, routed)          0.136     0.269    ff4/ff7/REACTION_TIME_COUNT_EN_OUT
    SLICE_X12Y84         FDCE                                         r  ff4/ff7/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff7/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.133ns (49.497%)  route 0.136ns (50.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=47, routed)          0.136     0.269    ff4/ff7/REACTION_TIME_COUNT_EN_OUT
    SLICE_X12Y84         FDCE                                         r  ff4/ff7/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff7/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.133ns (49.497%)  route 0.136ns (50.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=47, routed)          0.136     0.269    ff4/ff7/REACTION_TIME_COUNT_EN_OUT
    SLICE_X12Y84         FDCE                                         r  ff4/ff7/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  ff14/current_rand_reg[7]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff14/current_rand_reg[7]/Q
                         net (fo=2, routed)           0.122     0.286    ff14/Q[7]
    SLICE_X2Y92          FDRE                                         r  ff14/current_rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff2/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff2/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.209ns (70.767%)  route 0.086ns (29.233%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDCE                         0.000     0.000 r  ff4/ff2/count_reg[3]/C
    SLICE_X12Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff2/count_reg[3]/Q
                         net (fo=7, routed)           0.086     0.250    ff4/ff2/Q[3]
    SLICE_X13Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.295 r  ff4/ff2/tick__0_i_1__1/O
                         net (fo=1, routed)           0.000     0.295    ff4/ff2/tick__0_i_1__1_n_0
    SLICE_X13Y73         FDRE                                         r  ff4/ff2/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.191ns (62.201%)  route 0.116ns (37.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE                         0.000     0.000 r  ff0/next_state_reg[1]/C
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/next_state_reg[1]/Q
                         net (fo=2, routed)           0.116     0.262    ff0/next_state_reg_n_0_[1]
    SLICE_X11Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.307 r  ff0/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    ff0/current_state[1]_i_1_n_0
    SLICE_X11Y86         FDRE                                         r  ff0/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE                         0.000     0.000 r  ff14/current_rand_reg[4]/C
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  ff14/current_rand_reg[4]/Q
                         net (fo=3, routed)           0.075     0.223    ff14/Q[4]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.098     0.321 r  ff14/p_0_out/O
                         net (fo=1, routed)           0.000     0.321    ff14/p_0_out__0[7]
    SLICE_X2Y92          FDRE                                         r  ff14/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/count_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ff9/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.872%)  route 0.141ns (43.128%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDPE                         0.000     0.000 r  ff9/count_reg[1]/C
    SLICE_X3Y81          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  ff9/count_reg[1]/Q
                         net (fo=6, routed)           0.141     0.282    ff9/count_reg[1]
    SLICE_X4Y81          LUT6 (Prop_lut6_I2_O)        0.045     0.327 r  ff9/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.327    ff9/TIMER_FINISHED_i_1_n_0
    SLICE_X4Y81          FDCE                                         r  ff9/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 1.437ns (23.719%)  route 4.621ns (76.281%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.635    10.238    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  ff16/bcds_out_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDCE (Prop_fdce_C_Q)         0.524    10.762 r  ff16/bcds_out_reg_reg[15]/Q
                         net (fo=1, routed)           0.797    11.559    ff16/BCD_8_DIGIT_OUT[18]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.683 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           0.981    12.664    ff3/g0_b0_i_12_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.124    12.788 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    12.788    ff0/g0_b0_i_4_1
    SLICE_X12Y79         MUXF7 (Prop_muxf7_I1_O)      0.214    13.002 r  ff0/g0_b0_i_12/O
                         net (fo=1, routed)           1.091    14.093    ff0/g0_b0_i_12_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.297    14.390 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.810    15.200    ff0/SEG_OUT[3]
    SLICE_X5Y77          LUT5 (Prop_lut5_I3_O)        0.154    15.354 r  ff0/g0_b5/O
                         net (fo=1, routed)           0.942    16.296    ff13/ff1/D[5]
    SLICE_X5Y75          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.939ns  (logic 1.407ns (23.689%)  route 4.532ns (76.311%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.635    10.238    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  ff16/bcds_out_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDCE (Prop_fdce_C_Q)         0.524    10.762 r  ff16/bcds_out_reg_reg[15]/Q
                         net (fo=1, routed)           0.797    11.559    ff16/BCD_8_DIGIT_OUT[18]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.683 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           0.981    12.664    ff3/g0_b0_i_12_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.124    12.788 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    12.788    ff0/g0_b0_i_4_1
    SLICE_X12Y79         MUXF7 (Prop_muxf7_I1_O)      0.214    13.002 r  ff0/g0_b0_i_12/O
                         net (fo=1, routed)           1.091    14.093    ff0/g0_b0_i_12_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.297    14.390 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.810    15.200    ff0/SEG_OUT[3]
    SLICE_X5Y77          LUT5 (Prop_lut5_I3_O)        0.124    15.324 r  ff0/g0_b4/O
                         net (fo=1, routed)           0.853    16.177    ff13/ff1/D[4]
    SLICE_X5Y75          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 1.105ns (19.380%)  route 4.597ns (80.620%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637    10.240    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  ff16/bcds_out_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  ff16/bcds_out_reg_reg[4]/Q
                         net (fo=1, routed)           1.093    11.792    ff16/BCD_8_DIGIT_OUT[5]
    SLICE_X15Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.916 r  ff16/g0_b0_i_27/O
                         net (fo=2, routed)           1.043    12.959    ff3/g0_b0_i_7_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    13.083 r  ff3/g0_b0_i_15/O
                         net (fo=1, routed)           0.161    13.244    ff0/g0_b0_i_1_1
    SLICE_X10Y76         LUT5 (Prop_lut5_I2_O)        0.124    13.368 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.836    14.204    ff0/g0_b0_i_7_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124    14.328 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.660    14.988    ff0/SEG_OUT[0]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.150    15.138 r  ff0/g0_b0/O
                         net (fo=1, routed)           0.803    15.941    ff13/ff1/D[0]
    SLICE_X5Y75          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.559ns  (logic 1.407ns (25.311%)  route 4.152ns (74.689%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.635    10.238    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  ff16/bcds_out_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDCE (Prop_fdce_C_Q)         0.524    10.762 r  ff16/bcds_out_reg_reg[15]/Q
                         net (fo=1, routed)           0.797    11.559    ff16/BCD_8_DIGIT_OUT[18]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.683 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           0.981    12.664    ff3/g0_b0_i_12_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.124    12.788 r  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    12.788    ff0/g0_b0_i_4_1
    SLICE_X12Y79         MUXF7 (Prop_muxf7_I1_O)      0.214    13.002 r  ff0/g0_b0_i_12/O
                         net (fo=1, routed)           1.091    14.093    ff0/g0_b0_i_12_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.297    14.390 r  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.812    15.202    ff0/SEG_OUT[3]
    SLICE_X5Y77          LUT5 (Prop_lut5_I3_O)        0.124    15.326 r  ff0/g0_b6/O
                         net (fo=1, routed)           0.471    15.796    ff13/ff1/D[6]
    SLICE_X4Y79          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.493ns  (logic 1.079ns (19.643%)  route 4.414ns (80.357%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637    10.240    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  ff16/bcds_out_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  ff16/bcds_out_reg_reg[4]/Q
                         net (fo=1, routed)           1.093    11.792    ff16/BCD_8_DIGIT_OUT[5]
    SLICE_X15Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.916 r  ff16/g0_b0_i_27/O
                         net (fo=2, routed)           1.043    12.959    ff3/g0_b0_i_7_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    13.083 r  ff3/g0_b0_i_15/O
                         net (fo=1, routed)           0.161    13.244    ff0/g0_b0_i_1_1
    SLICE_X10Y76         LUT5 (Prop_lut5_I2_O)        0.124    13.368 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.836    14.204    ff0/g0_b0_i_7_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124    14.328 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.665    14.993    ff0/SEG_OUT[0]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124    15.117 r  ff0/g0_b2/O
                         net (fo=1, routed)           0.616    15.733    ff13/ff1/D[2]
    SLICE_X4Y79          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.456ns  (logic 1.433ns (26.267%)  route 4.023ns (73.733%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.635    10.238    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  ff16/bcds_out_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDCE (Prop_fdce_C_Q)         0.524    10.762 f  ff16/bcds_out_reg_reg[15]/Q
                         net (fo=1, routed)           0.797    11.559    ff16/BCD_8_DIGIT_OUT[18]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.683 f  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           0.981    12.664    ff3/g0_b0_i_12_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.124    12.788 f  ff3/g0_b0_i_24/O
                         net (fo=1, routed)           0.000    12.788    ff0/g0_b0_i_4_1
    SLICE_X12Y79         MUXF7 (Prop_muxf7_I1_O)      0.214    13.002 f  ff0/g0_b0_i_12/O
                         net (fo=1, routed)           1.091    14.093    ff0/g0_b0_i_12_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.297    14.390 f  ff0/g0_b0_i_4/O
                         net (fo=8, routed)           0.812    15.202    ff0/SEG_OUT[3]
    SLICE_X5Y77          LUT5 (Prop_lut5_I3_O)        0.150    15.352 r  ff0/g0_b7/O
                         net (fo=1, routed)           0.342    15.693    ff13/ff1/D[7]
    SLICE_X4Y79          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.417ns  (logic 1.079ns (19.919%)  route 4.338ns (80.081%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637    10.240    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  ff16/bcds_out_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  ff16/bcds_out_reg_reg[4]/Q
                         net (fo=1, routed)           1.093    11.792    ff16/BCD_8_DIGIT_OUT[5]
    SLICE_X15Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.916 r  ff16/g0_b0_i_27/O
                         net (fo=2, routed)           1.043    12.959    ff3/g0_b0_i_7_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    13.083 r  ff3/g0_b0_i_15/O
                         net (fo=1, routed)           0.161    13.244    ff0/g0_b0_i_1_1
    SLICE_X10Y76         LUT5 (Prop_lut5_I2_O)        0.124    13.368 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.836    14.204    ff0/g0_b0_i_7_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124    14.328 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.660    14.988    ff0/SEG_OUT[0]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124    15.112 r  ff0/g0_b1/O
                         net (fo=1, routed)           0.544    15.657    ff13/ff1/D[1]
    SLICE_X5Y75          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.243ns  (logic 1.107ns (21.115%)  route 4.136ns (78.885%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.637    10.240    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y82         FDCE                                         r  ff16/bcds_out_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.459    10.699 r  ff16/bcds_out_reg_reg[4]/Q
                         net (fo=1, routed)           1.093    11.792    ff16/BCD_8_DIGIT_OUT[5]
    SLICE_X15Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.916 r  ff16/g0_b0_i_27/O
                         net (fo=2, routed)           1.043    12.959    ff3/g0_b0_i_7_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.124    13.083 r  ff3/g0_b0_i_15/O
                         net (fo=1, routed)           0.161    13.244    ff0/g0_b0_i_1_1
    SLICE_X10Y76         LUT5 (Prop_lut5_I2_O)        0.124    13.368 r  ff0/g0_b0_i_7/O
                         net (fo=1, routed)           0.836    14.204    ff0/g0_b0_i_7_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124    14.328 r  ff0/g0_b0_i_1/O
                         net (fo=8, routed)           0.665    14.993    ff0/SEG_OUT[0]
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.152    15.145 r  ff0/g0_b3/O
                         net (fo=1, routed)           0.337    15.482    ff13/ff1/D[3]
    SLICE_X4Y79          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 1.302ns (19.639%)  route 5.328ns (80.361%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.722     5.325    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           1.521     7.302    ff0/BTNU_debounced
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.426 f  ff0/last_triggers[5]_i_3/O
                         net (fo=1, routed)           0.689     8.115    ff0/last_triggers[5]_i_3_n_0
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     8.239 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           0.967     9.206    ff18/current_state[3]_i_3
    SLICE_X8Y85          LUT2 (Prop_lut2_I1_O)        0.146     9.352 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.318     9.670    ff0/current_state_reg[0]_1
    SLICE_X8Y87          LUT6 (Prop_lut6_I0_O)        0.328     9.998 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           1.035    11.033    ff0/current_state[3]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.797    11.954    ff0/current_state
    SLICE_X9Y85          FDRE                                         r  ff0/current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 1.302ns (20.561%)  route 5.030ns (79.439%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.722     5.325    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           1.521     7.302    ff0/BTNU_debounced
    SLICE_X8Y86          LUT6 (Prop_lut6_I2_O)        0.124     7.426 f  ff0/last_triggers[5]_i_3/O
                         net (fo=1, routed)           0.689     8.115    ff0/last_triggers[5]_i_3_n_0
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.124     8.239 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           0.967     9.206    ff18/current_state[3]_i_3
    SLICE_X8Y85          LUT2 (Prop_lut2_I1_O)        0.146     9.352 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.318     9.670    ff0/current_state_reg[0]_1
    SLICE_X8Y87          LUT6 (Prop_lut6_I0_O)        0.328     9.998 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           1.035    11.033    ff0/current_state[3]_i_3_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.500    11.657    ff0/current_state
    SLICE_X11Y86         FDRE                                         r  ff0/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.956%)  route 0.171ns (51.044%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.571     1.490    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.171     1.825    ff0/DEBOUNCED_OUT
    SLICE_X9Y86          FDRE                                         r  ff0/last_triggers_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (61.001%)  route 0.134ns (38.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.571     1.490    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.134     1.788    ff0/DEBOUNCED_OUT
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.833 r  ff0/current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.833    ff0/current_state[3]_i_2_n_0
    SLICE_X9Y85          FDRE                                         r  ff0/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff22/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.141ns (32.873%)  route 0.288ns (67.127%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.599     1.518    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff22/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.288     1.947    ff0/BTND_debounced
    SLICE_X9Y86          FDRE                                         r  ff0/last_triggers_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/BUFFER_WRITE_TRIGGER_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.209ns (43.542%)  route 0.271ns (56.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.571     1.490    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.271     1.925    ff0/DEBOUNCED_OUT
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.970 r  ff0/BUFFER_WRITE_TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.970    ff0/BUFFER_WRITE_TRIGGER_OUT_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  ff0/BUFFER_WRITE_TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.186ns (36.326%)  route 0.326ns (63.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.570     1.489    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.326     1.956    ff0/BTNR_debounced
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.001 r  ff0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.001    ff0/next_state[1]_i_1_n_0
    SLICE_X11Y87         FDRE                                         r  ff0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.114%)  route 0.329ns (63.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.570     1.489    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.329     1.959    ff0/BTNR_debounced
    SLICE_X11Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.004 r  ff0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.004    ff0/next_state[2]_i_1_n_0
    SLICE_X11Y87         FDRE                                         r  ff0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.141ns (28.037%)  route 0.362ns (71.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.362     2.020    ff0/BTNL_debounced
    SLICE_X8Y86          FDRE                                         r  ff0/last_triggers_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.141ns (24.813%)  route 0.427ns (75.187%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.601     1.520    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.427     2.089    ff0/BTNU_debounced
    SLICE_X8Y86          FDRE                                         r  ff0/last_triggers_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.141ns (23.215%)  route 0.466ns (76.785%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.570     1.489    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          0.466     2.097    ff0/BTNR_debounced
    SLICE_X8Y86          FDRE                                         r  ff0/last_triggers_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.186ns (26.870%)  route 0.506ns (73.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.598     1.517    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.506     2.165    ff0/BTNL_debounced
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.045     2.210 r  ff0/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.210    ff0/next_state[0]_i_1_n_0
    SLICE_X11Y87         FDRE                                         r  ff0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.847ns  (logic 3.166ns (18.793%)  route 13.681ns (81.207%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT3=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.199 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.199    ff7/sum__0_carry__4_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.512 r  ff7/sum__0_carry__5/O[3]
                         net (fo=12, routed)          1.510     6.022    ff7/sum[27]
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.306     6.328 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.157     7.485    ff7/binary[21]_i_12_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.609 r  ff7/binary[17]_i_12/O
                         net (fo=4, routed)           0.980     8.589    ff7/binary[17]_i_12_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.713 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.619     9.332    ff7/binary[14]_i_12_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.456 r  ff7/binary[12]_i_12/O
                         net (fo=5, routed)           1.124    10.580    ff7/binary[12]_i_12_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.704 r  ff7/binary[10]_i_10/O
                         net (fo=6, routed)           0.842    11.546    ff7/binary[10]_i_10_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.670 r  ff7/binary[6]_i_12/O
                         net (fo=5, routed)           0.872    12.542    ff7/binary[6]_i_12_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.666 r  ff7/binary[4]_i_10/O
                         net (fo=5, routed)           1.024    13.690    ff7/binary[4]_i_10_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  ff7/binary[1]_i_9/O
                         net (fo=2, routed)           0.822    14.636    ff7/binary[1]_i_9_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I3_O)        0.124    14.760 r  ff7/binary[0]_i_8/O
                         net (fo=1, routed)           0.640    15.400    ff7/binary[0]_i_8_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.524 r  ff7/binary[0]_i_4/O
                         net (fo=1, routed)           1.199    16.723    ff6/binary_reg[0]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    16.847 r  ff6/binary[0]_i_1/O
                         net (fo=1, routed)           0.000    16.847    ff16/D[0]
    SLICE_X5Y90          FDCE                                         r  ff16/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.601    10.024    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  ff16/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.486ns  (logic 3.166ns (19.205%)  route 13.320ns (80.795%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT3=1 LUT6=11)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.199 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.199    ff7/sum__0_carry__4_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.512 r  ff7/sum__0_carry__5/O[3]
                         net (fo=12, routed)          1.510     6.022    ff7/sum[27]
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.306     6.328 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.157     7.485    ff7/binary[21]_i_12_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.609 r  ff7/binary[17]_i_12/O
                         net (fo=4, routed)           0.980     8.589    ff7/binary[17]_i_12_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.713 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.619     9.332    ff7/binary[14]_i_12_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.456 r  ff7/binary[12]_i_12/O
                         net (fo=5, routed)           1.124    10.580    ff7/binary[12]_i_12_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.704 r  ff7/binary[10]_i_10/O
                         net (fo=6, routed)           0.842    11.546    ff7/binary[10]_i_10_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.670 r  ff7/binary[6]_i_12/O
                         net (fo=5, routed)           0.872    12.542    ff7/binary[6]_i_12_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.666 r  ff7/binary[4]_i_10/O
                         net (fo=5, routed)           1.024    13.690    ff7/binary[4]_i_10_n_0
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.814 r  ff7/binary[1]_i_9/O
                         net (fo=2, routed)           0.812    14.626    ff7/binary[1]_i_9_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I2_O)        0.124    14.750 r  ff7/binary[1]_i_5/O
                         net (fo=1, routed)           0.689    15.439    ff6/binary_reg[1]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    15.563 r  ff6/binary[1]_i_3/O
                         net (fo=1, routed)           0.798    16.362    ff16/binary_reg[1]_1
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.124    16.486 r  ff16/binary[1]_i_1/O
                         net (fo=1, routed)           0.000    16.486    ff16/binary[1]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  ff16/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.601    10.024    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.363ns  (logic 3.052ns (18.652%)  route 13.311ns (81.348%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.398 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.707     6.106    ff7/sum[23]
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.306     6.412 r  ff7/binary[20]_i_11/O
                         net (fo=4, routed)           0.991     7.403    ff7/binary[20]_i_11_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.527 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.978     8.505    ff7/binary[17]_i_11_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.980     9.610    ff7/binary[16]_i_9_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.734 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.968    10.702    ff7/binary[12]_i_11_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.826 r  ff7/binary[8]_i_11/O
                         net (fo=4, routed)           0.814    11.640    ff7/binary[8]_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           0.842    12.606    ff7/binary[7]_i_9_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.730 r  ff7/binary[2]_i_10/O
                         net (fo=3, routed)           0.762    13.492    ff7/binary[2]_i_10_n_0
    SLICE_X12Y92         LUT5 (Prop_lut5_I0_O)        0.124    13.616 r  ff7/binary[2]_i_8/O
                         net (fo=1, routed)           0.798    14.414    ff7/binary[2]_i_8_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.538 r  ff7/binary[2]_i_5/O
                         net (fo=1, routed)           0.638    15.176    ff6/binary_reg[2]
    SLICE_X13Y90         LUT6 (Prop_lut6_I0_O)        0.124    15.300 r  ff6/binary[2]_i_3/O
                         net (fo=1, routed)           0.938    16.239    ff16/binary_reg[2]_1
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.124    16.363 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000    16.363    ff16/binary[2]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.601    10.024    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.151ns  (logic 3.434ns (21.262%)  route 12.717ns (78.738%))
  Logic Levels:           18  (CARRY4=5 FDCE=1 LUT3=1 LUT4=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.199 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.199    ff7/sum__0_carry__4_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.512 r  ff7/sum__0_carry__5/O[3]
                         net (fo=12, routed)          1.510     6.022    ff7/sum[27]
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.306     6.328 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.157     7.485    ff7/binary[21]_i_12_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.609 r  ff7/binary[17]_i_12/O
                         net (fo=4, routed)           0.980     8.589    ff7/binary[17]_i_12_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.713 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.619     9.332    ff7/binary[14]_i_12_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.456 r  ff7/binary[12]_i_12/O
                         net (fo=5, routed)           1.124    10.580    ff7/binary[12]_i_12_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.704 r  ff7/binary[10]_i_10/O
                         net (fo=6, routed)           0.842    11.546    ff7/binary[10]_i_10_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.670 r  ff7/binary[6]_i_12/O
                         net (fo=5, routed)           0.872    12.542    ff7/binary[6]_i_12_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I5_O)        0.124    12.666 r  ff7/binary[4]_i_10/O
                         net (fo=5, routed)           0.890    13.557    ff7/binary[4]_i_10_n_0
    SLICE_X12Y92         LUT6 (Prop_lut6_I2_O)        0.124    13.681 r  ff7/binary[4]_i_6/O
                         net (fo=1, routed)           1.232    14.913    ff6/binary_reg[4]_i_2_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    15.037 r  ff6/binary[4]_i_4/O
                         net (fo=1, routed)           0.000    15.037    ff6/binary[4]_i_4_n_0
    SLICE_X7Y90          MUXF7 (Prop_muxf7_I1_O)      0.217    15.254 r  ff6/binary_reg[4]_i_2/O
                         net (fo=1, routed)           0.598    15.852    ff16/binary_reg[4]_0
    SLICE_X4Y91          LUT4 (Prop_lut4_I2_O)        0.299    16.151 r  ff16/binary[4]_i_1/O
                         net (fo=1, routed)           0.000    16.151    ff16/binary[4]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    10.025    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.986ns  (logic 3.278ns (20.505%)  route 12.708ns (79.495%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=2 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.398 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.707     6.106    ff7/sum[23]
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.306     6.412 r  ff7/binary[20]_i_11/O
                         net (fo=4, routed)           0.991     7.403    ff7/binary[20]_i_11_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.527 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.978     8.505    ff7/binary[17]_i_11_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.980     9.610    ff7/binary[16]_i_9_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.734 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.968    10.702    ff7/binary[12]_i_11_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.826 r  ff7/binary[8]_i_11/O
                         net (fo=4, routed)           0.814    11.640    ff7/binary[8]_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           0.715    12.479    ff7/binary[7]_i_9_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  ff7/binary[3]_i_10/O
                         net (fo=4, routed)           0.824    13.427    ff7/binary[3]_i_10_n_0
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.146    13.573 r  ff7/binary[3]_i_8/O
                         net (fo=1, routed)           0.800    14.373    ff7/binary[3]_i_8_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I0_O)        0.328    14.701 r  ff7/binary[3]_i_5/O
                         net (fo=1, routed)           0.591    15.292    ff6/binary_reg[3]
    SLICE_X6Y90          LUT6 (Prop_lut6_I0_O)        0.124    15.416 r  ff6/binary[3]_i_3/O
                         net (fo=1, routed)           0.446    15.862    ff16/binary_reg[3]_1
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.124    15.986 r  ff16/binary[3]_i_1/O
                         net (fo=1, routed)           0.000    15.986    ff16/binary[3]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  ff16/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.601    10.024    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  ff16/binary_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.902ns  (logic 3.545ns (22.292%)  route 12.357ns (77.708%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.398 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.707     6.106    ff7/sum[23]
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.306     6.412 r  ff7/binary[20]_i_11/O
                         net (fo=4, routed)           0.991     7.403    ff7/binary[20]_i_11_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.527 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.978     8.505    ff7/binary[17]_i_11_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.990     9.620    ff7/binary[16]_i_9_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.124     9.744 r  ff7/binary[11]_i_11/O
                         net (fo=4, routed)           0.780    10.523    ff7/binary[11]_i_11_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.647 r  ff7/binary[9]_i_11/O
                         net (fo=5, routed)           0.818    11.466    ff7/binary[9]_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.590 r  ff7/binary[6]_i_11/O
                         net (fo=5, routed)           0.861    12.450    ff7/binary[6]_i_11_n_0
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.150    12.600 r  ff7/binary[6]_i_9/O
                         net (fo=1, routed)           0.649    13.249    ff7/binary[6]_i_9_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.328    13.577 r  ff7/binary[6]_i_6/O
                         net (fo=1, routed)           0.876    14.453    ff6/binary_reg[6]_i_2_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124    14.577 r  ff6/binary[6]_i_4/O
                         net (fo=1, routed)           0.000    14.577    ff6/binary[6]_i_4_n_0
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.214    14.791 r  ff6/binary_reg[6]_i_2/O
                         net (fo=1, routed)           0.814    15.605    ff16/binary_reg[6]_0
    SLICE_X4Y91          LUT4 (Prop_lut4_I2_O)        0.297    15.902 r  ff16/binary[6]_i_1/O
                         net (fo=1, routed)           0.000    15.902    ff16/binary[6]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    10.025    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.820ns  (logic 3.315ns (20.954%)  route 12.505ns (79.046%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.398 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.707     6.106    ff7/sum[23]
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.306     6.412 r  ff7/binary[20]_i_11/O
                         net (fo=4, routed)           0.991     7.403    ff7/binary[20]_i_11_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.527 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.978     8.505    ff7/binary[17]_i_11_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.990     9.620    ff7/binary[16]_i_9_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I1_O)        0.124     9.744 r  ff7/binary[11]_i_11/O
                         net (fo=4, routed)           0.780    10.523    ff7/binary[11]_i_11_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.647 r  ff7/binary[9]_i_11/O
                         net (fo=5, routed)           0.830    11.478    ff7/binary[9]_i_11_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124    11.602 r  ff7/binary[5]_i_11/O
                         net (fo=4, routed)           0.891    12.493    ff7/binary[5]_i_11_n_0
    SLICE_X12Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.617 r  ff7/binary[5]_i_9/O
                         net (fo=1, routed)           0.798    13.415    ff7/binary[5]_i_9_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.539 r  ff7/binary[5]_i_6/O
                         net (fo=1, routed)           1.115    14.654    ff6/binary_reg[5]_i_2_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124    14.778 r  ff6/binary[5]_i_4/O
                         net (fo=1, routed)           0.000    14.778    ff6/binary[5]_i_4_n_0
    SLICE_X8Y91          MUXF7 (Prop_muxf7_I1_O)      0.214    14.992 r  ff6/binary_reg[5]_i_2/O
                         net (fo=1, routed)           0.531    15.523    ff16/binary_reg[5]_0
    SLICE_X4Y91          LUT4 (Prop_lut4_I2_O)        0.297    15.820 r  ff16/binary[5]_i_1/O
                         net (fo=1, routed)           0.000    15.820    ff16/binary[5]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    10.025    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.363ns  (logic 3.196ns (20.803%)  route 12.167ns (79.197%))
  Logic Levels:           16  (CARRY4=4 FDCE=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.398 r  ff7/sum__0_carry__4/O[3]
                         net (fo=8, routed)           1.707     6.106    ff7/sum[23]
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.306     6.412 r  ff7/binary[20]_i_11/O
                         net (fo=4, routed)           0.991     7.403    ff7/binary[20]_i_11_n_0
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.527 r  ff7/binary[17]_i_11/O
                         net (fo=4, routed)           0.978     8.505    ff7/binary[17]_i_11_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.629 r  ff7/binary[16]_i_9/O
                         net (fo=6, routed)           0.980     9.610    ff7/binary[16]_i_9_n_0
    SLICE_X14Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.734 r  ff7/binary[12]_i_11/O
                         net (fo=5, routed)           0.968    10.702    ff7/binary[12]_i_11_n_0
    SLICE_X14Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.826 r  ff7/binary[8]_i_11/O
                         net (fo=4, routed)           0.814    11.640    ff7/binary[8]_i_11_n_0
    SLICE_X12Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.764 r  ff7/binary[7]_i_9/O
                         net (fo=6, routed)           0.791    12.555    ff7/binary[7]_i_9_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I0_O)        0.124    12.679 r  ff7/binary[7]_i_6/O
                         net (fo=1, routed)           1.158    13.837    ff6/binary_reg[7]_i_2_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.961 r  ff6/binary[7]_i_4/O
                         net (fo=1, routed)           0.000    13.961    ff6/binary[7]_i_4_n_0
    SLICE_X11Y91         MUXF7 (Prop_muxf7_I1_O)      0.217    14.178 r  ff6/binary_reg[7]_i_2/O
                         net (fo=1, routed)           0.886    15.064    ff16/binary_reg[7]_0
    SLICE_X4Y91          LUT4 (Prop_lut4_I2_O)        0.299    15.363 r  ff16/binary[7]_i_1/O
                         net (fo=1, routed)           0.000    15.363    ff16/binary[7]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    10.025    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  ff16/binary_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.992ns  (logic 3.538ns (23.599%)  route 11.454ns (76.401%))
  Logic Levels:           17  (CARRY4=5 FDCE=1 LUT3=2 LUT4=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.199 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.199    ff7/sum__0_carry__4_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.512 r  ff7/sum__0_carry__5/O[3]
                         net (fo=12, routed)          1.510     6.022    ff7/sum[27]
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.306     6.328 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.157     7.485    ff7/binary[21]_i_12_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.609 r  ff7/binary[17]_i_12/O
                         net (fo=4, routed)           0.980     8.589    ff7/binary[17]_i_12_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.713 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.619     9.332    ff7/binary[14]_i_12_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.456 r  ff7/binary[12]_i_12/O
                         net (fo=5, routed)           1.124    10.580    ff7/binary[12]_i_12_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.704 r  ff7/binary[10]_i_10/O
                         net (fo=6, routed)           0.669    11.373    ff7/binary[10]_i_10_n_0
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.150    11.523 r  ff7/binary[9]_i_10/O
                         net (fo=1, routed)           0.806    12.329    ff7/binary[9]_i_10_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I2_O)        0.326    12.655 r  ff7/binary[9]_i_6/O
                         net (fo=1, routed)           0.731    13.386    ff6/binary_reg[9]_i_2_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.124    13.510 r  ff6/binary[9]_i_4/O
                         net (fo=1, routed)           0.000    13.510    ff6/binary[9]_i_4_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217    13.727 r  ff6/binary_reg[9]_i_2/O
                         net (fo=1, routed)           0.966    14.693    ff16/binary_reg[9]_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.299    14.992 r  ff16/binary[9]_i_1/O
                         net (fo=1, routed)           0.000    14.992    ff16/binary[9]_i_1_n_0
    SLICE_X0Y94          FDCE                                         r  ff16/binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.605    10.028    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  ff16/binary_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_2_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.552ns  (logic 3.310ns (22.746%)  route 11.242ns (77.254%))
  Logic Levels:           17  (CARRY4=5 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE                         0.000     0.000 r  ff6/NUMBER_2_OUT_reg[10]/C
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_2_OUT_reg[10]/Q
                         net (fo=14, routed)          1.995     2.451    ff6/NUMBER_2_OUT[10]
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.124     2.575 r  ff6/sum__0_carry__1_i_1/O
                         net (fo=1, routed)           0.897     3.472    ff7/binary[5]_i_11_0[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.857 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.857    ff7/sum__0_carry__1_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.971 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    ff7/sum__0_carry__2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.085 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.085    ff7/sum__0_carry__3_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.199 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.199    ff7/sum__0_carry__4_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.512 r  ff7/sum__0_carry__5/O[3]
                         net (fo=12, routed)          1.510     6.022    ff7/sum[27]
    SLICE_X10Y100        LUT6 (Prop_lut6_I3_O)        0.306     6.328 r  ff7/binary[21]_i_12/O
                         net (fo=5, routed)           1.157     7.485    ff7/binary[21]_i_12_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.609 r  ff7/binary[17]_i_12/O
                         net (fo=4, routed)           0.980     8.589    ff7/binary[17]_i_12_n_0
    SLICE_X12Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.713 r  ff7/binary[14]_i_12/O
                         net (fo=4, routed)           0.619     9.332    ff7/binary[14]_i_12_n_0
    SLICE_X12Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.456 r  ff7/binary[12]_i_12/O
                         net (fo=5, routed)           1.124    10.580    ff7/binary[12]_i_12_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.704 r  ff7/binary[10]_i_10/O
                         net (fo=6, routed)           0.669    11.373    ff7/binary[10]_i_10_n_0
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.124    11.497 r  ff7/binary[8]_i_10/O
                         net (fo=1, routed)           0.585    12.083    ff7/binary[8]_i_10_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I2_O)        0.124    12.207 r  ff7/binary[8]_i_6/O
                         net (fo=1, routed)           1.232    13.439    ff6/binary_reg[8]_i_2_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    13.563 r  ff6/binary[8]_i_4/O
                         net (fo=1, routed)           0.000    13.563    ff6/binary[8]_i_4_n_0
    SLICE_X4Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    13.780 r  ff6/binary_reg[8]_i_2/O
                         net (fo=1, routed)           0.473    14.253    ff16/binary_reg[8]_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I0_O)        0.299    14.552 r  ff16/binary[8]_i_1/O
                         net (fo=1, routed)           0.000    14.552    ff16/binary[8]_i_1_n_0
    SLICE_X0Y94          FDCE                                         r  ff16/binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.605    10.028    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y94          FDCE                                         r  ff16/binary_reg[8]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.608%)  route 0.197ns (57.392%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.197     0.343    ff16/AR[0]
    SLICE_X12Y82         FDCE                                         f  ff16/bcds_out_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.838     7.003    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y82         FDCE                                         r  ff16/bcds_out_reg_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.608%)  route 0.197ns (57.392%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.197     0.343    ff16/AR[0]
    SLICE_X12Y82         FDCE                                         f  ff16/bcds_out_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.838     7.003    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y82         FDCE                                         r  ff16/bcds_out_reg_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.608%)  route 0.197ns (57.392%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.197     0.343    ff16/AR[0]
    SLICE_X12Y82         FDCE                                         f  ff16/bcds_out_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.838     7.003    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y82         FDCE                                         r  ff16/bcds_out_reg_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.517%)  route 0.317ns (68.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.317     0.463    ff16/AR[0]
    SLICE_X12Y81         FDCE                                         f  ff16/bcds_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.837     7.002    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  ff16/bcds_out_reg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.517%)  route 0.317ns (68.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.317     0.463    ff16/AR[0]
    SLICE_X12Y81         FDCE                                         f  ff16/bcds_out_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.837     7.002    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  ff16/bcds_out_reg_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.517%)  route 0.317ns (68.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.317     0.463    ff16/AR[0]
    SLICE_X12Y81         FDCE                                         f  ff16/bcds_out_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.837     7.002    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  ff16/bcds_out_reg_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.517%)  route 0.317ns (68.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.317     0.463    ff16/AR[0]
    SLICE_X12Y81         FDCE                                         f  ff16/bcds_out_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.837     7.002    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y81         FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.517%)  route 0.317ns (68.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.317     0.463    ff16/AR[0]
    SLICE_X13Y81         FDCE                                         f  ff16/bcds_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.837     7.002    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y81         FDCE                                         r  ff16/bcds_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.517%)  route 0.317ns (68.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.317     0.463    ff16/AR[0]
    SLICE_X13Y81         FDCE                                         f  ff16/bcds_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.837     7.002    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y81         FDCE                                         r  ff16/bcds_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.146ns (31.517%)  route 0.317ns (68.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.317     0.463    ff16/AR[0]
    SLICE_X13Y81         FDCE                                         f  ff16/bcds_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.837     7.002    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y81         FDCE                                         r  ff16/bcds_reg[15]/C  (IS_INVERTED)





