$date
	Tue Aug 24 23:34:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_reg4 $end
$var wire 1 ! reg_full $end
$var wire 32 " o [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ i [31:0] $end
$var reg 1 % resetn $end
$var reg 1 & wr_en $end
$var integer 32 ' index [31:0] $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 32 ( i [31:0] $end
$var wire 1 % resetn $end
$var wire 1 & wr_en $end
$var reg 32 ) o [31:0] $end
$var reg 1 ! reg_full $end
$var integer 32 * index [31:0] $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$scope task enableWrite $end
$upscope $end
$scope task setInput $end
$var reg 8 + seed [7:0] $end
$upscope $end
$scope task test_read $end
$upscope $end
$scope task test_resetn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
bx *
bx )
b11000000100000000100000000 (
b100 '
x&
x%
b11000000100000000100000000 $
0#
bx "
0!
$end
#10000
1#
#12000
1&
#20000
0#
#30000
b11000000100000000100000000 "
b11000000100000000100000000 )
b100 *
0!
1#
#32000
0&
#36000
b0 '
#38000
b1 '
#40000
b10 '
0#
#42000
b11 '
#44000
b10010000100010001000000001111 $
b10010000100010001000000001111 (
b1111 +
b100 '
#50000
1#
#52000
1&
#60000
0#
#70000
b10010000100010001000000001111 "
b10010000100010001000000001111 )
b100 *
0!
1#
#72000
0&
#76000
b0 '
#78000
b1 '
#80000
b10 '
0#
#82000
b11 '
#84000
b10011000100100001000100010000 $
b10011000100100001000100010000 (
b10000 +
b100 '
#90000
1#
#92000
1&
#100000
0#
#110000
b10011000100100001000100010000 "
b10011000100100001000100010000 )
b100 *
0!
1#
#112000
0&
#116000
b0 '
#118000
b1 '
#120000
b10 '
0#
#122000
b11 '
#124000
b100 '
