// Seed: 3470147295
program module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
  assign module_2.id_0 = 0;
  wire id_3;
  wire [1 : -1] id_4;
  wire id_5;
endprogram
module module_1 (
    input tri0 id_0
);
  logic id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wand id_4,
    output tri0 id_5,
    output uwire id_6,
    input wor id_7,
    output tri0 id_8
    , id_19,
    input uwire id_9,
    output supply1 id_10,
    output tri1 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input tri id_16,
    input uwire id_17
);
  assign id_5 = 1;
  module_0 modCall_1 (id_19);
  assign id_0 = id_17;
endmodule
