
*** Running vivado
    with args -log Fetch_Inst_Code.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fetch_Inst_Code.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Fetch_Inst_Code.tcl -notrace
Command: synth_design -top Fetch_Inst_Code -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.496 ; gain = 100.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Fetch_Inst_Code' [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_M' [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Code.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstROM' [D:/VivadoProject/project_10/project_10.runs/synth_1/.Xil/Vivado-25096-AuraLios_Laptop/realtime/InstROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InstROM' (1#1) [D:/VivadoProject/project_10/project_10.runs/synth_1/.Xil/Vivado-25096-AuraLios_Laptop/realtime/InstROM_stub.v:6]
WARNING: [Synth 8-350] instance 'InstROM_ins' of module 'InstROM' requires 5 connections, but only 3 given [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Code.v:34]
INFO: [Synth 8-6155] done synthesizing module 'PC_M' (2#1) [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Code.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seg_Display' [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Seg_Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Seg_Display' (3#1) [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Seg_Display.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'count' does not match port width (15) of module 'Seg_Display' [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Fetch_Inst_Code' (4#1) [D:/VivadoProject/project_10/project_10.srcs/sources_1/new/Fetch_Inst_Code.v:23]
WARNING: [Synth 8-3917] design Fetch_Inst_Code has port enable driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.402 ; gain = 156.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.402 ; gain = 156.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 449.402 ; gain = 156.852
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VivadoProject/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM/InstROM_in_context.xdc] for cell 'PC_ins/InstROM_ins'
Finished Parsing XDC File [d:/VivadoProject/project_10/project_10.srcs/sources_1/ip/InstROM/InstROM/InstROM_in_context.xdc] for cell 'PC_ins/InstROM_ins'
Parsing XDC File [D:/VivadoProject/project_10/project_10.srcs/constrs_1/new/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/VivadoProject/project_10/project_10.srcs/constrs_1/new/Board.xdc:62]
Finished Parsing XDC File [D:/VivadoProject/project_10/project_10.srcs/constrs_1/new/Board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/VivadoProject/project_10/project_10.srcs/constrs_1/new/Board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Fetch_Inst_Code_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProject/project_10/project_10.srcs/constrs_1/new/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fetch_Inst_Code_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fetch_Inst_Code_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.305 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 789.355 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 789.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 789.355 ; gain = 496.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 789.355 ; gain = 496.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for PC_ins/InstROM_ins. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 789.355 ; gain = 496.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 789.355 ; gain = 496.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC_M 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Seg_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Fetch_Inst_Code has port enable driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\PC_ins/PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\PC_ins/PC_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 789.355 ; gain = 496.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 789.355 ; gain = 496.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \PC_ins/InstROM_ins  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |InstROM       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |InstROM |     1|
|2     |BUFG    |     2|
|3     |CARRY4  |    12|
|4     |LUT1    |     2|
|5     |LUT3    |     1|
|6     |LUT4    |     7|
|7     |LUT5    |     1|
|8     |LUT6    |    12|
|9     |MUXF7   |     4|
|10    |FDCE    |    62|
|11    |FDRE    |    18|
|12    |IBUF    |     3|
|13    |OBUF    |    44|
+------+--------+------+

Report Instance Areas: 
+------+------------------+------------+------+
|      |Instance          |Module      |Cells |
+------+------------------+------------+------+
|1     |top               |            |   200|
|2     |  PC_ins          |PC_M        |   122|
|3     |  Seg_Display_ins |Seg_Display |    29|
+------+------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.203 ; gain = 512.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 805.203 ; gain = 172.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 805.203 ; gain = 512.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 6 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 807.328 ; gain = 526.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProject/project_10/project_10.runs/synth_1/Fetch_Inst_Code.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Fetch_Inst_Code_utilization_synth.rpt -pb Fetch_Inst_Code_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  1 14:10:12 2025...
