Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date              : Thu Nov 30 20:04:27 2017
| Host              : localhost.localdomain running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file pattern_compare_timing_summary_routed.rpt -rpx pattern_compare_timing_summary_routed.rpx
| Design            : pattern_compare
| Device            : xcku035-ffva1156
| Speed File        : -3  PRODUCTION 1.23 03-22-2017
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 290 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.624        0.000                      0                  142        0.072        0.000                      0                  142        4.725        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.624        0.000                      0                  142        0.072        0.000                      0                  142        4.725        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,0][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.204ns (9.214%)  route 2.010ns (90.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.279ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.251ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.469     3.208    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.102     3.310 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.153     3.463    counter[2]
    SLICE_X49Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.102     3.565 r  current_pattern[0,1][7]_i_1/O
                         net (fo=64, routed)          1.857     5.422    current_pattern[0,1][7]_i_1_n_0
    SLICE_X50Y158        FDRE                                         r  current_pattern_reg[1,0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.308    12.597    clk_IBUF_BUFG
    SLICE_X50Y158        FDRE                                         r  current_pattern_reg[1,0][3]/C
                         clock pessimism              0.522    13.119    
                         clock uncertainty           -0.035    13.084    
    SLICE_X50Y158        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.038    13.046    current_pattern_reg[1,0][3]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,0][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.204ns (9.214%)  route 2.010ns (90.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.279ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.251ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.469     3.208    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.102     3.310 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.153     3.463    counter[2]
    SLICE_X49Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.102     3.565 r  current_pattern[0,1][7]_i_1/O
                         net (fo=64, routed)          1.857     5.422    current_pattern[0,1][7]_i_1_n_0
    SLICE_X50Y158        FDRE                                         r  current_pattern_reg[1,0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.308    12.597    clk_IBUF_BUFG
    SLICE_X50Y158        FDRE                                         r  current_pattern_reg[1,0][7]/C
                         clock pessimism              0.522    13.119    
                         clock uncertainty           -0.035    13.084    
    SLICE_X50Y158        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.038    13.046    current_pattern_reg[1,0][7]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 current_pattern_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.727ns (32.154%)  route 1.534ns (67.846%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 12.601 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.279ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.251ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.430     3.169    clk_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  current_pattern_reg[3,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.271 f  current_pattern_reg[3,0][0]/Q
                         net (fo=1, routed)           0.362     3.633    current_pattern_reg[3,0]__0[0]
    SLICE_X49Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.152     3.785 r  patterns_matched[3]_i_49/O
                         net (fo=1, routed)           0.263     4.048    patterns_matched[3]_i_49_n_0
    SLICE_X49Y120        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.102     4.150 r  patterns_matched[3]_i_33/O
                         net (fo=1, routed)           0.226     4.376    patterns_matched[3]_i_33_n_0
    SLICE_X49Y126        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     4.411 r  patterns_matched[3]_i_17/O
                         net (fo=1, routed)           0.185     4.596    patterns_matched[3]_i_17_n_0
    SLICE_X49Y126        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.164     4.760 r  patterns_matched[3]_i_6/O
                         net (fo=4, routed)           0.466     5.226    patterns_matched[3]_i_6_n_0
    SLICE_X49Y134        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.172     5.398 r  patterns_matched[1]_i_2/O
                         net (fo=1, routed)           0.032     5.430    patterns_matched[1]_i_2_n_0
    SLICE_X49Y134        FDCE                                         r  patterns_matched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.312    12.601    clk_IBUF_BUFG
    SLICE_X49Y134        FDCE                                         r  patterns_matched_reg[1]/C
                         clock pessimism              0.478    13.079    
                         clock uncertainty           -0.035    13.043    
    SLICE_X49Y134        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.048    13.091    patterns_matched_reg[1]
  -------------------------------------------------------------------
                         required time                         13.091    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 current_pattern_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.707ns (31.619%)  route 1.529ns (68.381%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 12.601 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.279ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.251ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.430     3.169    clk_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  current_pattern_reg[3,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.271 f  current_pattern_reg[3,0][0]/Q
                         net (fo=1, routed)           0.362     3.633    current_pattern_reg[3,0]__0[0]
    SLICE_X49Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.152     3.785 r  patterns_matched[3]_i_49/O
                         net (fo=1, routed)           0.263     4.048    patterns_matched[3]_i_49_n_0
    SLICE_X49Y120        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.102     4.150 r  patterns_matched[3]_i_33/O
                         net (fo=1, routed)           0.226     4.376    patterns_matched[3]_i_33_n_0
    SLICE_X49Y126        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     4.411 r  patterns_matched[3]_i_17/O
                         net (fo=1, routed)           0.185     4.596    patterns_matched[3]_i_17_n_0
    SLICE_X49Y126        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.164     4.760 r  patterns_matched[3]_i_6/O
                         net (fo=4, routed)           0.466     5.226    patterns_matched[3]_i_6_n_0
    SLICE_X49Y134        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.152     5.378 r  patterns_matched[0]_i_2/O
                         net (fo=1, routed)           0.027     5.405    pattern_match
    SLICE_X49Y134        FDCE                                         r  patterns_matched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.312    12.601    clk_IBUF_BUFG
    SLICE_X49Y134        FDCE                                         r  patterns_matched_reg[0]/C
                         clock pessimism              0.478    13.079    
                         clock uncertainty           -0.035    13.043    
    SLICE_X49Y134        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.047    13.090    patterns_matched_reg[0]
  -------------------------------------------------------------------
                         required time                         13.090    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  7.686    

Slack (MET) :             7.754ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,0][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.204ns (9.803%)  route 1.877ns (90.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 12.594 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.279ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.251ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.469     3.208    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.102     3.310 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.153     3.463    counter[2]
    SLICE_X49Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.102     3.565 r  current_pattern[0,1][7]_i_1/O
                         net (fo=64, routed)          1.724     5.289    current_pattern[0,1][7]_i_1_n_0
    SLICE_X49Y157        FDRE                                         r  current_pattern_reg[1,0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.305    12.594    clk_IBUF_BUFG
    SLICE_X49Y157        FDRE                                         r  current_pattern_reg[1,0][6]/C
                         clock pessimism              0.522    13.116    
                         clock uncertainty           -0.035    13.081    
    SLICE_X49Y157        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.038    13.043    current_pattern_reg[1,0][6]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  7.754    

Slack (MET) :             7.754ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[1,1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.204ns (9.803%)  route 1.877ns (90.197%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 12.594 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.279ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.251ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.469     3.208    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.102     3.310 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.153     3.463    counter[2]
    SLICE_X49Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.102     3.565 r  current_pattern[0,1][7]_i_1/O
                         net (fo=64, routed)          1.724     5.289    current_pattern[0,1][7]_i_1_n_0
    SLICE_X49Y157        FDRE                                         r  current_pattern_reg[1,1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.305    12.594    clk_IBUF_BUFG
    SLICE_X49Y157        FDRE                                         r  current_pattern_reg[1,1][0]/C
                         clock pessimism              0.522    13.116    
                         clock uncertainty           -0.035    13.081    
    SLICE_X49Y157        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.038    13.043    current_pattern_reg[1,1][0]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  7.754    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 current_pattern_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.689ns (32.685%)  route 1.419ns (67.315%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 12.604 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.279ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.251ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.430     3.169    clk_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  current_pattern_reg[3,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.271 f  current_pattern_reg[3,0][0]/Q
                         net (fo=1, routed)           0.362     3.633    current_pattern_reg[3,0]__0[0]
    SLICE_X49Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.152     3.785 r  patterns_matched[3]_i_49/O
                         net (fo=1, routed)           0.263     4.048    patterns_matched[3]_i_49_n_0
    SLICE_X49Y120        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.102     4.150 r  patterns_matched[3]_i_33/O
                         net (fo=1, routed)           0.226     4.376    patterns_matched[3]_i_33_n_0
    SLICE_X49Y126        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     4.411 r  patterns_matched[3]_i_17/O
                         net (fo=1, routed)           0.185     4.596    patterns_matched[3]_i_17_n_0
    SLICE_X49Y126        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.164     4.760 r  patterns_matched[3]_i_6/O
                         net (fo=4, routed)           0.351     5.111    patterns_matched[3]_i_6_n_0
    SLICE_X49Y134        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.134     5.245 r  patterns_matched[2]_i_2/O
                         net (fo=1, routed)           0.032     5.277    patterns_matched[2]_i_2_n_0
    SLICE_X49Y134        FDCE                                         r  patterns_matched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.315    12.604    clk_IBUF_BUFG
    SLICE_X49Y134        FDCE                                         r  patterns_matched_reg[2]/C
                         clock pessimism              0.478    13.082    
                         clock uncertainty           -0.035    13.046    
    SLICE_X49Y134        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.048    13.094    patterns_matched_reg[2]
  -------------------------------------------------------------------
                         required time                         13.094    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 current_pattern_reg[3,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            patterns_matched_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.728ns (34.849%)  route 1.361ns (65.151%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.599ns = ( 12.599 - 10.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.430ns (routing 0.279ns, distribution 1.151ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.251ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.430     3.169    clk_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  current_pattern_reg[3,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.102     3.271 f  current_pattern_reg[3,0][0]/Q
                         net (fo=1, routed)           0.362     3.633    current_pattern_reg[3,0]__0[0]
    SLICE_X49Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.152     3.785 r  patterns_matched[3]_i_49/O
                         net (fo=1, routed)           0.263     4.048    patterns_matched[3]_i_49_n_0
    SLICE_X49Y120        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.102     4.150 r  patterns_matched[3]_i_33/O
                         net (fo=1, routed)           0.226     4.376    patterns_matched[3]_i_33_n_0
    SLICE_X49Y126        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     4.411 r  patterns_matched[3]_i_17/O
                         net (fo=1, routed)           0.185     4.596    patterns_matched[3]_i_17_n_0
    SLICE_X49Y126        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.164     4.760 r  patterns_matched[3]_i_6/O
                         net (fo=4, routed)           0.293     5.053    patterns_matched[3]_i_6_n_0
    SLICE_X49Y133        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.173     5.226 r  patterns_matched[3]_i_2/O
                         net (fo=1, routed)           0.032     5.258    patterns_matched[3]_i_2_n_0
    SLICE_X49Y133        FDCE                                         r  patterns_matched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.310    12.599    clk_IBUF_BUFG
    SLICE_X49Y133        FDCE                                         r  patterns_matched_reg[3]/C
                         clock pessimism              0.478    13.077    
                         clock uncertainty           -0.035    13.041    
    SLICE_X49Y133        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.048    13.089    patterns_matched_reg[3]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             8.255ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[0,1][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.204ns (13.546%)  route 1.302ns (86.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.279ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.251ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.469     3.208    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.102     3.310 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.153     3.463    counter[2]
    SLICE_X49Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.102     3.565 r  current_pattern[0,1][7]_i_1/O
                         net (fo=64, routed)          1.149     4.714    current_pattern[0,1][7]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  current_pattern_reg[0,1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.275    12.564    clk_IBUF_BUFG
    SLICE_X49Y114        FDRE                                         r  current_pattern_reg[0,1][6]/C
                         clock pessimism              0.478    13.042    
                         clock uncertainty           -0.035    13.006    
    SLICE_X49Y114        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.038    12.968    current_pattern_reg[0,1][6]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  8.255    

Slack (MET) :             8.255ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[0,1][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.204ns (13.546%)  route 1.302ns (86.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.279ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.251ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.020     1.020 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.078     1.098    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.038     1.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.536     1.672    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.739 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.469     3.208    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.102     3.310 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.153     3.463    counter[2]
    SLICE_X49Y133        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.102     3.565 r  current_pattern[0,1][7]_i_1/O
                         net (fo=64, routed)          1.149     4.714    current_pattern[0,1][7]_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  current_pattern_reg[0,1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    M25                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.689    10.689 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.051    10.740    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.026    10.766 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.463    11.229    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    11.289 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          1.275    12.564    clk_IBUF_BUFG
    SLICE_X49Y114        FDRE                                         r  current_pattern_reg[0,1][7]/C
                         clock pessimism              0.478    13.042    
                         clock uncertainty           -0.035    13.006    
    SLICE_X49Y114        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.038    12.968    current_pattern_reg[0,1][7]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  8.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.079ns (59.848%)  route 0.053ns (40.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.037     1.880    counter[2]
    SLICE_X49Y132        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     1.911 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.016     1.927    counter[1]_i_1_n_0
    SLICE_X49Y132        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.860     2.396    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.597     1.799    
    SLICE_X49Y132        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.855    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.086ns (63.704%)  route 0.049ns (36.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.037     1.880    counter[2]
    SLICE_X49Y132        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.038     1.918 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.012     1.930    counter[0]_i_1_n_0
    SLICE_X49Y132        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.860     2.396    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.597     1.799    
    SLICE_X49Y132        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.855    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.087ns (63.971%)  route 0.049ns (36.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[2]/Q
                         net (fo=13, routed)          0.037     1.880    counter[2]
    SLICE_X49Y132        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.039     1.919 r  counter[2]_i_2/O
                         net (fo=1, routed)           0.012     1.931    counter[2]_i_2_n_0
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.860     2.396    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.597     1.799    
    SLICE_X49Y132        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.855    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 has_finished_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check_pattern_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.131ns (53.469%)  route 0.114ns (46.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Net Delay (Source):      0.725ns (routing 0.127ns, distribution 0.598ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.142ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.725     1.797    clk_IBUF_BUFG
    SLICE_X49Y135        FDPE                                         r  has_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.846 f  has_finished_reg/Q
                         net (fo=3, routed)           0.103     1.949    has_finished_reg_n_0
    SLICE_X49Y135        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.082     2.031 r  check_pattern_done_i_2/O
                         net (fo=1, routed)           0.011     2.042    check_pattern_done_i_2_n_0
    SLICE_X49Y135        FDCE                                         r  check_pattern_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.869     2.405    clk_IBUF_BUFG
    SLICE_X49Y135        FDCE                                         r  check_pattern_done_reg/C
                         clock pessimism             -0.574     1.831    
    SLICE_X49Y135        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.887    check_pattern_done_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[0,0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.094ns (32.302%)  route 0.197ns (67.698%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.142ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[0]/Q
                         net (fo=14, routed)          0.077     1.920    counter[0]
    SLICE_X49Y133        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.935 r  current_pattern[0,1][7]_i_7/O
                         net (fo=64, routed)          0.104     2.039    current_pattern[0,1][7]_i_7_n_0
    SLICE_X49Y130        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.031     2.070 r  current_pattern[0,0][5]_i_1/O
                         net (fo=1, routed)           0.016     2.086    current_pattern[0,0][5]_i_1_n_0
    SLICE_X49Y130        FDRE                                         r  current_pattern_reg[0,0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.868     2.404    clk_IBUF_BUFG
    SLICE_X49Y130        FDRE                                         r  current_pattern_reg[0,0][5]/C
                         clock pessimism             -0.562     1.842    
    SLICE_X49Y130        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.898    current_pattern_reg[0,0][5]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[0,0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.094ns (31.438%)  route 0.205ns (68.562%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.142ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[0]/Q
                         net (fo=14, routed)          0.077     1.920    counter[0]
    SLICE_X49Y133        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.935 r  current_pattern[0,1][7]_i_7/O
                         net (fo=64, routed)          0.112     2.047    current_pattern[0,1][7]_i_7_n_0
    SLICE_X49Y129        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.031     2.078 r  current_pattern[0,0][0]_i_1/O
                         net (fo=1, routed)           0.016     2.094    current_pattern[0,0][0]_i_1_n_0
    SLICE_X49Y129        FDRE                                         r  current_pattern_reg[0,0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.869     2.405    clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  current_pattern_reg[0,0][0]/C
                         clock pessimism             -0.562     1.843    
    SLICE_X49Y129        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.899    current_pattern_reg[0,0][0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[0,0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.108ns (34.727%)  route 0.203ns (65.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.142ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.077     1.920    counter[1]
    SLICE_X49Y133        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.935 r  current_pattern[0,1][7]_i_6/O
                         net (fo=64, routed)          0.110     2.045    current_pattern[0,1][7]_i_6_n_0
    SLICE_X49Y130        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     2.090 r  current_pattern[0,0][3]_i_1/O
                         net (fo=1, routed)           0.016     2.106    current_pattern[0,0][3]_i_1_n_0
    SLICE_X49Y130        FDRE                                         r  current_pattern_reg[0,0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.871     2.407    clk_IBUF_BUFG
    SLICE_X49Y130        FDRE                                         r  current_pattern_reg[0,0][3]/C
                         clock pessimism             -0.562     1.845    
    SLICE_X49Y130        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.901    current_pattern_reg[0,0][3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[0,0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.108ns (34.727%)  route 0.203ns (65.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.142ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[1]/Q
                         net (fo=14, routed)          0.077     1.920    counter[1]
    SLICE_X49Y133        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.935 r  current_pattern[0,1][7]_i_6/O
                         net (fo=64, routed)          0.110     2.045    current_pattern[0,1][7]_i_6_n_0
    SLICE_X49Y130        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.045     2.090 r  current_pattern[0,0][4]_i_1/O
                         net (fo=1, routed)           0.016     2.106    current_pattern[0,0][4]_i_1_n_0
    SLICE_X49Y130        FDRE                                         r  current_pattern_reg[0,0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.871     2.407    clk_IBUF_BUFG
    SLICE_X49Y130        FDRE                                         r  current_pattern_reg[0,0][4]/C
                         clock pessimism             -0.562     1.845    
    SLICE_X49Y130        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.901    current_pattern_reg[0,0][4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[0,0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.108ns (34.286%)  route 0.207ns (65.714%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.142ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[0]/Q
                         net (fo=14, routed)          0.077     1.920    counter[0]
    SLICE_X49Y133        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.935 r  current_pattern[0,1][7]_i_7/O
                         net (fo=64, routed)          0.114     2.049    current_pattern[0,1][7]_i_7_n_0
    SLICE_X49Y129        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     2.094 r  current_pattern[0,0][1]_i_1/O
                         net (fo=1, routed)           0.016     2.110    current_pattern[0,0][1]_i_1_n_0
    SLICE_X49Y129        FDRE                                         r  current_pattern_reg[0,0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.872     2.408    clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  current_pattern_reg[0,0][1]/C
                         clock pessimism             -0.562     1.846    
    SLICE_X49Y129        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.902    current_pattern_reg[0,0][1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_pattern_reg[0,0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.108ns (34.286%)  route 0.207ns (65.714%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Net Delay (Source):      0.723ns (routing 0.127ns, distribution 0.596ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.142ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.680    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.695 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     1.045    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.072 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.723     1.795    clk_IBUF_BUFG
    SLICE_X49Y132        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y132        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.843 r  counter_reg[0]/Q
                         net (fo=14, routed)          0.077     1.920    counter[0]
    SLICE_X49Y133        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     1.935 r  current_pattern[0,1][7]_i_7/O
                         net (fo=64, routed)          0.114     2.049    current_pattern[0,1][7]_i_7_n_0
    SLICE_X49Y129        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.045     2.094 r  current_pattern[0,0][2]_i_1/O
                         net (fo=1, routed)           0.016     2.110    current_pattern[0,0][2]_i_1_n_0
    SLICE_X49Y129        FDRE                                         r  current_pattern_reg[0,0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    M25                  INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      1.032     1.032 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.074    clk_IBUF_inst/OUT
    M25                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.096 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.505    clk_IBUF
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.536 r  clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=73, routed)          0.872     2.408    clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  current_pattern_reg[0,0][2]/C
                         clock pessimism             -0.562     1.846    
    SLICE_X49Y129        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.902    current_pattern_reg[0,0][2]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.176         10.000      8.824      BUFGCE_X1Y26   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X49Y135  check_pattern_done_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y132  counter_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y132  counter_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y132  counter_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y129  current_pattern_reg[0,0][2]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y130  current_pattern_reg[0,0][3]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y114  current_pattern_reg[0,1][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y114  current_pattern_reg[0,1][1]/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X49Y114  current_pattern_reg[0,1][6]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y132  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y132  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y132  counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[2,0][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[2,0][2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[2,0][3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[2,0][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y114  current_pattern_reg[0,1][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y114  current_pattern_reg[0,1][1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y154  current_pattern_reg[1,0][5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X49Y135  check_pattern_done_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y132  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y132  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y132  counter_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y114  current_pattern_reg[0,1][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y114  current_pattern_reg[0,1][1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y157  current_pattern_reg[1,0][4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y159  current_pattern_reg[2,0][7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X51Y115  current_pattern_reg[2,1][5]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X49Y116  current_pattern_reg[3,1][1]/C



