// Seed: 2535279109
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    output wor   id_3,
    output tri0  id_4
);
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input wor id_5,
    output wand id_6,
    output supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output tri1 id_10,
    input tri id_11
);
  assign id_1 = id_4;
  module_0(
      id_5, id_4, id_3, id_1, id_6
  );
endmodule
