<profile>

<section name = "Vitis HLS Report for 'load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1'" level="0">
<item name = "Date">Tue Sep 30 23:58:51 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.521 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">589826, 589826, 2.359 ms, 2.359 ms, 589825, 589825, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- mem_rd_VITIS_LOOP_25_1">589824, 589824, 2, 1, 1, 589824, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 68, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_91_p2">+, 0, 0, 20, 20, 1</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln23_fu_97_p2">icmp, 0, 0, 8, 20, 20</column>
<column name="ap_block_state2_pp0_stage0_iter1_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">1, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">32, 2, 20, 40</column>
<column name="gmem1_blk_n_R">1, 2, 1, 2</column>
<column name="indvar_flatten_fu_56">32, 2, 20, 40</column>
<column name="matrix_stream_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_56">20, 0, 20, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_mat_Pipeline_mem_rd_VITIS_LOOP_25_1, return value</column>
<column name="m_axi_gmem1_0_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RFIFONUM">in, 13, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_0_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="matrix_stream_din">out, 32, ap_fifo, matrix_stream, pointer</column>
<column name="matrix_stream_full_n">in, 1, ap_fifo, matrix_stream, pointer</column>
<column name="matrix_stream_write">out, 1, ap_fifo, matrix_stream, pointer</column>
<column name="matrix_stream_num_data_valid">in, 7, ap_fifo, matrix_stream, pointer</column>
<column name="matrix_stream_fifo_cap">in, 7, ap_fifo, matrix_stream, pointer</column>
<column name="sext_ln23">in, 62, ap_stable, sext_ln23, scalar</column>
</table>
</item>
</section>
</profile>
