#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 10 22:28:37 2021
# Process ID: 16872
# Current directory: F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1
# Command line: vivado.exe -log TOP_Module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_Module.tcl
# Log file: F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.vds
# Journal file: F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_Module.tcl -notrace
Command: synth_design -top TOP_Module -part xc7k325tlffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 408.664 ; gain = 99.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'MMCM' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/realtime/MMCM_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart_test' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_READ bound to: 1 - type: integer 
	Parameter TX_WRITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:104]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 2 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter IDLE_TIME bound to: 8680 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_REC_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
	Parameter S_DATA bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CYCLE bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_START bound to: 2 - type: integer 
	Parameter S_SEND_BYTE bound to: 3 - type: integer 
	Parameter S_STOP bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_tx' [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_tx' (4#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/realtime/fifo_tx_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element rx_shift_n_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:50]
INFO: [Synth 8-256] done synthesizing module 'uart_test' (5#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:1]
INFO: [Synth 8-638] synthesizing module 'LED_Module' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
INFO: [Synth 8-256] done synthesizing module 'LED_Module' (6#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/LED_Module.v:23]
WARNING: [Synth 8-3848] Net reset in module/entity TOP_Module does not have driver. [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:33]
INFO: [Synth 8-256] done synthesizing module 'TOP_Module' (7#1) [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/new/TOP_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 461.152 ; gain = 152.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 461.152 ; gain = 152.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tlffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/dcp2/MMCM_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/dcp2/MMCM_in_context.xdc] for cell 'instance_name'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/dcp3/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/dcp3/fifo_tx_in_context.xdc] for cell 'uart/fifo_tx_inst'
Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
Finished Parsing XDC File [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/constrs_1/new/ccd_timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 856.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 856.285 ; gain = 547.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tlffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 856.285 ; gain = 547.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/dcp2/MMCM_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/.Xil/Vivado-16872-DESKTOP-EDCLT94/dcp2/MMCM_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart/fifo_tx_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 856.285 ; gain = 547.559
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_idle_flag" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_en_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "led0_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led1_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              001
                 S_START |                              001 |                              010
              S_REC_BYTE |                              010 |                              011
                  S_STOP |                              011 |                              100
                  S_DATA |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              001
                 S_START |                               01 |                              010
             S_SEND_BYTE |                               10 |                              011
                  S_STOP |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_next_state_reg' [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_test.v:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 856.285 ; gain = 547.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_test 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LED_Module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_frame_bit_num_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:244]
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/rx_bit_num_r_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:232]
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_rx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/uart_tx_inst/bit_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "led/led0_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led/led1_r" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element uart/uart_rx_inst/idle_cnt_reg was removed.  [F:/workspace/xilinx/timingtest/ccd_timing_test.srcs/sources_1/uart/uart_rx.v:191]
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[48]' (FDCE) to 'uart/din_r_reg[49]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[49]' (FDCE) to 'uart/din_r_reg[50]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[50]' (FDCE) to 'uart/din_r_reg[51]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[51]' (FDCE) to 'uart/din_r_reg[52]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[52]' (FDCE) to 'uart/din_r_reg[53]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[53]' (FDCE) to 'uart/din_r_reg[54]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[54]' (FDCE) to 'uart/din_r_reg[55]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[55]' (FDCE) to 'uart/din_r_reg[56]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[56]' (FDCE) to 'uart/din_r_reg[57]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[57]' (FDCE) to 'uart/din_r_reg[58]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[58]' (FDCE) to 'uart/din_r_reg[59]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[59]' (FDCE) to 'uart/din_r_reg[60]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[60]' (FDCE) to 'uart/din_r_reg[61]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[61]' (FDCE) to 'uart/din_r_reg[62]'
INFO: [Synth 8-3886] merging instance 'uart/din_r_reg[62]' (FDCE) to 'uart/din_r_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/din_r_reg[63] )
INFO: [Synth 8-3886] merging instance 'uart/tx_next_state_reg[2]' (LD) to 'uart/tx_next_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart/tx_next_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (uart/tx_next_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/uart_rx_inst/bit_idle_flag_n_reg) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[3]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/tx_state_reg[2]) is unused and will be removed from module TOP_Module.
WARNING: [Synth 8-3332] Sequential element (uart/din_r_reg[63]) is unused and will be removed from module TOP_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 856.285 ; gain = 547.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/ddr_clk' to pin 'instance_name/bbstub_ddr_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/uart_clk' to pin 'instance_name/bbstub_uart_clk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 856.285 ; gain = 547.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 860.441 ; gain = 551.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 862.656 ; gain = 553.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module instance_name has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 862.656 ; gain = 553.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 862.656 ; gain = 553.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 862.656 ; gain = 553.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 862.656 ; gain = 553.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 862.656 ; gain = 553.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 862.656 ; gain = 553.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         1|
|2     |fifo_tx       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |MMCM    |     1|
|2     |fifo_tx |     1|
|3     |CARRY4  |    16|
|4     |LUT2    |    25|
|5     |LUT3    |    28|
|6     |LUT4    |    17|
|7     |LUT5    |    33|
|8     |LUT6    |    63|
|9     |FDCE    |   250|
|10    |FDPE    |     1|
|11    |LD      |     2|
|12    |IBUF    |     2|
|13    |OBUF    |     3|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   455|
|2     |  led            |LED_Module |    43|
|3     |  uart           |uart_test  |   404|
|4     |    uart_rx_inst |uart_rx    |   200|
|5     |    uart_tx_inst |uart_tx    |    74|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 862.656 ; gain = 553.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 862.656 ; gain = 158.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 862.656 ; gain = 553.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 868.609 ; gain = 571.352
INFO: [Common 17-1381] The checkpoint 'F:/workspace/xilinx/timingtest/ccd_timing_test.runs/synth_1/TOP_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_Module_utilization_synth.rpt -pb TOP_Module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 868.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 10 22:29:20 2021...
