
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _130_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.004721    0.013026    0.007665    2.507665 v rst (in)
                                                         rst (net)
                      0.013027    0.000000    2.507665 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.015311    0.093980    0.128610    2.636274 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.093991    0.001046    2.637320 v fanout85/A (sky130_fd_sc_hd__buf_6)
    23    0.094640    0.088847    0.193209    2.830529 v fanout85/X (sky130_fd_sc_hd__buf_6)
                                                         net85 (net)
                      0.088865    0.001148    2.831677 v fanout84/A (sky130_fd_sc_hd__buf_6)
    31    0.097746    0.090505    0.196935    3.028612 v fanout84/X (sky130_fd_sc_hd__buf_6)
                                                         net84 (net)
                      0.090736    0.003228    3.031840 v _105_/A (sky130_fd_sc_hd__inv_2)
     1    0.005261    0.040126    0.066387    3.098227 ^ _105_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.040127    0.000124    3.098350 ^ _130_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              3.098350   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.060446    0.276811    0.200922    5.200922 ^ clk (in)
                                                         clk (net)
                      0.279133    0.000000    5.200922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.094694    0.113275    0.255211    5.456132 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114281    0.008534    5.464666 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.054585    0.073191    0.176934    5.641600 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.073497    0.003267    5.644867 ^ _130_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.050000    5.594867   clock uncertainty
                                  0.000000    5.594867   clock reconvergence pessimism
                                  0.227555    5.822422   library recovery time
                                              5.822422   data required time
---------------------------------------------------------------------------------------------
                                              5.822422   data required time
                                             -3.098350   data arrival time
---------------------------------------------------------------------------------------------
                                              2.724072   slack (MET)


Startpoint: _144_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.060446    0.276811    0.200922    0.200922 ^ clk (in)
                                                         clk (net)
                      0.279133    0.000000    0.200922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.094694    0.113275    0.255211    0.456133 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114707    0.010145    0.466277 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.079811    0.097157    0.194000    0.660277 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.097978    0.007106    0.667383 ^ _144_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.015420    0.144807    0.415281    1.082664 ^ _144_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net65 (net)
                      0.144817    0.001334    1.083998 ^ output65/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.169242    0.231499    1.315497 ^ output65/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[7] (net)
                      0.169244    0.000886    1.316382 ^ sine_out[7] (out)
                                              1.316382   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.050000    4.950000   clock uncertainty
                                  0.000000    4.950000   clock reconvergence pessimism
                                 -2.250000    2.700000   output external delay
                                              2.700000   data required time
---------------------------------------------------------------------------------------------
                                              2.700000   data required time
                                             -1.316382   data arrival time
---------------------------------------------------------------------------------------------
                                              1.383618   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
fanout83/X                               15     31    -16 (VIOLATED)
fanout84/X                               15     31    -16 (VIOLATED)
fanout85/X                               15     23     -8 (VIOLATED)
clkbuf_2_0__f_clk/X                      15     21     -6 (VIOLATED)
clkbuf_2_1__f_clk/X                      15     19     -4 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[0]                         0.027560    0.051228   -0.023668 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_86/HI
 mem_i1_87/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 5
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 5
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
