// Seed: 2817747492
module module_0 ();
  assign id_1 = id_1;
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
  always @(id_1) id_1 = "";
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    case (id_2)
      id_2: id_1 = id_2;
      1 != id_2: id_1 <= id_2 ^ id_2;
      1: id_1 <= 1;
      default: id_1 <= 1 & 1;
    endcase
  end
  module_0 modCall_1 ();
endmodule
