
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ./sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c3540.ckt: 0.1s 0.1s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for creating dummy nodes ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for generating fault list ./sample_circuits/c3540.ckt: 0.0s 0.1s
T'10000011111111100110110110001111111110101110001011 0'
T'11111000001011100101100001100111110111110101011100 0'
T'11010111110111000111000111011111011111010000110000 1'
T'11011111111111110101100111101111111110100101001001 1'
T'11011100101101100010001111001111111111011101001101 1'
T'11111110101101011111111101100101110010011000011101 1'
T'01111011111111010001100011101101111111000101111111 1'
T'11000000000011101000000001011111111111000101101100 0'
T'11111111111111110001010111111011111001100101101111 1'
T'00100000000001111111110111010100111110011011101100 1'
T'11111111000011100010000001101111111111010010111101 1'
T'01111101111111010011100111101111100011111101111010 1'
T'11110000011111100010000101111111111110000100010100 1'
T'11101110010001101111010101111111111110011001001101 1'
T'00111000000001111100001000101111111101011100110101 1'
T'11111000000010011011100111101111111101110101100001 0'
T'10010001000001110011000000101111111110001110010010 1'
T'10011000010000011101000000001111111111111000001001 1'
T'11011000001001011111000000001110001111101010101001 1'
T'11010000011111110100101001111111111111111100001010 1'
T'11110111111101000101011111111011111111111011001110 1'
T'00110101101111101110001110101110111110011000100111 1'
T'11010000111111001010001011111111111111100011011110 1'
T'11111111111011011110111111101111111110111011101111 1'
T'11111111101111010111110111100111100101101111011110 1'
T'11111000000011101101101101110011110000100001111101 0'
T'11110100101011100000101101111111111110101001011101 1'
T'11110111111111110001010101100111100101010111111101 1'
T'11110110101110110011100001111111111111110010111110 1'
T'11010100000011110001000001000111110110101000111011 1'
T'11111010000001101111100001111111111110100110011100 0'
T'10111000000010101111010101110111111010110000100011 1'
T'11010100011101100000100000101111100101001001011101 1'
T'11101101111110100111110111111111111100010101111101 1'
T'11111110111111110101110111100010100111011111011111 0'
T'11110101011111001000100001111111111111100101011100 1'
T'11101111111111101001011110101111111111001010110110 0'
T'11101110111110110100111111101111111101000001011101 1'
T'01111000000011110001110101001010110000101011100100 1'
T'11110011111011101011011111111101101011001001111101 1'
T'11111111011111101110110111111100010110101001111100 1'
T'11111010110111001100110011101111111101100010011100 1'
T'11011111100010101101000001101010101101100001111101 1'
T'11101011111111000011010101101111111110011011001100 1'
T'01101000000010100000001010011100110111001111001100 1'
T'11101100000010001100100000111111111101110011011101 1'
T'11111110010011101010010111011111101110001101000100 1'
T'11110111001001011000100000101111111100010101100110 1'
T'11111000000010110000010000100110011110001100010111 0'
T'11110100101011001011110110111111111110110001011101 1'
T'11010000111111010001100101111111111111110111110101 1'
T'10111101101111011101111101011111111111101101110000 1'
T'11111001110101001101100101111111111110100010001101 1'
T'11010000101111101000001111011111010110011010111010 1'
T'11111011111111001101110101101010010011100111001111 1'
T'11101100011001011111110101101111111110101011101101 1'
T'11001111111110010111001011011111111111011111011101 1'
T'10111111111111000101100101011111100111100001011010 1'
T'01111010000011010010000101111111111111100010101101 1'
T'11110111111001010010000000101111111110111111010110 1'
T'10111000000011010111010101011001110001010101111000 1'
T'11110000101101001111110111101111111111111001111101 1'
T'11111111010110111111000001111111110100011100011111 1'
T'10111000000011001011100001101111111111100011000100 0'
T'11111000010011000111100000110101111110100010011110 0'
T'11011110100011111010110101111111111011011110101111 1'
T'10101111111111000100100010010111111110101100100001 0'
T'11011000000010001010110011001111111110111010110101 1'
T'01001000000011011101100001111111110111000010011100 0'
T'11111100000011101100000001111111111111000010001101 0'
T'10011000000000011001100000101111111111110111011001 0'
T'10111000000011010000010101001111111101110000011100 1'
T'11111000000101010000100001111111111101111000111110 0'
T'01101000000010010100100001100111111111001011000101 0'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 104

#total number of backtracks = 352864
#atpg: cputime for test pattern generation ./sample_circuits/c3540.ckt: 69.7s 69.8s
