#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x152104b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x152104df0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x152104f60 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x140008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1521056a0_0 .net "in", 31 0, o0x140008010;  0 drivers
v0x1521156a0_0 .var "out", 31 0;
S_0x1521050d0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1400080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152115760_0 .net "clk", 0 0, o0x1400080d0;  0 drivers
o0x140008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152115800_0 .net "data_address", 31 0, o0x140008100;  0 drivers
o0x140008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1521158b0_0 .net "data_read", 0 0, o0x140008130;  0 drivers
v0x152115960_0 .var "data_readdata", 31 0;
o0x140008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x152115a10_0 .net "data_write", 0 0, o0x140008190;  0 drivers
o0x1400081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152115af0_0 .net "data_writedata", 31 0, o0x1400081c0;  0 drivers
S_0x1521052d0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x140008310 .functor BUFZ 1, C4<z>; HiZ drive
v0x152115c30_0 .net "clk", 0 0, o0x140008310;  0 drivers
v0x152115ce0_0 .var "curr_addr", 31 0;
o0x140008370 .functor BUFZ 1, C4<z>; HiZ drive
v0x152115d90_0 .net "enable", 0 0, o0x140008370;  0 drivers
o0x1400083a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152115e40_0 .net "next_addr", 31 0, o0x1400083a0;  0 drivers
o0x1400083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152115ef0_0 .net "reset", 0 0, o0x1400083d0;  0 drivers
E_0x152104d20 .event posedge, v0x152115c30_0;
S_0x1521054f0 .scope module, "srav_tb" "srav_tb" 7 1;
 .timescale 0 0;
v0x152122ac0_0 .net "active", 0 0, L_0x15212b460;  1 drivers
v0x152122b70_0 .var "clk", 0 0;
v0x152122c80_0 .var "clk_enable", 0 0;
v0x152122d10_0 .net "data_address", 31 0, v0x152120aa0_0;  1 drivers
v0x152122da0_0 .net "data_read", 0 0, L_0x15212aaa0;  1 drivers
v0x152122e30_0 .var "data_readdata", 31 0;
v0x152122ec0_0 .net "data_write", 0 0, L_0x15212a530;  1 drivers
v0x152122f50_0 .net "data_writedata", 31 0, v0x1521198b0_0;  1 drivers
v0x152123020_0 .net "instr_address", 31 0, L_0x15212b590;  1 drivers
v0x152123130_0 .var "instr_readdata", 31 0;
v0x1521231c0_0 .net "register_v0", 31 0, L_0x152128de0;  1 drivers
v0x152123290_0 .var "reset", 0 0;
v0x1521233a0_0 .var "testlower5", 4 0;
S_0x152116050 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 37, 7 37 0, S_0x1521054f0;
 .timescale 0 0;
v0x152116220_0 .var "expected", 31 0;
v0x1521162e0_0 .var "funct", 5 0;
v0x152116390_0 .var "i", 4 0;
v0x152116450_0 .var "imm", 15 0;
v0x152116500_0 .var "imm_instr", 31 0;
v0x1521165f0_0 .var "opcode", 5 0;
v0x1521166a0_0 .var "r_instr", 31 0;
v0x152116750_0 .var "rd", 4 0;
v0x152116800_0 .var "rs", 4 0;
v0x152116910_0 .var "rt", 4 0;
v0x1521169c0_0 .var "shamt", 4 0;
v0x152116a70_0 .var "test", 31 0;
E_0x152105440 .event posedge, v0x152119bc0_0;
S_0x152116b20 .scope module, "dut" "mips_cpu_harvard" 7 129, 8 1 0, S_0x1521054f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x152123fa0 .functor OR 1, L_0x152123c50, L_0x152123e60, C4<0>, C4<0>;
L_0x152124090 .functor BUFZ 1, L_0x152123740, C4<0>, C4<0>, C4<0>;
L_0x1521244c0 .functor AND 1, L_0x152123740, L_0x152124610, C4<1>, C4<1>;
L_0x152124790 .functor OR 1, L_0x1521244c0, L_0x152124530, C4<0>, C4<0>;
L_0x1521248c0 .functor OR 1, L_0x152124790, L_0x152124340, C4<0>, C4<0>;
L_0x1521249e0 .functor OR 1, L_0x1521248c0, L_0x152125c80, C4<0>, C4<0>;
L_0x152124a90 .functor OR 1, L_0x1521249e0, L_0x152125710, C4<0>, C4<0>;
L_0x152125620 .functor AND 1, L_0x152125130, L_0x152125250, C4<1>, C4<1>;
L_0x152125710 .functor OR 1, L_0x152124ed0, L_0x152125620, C4<0>, C4<0>;
L_0x152125c80 .functor AND 1, L_0x152125400, L_0x152125930, C4<1>, C4<1>;
L_0x1521261e0 .functor OR 1, L_0x152125b20, L_0x152125e50, C4<0>, C4<0>;
L_0x152124260 .functor OR 1, L_0x1521265d0, L_0x152126880, C4<0>, C4<0>;
L_0x152126bb0 .functor AND 1, L_0x1521260a0, L_0x152124260, C4<1>, C4<1>;
L_0x152126db0 .functor OR 1, L_0x152126a40, L_0x152126ef0, C4<0>, C4<0>;
L_0x152127240 .functor OR 1, L_0x152126db0, L_0x152127120, C4<0>, C4<0>;
L_0x152126ca0 .functor AND 1, L_0x152123740, L_0x152127240, C4<1>, C4<1>;
L_0x152126fd0 .functor AND 1, L_0x152123740, L_0x152127430, C4<1>, C4<1>;
L_0x1521272f0 .functor AND 1, L_0x152123740, L_0x152125500, C4<1>, C4<1>;
L_0x152127ef0 .functor AND 1, v0x152120980_0, v0x1521227c0_0, C4<1>, C4<1>;
L_0x152127f60 .functor AND 1, L_0x152127ef0, L_0x152124a90, C4<1>, C4<1>;
L_0x152128090 .functor OR 1, L_0x152125710, L_0x152125c80, C4<0>, C4<0>;
L_0x152128e50 .functor BUFZ 32, L_0x152128a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152128f40 .functor BUFZ 32, L_0x152128cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152129eb0 .functor AND 1, v0x152122c80_0, L_0x152126ca0, C4<1>, C4<1>;
L_0x152129f20 .functor AND 1, L_0x152129eb0, v0x152120980_0, C4<1>, C4<1>;
L_0x152128760 .functor AND 1, L_0x152129f20, L_0x15212a100, C4<1>, C4<1>;
L_0x15212a3e0 .functor AND 1, v0x152120980_0, v0x1521227c0_0, C4<1>, C4<1>;
L_0x15212a530 .functor AND 1, L_0x15212a3e0, L_0x152124c60, C4<1>, C4<1>;
L_0x15212a1a0 .functor OR 1, L_0x15212a5e0, L_0x15212a680, C4<0>, C4<0>;
L_0x15212aa30 .functor AND 1, L_0x15212a1a0, L_0x15212a290, C4<1>, C4<1>;
L_0x15212aaa0 .functor OR 1, L_0x152124340, L_0x15212aa30, C4<0>, C4<0>;
L_0x15212b460 .functor BUFZ 1, v0x152120980_0, C4<0>, C4<0>, C4<0>;
L_0x15212b590 .functor BUFZ 32, v0x152120a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15211bc50_0 .net *"_ivl_100", 31 0, L_0x152125890;  1 drivers
L_0x1400404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211bce0_0 .net *"_ivl_103", 25 0, L_0x1400404d8;  1 drivers
L_0x140040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211bd70_0 .net/2u *"_ivl_104", 31 0, L_0x140040520;  1 drivers
v0x15211be00_0 .net *"_ivl_106", 0 0, L_0x152125400;  1 drivers
v0x15211be90_0 .net *"_ivl_109", 5 0, L_0x152125a80;  1 drivers
L_0x140040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15211bf30_0 .net/2u *"_ivl_110", 5 0, L_0x140040568;  1 drivers
v0x15211bfe0_0 .net *"_ivl_112", 0 0, L_0x152125930;  1 drivers
v0x15211c080_0 .net *"_ivl_116", 31 0, L_0x152125db0;  1 drivers
L_0x1400405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211c130_0 .net *"_ivl_119", 25 0, L_0x1400405b0;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15211c240_0 .net/2u *"_ivl_12", 5 0, L_0x1400400a0;  1 drivers
L_0x1400405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15211c2f0_0 .net/2u *"_ivl_120", 31 0, L_0x1400405f8;  1 drivers
v0x15211c3a0_0 .net *"_ivl_122", 0 0, L_0x152125b20;  1 drivers
v0x15211c440_0 .net *"_ivl_124", 31 0, L_0x152125fc0;  1 drivers
L_0x140040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211c4f0_0 .net *"_ivl_127", 25 0, L_0x140040640;  1 drivers
L_0x140040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15211c5a0_0 .net/2u *"_ivl_128", 31 0, L_0x140040688;  1 drivers
v0x15211c650_0 .net *"_ivl_130", 0 0, L_0x152125e50;  1 drivers
v0x15211c6f0_0 .net *"_ivl_134", 31 0, L_0x152126330;  1 drivers
L_0x1400406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211c880_0 .net *"_ivl_137", 25 0, L_0x1400406d0;  1 drivers
L_0x140040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211c910_0 .net/2u *"_ivl_138", 31 0, L_0x140040718;  1 drivers
v0x15211c9c0_0 .net *"_ivl_140", 0 0, L_0x1521260a0;  1 drivers
v0x15211ca60_0 .net *"_ivl_143", 5 0, L_0x1521266e0;  1 drivers
L_0x140040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15211cb10_0 .net/2u *"_ivl_144", 5 0, L_0x140040760;  1 drivers
v0x15211cbc0_0 .net *"_ivl_146", 0 0, L_0x1521265d0;  1 drivers
v0x15211cc60_0 .net *"_ivl_149", 5 0, L_0x1521269a0;  1 drivers
L_0x1400407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x15211cd10_0 .net/2u *"_ivl_150", 5 0, L_0x1400407a8;  1 drivers
v0x15211cdc0_0 .net *"_ivl_152", 0 0, L_0x152126880;  1 drivers
v0x15211ce60_0 .net *"_ivl_155", 0 0, L_0x152124260;  1 drivers
v0x15211cf00_0 .net *"_ivl_159", 1 0, L_0x152126d10;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15211cfb0_0 .net/2u *"_ivl_16", 5 0, L_0x1400400e8;  1 drivers
L_0x1400407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x15211d060_0 .net/2u *"_ivl_160", 1 0, L_0x1400407f0;  1 drivers
v0x15211d110_0 .net *"_ivl_162", 0 0, L_0x152126a40;  1 drivers
L_0x140040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x15211d1b0_0 .net/2u *"_ivl_164", 5 0, L_0x140040838;  1 drivers
v0x15211d260_0 .net *"_ivl_166", 0 0, L_0x152126ef0;  1 drivers
v0x15211c790_0 .net *"_ivl_169", 0 0, L_0x152126db0;  1 drivers
L_0x140040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x15211d4f0_0 .net/2u *"_ivl_170", 5 0, L_0x140040880;  1 drivers
v0x15211d580_0 .net *"_ivl_172", 0 0, L_0x152127120;  1 drivers
v0x15211d610_0 .net *"_ivl_175", 0 0, L_0x152127240;  1 drivers
L_0x1400408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x15211d6a0_0 .net/2u *"_ivl_178", 5 0, L_0x1400408c8;  1 drivers
v0x15211d740_0 .net *"_ivl_180", 0 0, L_0x152127430;  1 drivers
L_0x140040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x15211d7e0_0 .net/2u *"_ivl_184", 5 0, L_0x140040910;  1 drivers
v0x15211d890_0 .net *"_ivl_186", 0 0, L_0x152125500;  1 drivers
L_0x140040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x15211d930_0 .net/2u *"_ivl_194", 4 0, L_0x140040958;  1 drivers
v0x15211d9e0_0 .net *"_ivl_197", 4 0, L_0x152127b20;  1 drivers
v0x15211da90_0 .net *"_ivl_199", 4 0, L_0x1521279b0;  1 drivers
v0x15211db40_0 .net *"_ivl_20", 31 0, L_0x152123ab0;  1 drivers
v0x15211dbf0_0 .net *"_ivl_200", 4 0, L_0x152127a50;  1 drivers
v0x15211dca0_0 .net *"_ivl_205", 0 0, L_0x152127ef0;  1 drivers
v0x15211dd40_0 .net *"_ivl_209", 0 0, L_0x152128090;  1 drivers
L_0x1400409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15211dde0_0 .net/2u *"_ivl_210", 31 0, L_0x1400409a0;  1 drivers
v0x15211de90_0 .net *"_ivl_212", 31 0, L_0x152127080;  1 drivers
v0x15211df40_0 .net *"_ivl_214", 31 0, L_0x152127bc0;  1 drivers
v0x15211dff0_0 .net *"_ivl_216", 31 0, L_0x152128430;  1 drivers
v0x15211e0a0_0 .net *"_ivl_218", 31 0, L_0x1521282f0;  1 drivers
v0x15211e150_0 .net *"_ivl_227", 0 0, L_0x152129eb0;  1 drivers
v0x15211e1f0_0 .net *"_ivl_229", 0 0, L_0x152129f20;  1 drivers
L_0x140040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211e290_0 .net *"_ivl_23", 25 0, L_0x140040130;  1 drivers
v0x15211e340_0 .net *"_ivl_230", 31 0, L_0x15212a060;  1 drivers
L_0x140040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211e3f0_0 .net *"_ivl_233", 30 0, L_0x140040ac0;  1 drivers
L_0x140040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15211e4a0_0 .net/2u *"_ivl_234", 31 0, L_0x140040b08;  1 drivers
v0x15211e550_0 .net *"_ivl_236", 0 0, L_0x15212a100;  1 drivers
L_0x140040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15211e5f0_0 .net/2u *"_ivl_24", 31 0, L_0x140040178;  1 drivers
v0x15211e6a0_0 .net *"_ivl_241", 0 0, L_0x15212a3e0;  1 drivers
L_0x140040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x15211e740_0 .net/2u *"_ivl_244", 5 0, L_0x140040b50;  1 drivers
L_0x140040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x15211e7f0_0 .net/2u *"_ivl_248", 5 0, L_0x140040b98;  1 drivers
v0x15211e8a0_0 .net *"_ivl_255", 0 0, L_0x15212a290;  1 drivers
v0x15211d300_0 .net *"_ivl_257", 0 0, L_0x15212aa30;  1 drivers
v0x15211d3a0_0 .net *"_ivl_26", 0 0, L_0x152123c50;  1 drivers
v0x15211d440_0 .net *"_ivl_261", 15 0, L_0x15212aed0;  1 drivers
v0x15211e930_0 .net *"_ivl_262", 17 0, L_0x15212a760;  1 drivers
L_0x140040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15211e9e0_0 .net *"_ivl_265", 1 0, L_0x140040c28;  1 drivers
v0x15211ea90_0 .net *"_ivl_268", 15 0, L_0x15212b180;  1 drivers
L_0x140040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15211eb40_0 .net *"_ivl_270", 1 0, L_0x140040c70;  1 drivers
v0x15211ebf0_0 .net *"_ivl_273", 0 0, L_0x15212b0b0;  1 drivers
L_0x140040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x15211eca0_0 .net/2u *"_ivl_274", 13 0, L_0x140040cb8;  1 drivers
L_0x140040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211ed50_0 .net/2u *"_ivl_276", 13 0, L_0x140040d00;  1 drivers
v0x15211ee00_0 .net *"_ivl_278", 13 0, L_0x15212b220;  1 drivers
v0x15211eeb0_0 .net *"_ivl_28", 31 0, L_0x152123d70;  1 drivers
L_0x1400401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211ef60_0 .net *"_ivl_31", 25 0, L_0x1400401c0;  1 drivers
L_0x140040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15211f010_0 .net/2u *"_ivl_32", 31 0, L_0x140040208;  1 drivers
v0x15211f0c0_0 .net *"_ivl_34", 0 0, L_0x152123e60;  1 drivers
v0x15211f160_0 .net *"_ivl_4", 31 0, L_0x1521235f0;  1 drivers
v0x15211f210_0 .net *"_ivl_41", 2 0, L_0x152124140;  1 drivers
L_0x140040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x15211f2c0_0 .net/2u *"_ivl_42", 2 0, L_0x140040250;  1 drivers
v0x15211f370_0 .net *"_ivl_47", 2 0, L_0x152124420;  1 drivers
L_0x140040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x15211f420_0 .net/2u *"_ivl_48", 2 0, L_0x140040298;  1 drivers
v0x15211f4d0_0 .net *"_ivl_53", 0 0, L_0x152124610;  1 drivers
v0x15211f570_0 .net *"_ivl_55", 0 0, L_0x1521244c0;  1 drivers
v0x15211f610_0 .net *"_ivl_57", 0 0, L_0x152124790;  1 drivers
v0x15211f6b0_0 .net *"_ivl_59", 0 0, L_0x1521248c0;  1 drivers
v0x15211f750_0 .net *"_ivl_61", 0 0, L_0x1521249e0;  1 drivers
v0x15211f7f0_0 .net *"_ivl_65", 2 0, L_0x152124ba0;  1 drivers
L_0x1400402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x15211f8a0_0 .net/2u *"_ivl_66", 2 0, L_0x1400402e0;  1 drivers
L_0x140040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211f950_0 .net *"_ivl_7", 25 0, L_0x140040010;  1 drivers
v0x15211fa00_0 .net *"_ivl_70", 31 0, L_0x152124e30;  1 drivers
L_0x140040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211fab0_0 .net *"_ivl_73", 25 0, L_0x140040328;  1 drivers
L_0x140040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15211fb60_0 .net/2u *"_ivl_74", 31 0, L_0x140040370;  1 drivers
v0x15211fc10_0 .net *"_ivl_76", 0 0, L_0x152124ed0;  1 drivers
v0x15211fcb0_0 .net *"_ivl_78", 31 0, L_0x152125090;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211fd60_0 .net/2u *"_ivl_8", 31 0, L_0x140040058;  1 drivers
L_0x1400403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15211fe10_0 .net *"_ivl_81", 25 0, L_0x1400403b8;  1 drivers
L_0x140040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15211fec0_0 .net/2u *"_ivl_82", 31 0, L_0x140040400;  1 drivers
v0x15211ff70_0 .net *"_ivl_84", 0 0, L_0x152125130;  1 drivers
v0x152120010_0 .net *"_ivl_87", 0 0, L_0x152124ff0;  1 drivers
v0x1521200c0_0 .net *"_ivl_88", 31 0, L_0x152125300;  1 drivers
L_0x140040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152120170_0 .net *"_ivl_91", 30 0, L_0x140040448;  1 drivers
L_0x140040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x152120220_0 .net/2u *"_ivl_92", 31 0, L_0x140040490;  1 drivers
v0x1521202d0_0 .net *"_ivl_94", 0 0, L_0x152125250;  1 drivers
v0x152120370_0 .net *"_ivl_97", 0 0, L_0x152125620;  1 drivers
v0x152120410_0 .net "active", 0 0, L_0x15212b460;  alias, 1 drivers
v0x1521204b0_0 .net "alu_op1", 31 0, L_0x152128e50;  1 drivers
v0x152120550_0 .net "alu_op2", 31 0, L_0x152128f40;  1 drivers
v0x1521205f0_0 .net "alui_instr", 0 0, L_0x152124530;  1 drivers
v0x152120690_0 .net "b_flag", 0 0, v0x152117770_0;  1 drivers
v0x152120740_0 .net "b_imm", 17 0, L_0x15212af90;  1 drivers
v0x1521207d0_0 .net "b_offset", 31 0, L_0x15212b380;  1 drivers
v0x152120860_0 .net "clk", 0 0, v0x152122b70_0;  1 drivers
v0x1521208f0_0 .net "clk_enable", 0 0, v0x152122c80_0;  1 drivers
v0x152120980_0 .var "cpu_active", 0 0;
v0x152120a10_0 .var "curr_addr", 31 0;
v0x152120aa0_0 .var "data_address", 31 0;
v0x152120b40_0 .net "data_read", 0 0, L_0x15212aaa0;  alias, 1 drivers
v0x152120be0_0 .net "data_readdata", 31 0, v0x152122e30_0;  1 drivers
v0x152120cc0_0 .net "data_write", 0 0, L_0x15212a530;  alias, 1 drivers
v0x152120d60_0 .net "data_writedata", 31 0, v0x1521198b0_0;  alias, 1 drivers
v0x152120e00_0 .var "delay_slot", 31 0;
v0x152120ea0_0 .net "effective_addr", 31 0, v0x152117b30_0;  1 drivers
v0x152120f40_0 .net "funct_code", 5 0, L_0x152123550;  1 drivers
v0x152120ff0_0 .net "hi_out", 31 0, v0x152119c70_0;  1 drivers
v0x1521210b0_0 .net "hl_reg_enable", 0 0, L_0x152128760;  1 drivers
v0x152121180_0 .net "instr_address", 31 0, L_0x15212b590;  alias, 1 drivers
v0x152121220_0 .net "instr_opcode", 5 0, L_0x152123430;  1 drivers
v0x1521212c0_0 .net "instr_readdata", 31 0, v0x152123130_0;  1 drivers
v0x152121390_0 .net "j_imm", 0 0, L_0x1521261e0;  1 drivers
v0x152121430_0 .net "j_reg", 0 0, L_0x152126bb0;  1 drivers
v0x1521214d0_0 .net "link_const", 0 0, L_0x152125710;  1 drivers
v0x152121570_0 .net "link_reg", 0 0, L_0x152125c80;  1 drivers
v0x152121610_0 .net "lo_out", 31 0, v0x15211a3a0_0;  1 drivers
v0x1521216b0_0 .net "load_data", 31 0, v0x152118c20_0;  1 drivers
v0x152121760_0 .net "load_instr", 0 0, L_0x152124340;  1 drivers
v0x1521217f0_0 .net "lw", 0 0, L_0x152123860;  1 drivers
v0x152121890_0 .net "mfhi", 0 0, L_0x152126fd0;  1 drivers
v0x152121930_0 .net "mflo", 0 0, L_0x1521272f0;  1 drivers
v0x1521219d0_0 .net "movefrom", 0 0, L_0x152123fa0;  1 drivers
v0x152121a70_0 .net "muldiv", 0 0, L_0x152126ca0;  1 drivers
v0x152121b10_0 .var "next_delay_slot", 31 0;
v0x152121bc0_0 .net "partial_store", 0 0, L_0x15212a1a0;  1 drivers
v0x152121c60_0 .net "r_format", 0 0, L_0x152123740;  1 drivers
v0x152121d00_0 .net "reg_a_read_data", 31 0, L_0x152128a40;  1 drivers
v0x152121dc0_0 .net "reg_a_read_index", 4 0, L_0x1521278d0;  1 drivers
v0x152121e70_0 .net "reg_b_read_data", 31 0, L_0x152128cf0;  1 drivers
v0x152121f00_0 .net "reg_b_read_index", 4 0, L_0x152127510;  1 drivers
v0x152121fc0_0 .net "reg_dst", 0 0, L_0x152124090;  1 drivers
v0x152122050_0 .net "reg_write", 0 0, L_0x152124a90;  1 drivers
v0x1521220f0_0 .net "reg_write_data", 31 0, L_0x1521286c0;  1 drivers
v0x1521221b0_0 .net "reg_write_enable", 0 0, L_0x152127f60;  1 drivers
v0x152122260_0 .net "reg_write_index", 4 0, L_0x152127d90;  1 drivers
v0x152122310_0 .net "register_v0", 31 0, L_0x152128de0;  alias, 1 drivers
v0x1521223c0_0 .net "reset", 0 0, v0x152123290_0;  1 drivers
v0x152122450_0 .net "result", 31 0, v0x152117f80_0;  1 drivers
v0x152122500_0 .net "result_hi", 31 0, v0x152117920_0;  1 drivers
v0x1521225d0_0 .net "result_lo", 31 0, v0x152117a80_0;  1 drivers
v0x1521226a0_0 .net "sb", 0 0, L_0x15212a5e0;  1 drivers
v0x152122730_0 .net "sh", 0 0, L_0x15212a680;  1 drivers
v0x1521227c0_0 .var "state", 0 0;
v0x152122860_0 .net "store_instr", 0 0, L_0x152124c60;  1 drivers
v0x152122900_0 .net "sw", 0 0, L_0x1521239d0;  1 drivers
E_0x152116590/0 .event edge, v0x152117770_0, v0x152120e00_0, v0x1521207d0_0, v0x152121390_0;
E_0x152116590/1 .event edge, v0x1521179d0_0, v0x152121430_0, v0x15211b060_0;
E_0x152116590 .event/or E_0x152116590/0, E_0x152116590/1;
E_0x152116eb0 .event edge, v0x152119590_0, v0x152117b30_0;
L_0x152123430 .part v0x152123130_0, 26, 6;
L_0x152123550 .part v0x152123130_0, 0, 6;
L_0x1521235f0 .concat [ 6 26 0 0], L_0x152123430, L_0x140040010;
L_0x152123740 .cmp/eq 32, L_0x1521235f0, L_0x140040058;
L_0x152123860 .cmp/eq 6, L_0x152123430, L_0x1400400a0;
L_0x1521239d0 .cmp/eq 6, L_0x152123430, L_0x1400400e8;
L_0x152123ab0 .concat [ 6 26 0 0], L_0x152123430, L_0x140040130;
L_0x152123c50 .cmp/eq 32, L_0x152123ab0, L_0x140040178;
L_0x152123d70 .concat [ 6 26 0 0], L_0x152123430, L_0x1400401c0;
L_0x152123e60 .cmp/eq 32, L_0x152123d70, L_0x140040208;
L_0x152124140 .part L_0x152123430, 3, 3;
L_0x152124340 .cmp/eq 3, L_0x152124140, L_0x140040250;
L_0x152124420 .part L_0x152123430, 3, 3;
L_0x152124530 .cmp/eq 3, L_0x152124420, L_0x140040298;
L_0x152124610 .reduce/nor L_0x152126ca0;
L_0x152124ba0 .part L_0x152123430, 3, 3;
L_0x152124c60 .cmp/eq 3, L_0x152124ba0, L_0x1400402e0;
L_0x152124e30 .concat [ 6 26 0 0], L_0x152123430, L_0x140040328;
L_0x152124ed0 .cmp/eq 32, L_0x152124e30, L_0x140040370;
L_0x152125090 .concat [ 6 26 0 0], L_0x152123430, L_0x1400403b8;
L_0x152125130 .cmp/eq 32, L_0x152125090, L_0x140040400;
L_0x152124ff0 .part v0x152123130_0, 20, 1;
L_0x152125300 .concat [ 1 31 0 0], L_0x152124ff0, L_0x140040448;
L_0x152125250 .cmp/eq 32, L_0x152125300, L_0x140040490;
L_0x152125890 .concat [ 6 26 0 0], L_0x152123430, L_0x1400404d8;
L_0x152125400 .cmp/eq 32, L_0x152125890, L_0x140040520;
L_0x152125a80 .part v0x152123130_0, 0, 6;
L_0x152125930 .cmp/eq 6, L_0x152125a80, L_0x140040568;
L_0x152125db0 .concat [ 6 26 0 0], L_0x152123430, L_0x1400405b0;
L_0x152125b20 .cmp/eq 32, L_0x152125db0, L_0x1400405f8;
L_0x152125fc0 .concat [ 6 26 0 0], L_0x152123430, L_0x140040640;
L_0x152125e50 .cmp/eq 32, L_0x152125fc0, L_0x140040688;
L_0x152126330 .concat [ 6 26 0 0], L_0x152123430, L_0x1400406d0;
L_0x1521260a0 .cmp/eq 32, L_0x152126330, L_0x140040718;
L_0x1521266e0 .part v0x152123130_0, 0, 6;
L_0x1521265d0 .cmp/eq 6, L_0x1521266e0, L_0x140040760;
L_0x1521269a0 .part v0x152123130_0, 0, 6;
L_0x152126880 .cmp/eq 6, L_0x1521269a0, L_0x1400407a8;
L_0x152126d10 .part L_0x152123550, 3, 2;
L_0x152126a40 .cmp/eq 2, L_0x152126d10, L_0x1400407f0;
L_0x152126ef0 .cmp/eq 6, L_0x152123550, L_0x140040838;
L_0x152127120 .cmp/eq 6, L_0x152123550, L_0x140040880;
L_0x152127430 .cmp/eq 6, L_0x152123550, L_0x1400408c8;
L_0x152125500 .cmp/eq 6, L_0x152123550, L_0x140040910;
L_0x1521278d0 .part v0x152123130_0, 21, 5;
L_0x152127510 .part v0x152123130_0, 16, 5;
L_0x152127b20 .part v0x152123130_0, 11, 5;
L_0x1521279b0 .part v0x152123130_0, 16, 5;
L_0x152127a50 .functor MUXZ 5, L_0x1521279b0, L_0x152127b20, L_0x152124090, C4<>;
L_0x152127d90 .functor MUXZ 5, L_0x152127a50, L_0x140040958, L_0x152125710, C4<>;
L_0x152127080 .arith/sum 32, v0x152120e00_0, L_0x1400409a0;
L_0x152127bc0 .functor MUXZ 32, v0x152117f80_0, v0x152118c20_0, L_0x152124340, C4<>;
L_0x152128430 .functor MUXZ 32, L_0x152127bc0, v0x15211a3a0_0, L_0x1521272f0, C4<>;
L_0x1521282f0 .functor MUXZ 32, L_0x152128430, v0x152119c70_0, L_0x152126fd0, C4<>;
L_0x1521286c0 .functor MUXZ 32, L_0x1521282f0, L_0x152127080, L_0x152128090, C4<>;
L_0x15212a060 .concat [ 1 31 0 0], v0x1521227c0_0, L_0x140040ac0;
L_0x15212a100 .cmp/eq 32, L_0x15212a060, L_0x140040b08;
L_0x15212a5e0 .cmp/eq 6, L_0x152123430, L_0x140040b50;
L_0x15212a680 .cmp/eq 6, L_0x152123430, L_0x140040b98;
L_0x15212a290 .reduce/nor v0x1521227c0_0;
L_0x15212aed0 .part v0x152123130_0, 0, 16;
L_0x15212a760 .concat [ 16 2 0 0], L_0x15212aed0, L_0x140040c28;
L_0x15212b180 .part L_0x15212a760, 0, 16;
L_0x15212af90 .concat [ 2 16 0 0], L_0x140040c70, L_0x15212b180;
L_0x15212b0b0 .part L_0x15212af90, 17, 1;
L_0x15212b220 .functor MUXZ 14, L_0x140040d00, L_0x140040cb8, L_0x15212b0b0, C4<>;
L_0x15212b380 .concat [ 18 14 0 0], L_0x15212af90, L_0x15212b220;
S_0x152116ee0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x152116b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x152117240_0 .net *"_ivl_10", 15 0, L_0x152129840;  1 drivers
L_0x140040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x152117300_0 .net/2u *"_ivl_14", 15 0, L_0x140040a78;  1 drivers
v0x1521173b0_0 .net *"_ivl_17", 15 0, L_0x152129980;  1 drivers
v0x152117470_0 .net *"_ivl_5", 0 0, L_0x152129190;  1 drivers
v0x152117520_0 .net *"_ivl_6", 15 0, L_0x152126780;  1 drivers
v0x152117610_0 .net *"_ivl_9", 15 0, L_0x152129540;  1 drivers
v0x1521176c0_0 .net "addr_rt", 4 0, L_0x152129bf0;  1 drivers
v0x152117770_0 .var "b_flag", 0 0;
v0x152117810_0 .net "funct", 5 0, L_0x152128180;  1 drivers
v0x152117920_0 .var "hi", 31 0;
v0x1521179d0_0 .net "instructionword", 31 0, v0x152123130_0;  alias, 1 drivers
v0x152117a80_0 .var "lo", 31 0;
v0x152117b30_0 .var "memaddroffset", 31 0;
v0x152117be0_0 .var "multresult", 63 0;
v0x152117c90_0 .net "op1", 31 0, L_0x152128e50;  alias, 1 drivers
v0x152117d40_0 .net "op2", 31 0, L_0x152128f40;  alias, 1 drivers
v0x152117df0_0 .net "opcode", 5 0, L_0x1521290f0;  1 drivers
v0x152117f80_0 .var "result", 31 0;
v0x152118010_0 .net "shamt", 4 0, L_0x152129b50;  1 drivers
v0x1521180c0_0 .net/s "sign_op1", 31 0, L_0x152128e50;  alias, 1 drivers
v0x152118180_0 .net/s "sign_op2", 31 0, L_0x152128f40;  alias, 1 drivers
v0x152118210_0 .net "simmediatedata", 31 0, L_0x1521298e0;  1 drivers
v0x1521182a0_0 .net "simmediatedatas", 31 0, L_0x1521298e0;  alias, 1 drivers
v0x152118330_0 .net "uimmediatedata", 31 0, L_0x152129a20;  1 drivers
v0x1521183c0_0 .net "unsign_op1", 31 0, L_0x152128e50;  alias, 1 drivers
v0x152118490_0 .net "unsign_op2", 31 0, L_0x152128f40;  alias, 1 drivers
v0x152118570_0 .var "unsigned_result", 31 0;
E_0x1521171b0/0 .event edge, v0x152117df0_0, v0x152117810_0, v0x152117d40_0, v0x152118010_0;
E_0x1521171b0/1 .event edge, v0x152117c90_0, v0x152117be0_0, v0x1521176c0_0, v0x152118210_0;
E_0x1521171b0/2 .event edge, v0x152118330_0, v0x152118570_0;
E_0x1521171b0 .event/or E_0x1521171b0/0, E_0x1521171b0/1, E_0x1521171b0/2;
L_0x1521290f0 .part v0x152123130_0, 26, 6;
L_0x152128180 .part v0x152123130_0, 0, 6;
L_0x152129190 .part v0x152123130_0, 15, 1;
LS_0x152126780_0_0 .concat [ 1 1 1 1], L_0x152129190, L_0x152129190, L_0x152129190, L_0x152129190;
LS_0x152126780_0_4 .concat [ 1 1 1 1], L_0x152129190, L_0x152129190, L_0x152129190, L_0x152129190;
LS_0x152126780_0_8 .concat [ 1 1 1 1], L_0x152129190, L_0x152129190, L_0x152129190, L_0x152129190;
LS_0x152126780_0_12 .concat [ 1 1 1 1], L_0x152129190, L_0x152129190, L_0x152129190, L_0x152129190;
L_0x152126780 .concat [ 4 4 4 4], LS_0x152126780_0_0, LS_0x152126780_0_4, LS_0x152126780_0_8, LS_0x152126780_0_12;
L_0x152129540 .part v0x152123130_0, 0, 16;
L_0x152129840 .concat [ 16 0 0 0], L_0x152129540;
L_0x1521298e0 .concat [ 16 16 0 0], L_0x152129840, L_0x152126780;
L_0x152129980 .part v0x152123130_0, 0, 16;
L_0x152129a20 .concat [ 16 16 0 0], L_0x152129980, L_0x140040a78;
L_0x152129b50 .part v0x152123130_0, 6, 5;
L_0x152129bf0 .part v0x152123130_0, 16, 5;
S_0x1521186c0 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x152116b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x152118960_0 .net "address", 31 0, v0x152117b30_0;  alias, 1 drivers
v0x152118a10_0 .net "datafromMem", 31 0, v0x152122e30_0;  alias, 1 drivers
v0x152118ab0_0 .net "instr_word", 31 0, v0x152123130_0;  alias, 1 drivers
v0x152118b80_0 .net "opcode", 5 0, L_0x152129cf0;  1 drivers
v0x152118c20_0 .var "out_transformed", 31 0;
v0x152118d10_0 .net "regword", 31 0, L_0x152128cf0;  alias, 1 drivers
v0x152118dc0_0 .net "whichbyte", 1 0, L_0x152129d90;  1 drivers
E_0x152118900/0 .event edge, v0x152118b80_0, v0x152118a10_0, v0x152118dc0_0, v0x1521179d0_0;
E_0x152118900/1 .event edge, v0x152118d10_0;
E_0x152118900 .event/or E_0x152118900/0, E_0x152118900/1;
L_0x152129cf0 .part v0x152123130_0, 26, 6;
L_0x152129d90 .part v0x152117b30_0, 0, 2;
S_0x152118ef0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x152116b20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x152119190_0 .net *"_ivl_1", 1 0, L_0x15212ac90;  1 drivers
L_0x140040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152119250_0 .net *"_ivl_5", 0 0, L_0x140040be0;  1 drivers
v0x152119300_0 .net "bytenum", 2 0, L_0x15212a940;  1 drivers
v0x1521193c0_0 .net "dataword", 31 0, v0x152122e30_0;  alias, 1 drivers
v0x152119480_0 .net "eff_addr", 31 0, v0x152117b30_0;  alias, 1 drivers
v0x152119590_0 .net "opcode", 5 0, L_0x152123430;  alias, 1 drivers
v0x152119620_0 .net "regbyte", 7 0, L_0x15212ad70;  1 drivers
v0x1521196d0_0 .net "reghalfword", 15 0, L_0x15212ae10;  1 drivers
v0x152119780_0 .net "regword", 31 0, L_0x152128cf0;  alias, 1 drivers
v0x1521198b0_0 .var "storedata", 31 0;
E_0x152119130/0 .event edge, v0x152119590_0, v0x152118d10_0, v0x152119300_0, v0x152119620_0;
E_0x152119130/1 .event edge, v0x152118a10_0, v0x1521196d0_0;
E_0x152119130 .event/or E_0x152119130/0, E_0x152119130/1;
L_0x15212ac90 .part v0x152117b30_0, 0, 2;
L_0x15212a940 .concat [ 2 1 0 0], L_0x15212ac90, L_0x140040be0;
L_0x15212ad70 .part L_0x152128cf0, 0, 8;
L_0x15212ae10 .part L_0x152128cf0, 0, 16;
S_0x152119980 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x152116b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x152119bc0_0 .net "clk", 0 0, v0x152122b70_0;  alias, 1 drivers
v0x152119c70_0 .var "data", 31 0;
v0x152119d20_0 .net "data_in", 31 0, v0x152117920_0;  alias, 1 drivers
v0x152119df0_0 .net "data_out", 31 0, v0x152119c70_0;  alias, 1 drivers
v0x152119e90_0 .net "enable", 0 0, L_0x152128760;  alias, 1 drivers
v0x152119f70_0 .net "reset", 0 0, v0x152123290_0;  alias, 1 drivers
S_0x15211a090 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x152116b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15211a310_0 .net "clk", 0 0, v0x152122b70_0;  alias, 1 drivers
v0x15211a3a0_0 .var "data", 31 0;
v0x15211a430_0 .net "data_in", 31 0, v0x152117a80_0;  alias, 1 drivers
v0x15211a500_0 .net "data_out", 31 0, v0x15211a3a0_0;  alias, 1 drivers
v0x15211a5a0_0 .net "enable", 0 0, L_0x152128760;  alias, 1 drivers
v0x15211a670_0 .net "reset", 0 0, v0x152123290_0;  alias, 1 drivers
S_0x15211a780 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x152116b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x152128a40 .functor BUFZ 32, L_0x1521285d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x152128cf0 .functor BUFZ 32, L_0x152128b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15211b410_2 .array/port v0x15211b410, 2;
L_0x152128de0 .functor BUFZ 32, v0x15211b410_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15211aab0_0 .net *"_ivl_0", 31 0, L_0x1521285d0;  1 drivers
v0x15211ab70_0 .net *"_ivl_10", 6 0, L_0x152128bd0;  1 drivers
L_0x140040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15211ac10_0 .net *"_ivl_13", 1 0, L_0x140040a30;  1 drivers
v0x15211acb0_0 .net *"_ivl_2", 6 0, L_0x152128920;  1 drivers
L_0x1400409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15211ad60_0 .net *"_ivl_5", 1 0, L_0x1400409e8;  1 drivers
v0x15211ae50_0 .net *"_ivl_8", 31 0, L_0x152128b30;  1 drivers
v0x15211af00_0 .net "r_clk", 0 0, v0x152122b70_0;  alias, 1 drivers
v0x15211afd0_0 .net "r_clk_enable", 0 0, v0x152122c80_0;  alias, 1 drivers
v0x15211b060_0 .net "read_data1", 31 0, L_0x152128a40;  alias, 1 drivers
v0x15211b170_0 .net "read_data2", 31 0, L_0x152128cf0;  alias, 1 drivers
v0x15211b200_0 .net "read_reg1", 4 0, L_0x1521278d0;  alias, 1 drivers
v0x15211b2b0_0 .net "read_reg2", 4 0, L_0x152127510;  alias, 1 drivers
v0x15211b360_0 .net "register_v0", 31 0, L_0x152128de0;  alias, 1 drivers
v0x15211b410 .array "registers", 0 31, 31 0;
v0x15211b7b0_0 .net "reset", 0 0, v0x152123290_0;  alias, 1 drivers
v0x15211b880_0 .net "write_control", 0 0, L_0x152127f60;  alias, 1 drivers
v0x15211b910_0 .net "write_data", 31 0, L_0x1521286c0;  alias, 1 drivers
v0x15211baa0_0 .net "write_reg", 4 0, L_0x152127d90;  alias, 1 drivers
L_0x1521285d0 .array/port v0x15211b410, L_0x152128920;
L_0x152128920 .concat [ 5 2 0 0], L_0x1521278d0, L_0x1400409e8;
L_0x152128b30 .array/port v0x15211b410, L_0x152128bd0;
L_0x152128bd0 .concat [ 5 2 0 0], L_0x152127510, L_0x140040a30;
    .scope S_0x1521052d0;
T_0 ;
    %wait E_0x152104d20;
    %load/vec4 v0x152115ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x152115ce0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x152115d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x152115e40_0;
    %assign/vec4 v0x152115ce0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15211a780;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15211b410, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x15211a780;
T_2 ;
    %wait E_0x152105440;
    %load/vec4 v0x15211b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15211afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x15211b880_0;
    %load/vec4 v0x15211baa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x15211b910_0;
    %load/vec4 v0x15211baa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15211b410, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x152116ee0;
T_3 ;
    %wait E_0x1521171b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %load/vec4 v0x152117df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x152117810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x152118180_0;
    %ix/getv 4, v0x152118010_0;
    %shiftl 4;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x152118180_0;
    %ix/getv 4, v0x152118010_0;
    %shiftr 4;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x152118180_0;
    %ix/getv 4, v0x152118010_0;
    %shiftr/s 4;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x152118180_0;
    %load/vec4 v0x1521183c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x152118180_0;
    %load/vec4 v0x1521183c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x152118180_0;
    %load/vec4 v0x1521183c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x1521180c0_0;
    %pad/s 64;
    %load/vec4 v0x152118180_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x152117be0_0, 0, 64;
    %load/vec4 v0x152117be0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x152117920_0, 0, 32;
    %load/vec4 v0x152117be0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x152117a80_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x1521183c0_0;
    %pad/u 64;
    %load/vec4 v0x152118490_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x152117be0_0, 0, 64;
    %load/vec4 v0x152117be0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x152117920_0, 0, 32;
    %load/vec4 v0x152117be0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x152117a80_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118180_0;
    %mod/s;
    %store/vec4 v0x152117920_0, 0, 32;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118180_0;
    %div/s;
    %store/vec4 v0x152117a80_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %mod;
    %store/vec4 v0x152117920_0, 0, 32;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %div;
    %store/vec4 v0x152117a80_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x152117c90_0;
    %store/vec4 v0x152117920_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x152117c90_0;
    %store/vec4 v0x152117a80_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118180_0;
    %add;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %add;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %sub;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %and;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %or;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %xor;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %or;
    %inv;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118180_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118490_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x1521176c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x1521180c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x1521180c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x1521180c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x1521180c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118180_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152117d40_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x1521180c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x1521180c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152117770_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x1521182a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118330_0;
    %and;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118330_0;
    %or;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x1521183c0_0;
    %load/vec4 v0x152118330_0;
    %xor;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x152118330_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x152118570_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x1521180c0_0;
    %load/vec4 v0x152118210_0;
    %add;
    %store/vec4 v0x152117b30_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x152118570_0;
    %store/vec4 v0x152117f80_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1521186c0;
T_4 ;
    %wait E_0x152118900;
    %load/vec4 v0x152118b80_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x152118dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x152118dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x152118dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x152118a10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x152118a10_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x152118dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x152118a10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x152118a10_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x152118ab0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x152118dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x152118d10_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x152118d10_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x152118d10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x152118dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118d10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152118d10_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x152118a10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x152118d10_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152118c20_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x15211a090;
T_5 ;
    %wait E_0x152105440;
    %load/vec4 v0x15211a670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15211a3a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15211a5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x15211a430_0;
    %assign/vec4 v0x15211a3a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x152119980;
T_6 ;
    %wait E_0x152105440;
    %load/vec4 v0x152119f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x152119c70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x152119e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x152119d20_0;
    %assign/vec4 v0x152119c70_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x152118ef0;
T_7 ;
    %wait E_0x152119130;
    %load/vec4 v0x152119590_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x152119780_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1521198b0_0, 4, 8;
    %load/vec4 v0x152119780_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1521198b0_0, 4, 8;
    %load/vec4 v0x152119780_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1521198b0_0, 4, 8;
    %load/vec4 v0x152119780_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1521198b0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x152119590_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x152119300_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x152119620_0;
    %load/vec4 v0x1521193c0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1521198b0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x1521193c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x152119620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1521193c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1521198b0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1521193c0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x152119620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1521193c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1521198b0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1521193c0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x152119620_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1521198b0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x152119590_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x152119300_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x1521196d0_0;
    %load/vec4 v0x1521193c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1521198b0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1521193c0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1521196d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1521198b0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x152116b20;
T_8 ;
    %wait E_0x152116eb0;
    %load/vec4 v0x152121220_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x152120ea0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x152120aa0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x152116b20;
T_9 ;
    %wait E_0x152116590;
    %load/vec4 v0x152120690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x152120e00_0;
    %load/vec4 v0x1521207d0_0;
    %add;
    %store/vec4 v0x152121b10_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x152121390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x152120e00_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1521212c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x152121b10_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x152121430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x152121d00_0;
    %store/vec4 v0x152121b10_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x152120e00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x152121b10_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x152116b20;
T_10 ;
    %wait E_0x152105440;
    %load/vec4 v0x1521208f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1521223c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x152120a10_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x152120e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152120980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1521227c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x152120980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1521227c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1521227c0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x1521227c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1521227c0_0, 0;
    %load/vec4 v0x152120e00_0;
    %assign/vec4 v0x152120a10_0, 0;
    %load/vec4 v0x152121b10_0;
    %assign/vec4 v0x152120e00_0, 0;
    %load/vec4 v0x152120a10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152120980_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1521054f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152122b70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x152122b70_0;
    %inv;
    %store/vec4 v0x152122b70_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x1521054f0;
T_12 ;
    %fork t_1, S_0x152116050;
    %jmp t_0;
    .scope S_0x152116050;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152123290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152122c80_0, 0, 1;
    %wait E_0x152105440;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152123290_0, 0, 1;
    %wait E_0x152105440;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152116390_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x152122e30_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1521165f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x152116800_0, 0, 5;
    %load/vec4 v0x152116390_0;
    %store/vec4 v0x152116910_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152116450_0, 0, 16;
    %load/vec4 v0x1521165f0_0;
    %load/vec4 v0x152116800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152116910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152116450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152116500_0, 0, 32;
    %load/vec4 v0x152116500_0;
    %store/vec4 v0x152123130_0, 0, 32;
    %load/vec4 v0x152122e30_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x152122e30_0, 0, 32;
    %vpi_call/w 7 77 "$display", "%h", v0x152122e30_0 {0 0 0};
    %wait E_0x152105440;
    %delay 2, 0;
    %load/vec4 v0x152122ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x152122da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 81 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x152116390_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152116390_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152116390_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1521165f0_0, 0, 6;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x1521162e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1521169c0_0, 0, 5;
    %load/vec4 v0x152116390_0;
    %subi 1, 0, 5;
    %store/vec4 v0x152116800_0, 0, 5;
    %load/vec4 v0x152116390_0;
    %store/vec4 v0x152116910_0, 0, 5;
    %load/vec4 v0x152116390_0;
    %addi 15, 0, 5;
    %store/vec4 v0x152116750_0, 0, 5;
    %load/vec4 v0x1521165f0_0;
    %load/vec4 v0x152116800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152116910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152116750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1521169c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1521162e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1521166a0_0, 0, 32;
    %load/vec4 v0x1521166a0_0;
    %store/vec4 v0x152123130_0, 0, 32;
    %wait E_0x152105440;
    %delay 2, 0;
    %load/vec4 v0x152116390_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152116390_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152116390_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x152116a70_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1521165f0_0, 0, 6;
    %load/vec4 v0x152116390_0;
    %addi 15, 0, 5;
    %store/vec4 v0x152116800_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x152116910_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x152116450_0, 0, 16;
    %load/vec4 v0x1521165f0_0;
    %load/vec4 v0x152116800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152116910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x152116450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152116500_0, 0, 32;
    %load/vec4 v0x152116500_0;
    %store/vec4 v0x152123130_0, 0, 32;
    %wait E_0x152105440;
    %delay 2, 0;
    %load/vec4 v0x152116a70_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x1521233a0_0, 0, 5;
    %load/vec4 v0x152116a70_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x152116390_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %load/vec4 v0x152116a70_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x152116220_0, 0, 32;
    %load/vec4 v0x152116390_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %load/vec4 v0x152116a70_0;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %load/vec4 v0x152116a70_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 7 122 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x1521231c0_0;
    %load/vec4 v0x152116220_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 7 123 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x152116220_0, v0x1521231c0_0 {0 0 0};
T_12.15 ;
    %load/vec4 v0x152116390_0;
    %addi 1, 0, 5;
    %store/vec4 v0x152116390_0, 0, 5;
    %load/vec4 v0x152116a70_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x152116a70_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1521054f0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srav_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
