[   25.158729] TX ISP driver initializing with new subdevice management system...
[   25.158742] *** Using reference driver interrupt-driven frame processing ***
[   25.158747] *** CRITICAL: REGISTERING SUBDEV PLATFORM DRIVERS FIRST ***
[   25.158753] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   25.168646] All ISP subdev platform drivers registered successfully
[   25.168658] *** SUBDEV PLATFORM DRIVERS REGISTERED - VIC/CSI/VIN/CORE DRIVERS AVAILABLE ***
[   25.168664] *** CRITICAL: INITIALIZING SUBDEVICE REGISTRY BEFORE MAIN PLATFORM DEVICE ***
[   25.168669] *** CRITICAL: Registering main platform driver ***
[   25.171214] *** Main platform driver registered successfully ***
[   25.171226] *** REFERENCE DRIVER: Subdev platform devices will be registered by tx_isp_create_graph_and_nodes ***
[   25.173864] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   25.173883] *** PROBE: ISP device allocated successfully: 85fec000 ***
[   25.173898] *** PROBE: ISP device mutex and spinlock initialized ***
[   25.173906] *** PROBE: Event callback structure initialized at 0x85fe7980 (offset 0xc from isp_dev) ***
[   25.173916] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   25.173923] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   25.173929] *** PROBE: Platform data: c06893f8 ***
[   25.173934] *** PROBE: Platform data validation passed ***
[   25.173940] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   25.173946] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   25.173952] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   25.176680] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   25.176694] *** Registering platform device 0 from platform data ***
[   25.179243] *** tx_isp_subdev_init: CALLED for device 'tx-isp-csi' ***
[   25.179258] *** tx_isp_subdev_init: pdev=c0689100, sd=85207c00, ops=c0689700 ***
[   25.179264] *** tx_isp_subdev_init: ourISPdev=85fec000 ***
[   25.179272] *** tx_isp_subdev_init: ops=c0689700, ops->core=c0689730 ***
[   25.179278] *** tx_isp_subdev_init: ops->core->init=c064bff8 ***
[   25.179284] *** tx_isp_subdev_init: Set sd->dev=c0689110, sd->pdev=c0689100 ***
[   25.179290] *** tx_isp_subdev_init: CSI subdev registered at index 0 ***
[   25.179296] tx_isp_module_init: Module initialized for tx-isp-csi
[   25.179302] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.179307] *** CSI: Skipping IRQ request - CSI uses register mapping only ***
[   25.179314] tx_isp_subdev_init: platform_get_resource returned c06891e4 for device tx-isp-csi
[   25.179322] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   25.179332] isp_subdev_init_clks: Initializing 2 clocks
[   25.179340] Found clock: cgu_isp
[   25.179349] ISP clock enabled at 100MHz
[   25.179364] Found ISP clock: isp
[   25.179370] ISP core clock enabled
[   25.209145] CPM clock gates configured
[   25.209158] isp_subdev_init_clks: Successfully initialized 2 clocks
[   25.209168] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0689100, sd=85207c00, ourISPdev=85fec000 ***
[   25.209177] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-csi' to ourISPdev=85fec000 ***
[   25.209183] *** DEBUG: Device name comparison - checking 'tx-isp-csi' ***
[   25.209188] *** DEBUG: About to check device name matches ***
[   25.209194] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   25.209201] *** LINKED CSI device: 85207c00, regs: b0022000 ***
[   25.209208] *** CSI PROBE: Set dev_priv to csi_dev 85207c00 AFTER subdev_init ***
[   25.209214] *** CSI PROBE: Set host_priv to csi_dev 85207c00 AFTER subdev_init ***
[   25.209220] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   25.209226] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.209250] *** Platform device 0 (tx-isp-csi) registered successfully ***
[   25.209256] *** Registering platform device 1 from platform data ***
[   25.209584] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   25.209598] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   25.209604] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   25.209610] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   25.209617] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   25.209623] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   25.209628] *** VIC will operate in FULL mode with complete buffer operations ***
[   25.209634] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   25.209640] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   25.209646] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   25.209652] *** VIC PROBE: Stored vic_dev pointer 84706000 in subdev dev_priv ***
[   25.209659] *** VIC PROBE: Set host_priv to vic_dev 84706000 for Binary Ninja compatibility ***
[   25.209666] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   25.209673] *** tx_isp_subdev_init: pdev=c0689200, sd=84706000, ops=c0689690 ***
[   25.209679] *** tx_isp_subdev_init: ourISPdev=85fec000 ***
[   25.209686] *** tx_isp_subdev_init: ops=c0689690, ops->core=c06896a8 ***
[   25.209692] *** tx_isp_subdev_init: ops->core->init=c064a988 ***
[   25.209698] *** tx_isp_subdev_init: Set sd->dev=c0689210, sd->pdev=c0689200 ***
[   25.209704] *** tx_isp_subdev_init: VIC device linked and registered at index 1 ***
[   25.209710] tx_isp_module_init: Module initialized for isp-w02
[   25.209716] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.209724] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   25.209730] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   25.209740] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06545ac, thread=c0647c0c, flags=0x80, name=isp-w02, dev_id=85fec000) ***
[   25.212014] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.212025] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   25.212033] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   25.212040] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   25.212048] tx_isp_subdev_init: platform_get_resource returned c06892e4 for device isp-w02
[   25.212056] tx_isp_subdev_init: Memory resource found: start=0x133e0000, end=0x133effff, size=0x00010000
[   25.212066] isp_subdev_init_clks: Initializing 2 clocks
[   25.212075] Found clock: cgu_isp
[   25.212082] ISP clock enabled at 100MHz
[   25.212088] Found ISP clock: isp
[   25.212093] ISP core clock enabled
[   25.239166] CPM clock gates configured
[   25.239176] isp_subdev_init_clks: Successfully initialized 2 clocks
[   25.239186] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0689200, sd=84706000, ourISPdev=85fec000 ***
[   25.239194] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85fec000 ***
[   25.239200] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   25.239204] *** DEBUG: About to check device name matches ***
[   25.239210] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   25.239216] *** DEBUG: Retrieved vic_dev from subdev data: 84706000 ***
[   25.239222] *** DEBUG: About to set ourISPdev->vic_dev = 84706000 ***
[   25.239228] *** DEBUG: ourISPdev before linking: 85fec000 ***
[   25.239234] *** DEBUG: ourISPdev->vic_dev set to: 84706000 ***
[   25.239240] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   25.239246] *** MAPPED secondary VIC registers: b0023000 (0x10023000) ***
[   25.239252] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   25.239259] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.239280] *** Platform device 1 (isp-w02) registered successfully ***
[   25.239286] *** Registering platform device 2 from platform data ***
[   25.239605] *** tx_isp_subdev_init: CALLED for device 'tx-isp-vin' ***
[   25.239620] *** tx_isp_subdev_init: pdev=c0689028, sd=853fb800, ops=c068a534 ***
[   25.239626] *** tx_isp_subdev_init: ourISPdev=85fec000 ***
[   25.239633] *** tx_isp_subdev_init: ops=c068a534, ops->core=c068a554 ***
[   25.239639] *** tx_isp_subdev_init: ops->core->init=c0668ad4 ***
[   25.239646] *** tx_isp_subdev_init: Set sd->dev=c0689038, sd->pdev=c0689028 ***
[   25.239652] *** tx_isp_subdev_init: NOT A SENSOR - ops=c068a534 ***
[   25.239659] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c0689700 ***
[   25.239665] tx_isp_module_init: Module initialized for tx-isp-vin
[   25.239671] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.239679] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0689028, sd=853fb800, ourISPdev=85fec000 ***
[   25.239686] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-vin' to ourISPdev=85fec000 ***
[   25.239692] *** DEBUG: Device name comparison - checking 'tx-isp-vin' ***
[   25.239697] *** DEBUG: About to check device name matches ***
[   25.239702] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   25.239708] *** LINKED VIN device: 853fb800 ***
[   25.239716] *** VIN SUBDEV OPS CONFIGURED: core=c068a554, video=c068a548, s_stream=c066896c ***
[   25.239722] *** REGISTERED VIN SUBDEV AT INDEX 2 WITH VIDEO OPS ***
[   25.239726] *** VIN INITIALIZATION DEFERRED TO SENSOR REGISTRATION PHASE ***
[   25.239733] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.239752] *** Platform device 2 (tx-isp-vin) registered successfully ***
[   25.239758] *** Registering platform device 3 from platform data ***
[   25.242240] *** Platform device 3 (tx-isp-fs) registered successfully ***
[   25.242252] *** Registering platform device 4 from platform data ***
[   25.244819] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   25.244832] *** tx_isp_create_core_device: Creating ISP core device ***
[   25.244842] *** tx_isp_create_core_device: Core device created successfully: 84706400 ***
[   25.244848] *** CORE PROBE: Set dev_priv to core_dev 84706400 ***
[   25.244855] *** CORE PROBE: Set host_priv to core_dev 84706400 - PREVENTS BadVA CRASH ***
[   25.244862] *** tx_isp_subdev_init: CALLED for device 'tx-isp-core' ***
[   25.244869] *** tx_isp_subdev_init: pdev=c0688db0, sd=84706400, ops=c06894b8 ***
[   25.244876] *** tx_isp_subdev_init: ourISPdev=85fec000 ***
[   25.244882] *** tx_isp_subdev_init: ops=c06894b8, ops->core=c06894e8 ***
[   25.244888] *** tx_isp_subdev_init: ops->core->init=c065aa04 ***
[   25.244895] *** tx_isp_subdev_init: Set sd->dev=c0688dc0, sd->pdev=c0688db0 ***
[   25.244901] *** tx_isp_subdev_init: Core ISP subdev registration handled by core device ***
[   25.244907] tx_isp_module_init: Module initialized for tx-isp-core
[   25.244912] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.244920] *** tx_isp_request_irq: platform_get_irq returned 37 for device tx-isp-core ***
[   25.244927] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: tx-isp-core) ***
[   25.244937] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06545ac, thread=c0647c0c, flags=0x80, name=tx-isp-core, dev_id=85fec000) ***
[   25.247206] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.247218] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   25.247225] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   25.247232] *** tx_isp_request_irq: IRQ 37 registered successfully for tx-isp-core ***
[   25.247240] tx_isp_subdev_init: platform_get_resource returned c0688e94 for device tx-isp-core
[   25.247248] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x1330ffff, size=0x00010000
[   25.247258] isp_subdev_init_clks: Initializing 3 clocks
[   25.247266] Found clock: cgu_isp
[   25.247272] ISP clock enabled at 100MHz
[   25.247280] Found ISP clock: isp
[   25.247284] ISP core clock enabled
[   25.247291] Found CSI clock: csi
[   25.247296] CSI/MIPI clock enabled
[   25.269201] CPM clock gates configured
[   25.269213] isp_subdev_init_clks: Successfully initialized 3 clocks
[   25.269222] *** tx_isp_subdev_auto_link: ENTRY - pdev=c0688db0, sd=84706400, ourISPdev=85fec000 ***
[   25.269230] *** tx_isp_subdev_auto_link: Auto-linking device 'tx-isp-core' to ourISPdev=85fec000 ***
[   25.269236] *** DEBUG: Device name comparison - checking 'tx-isp-core' ***
[   25.269241] *** DEBUG: About to check device name matches ***
[   25.269248] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   25.269253] *** CRITICAL FIX: Core device linked to global ISP device ***
[   25.269259] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   25.269266] *** tx_isp_core_device_init: Initializing core device: 84706400 ***
[   25.269277] *** tx_isp_core_device_init: Core device initialized successfully ***
[   25.269283] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   25.269291] *** tx_isp_link_core_device: Linking core device 84706400 to ISP device 85fec000 ***
[   25.269297] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.269302] *** Core subdev registered at index 4: 84706400 ***
[   25.269316] *** tx_isp_core_probe: Assigned frame_channels=84706800 to core_dev ***
[   25.269321] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   25.269327] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   25.269333] *** tx_isp_core_probe: Calling sensor_early_init ***
[   25.269339] sensor_early_init: Preparing sensor infrastructure
[   25.269343] sensor_early_init: Calling tx_isp_detect_and_register_sensors
[   25.269349] *** CRITICAL: Creating I2C sensor devices during ISP initialization ***
[   25.269355] *** Calling subdev_sensor_ops_ioctl with IOCTL 0x2000000 to create I2C sensor device ***
[   25.269361] *** Calling sensor IOCTL 0x2000000 on Core subdev 84706400 ***
[   25.269367] subdev_sensor_ops_ioctl: cmd=0x2000000
[   25.269373] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   25.269378] *** Creating I2C sensor device on adapter 0 ***
[   25.269386] *** Creating I2C device: gc2053 at 0x37 ***
[   25.269391] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   25.269399] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   25.269405] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   25.272159] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   25.272453] *** MIPS-SAFE: I2C device created successfully at 0x85540600 ***
[   25.272464] *** MIPS-SAFE: Device driver not loaded or not aligned ***
[   25.272472] *** I2C DEVICE STORED: gc2053 at 0x37 - probe may complete later ***
[   25.272479] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   25.272485] *** I2C sensor device created successfully via Core sensor IOCTL ***
[   25.272491] *** tx_isp_core_probe: Core device setup complete ***
[   25.272497] ***   - Core device: 84706400 ***
[   25.272502] ***   - Channel count: 6 ***
[   25.272508] ***   - Linked to ISP device: 85fec000 ***
[   25.272513] *** tx_isp_core_probe: Initializing core tuning system ***
[   25.272519] isp_core_tuning_init: Initializing tuning data structure
[   25.272533] isp_core_tuning_init: Tuning data structure initialized at 84d26000
[   25.272539] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   25.272544] *** SAFE: mode_flag properly initialized using struct member access ***
[   25.272549] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   25.272555] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   25.272560] ***   - Core device: 84706400 ***
[   25.272565] ***   - Tuning device: 84d26000 ***
[   25.272571] *** tx_isp_core_probe: Creating frame channel devices ***
[   25.272576] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   25.275183] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   25.278029] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   25.280809] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   25.283482] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   25.283492] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   25.283497] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   25.283503] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   25.283509] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   25.283517] tisp_code_create_tuning_node: Allocated dynamic major 251
[   25.288424] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   25.288435] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   25.288440] *** tx_isp_core_probe: Core probe completed successfully ***
[   25.288461] *** Platform device 4 (tx-isp-core) registered successfully ***
[   25.288467] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   25.288476] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   25.288483] *** Frame channel 1 initialized: 640x360, state=2 ***
[   25.288489] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   25.288497] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 84706000 ***
[   25.288503] *** tx_isp_module_init: VIC device successfully linked ***
[   25.288508] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   25.288513] *** PROBE: Binary Ninja reference implementation complete ***
[   25.288522] *** SUCCESS: ourISPdev allocated by probe function: 85fec000 ***
[   25.288528] *** Following reference driver: IRQ registration handled by tx_isp_request_irq ***
[   25.288533] TX ISP driver initialized successfully - probe function will handle device setup
[   26.691492] === gc2053 SENSOR MODULE INIT ===
[   26.691575] === GC2053 SENSOR PROBE START ===
[   26.691585] sensor_probe: client=85540600, addr=0x37, adapter=84074c10 (i2c0)
[   26.691591] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   26.691596] Requesting reset GPIO 18
[   26.691605] GPIO reset sequence: HIGH -> LOW -> HIGH
[   26.919167] GPIO reset sequence completed successfully
[   26.919181] === GPIO INITIALIZATION COMPLETE ===
[   26.919191] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   26.919207] sensor_probe: data_interface=1, sensor_max_fps=30
[   26.919213] sensor_probe: MIPI 30fps
[   26.919220] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   26.919228] *** tx_isp_subdev_init: pdev=c06aaf18, sd=84706c00, ops=c06aaff8 ***
[   26.919234] *** tx_isp_subdev_init: ourISPdev=85fec000 ***
[   26.919241] *** tx_isp_subdev_init: ops=c06aaff8, ops->core=c06ab024 ***
[   26.919247] *** tx_isp_subdev_init: ops->core->init=c06a8678 ***
[   26.919254] *** tx_isp_subdev_init: Set sd->dev=c06aaf28, sd->pdev=c06aaf18 ***
[   26.919261] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06aaff8, ops->sensor=c06ab00c ***
[   26.919267] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   26.919274] *** tx_isp_subdev_init: SENSOR subdev registered at index 5, sd=84706c00 ***
[   26.919281] *** tx_isp_subdev_init: SENSOR ops=c06aaff8, ops->sensor=c06ab00c ***
[   26.919287] tx_isp_module_init: Module initialized for (null)
[   26.919293] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   26.919301] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06aaf18, sd=84706c00, ourISPdev=85fec000 ***
[   26.919309] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85fec000 ***
[   26.919314] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   26.919319] *** DEBUG: About to check device name matches ***
[   26.919327] *** DETECTED SENSOR DEVICE: 'gc2053' - registering in subdev array ***
[   26.919333] *** SENSOR 'gc2053' registered at subdev index 6 ***
[   26.919339] *** SENSOR subdev: 84706c00, ops: c06aaff8 ***
[   26.919345] *** SENSOR ops->sensor: c06ab00c ***
[   26.919351] sensor_probe: I2C client association complete
[   26.919359]   sd=84706c00, client=85540600, addr=0x37, adapter=i2c0
[   26.919365] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   26.919373] sensor_read: reg=0xf0, client=85540600, adapter=i2c0, addr=0x37
[   26.919812] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   26.920183] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   26.920196] *** SUCCESS: I2C communication working after GPIO reset! ***
[   26.920206] sensor_read: reg=0xf1, client=85540600, adapter=i2c0, addr=0x37
[   26.920619] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   26.920627] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   26.920632] === I2C COMMUNICATION TEST COMPLETE ===
[   26.920639] Registering gc2053 with ISP framework (sd=84706c00, sensor=84706c00)
[   26.920646] === KERNEL SENSOR REGISTRATION ===
[   26.920652] Sensor: gc2053 (subdev=84706c00)
[   26.920658] gc2053 registered with ISP framework successfully
[   26.920988] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &^C

root@ing-wyze-cam3-a000 ~# insmod /opt/tx-isp-trace.ko 
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# d[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   34.196750] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.196757] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.196764] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.196770] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.196776] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.196783] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.196790] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.196796] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.196803] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.196810] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.196817] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.196822] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.196828] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.196834] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.196839] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.196844] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.196850] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.196856] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.196861] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.196867] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.196873] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.196878] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***
[   34.196883] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   34.196889] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   34.196896] tisp_init: Initializing ISP hardware for sensor (-1066755528x8275)
[   34.196902] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.196910] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   34.196916] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   34.196921] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.196928] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   34.196937] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size -1066755528x8275)
[   34.196944] *** tisp_init: ISP control register set to enable processing pipeline ***
[   34.196950] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   34.196955] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   34.196960] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   34.196967] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   34.196974] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   34.196980] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   34.196986] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   34.196995] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   34.197001] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   34.197006] *** This should eliminate green frames by enabling proper color processing ***
[   34.197013] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   34.197018] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   34.197024] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   34.197030] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[   34.197102] *** load_isp_tuning_file: File size = 159736 bytes ***
[   34.220461] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   34.220476] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   34.220485] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   34.220494] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   34.220504] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   34.220524] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 0.000 ms)
[   34.222216] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 0.000 ms)
[   34.222256] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 0.000 ms)
[   34.222266] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 0.000 ms)
[   34.222515] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   34.290475] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   34.290523] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[   34.290530] *** tisp_init: Standard tuning parameters loaded successfully ***
[   34.290536] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[   34.290618] *** load_isp_tuning_file: File size = 159736 bytes ***
[   34.315459] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   34.315511] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[   34.315518] *** tisp_init: Custom tuning parameters loaded successfully ***
[   34.315524] tisp_set_csc_version: Setting CSC version 0
[   34.315532] *** tisp_init: REFERENCE DRIVER bypass register set to 0xb477effd (exact Binary Ninja logic) ***
[   34.315537] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   34.315543] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   34.315548] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   34.315554] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   34.315559] *** tisp_init: ISP processing pipeline fully enabled ***
[   34.315564] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   34.315570] tisp_init: ISP memory buffers configured
[   34.315575] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   34.315582] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   34.315592] tiziano_ae_params_refresh: Refreshing AE parameters
[   34.315604] tiziano_ae_params_refresh: AE parameters refreshed
[   34.315609] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   34.315615] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   34.315620] tiziano_ae_para_addr: Setting up AE parameter addresses
[   34.315626] tiziano_ae_para_addr: AE parameter addresses configured
[   34.315632] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   34.315639] tiziano_ae_set_hardware_param: Parameters written to AE0
[   34.315646] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   34.315652] tiziano_ae_set_hardware_param: Parameters written to AE1
[   34.315660] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   34.315678] tiziano_deflicker_expt: Generated 119 LUT entries
[   34.315684] tisp_event_set_cb: Setting callback for event 1
[   34.315690] tisp_event_set_cb: Event 1 callback set to c06601e8
[   34.315696] tisp_event_set_cb: Setting callback for event 6
[   34.315702] tisp_event_set_cb: Event 6 callback set to c065f2f8
[   34.315708] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   34.315715] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   34.315720] tiziano_awb_init: AWB hardware blocks enabled
[   34.315726] tiziano_gamma_init: Initializing Gamma processing
[   34.315731] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   34.315790] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   34.315796] tiziano_gib_init: Initializing GIB processing
[   34.315801] tiziano_lsc_init: Initializing LSC processing
[   34.315806] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   34.315813] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   34.315818] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   34.315878] tiziano_ccm_init: Initializing Color Correction Matrix
[   34.315884] tiziano_ccm_init: Using linear CCM parameters
[   34.315890] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   34.315896] jz_isp_ccm: EV=64, CT=9984
[   34.315903] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   34.315908] cm_control: saturation=128
[   34.315914] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   34.315920] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   34.315925] tiziano_ccm_init: CCM initialized successfully
[   34.315930] tiziano_dmsc_init: Initializing DMSC processing
[   34.315936] tiziano_sharpen_init: Initializing Sharpening
[   34.315941] tiziano_sharpen_init: Using linear sharpening parameters
[   34.315946] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   34.315953] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   34.315959] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   34.315985] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   34.315991] tiziano_sharpen_init: Sharpening initialized successfully
[   34.315996] tiziano_sdns_init: Initializing SDNS processing
[   34.316004] tiziano_sdns_init: Using linear SDNS parameters
[   34.316010] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   34.316016] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   34.316022] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   34.316055] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   34.316060] tiziano_sdns_init: SDNS processing initialized successfully
[   34.316066] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   34.316072] tiziano_mdns_init: Using linear MDNS parameters
[   34.316082] tiziano_mdns_init: MDNS processing initialized successfully
[   34.316088] tiziano_clm_init: Initializing CLM processing
[   34.316092] tiziano_dpc_init: Initializing DPC processing
[   34.316098] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   34.316104] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   34.316110] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   34.316116] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   34.316131] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   34.316136] tiziano_hldc_init: Initializing HLDC processing
[   34.316143] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   34.316149] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   34.316156] tiziano_adr_params_refresh: Refreshing ADR parameters
[   34.316162] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   34.316167] tiziano_adr_params_init: Initializing ADR parameter arrays
[   34.316174] tisp_adr_set_params: Writing ADR parameters to registers
[   34.316206] tisp_adr_set_params: ADR parameters written to hardware
[   34.316212] tisp_event_set_cb: Setting callback for event 18
[   34.316218] tisp_event_set_cb: Event 18 callback set to c065ef94
[   34.316224] tisp_event_set_cb: Setting callback for event 2
[   34.316230] tisp_event_set_cb: Event 2 callback set to c065ef68
[   34.316235] tiziano_adr_init: ADR processing initialized successfully
[   34.316241] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   34.316246] tiziano_bcsh_init: Initializing BCSH processing
[   34.316252] tiziano_ydns_init: Initializing YDNS processing
[   34.316256] tiziano_rdns_init: Initializing RDNS processing
[   34.316262] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   34.316268] tiziano_wdr_init: Initializing WDR processing (1920x1080)
[   34.316274] tisp_gb_init: Initializing GB processing for WDR
[   34.316280] tisp_dpc_wdr_en: Enable DPC WDR mode
[   34.316285] tisp_lsc_wdr_en: Enable LSC WDR mode
[   34.316290] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   34.316296] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   34.316302] tisp_ccm_wdr_en: Enable CCM WDR mode
[   34.316307] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   34.316312] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   34.316318] tisp_adr_wdr_en: Enable ADR WDR mode
[   34.316323] tisp_defog_wdr_en: Enable Defog WDR mode
[   34.316328] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   34.316334] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   34.316339] tisp_ae_wdr_en: Enable AE WDR mode
[   34.316344] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   34.316349] tiziano_wdr_init: WDR processing initialized successfully
[   34.316354] tisp_gb_init: Initializing GB processing for WDR
[   34.316360] tisp_dpc_wdr_en: Enable DPC WDR mode
[   34.316365] tisp_lsc_wdr_en: Enable LSC WDR mode
[   34.316370] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   34.316376] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   34.316381] tisp_ccm_wdr_en: Enable CCM WDR mode
[   34.316386] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   34.316392] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   34.316398] tisp_adr_wdr_en: Enable ADR WDR mode
[   34.316403] tisp_defog_wdr_en: Enable Defog WDR mode
[   34.316408] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   34.316414] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   34.316419] tisp_ae_wdr_en: Enable AE WDR mode
[   34.316424] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   34.316429] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   34.316434] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   34.316447] *** tisp_init: AE0 buffer allocated at 0x00530000 ***
[   34.316454] *** CRITICAL FIX: data_b2f3c initialized to 0x80530000 (prevents stack corruption) ***
[   34.316462] *** tisp_init: AE1 buffer allocated at 0x00540000 ***
[   34.316468] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   34.316474] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   34.316482] tiziano_ae_params_refresh: Refreshing AE parameters
[   34.316490] tiziano_ae_params_refresh: AE parameters refreshed
[   34.316495] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   34.316500] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   34.316506] tiziano_ae_para_addr: Setting up AE parameter addresses
[   34.316511] tiziano_ae_para_addr: AE parameter addresses configured
[   34.316517] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   34.316524] tiziano_ae_set_hardware_param: Parameters written to AE0
[   34.316531] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   34.316538] tiziano_ae_set_hardware_param: Parameters written to AE1
[   34.316546] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   34.316562] tiziano_deflicker_expt: Generated 119 LUT entries
[   34.316567] tisp_event_set_cb: Setting callback for event 1
[   34.316574] tisp_event_set_cb: Event 1 callback set to c06601e8
[   34.316579] tisp_event_set_cb: Setting callback for event 6
[   34.316585] tisp_event_set_cb: Event 6 callback set to c065f2f8
[   34.316591] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   34.316598] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   34.316603] tiziano_awb_init: AWB hardware blocks enabled
[   34.316608] tiziano_gamma_init: Initializing Gamma processing
[   34.316613] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   34.316672] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   34.316678] tiziano_gib_init: Initializing GIB processing
[   34.316683] tiziano_lsc_init: Initializing LSC processing
[   34.316688] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   34.316694] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   34.316700] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   34.316753] tiziano_ccm_init: Initializing Color Correction Matrix
[   34.316758] tiziano_ccm_init: Using linear CCM parameters
[   34.316764] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   34.316770] jz_isp_ccm: EV=64, CT=9984
[   34.316776] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   34.316782] cm_control: saturation=128
[   34.316787] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   34.316794] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   34.316798] tiziano_ccm_init: CCM initialized successfully
[   34.316804] tiziano_dmsc_init: Initializing DMSC processing
[   34.316809] tiziano_sharpen_init: Initializing Sharpening
[   34.316814] tiziano_sharpen_init: Using linear sharpening parameters
[   34.316820] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   34.316826] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   34.316832] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   34.316858] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   34.316864] tiziano_sharpen_init: Sharpening initialized successfully
[   34.316869] tiziano_sdns_init: Initializing SDNS processing
[   34.316876] tiziano_sdns_init: Using linear SDNS parameters
[   34.316882] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   34.316888] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   34.316894] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   34.316926] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   34.316932] tiziano_sdns_init: SDNS processing initialized successfully
[   34.316938] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   34.316943] tiziano_mdns_init: Using linear MDNS parameters
[   34.316953] tiziano_mdns_init: MDNS processing initialized successfully
[   34.316958] tiziano_clm_init: Initializing CLM processing
[   34.316964] tiziano_dpc_init: Initializing DPC processing
[   34.316968] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   34.316974] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   34.316981] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   34.316986] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   34.317001] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   34.317006] tiziano_hldc_init: Initializing HLDC processing
[   34.317012] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   34.317019] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   34.317026] tiziano_adr_params_refresh: Refreshing ADR parameters
[   34.317031] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   34.317036] tiziano_adr_params_init: Initializing ADR parameter arrays
[   34.317042] tisp_adr_set_params: Writing ADR parameters to registers
[   34.317075] tisp_adr_set_params: ADR parameters written to hardware
[   34.317080] tisp_event_set_cb: Setting callback for event 18
[   34.317087] tisp_event_set_cb: Event 18 callback set to c065ef94
[   34.317093] tisp_event_set_cb: Setting callback for event 2
[   34.317099] tisp_event_set_cb: Event 2 callback set to c065ef68
[   34.317104] tiziano_adr_init: ADR processing initialized successfully
[   34.317110] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   34.317116] tiziano_bcsh_init: Initializing BCSH processing
[   34.317121] tiziano_ydns_init: Initializing YDNS processing
[   34.317126] tiziano_rdns_init: Initializing RDNS processing
[   34.317132] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   34.317136] tisp_event_init: Initializing ISP event system
[   34.317144] tisp_event_init: SAFE event system initialized with 20 nodes
[   34.317150] tisp_event_set_cb: Setting callback for event 4
[   34.317156] tisp_event_set_cb: Event 4 callback set to c065efc0
[   34.317162] tisp_event_set_cb: Setting callback for event 5
[   34.317168] tisp_event_set_cb: Event 5 callback set to c065f7f0
[   34.317174] tisp_event_set_cb: Setting callback for event 7
[   34.317180] tisp_event_set_cb: Event 7 callback set to c065f054
[   34.317186] tisp_event_set_cb: Setting callback for event 9
[   34.317192] tisp_event_set_cb: Event 9 callback set to c065f0dc
[   34.317198] tisp_event_set_cb: Setting callback for event 8
[   34.317204] tisp_event_set_cb: Event 8 callback set to c065f1a0
[   34.317209] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   34.317215] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   34.317222] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   34.317228] tisp_param_operate_init: Initializing parameter operations
[   34.317235] tisp_netlink_init: Initializing netlink communication
[   34.317256] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   34.317262] tisp_code_create_tuning_node: Device already created, skipping
[   34.317268] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   34.317275] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 84706000 ***
[   34.317282] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   34.317288] tx_isp_subdev_pipo: entry - sd=84706000, arg=85fabdd8
[   34.317294] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 84706000
[   34.317300] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   34.317306] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   34.317312] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   34.317317] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   34.317323] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   34.317330] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[   34.317336] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   34.317343] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[   34.317349] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   34.317356] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[   34.317362] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   34.317368] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[   34.317375] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   34.317382] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[   34.317388] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   34.317394] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   34.317400] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   34.317406] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   34.317412] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   34.317418] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   34.317425] ispvic_frame_channel_qbuf: arg1=84706000, arg2=  (null)
[   34.317432] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   34.317438] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   34.317444] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   34.317450] ispvic_frame_channel_s_stream: arg1=84706000, arg2=1
[   34.317456] ispvic_frame_channel_s_stream: s0 (vic_dev) = 84706000
[   34.317463] ispvic_frame_channel_s_stream[1700]: streamon
[   34.317470] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   34.317476] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   34.317482] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   34.317488] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   34.317494] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[   34.317500] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   34.317507] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   34.317513] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   34.317518] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   34.317524] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   34.317530] *** CRITICAL ERROR: No VBM buffer addresses available - VIC cannot generate interrupts! ***
[   34.317537] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   34.317542] *** vic_dev->active_buffer_count=4 ***
[   34.317548] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   34.317554] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   34.317560] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   34.317566] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   34.317572] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   34.327786] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=1 ***
[   34.327798] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   34.327803] *** vic_core_s_stream: STREAM ON ***
[   34.327808] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   34.327814] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   34.327819] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   34.327825] *** tx_vic_disable_irq: VIC interrupts already disabled ***
[   34.327830] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   34.327837] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.327845] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.327852] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.327859] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.327866] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.327873] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.327880] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.327886] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.327893] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.327900] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.327908] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.327914] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.327922] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.327928] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.327934] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.327939] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.327945] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.327950] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.327956] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.327962] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.327967] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.327973] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.327978] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.327985] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.327993] tx_isp_vic_start: Starting VIC unlock sequence
[   34.327998] tx_isp_vic_start: Wrote 2 to VIC control register
[   34.328003] tx_isp_vic_start: Wrote 4 to VIC control register
[   34.349501] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   34.349512] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   34.349518] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   34.349526] tx_isp_vic_start: ISP pipeline enabled
[   34.349530] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   34.349536] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   34.349542] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   34.349548] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   34.349554] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   34.349560] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   34.349566] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   34.349572] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   34.349577] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   34.349582] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   34.349590] *** tx_vic_enable_irq: ourISPdev=85fec000, vic_dev=84706000 ***
[   34.349596] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   34.349602] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   34.349610] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   34.349616] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   34.359615] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   34.359620] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   34.359626] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   34.359631] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   34.359636] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   34.359642] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   34.359648] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   34.359654] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   34.359660] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   34.359666] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   34.359674] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.359682] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.359691] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   34.359697] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   34.359705] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   34.359710] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   34.369638] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.369653] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   34.369662] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   34.369671] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   34.369680] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   34.369690] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.369698] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   34.369708] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   34.369717] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   34.369726] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   34.369735] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   34.369744] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   34.369753] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   34.369762] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   34.369771] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.369780] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.369789] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.369798] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.369808] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   34.369876] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   34.369884] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   34.369890] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   34.369896] tx_isp_subdev_pipo: completed successfully, returning 0
[   34.369902] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   34.369910] *** VIC function pointers: qbuf=c065cb24, clearbuf=c065caf8, s_stream=c065ccd0 ***
[   34.369916] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   34.369922] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   34.369928] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   34.369934] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   34.369942] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   34.369950] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   34.369955] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   34.369961] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   34.369966] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   34.369971] ispcore_core_ops_init: Complete, result=0<6>[   34.369977] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[   34.369984] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[   34.369991] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[   34.369998] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   34.370004] csi_video_s_stream: sd=85207c00, enable=1
[   34.370010] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.370017] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.370024] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.370031] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.370038] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.370045] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.370052] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.370058] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.370065] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.370071] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.370078] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.370085] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.370092] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.370099] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.370104] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.370110] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.370116] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.370121] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.370127] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.370132] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.370138] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.370143] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.370149] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.370156] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.370162] csi_video_s_stream: Stream ON - CSI state set to 4
[   34.370169] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=1 ***
[   34.370175] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   34.370180] *** vic_core_s_stream: STREAM ON ***
[   34.370185] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   34.370190] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   34.370196] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   34.370202] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   34.370208] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   34.370216] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   34.370221] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   34.370226] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   34.370233] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   34.370240] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   34.370245] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   34.370250] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   34.370255] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   34.370261] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   34.370267] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.370274] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.370280] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.370288] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.370294] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.370302] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.370308] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.370314] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.370320] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.370327] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.370334] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.370341] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.370348] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.370354] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.370360] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.370366] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.370371] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.370376] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.370382] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.370388] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.370393] *** tx_isp_get_sensor: subdevs[13] = NULL ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   34.370399] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.370404] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.370411] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.370418] tx_isp_vic_start: Starting VIC unlock sequence
[   34.370423] tx_isp_vic_start: Wrote 2 to VIC control register
[   34.370428] tx_isp_vic_start: Wrote 4 to VIC control register
[   34.379269] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 0.000 ms)
[   34.379414] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 0.000 ms)
[   34.379431] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   34.379445] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 160.000 ms)
[   34.381435] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 0.000 ms)
[   34.381448] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 0.000 ms)
[   34.392009] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   34.392020] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   34.392026] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   34.392033] tx_isp_vic_start: ISP pipeline enabled
[   34.392038] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   34.392044] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   34.392050] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   34.392056] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   34.392061] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   34.392066] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   34.392073] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   34.392078] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   34.392084] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   34.392089] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   34.392096] *** tx_vic_enable_irq: ourISPdev=85fec000, vic_dev=84706000 ***
[   34.392102] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   34.392109] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   34.392116] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   34.392121] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   34.402120] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   34.402126] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   34.402131] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   34.402136] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   34.402142] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   34.402147] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   34.402154] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   34.402160] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   34.402166] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   34.402171] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   34.402179] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.402188] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.402196] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   34.402202] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   34.402210] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   34.402216] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   34.412404] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   34.412418] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   34.412427] *** vin_s_stream: SAFE implementation - sd=853fb800, enable=1 ***
[   34.412434] vin_s_stream: VIN state = 2, enable = 1
[   34.412440] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.412446] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   34.412452] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   34.412459] *** ispcore_video_s_stream: DEBUG - sd=84706400, enable=1 ***
[   34.412466] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   34.412472] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   34.412478] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   34.412486] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   34.412494] gc2053: s_stream called with enable=1
[   34.412501] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.412507] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.412513] gc2053: About to write streaming registers for interface 1
[   34.412519] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.412529] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.412849] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.412856] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.412865] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.419180] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.419192] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.419200] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.419207] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.419213] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.419220] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.419227] gc2053: s_stream called with enable=1
[   34.419234] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.419240] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.419246] gc2053: About to write streaming registers for interface 1
[   34.419252] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.419261] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.419579] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.419586] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.419595] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.419913] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.419920] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.419927] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.419933] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.419939] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.419945] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.419968] ISP IOCTL: cmd=0x800456d0 arg=0x7fc7ff90
[   34.419974] TX_ISP_VIDEO_LINK_SETUP: config=0
[   34.419981] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   34.419988] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   34.419995] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   34.420002] csi_video_s_stream: sd=85207c00, enable=1
[   34.420008] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.420015] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.420022] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.420029] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.420036] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.420043] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.420050] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.420055] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.420062] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.420069] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.420076] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.420082] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.420090] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.420096] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.420102] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.420108] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.420113] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.420118] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.420124] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.420130] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.420135] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.420141] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.420146] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.420153] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.420158] csi_video_s_stream: Stream ON - CSI state set to 4
[   34.420166] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=1 ***
[   34.420172] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   34.420177] *** vic_core_s_stream: STREAM ON ***
[   34.420182] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[   34.420190] *** vin_s_stream: SAFE implementation - sd=853fb800, enable=1 ***
[   34.420196] vin_s_stream: VIN state = 4, enable = 1
[   34.420202] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.420208] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   34.420214] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   34.420221] *** ispcore_video_s_stream: DEBUG - sd=84706400, enable=1 ***
[   34.420228] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=1 ***
[   34.420233] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   34.420240] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   34.420246] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   34.420253] gc2053: s_stream called with enable=1
[   34.420260] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.420265] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.420272] gc2053: About to write streaming registers for interface 1
[   34.420277] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.420286] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.420598] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.420606] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.420614] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.420930] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.420936] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.420943] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.420949] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.420955] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.420961] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.420968] gc2053: s_stream called with enable=1
[   34.420974] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.420980] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.420986] gc2053: About to write streaming registers for interface 1
[   34.420992] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.421000] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.421314] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.421321] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.421329] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.421642] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.421649] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.421656] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.421662] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.421668] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.421674] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.446068] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   34.446082] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446092] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   34.446101] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   34.446110] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   34.446119] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   34.446128] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   34.446138] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   34.446147] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   34.446160] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   34.446168] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   34.446178] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   34.446187] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   34.446196] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   34.446205] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446214] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   34.446223] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446232] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   34.446242] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446250] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446260] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.446269] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   34.446278] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.446287] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   34.446296] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446305] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   34.446314] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.446324] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446333] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   34.446342] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   34.446351] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   34.446360] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
d[   34.446369] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   34.446378] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446388] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   34.446397] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   34.446406] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   34.446415] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   34.446424] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   34.446433] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446442] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   34.446452] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446460] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   34.446470] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446478] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446488] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.446497] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   34.446506] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.446515] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   34.446524] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446533] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   34.446542] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.446552] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446560] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   34.446570] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   34.446579] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   34.446588] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   34.446597] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   34.446606] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446616] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   34.446625] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   34.446634] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   34.446644] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   34.446652] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   34.446662] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446671] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   34.446680] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446689] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   34.446698] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446707] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
m[   34.446716] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.446726] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   34.446735] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.446744] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   34.446753] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446762] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   34.446771] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.446780] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446790] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   34.446799] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   34.446808] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   34.446817] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   34.446826] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   34.446835] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446845] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   34.446854] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   34.446863] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   34.446872] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   34.446882] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   34.446890] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446900] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   34.446908] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446918] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   34.446927] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446936] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446945] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.446954] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   34.446964] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.446972] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   34.446982] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446991] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   34.447000] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.447010] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.447018] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   34.447028] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   34.447037] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   34.447046] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   34.447055] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   34.447064] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.447224] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.447233] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dm[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089

[   34.327886] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.327893] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.327900] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.327908] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.327914] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.327922] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.327928] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.327934] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.327939] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.327945] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.327950] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.327956] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.327962] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.327967] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.327973] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.327978] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.327985] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.327993] tx_isp_vic_start: Starting VIC unlock sequence
[   34.327998] tx_isp_vic_start: Wrote 2 to VIC control register
[   34.328003] tx_isp_vic_start: Wrote 4 to VIC control register
[   34.349501] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   34.349512] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   34.349518] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   34.349526] tx_isp_vic_start: ISP pipeline enabled
[   34.349530] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   34.349536] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   34.349542] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   34.349548] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   34.349554] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   34.349560] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   34.349566] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   34.349572] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   34.349577] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   34.349582] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   34.349590] *** tx_vic_enable_irq: ourISPdev=85fec000, vic_dev=84706000 ***
[   34.349596] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   34.349602] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   34.349610] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   34.349616] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   34.359615] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   34.359620] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   34.359626] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   34.359631] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   34.359636] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   34.359642] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   34.359648] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   34.359654] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   34.359660] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   34.359666] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   34.359674] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.359682] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.359691] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   34.359697] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   34.359705] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   34.359710] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   34.369638] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.369653] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   34.369662] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   34.369671] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   34.369680] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   34.369690] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.369698] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   34.369708] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   34.369717] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   34.369726] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   34.369735] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   34.369744] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   34.369753] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   34.369762] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   34.369771] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.369780] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.369789] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.369798] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.369808] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   34.369876] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   34.369884] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   34.369890] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   34.369896] tx_isp_subdev_pipo: completed successfully, returning 0
[   34.369902] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   34.369910] *** VIC function pointers: qbuf=c065cb24, clearbuf=c065caf8, s_stream=c065ccd0 ***
[   34.369916] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   34.369922] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   34.369928] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   34.369934] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   34.369942] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   34.369950] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   34.369955] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   34.369961] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   34.369966] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   34.369971] ispcore_core_ops_init: Complete, result=0<6>[   34.369977] *** tx_isp_video_s_stream: ispcore_core_ops_init SUCCESS - core state should now be 3 ***
[   34.369984] *** tx_isp_video_s_stream: subdev[5] is sensor - already initialized by activate_module ***
[   34.369991] *** tx_isp_video_s_stream: subdev[6] is sensor - already initialized by activate_module ***
[   34.369998] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   34.370004] csi_video_s_stream: sd=85207c00, enable=1
[   34.370010] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.370017] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.370024] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.370031] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.370038] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.370045] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.370052] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.370058] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.370065] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.370071] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.370078] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.370085] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.370092] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.370099] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.370104] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.370110] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.370116] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.370121] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.370127] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.370132] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.370138] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.370143] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.370149] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.370156] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.370162] csi_video_s_stream: Stream ON - CSI state set to 4
[   34.370169] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=1 ***
[   34.370175] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   34.370180] *** vic_core_s_stream: STREAM ON ***
[   34.370185] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   34.370190] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   34.370196] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   34.370202] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   34.370208] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   34.370216] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   34.370221] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   34.370226] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   34.370233] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   34.370240] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   34.370245] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   34.370250] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   34.370255] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   34.370261] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   34.370267] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.370274] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.370280] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.370288] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.370294] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.370302] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.370308] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.370314] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.370320] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.370327] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.370334] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.370341] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.370348] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.370354] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.370360] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.370366] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.370371] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.370376] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.370382] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.370388] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.370393] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.370399] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.370404] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.370411] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.370418] tx_isp_vic_start: Starting VIC unlock sequence
[   34.370423] tx_isp_vic_start: Wrote 2 to VIC control register
[   34.370428] tx_isp_vic_start: Wrote 4 to VIC control register
[   34.379269] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 0.000 ms)
[   34.379414] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x80700008 -> 0xb477effd (delta: 0.000 ms)
[   34.379431] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   34.379445] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007001 -> 0xffbf7123 (delta: 160.000 ms)
[   34.381435] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 0.000 ms)
[   34.381448] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 0.000 ms)
[   34.392009] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   34.392020] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   34.392026] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   34.392033] tx_isp_vic_start: ISP pipeline enabled
[   34.392038] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   34.392044] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   34.392050] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   34.392056] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   34.392061] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   34.392066] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   34.392073] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   34.392078] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   34.392084] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   34.392089] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   34.392096] *** tx_vic_enable_irq: ourISPdev=85fec000, vic_dev=84706000 ***
[   34.392102] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   34.392109] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   34.392116] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   34.392121] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   34.402120] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   34.402126] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   34.402131] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   34.402136] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   34.402142] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   34.402147] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   34.402154] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   34.402160] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   34.402166] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   34.402171] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   34.402179] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.402188] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.402196] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   34.402202] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   34.402210] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   34.402216] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   34.412404] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   34.412418] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   34.412427] *** vin_s_stream: SAFE implementation - sd=853fb800, enable=1 ***
[   34.412434] vin_s_stream: VIN state = 2, enable = 1
[   34.412440] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.412446] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   34.412452] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   34.412459] *** ispcore_video_s_stream: DEBUG - sd=84706400, enable=1 ***
[   34.412466] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   34.412472] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   34.412478] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   34.412486] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   34.412494] gc2053: s_stream called with enable=1
[   34.412501] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.412507] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.412513] gc2053: About to write streaming registers for interface 1
[   34.412519] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.412529] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.412849] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.412856] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.412865] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.419180] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.419192] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.419200] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.419207] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.419213] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.419220] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.419227] gc2053: s_stream called with enable=1
[   34.419234] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.419240] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.419246] gc2053: About to write streaming registers for interface 1
[   34.419252] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.419261] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.419579] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.419586] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.419595] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.419913] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.419920] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.419927] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.419933] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.419939] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.419945] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.419968] ISP IOCTL: cmd=0x800456d0 arg=0x7fc7ff90
[   34.419974] TX_ISP_VIDEO_LINK_SETUP: config=0
[   34.419981] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   34.419988] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   34.419995] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   34.420002] csi_video_s_stream: sd=85207c00, enable=1
[   34.420008] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.420015] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.420022] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.420029] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.420036] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.420043] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.420050] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.420055] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.420062] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.420069] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.420076] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.420082] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.420090] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.420096] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.420102] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.420108] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.420113] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.420118] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.420124] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.420130] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.420135] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.420141] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.420146] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.420153] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.420158] csi_video_s_stream: Stream ON - CSI state set to 4
[   34.420166] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=1 ***
[   34.420172] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   34.420177] *** vic_core_s_stream: STREAM ON ***
[   34.420182] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[   34.420190] *** vin_s_stream: SAFE implementation - sd=853fb800, enable=1 ***
[   34.420196] vin_s_stream: VIN state = 4, enable = 1
[   34.420202] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.420208] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   34.420214] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   34.420221] *** ispcore_video_s_stream: DEBUG - sd=84706400, enable=1 ***
[   34.420228] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=1 ***
[   34.420233] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   34.420240] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   34.420246] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   34.420253] gc2053: s_stream called with enable=1
[   34.420260] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.420265] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.420272] gc2053: About to write streaming registers for interface 1
[   34.420277] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.420286] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.420598] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.420606] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.420614] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.420930] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.420936] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.420943] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.420949] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.420955] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.420961] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.420968] gc2053: s_stream called with enable=1
[   34.420974] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.420980] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.420986] gc2053: About to write streaming registers for interface 1
[   34.420992] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.421000] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.421314] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.421321] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.421329] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.421642] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.421649] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.421656] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.421662] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.421668] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.421674] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.446068] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   34.446082] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446092] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   34.446101] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   34.446110] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   34.446119] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   34.446128] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   34.446138] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   34.446147] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   34.446160] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   34.446168] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   34.446178] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   34.446187] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   34.446196] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   34.446205] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446214] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   34.446223] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446232] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   34.446242] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446250] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446260] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.446269] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   34.446278] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.446287] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   34.446296] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446305] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   34.446314] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.446324] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446333] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   34.446342] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   34.446351] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   34.446360] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   34.446369] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   34.446378] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446388] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   34.446397] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   34.446406] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   34.446415] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   34.446424] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   34.446433] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446442] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   34.446452] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446460] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   34.446470] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446478] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446488] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.446497] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   34.446506] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.446515] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   34.446524] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446533] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   34.446542] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.446552] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446560] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   34.446570] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   34.446579] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   34.446588] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   34.446597] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   34.446606] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446616] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   34.446625] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   34.446634] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   34.446644] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   34.446652] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   34.446662] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446671] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   34.446680] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446689] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   34.446698] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446707] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446716] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.446726] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   34.446735] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.446744] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   34.446753] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446762] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   34.446771] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.446780] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446790] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   34.446799] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   34.446808] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   34.446817] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   34.446826] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   34.446835] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446845] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   34.446854] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   34.446863] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   34.446872] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   34.446882] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   34.446890] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.446900] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   34.446908] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446918] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   34.446927] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446936] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   34.446945] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   34.446954] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   34.446964] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   34.446972] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   34.446982] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.446991] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   34.447000] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   34.447010] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.447018] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   34.447028] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   34.447037] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   34.447046] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   34.447055] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   34.447064] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   34.447224] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   34.447233] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 0.000 ms)
[   34.757428] ISP M0 device open called from pid 2402
[   34.757462] *** REFERENCE DRIVER IMPLEMENTATION ***
[   34.757470] ISP M0 tuning buffer allocated: 811f0000 (size=0x500c, aligned)
[   34.757476] tisp_par_ioctl global variable set: 811f0000
[   34.757530] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.757537] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   34.757544] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   34.757549] isp_core_tuning_init: Initializing tuning data structure
[   34.757569] isp_core_tuning_init: Tuning data structure initialized at 811f8000
[   34.757576] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   34.757581] *** SAFE: mode_flag properly initialized using struct member access ***
[   34.757587] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811f8000
[   34.757593] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   34.757599] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   34.757605] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.757612] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.757618] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.757624] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.757630] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.757654] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[   34.757660] TUNING DISABLED: Returning success to keep streaming app happy
[   34.757669] TUNING DISABLED: Silently ignoring command 0xc008561b (magic=0x56) to prevent memory corruption
[   34.757675] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758030] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.758042] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758103] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.758109] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758171] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.758178] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758234] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.758240] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758312] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.758318] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758374] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.758380] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758435] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.758442] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758496] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.758502] TUNING DISABLED: Returning success to keep streaming app happy
[   34.758562] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.758570] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.758576] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.758582] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.758642] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.758650] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.760128] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.760141] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.760361] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.760370] TUNING DISABLED: Returning success to keep streaming app happy
[   34.760491] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.760499] TUNING DISABLED: Returning success to keep streaming app happy
[   34.760611] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.760620] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.760627] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.760632] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.760769] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   34.760780] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   34.760787] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   34.760794] csi_video_s_stream: sd=85207c00, enable=0
[   34.760800] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.760807] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.760814] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.760821] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.760828] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.760835] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.760842] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.760848] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.760855] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.760862] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.760869] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.760876] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.760883] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.760890] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.760896] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.760901] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.760906] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.760912] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.760918] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.760923] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.760929] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.760934] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.760940] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.760947] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.760953] csi_video_s_stream: Stream OFF - CSI state set to 3
[   34.760960] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=0 ***
[   34.760967] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   34.760972] *** vic_core_s_stream: STREAM OFF ***
[   34.760977] vic_core_s_stream: Stream OFF - state 4 -> 3
[   34.760984] *** vin_s_stream: SAFE implementation - sd=853fb800, enable=0 ***
[   34.760990] vin_s_stream: VIN state = 4, enable = 0
[   34.760996] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.761002] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   34.761008] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=0 ***
[   34.761016] *** ispcore_video_s_stream: DEBUG - sd=84706400, enable=0 ***
[   34.761022] *** CORE STATE CHECK: core_dev->state=4 (need >=3), enable=0 ***
[   34.761030] *** DEBUG: Frame channel loop - s2_1=0xc4, v0_6=84706800 ***
[   34.761036] *** DEBUG: Checking channel=84706800, state=1 ***
[   34.761043] *** DEBUG: Frame channel loop - s2_1=0x188, v0_6=847068c4 ***
[   34.761050] *** DEBUG: Checking channel=847068c4, state=0 ***
[   34.761056] *** DEBUG: Frame channel loop - s2_1=0x24c, v0_6=84706988 ***
[   34.761062] *** DEBUG: Checking channel=84706988, state=3 ***
[   34.761068] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   34.761074] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 37 ***
[   34.761082] *** tx_isp_disable_irq: IRQ 37 DISABLED ***
[   34.761090] gc2053: s_stream called with enable=0
[   34.761096] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.761103] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   34.761108] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   34.761118] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.761442] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.761450] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.761458] sensor_write: reg=0x3e val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.766618] sensor_write: reg=0x3e val=0x00 SUCCESS
[   34.766692] sensor_write_array: reg[2] 0x3e=0x00 OK
[   34.766699] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.766706] gc2053: Sensor hardware streaming stopped
[   34.766714] gc2053: s_stream called with enable=0
[   34.766720] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.766726] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   34.766732] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   34.766742] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.767058] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.767065] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.767074] sensor_write: reg=0x3e val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.767390] sensor_write: reg=0x3e val=0x00 SUCCESS
[   34.767397] sensor_write_array: reg[2] 0x3e=0x00 OK
[   34.767403] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.767409] gc2053: Sensor hardware streaming stopped
[   34.767422] ISP IOCTL: cmd=0x800456d1 arg=0x7fc7ff90
[   34.767430] tx_isp_video_link_destroy: Destroying links for config 0
[   34.767438] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   34.767447] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.767453] TUNING DISABLED: Returning success to keep streaming app happy
[   34.767460] ISP IOCTL: cmd=0x800456d0 arg=0x7fc7ff90
[   34.767466] TX_ISP_VIDEO_LINK_SETUP: config=0
[   34.767472] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   34.767478] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   34.767485] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   34.767492] csi_video_s_stream: sd=85207c00, enable=1
[   34.767497] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.767504] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.767511] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.767519] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.767526] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.767533] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.767540] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.767545] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.767552] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.767559] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.767566] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.767573] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.767580] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.767586] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.767592] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.767598] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.767603] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.767609] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.767614] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.767620] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.767626] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.767631] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.767636] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.767643] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.767649] csi_video_s_stream: Stream ON - CSI state set to 4
[   34.767656] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=1 ***
[   34.767662] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   34.767668] *** vic_core_s_stream: STREAM ON ***
[   34.767673] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   34.767678] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   34.767684] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   34.767690] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   34.767696] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   34.767704] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   34.767709] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   34.767715] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   34.767722] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   34.767728] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   34.767733] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   34.767738] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   34.767744] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   34.767749] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   34.767755] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.767762] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   34.767769] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   34.767776] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   34.767782] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   34.767790] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   34.767796] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   34.767802] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   34.767809] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   34.767816] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   34.767823] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   34.767829] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   34.767836] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   34.767843] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   34.767848] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   34.767854] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   34.767860] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   34.767865] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   34.767871] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   34.767876] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   34.767882] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   34.767888] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   34.767893] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   34.767900] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   34.767906] tx_isp_vic_start: Starting VIC unlock sequence
[   34.767912] tx_isp_vic_start: Wrote 2 to VIC control register
[   34.767917] tx_isp_vic_start: Wrote 4 to VIC control register
[   34.768398] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.768410] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.768417] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   34.768424] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   34.768430] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   34.768435] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   34.790042] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   34.790053] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   34.790060] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   34.790066] tx_isp_vic_start: ISP pipeline enabled
[   34.790071] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   34.790077] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   34.790083] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   34.790089] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   34.790094] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   34.790100] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   34.790106] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   34.790112] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   34.790117] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   34.790122] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   34.790130] *** tx_vic_enable_irq: ourISPdev=85fec000, vic_dev=84706000 ***
[   34.790136] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   34.790143] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   34.790150] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   34.790156] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   34.800155] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   34.800160] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   34.800166] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   34.800171] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   34.800176] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   34.800182] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   34.800188] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   34.800194] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   34.800200] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   34.800205] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   34.800214] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.800222] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   34.800231] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   34.800237] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   34.800244] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   34.800250] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
[   34.810410] *** vic_core_s_stream: Step 6 - VIC interrupts enabled ***
[   34.810424] *** vic_core_s_stream: VIC start completed, ret=0, state=4 ***
[   34.810434] *** vin_s_stream: SAFE implementation - sd=853fb800, enable=1 ***
[   34.810440] vin_s_stream: VIN state = 3, enable = 1
[   34.810446] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   34.810452] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   34.810458] *** ispcore_video_s_stream: FIXED Binary Ninja MCP implementation - enable=1 ***
[   34.810465] *** ispcore_video_s_stream: DEBUG - sd=84706400, enable=1 ***
[   34.810472] *** CORE STATE CHECK: core_dev->state=3 (need >=3), enable=1 ***
[   34.810478] *** ispcore_video_s_stream: FIXED - removed recursive subdev loop ***
[   34.810485] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 37 ***
[   34.810492] *** tx_isp_enable_irq: IRQ 37 ENABLED ***
[   34.810500] gc2053: s_stream called with enable=1
[   34.810507] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.810513] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.810519] gc2053: About to write streaming registers for interface 1
[   34.810525] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.810535] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.810856] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.810863] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.810871] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.819179] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.819191] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.819197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.819205] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.819211] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.819217] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.819225] gc2053: s_stream called with enable=1
[   34.819231] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   34.819237] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   34.819244] gc2053: About to write streaming registers for interface 1
[   34.819249] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   34.819259] sensor_write: reg=0xfe val=0x00, client=85540600, adapter=i2c0, addr=0x37
[   34.819577] sensor_write: reg=0xfe val=0x00 SUCCESS
[   34.819585] sensor_write_array: reg[1] 0xfe=0x00 OK
[   34.819593] sensor_write: reg=0x3e val=0x91, client=85540600, adapter=i2c0, addr=0x37
[   34.819911] sensor_write: reg=0x3e val=0x91 SUCCESS
[   34.819918] sensor_write_array: reg[2] 0x3e=0x91 OK
[   34.819924] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   34.819931] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   34.819937] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   34.819943] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   34.820151] TUNING DISABLED: Silently ignoring command 0xc008561c (magic=0x56) to prevent memory corruption
[   34.820161] TUNING DISABLED: Returning success to keep streaming app happy
[   34.820296] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.820306] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.820313] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.820318] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.820445] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.820515] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.820523] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.820529] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.820685] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.820695] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.820701] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.820707] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.820825] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.820833] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.820839] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.820845] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.820995] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.821004] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.821011] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.821017] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.821135] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.821143] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.821150] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.821156] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.821277] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.821285] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.821292] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.821297] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.821417] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.821425] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.821431] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.821437] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.821635] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.821643] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.821650] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.821655] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   34.821779] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   34.821788] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   34.821795] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   34.821800] isp_core_tunning_unlocked_ioctl: Ignoring disable command - tuning was auto-initialized
[   35.042844] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   35.042856] codec_codec_ctl: set sample rate...
[   35.042990] codec_codec_ctl: set device...
warn: shm_init,53shm init already
root@ing-wyze-cam3-a000 ~# d[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[   35.637295] cm_control: saturation=128
[   35.637300] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   35.637307] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   35.637312] tiziano_ccm_init: CCM initialized successfully
[   35.637317] tiziano_dmsc_init: Initializing DMSC processing
[   35.637322] tiziano_sharpen_init: Initializing Sharpening
[   35.637328] tiziano_sharpen_init: Using linear sharpening parameters
[   35.637333] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   35.637340] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   35.637345] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   35.637371] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   35.637377] tiziano_sharpen_init: Sharpening initialized successfully
[   35.637382] tiziano_sdns_init: Initializing SDNS processing
[   35.637390] tiziano_sdns_init: Using linear SDNS parameters
[   35.637395] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   35.637402] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   35.637407] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   35.637439] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   35.637445] tiziano_sdns_init: SDNS processing initialized successfully
[   35.637451] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   35.637456] tiziano_mdns_init: Using linear MDNS parameters
[   35.637466] tiziano_mdns_init: MDNS processing initialized successfully
[   35.637471] tiziano_clm_init: Initializing CLM processing
[   35.637476] tiziano_dpc_init: Initializing DPC processing
[   35.637482] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   35.637487] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   35.637494] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   35.637499] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   35.637514] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   35.637519] tiziano_hldc_init: Initializing HLDC processing
[   35.637526] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   35.637532] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   35.637538] tiziano_adr_params_refresh: Refreshing ADR parameters
[   35.637544] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   35.637550] tiziano_adr_params_init: Initializing ADR parameter arrays
[   35.637556] tisp_adr_set_params: Writing ADR parameters to registers
[   35.637588] tisp_adr_set_params: ADR parameters written to hardware
[   35.637594] tisp_event_set_cb: Setting callback for event 18
[   35.637600] tisp_event_set_cb: Event 18 callback set to c065ef94
[   35.637606] tisp_event_set_cb: Setting callback for event 2
[   35.637612] tisp_event_set_cb: Event 2 callback set to c065ef68
[   35.637617] tiziano_adr_init: ADR processing initialized successfully
[   35.637624] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   35.637628] tiziano_bcsh_init: Initializing BCSH processing
[   35.637634] tiziano_ydns_init: Initializing YDNS processing
[   35.637639] tiziano_rdns_init: Initializing RDNS processing
[   35.637644] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   35.637650] tisp_event_init: Initializing ISP event system
[   35.637657] tisp_event_init: SAFE event system initialized with 20 nodes
[   35.637662] tisp_event_set_cb: Setting callback for event 4
[   35.637668] tisp_event_set_cb: Event 4 callback set to c065efc0
[   35.637674] tisp_event_set_cb: Setting callback for event 5
[   35.637680] tisp_event_set_cb: Event 5 callback set to c065f7f0
[   35.637686] tisp_event_set_cb: Setting callback for event 7
[   35.637692] tisp_event_set_cb: Event 7 callback set to c065f054
[   35.637698] tisp_event_set_cb: Setting callback for event 9
[   35.637704] tisp_event_set_cb: Event 9 callback set to c065f0dc
[   35.637710] tisp_event_set_cb: Setting callback for event 8
[   35.637716] tisp_event_set_cb: Event 8 callback set to c065f1a0
[   35.637722] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   35.637728] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   35.637734] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   35.637740] tisp_param_operate_init: Initializing parameter operations
[   35.637747] tisp_netlink_init: Initializing netlink communication
[   35.637779] tisp_netlink_init: Failed to create netlink socket
[   35.637788] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   35.637794] tisp_code_create_tuning_node: Device already created, skipping
[   35.637799] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   35.637806] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 84706000 ***
[   35.637812] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   35.637819] tx_isp_subdev_pipo: entry - sd=84706000, arg=8060fcd8
[   35.637826] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 84706000
[   35.637831] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   35.637837] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   35.637842] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   35.637848] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   35.637854] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   35.637860] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[   35.637866] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   35.637873] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[   35.637880] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   35.637886] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[   35.637892] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   35.637899] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[   35.637905] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   35.637912] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[   35.637918] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   35.637924] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   35.637930] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   35.637936] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   35.637942] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   35.637948] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.637955] ispvic_frame_channel_qbuf: arg1=84706000, arg2=  (null)
[   35.637962] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   35.637968] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   35.637973] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.637980] ispvic_frame_channel_s_stream: arg1=84706000, arg2=1
[   35.637986] ispvic_frame_channel_s_stream: s0 (vic_dev) = 84706000
[   35.637993] ispvic_frame_channel_s_stream[1700]: streamon
[   35.637999] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.638005] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.638011] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.638017] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.638024] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[   35.638029] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.638036] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.638042] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.638048] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.638053] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.638059] *** CRITICAL ERROR: No VBM buffer addresses available - VIC cannot generate interrupts! ***
[   35.638066] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   35.638071] *** vic_dev->active_buffer_count=4 ***
[   35.638077] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.638082] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.638090] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.638096] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   35.638102] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   35.638109] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=1 ***
[   35.638115] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   35.638120] *** vic_core_s_stream: STREAM ON ***
[   35.638126] *** vic_core_s_stream: Already in state 4, skipping VIC start ***
[   35.638132] *** tx_isp_subdev_pipo: vic_core_s_stream SUCCESS - VIC interrupts should now be ENABLED! ***
[   35.638137] tx_isp_subdev_pipo: completed successfully, returning 0
[   35.638143] *** SUCCESS: tx_isp_subdev_pipo completed - VIC buffer management initialized! ***
[   35.638150] *** VIC function pointers: qbuf=c065cb24, clearbuf=c065caf8, s_stream=c065ccd0 ***
[   35.638156] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   35.638162] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   35.638169] *** ispcore_core_ops_init: tisp_init SUCCESS ***
[   35.638174] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device state set to 3 (ACTIVE) ***
[   35.638182] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   35.638190] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   35.638196] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   35.638201] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.638207] *** ispcore_core_ops_init: ISP Core hardware interrupts enabled ***
[   35.638211] ispcore_core_ops_init: Complete, result=0<6>[   35.638218] *** Channel 0: REQBUFS - Core ops init SUCCESS ***
[   35.638224] Channel 0: USERPTR mode - client will provide buffers
[   35.638230] Channel 0: USERPTR mode - 4 user buffers expected
[   35.638238] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 805ad280 ***
[   35.638245] *** Channel 0: VIC active_buffer_count set to 4 ***
[   35.638250] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   35.638257] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   35.638306] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.638316] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.638323] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.638329] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.638336] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.638344] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   35.638351] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.638358] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   35.638365] *** Channel 0: QBUF - Queue buffer index=0 ***
[   35.638372] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   35.638378] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   35.638385] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   35.638392] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.638400] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x84706000, event=0x3000008 ***
[   35.638406] *** tx_isp_send_event_to_remote: vic_dev=0x84706000 ***
[   35.638412] *** tx_isp_send_event_to_remote: event_handler=0xc065e4a0 ***
[   35.638420] *** tx_isp_send_event_to_remote: Calling event_handler(0x84706000, 0x3000008, 0x8060fdb8) ***
[   35.638428] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=8060fdb8 ***
[   35.638434] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   35.638440] *** Channel 0: QBUF EVENT SUCCESS ***
[   35.638446] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   35.638454] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   35.638462] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   35.638470] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ad280, vbm_buffer_count=1 ***
[   35.638476] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   35.638484] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   35.638490] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.638502] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.638509] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.638515] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.638521] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.638528] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   35.638536] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   35.638543] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.638550] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   35.638556] *** Channel 0: QBUF - Queue buffer index=1 ***
[   35.638562] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   35.638568] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   35.638575] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   35.638581] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.638588] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x84706000, event=0x3000008 ***
[   35.638594] *** tx_isp_send_event_to_remote: vic_dev=0x84706000 ***
[   35.638600] *** tx_isp_send_event_to_remote: event_handler=0xc065e4a0 ***
[   35.638608] *** tx_isp_send_event_to_remote: Calling event_handler(0x84706000, 0x3000008, 0x8060fdb8) ***
[   35.638616] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=8060fdb8 ***
[   35.638622] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   35.638628] *** Channel 0: QBUF EVENT SUCCESS ***
[   35.638634] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   35.638642] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   35.638650] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   35.638657] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ad280, vbm_buffer_count=2 ***
[   35.638664] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   35.638670] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   35.638676] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.638685] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.638692] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.638698] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.638704] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.638711] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   35.638718] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   35.638725] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.638732] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   35.638738] *** Channel 0: QBUF - Queue buffer index=2 ***
[   35.638744] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   35.638750] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   35.638757] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   35.638764] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.638771] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x84706000, event=0x3000008 ***
[   35.638777] *** tx_isp_send_event_to_remote: vic_dev=0x84706000 ***
[   35.638783] *** tx_isp_send_event_to_remote: event_handler=0xc065e4a0 ***
[   35.638791] *** tx_isp_send_event_to_remote: Calling event_handler(0x84706000, 0x3000008, 0x8060fdb8) ***
[   35.638798] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=8060fdb8 ***
[   35.638804] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   35.638810] *** Channel 0: QBUF EVENT SUCCESS ***
[   35.638816] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   35.638824] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   35.638832] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   35.638840] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ad280, vbm_buffer_count=3 ***
[   35.638846] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   35.638852] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   35.638859] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.638867] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.638874] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.638880] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.638886] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.638893] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   35.638900] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   35.638908] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[   35.638914] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   35.638921] *** Channel 0: QBUF - Queue buffer index=3 ***
[   35.638926] *** Channel 0: QBUF - Core already in ACTIVE state (3), skipping init ***
[   35.638933] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   35.638940] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   35.638946] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   35.638953] *** tx_isp_send_event_to_remote: SAFE implementation - sd=0x84706000, event=0x3000008 ***
[   35.638959] *** tx_isp_send_event_to_remote: vic_dev=0x84706000 ***
[   35.638965] *** tx_isp_send_event_to_remote: event_handler=0xc065e4a0 ***
[   35.638973] *** tx_isp_send_event_to_remote: Calling event_handler(0x84706000, 0x3000008, 0x8060fdb8) ***
[   35.638980] *** vic_core_ops_ioctl: EXACT Binary Ninja implementation - cmd=0x3000008, arg=8060fdb8 ***
[   35.638986] vic_core_ops_ioctl: Unknown cmd=0x3000008, returning 0
[   35.638992] *** Channel 0: QBUF EVENT SUCCESS ***
[   35.638998] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   35.639006] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   35.639014] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   35.639022] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805ad280, vbm_buffer_count=4 ***
[   35.639028] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   35.639035] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   35.639041] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   35.643454] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   35.643468] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   35.643474] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   35.643480] Channel 0: STREAMON - Enqueuing buffers in driver
[   35.643487] *** Channel 0: STREAMON - Resetting core state from 3 to 2 (ready) ***
[   35.649210] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.649223] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.649230] *** Channel 0: Frame completion wait ***
[   35.649236] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.649242] *** Channel 0: Frame wait returned 10 ***
[   35.649248] *** Channel 0: Frame was ready, consuming it ***
[   35.649360] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.649368] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.649375] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.649381] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.649389] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   35.649396] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   35.649403] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   35.649410] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   35.649417] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   35.649424] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   35.649430] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   35.649438] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   35.649444] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   35.649452] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   35.649458] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   35.649466] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   35.649472] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   35.649478] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   35.649484] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   35.649489] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   35.649494] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   35.649500] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   35.649506] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   35.649512] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   35.649517] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   35.649522] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   35.649529] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   35.649536] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.649554] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.649561] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.649567] *** Channel 0: Frame completion wait ***
[   35.649572] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.749187] *** Channel 0: Frame wait returned 0 ***
[   35.749200] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.749235] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.749243] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.749250] *** Channel 0: Frame completion wait ***
[   35.749255] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.749262] *** Channel 0: Frame wait returned 10 ***
[   35.749267] *** Channel 0: Frame was ready, consuming it ***
[   35.749275] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.749282] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.749287] *** Channel 0: Frame completion wait ***
[   35.749293] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.774104] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   35.774117] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.774124] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.774131] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.774136] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.774142] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.849171] *** Channel 0: DQBUF wait returned 0 ***
[   35.849182] *** Channel 0: DQBUF timeout, generating frame ***
[   35.849192] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   35.849230] TUNING: Allowing V4L2 control command 0xc00c56c6 for VIN init
[   35.849238] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   35.849245] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   35.849252] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   35.849257] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   35.849262] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   35.849383] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   35.849393] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   35.849399] *** Channel 0: DQBUF - dequeue buffer request ***
[   35.849405] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.849414] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   35.849420] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   35.849428] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   35.849434] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   35.849442] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   35.849448] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   35.849454] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   35.849462] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   35.849468] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   35.849476] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   35.849482] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   35.849490] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   35.849496] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   35.849502] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   35.849507] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   35.849513] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   35.849518] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   35.849524] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   35.849530] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   35.849535] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   35.849541] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   35.849546] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   35.849553] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   35.849560] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   35.849578] *** Channel 0: Frame wait returned 0 ***
[   35.849585] *** Channel 0: Frame wait timeout/error, generating frame ***
[   35.849598] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.849604] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.849611] *** Channel 0: Frame completion wait ***
[   35.849616] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.849622] *** Channel 0: Frame wait returned 10 ***
[   35.849628] *** Channel 0: Frame was ready, consuming it ***
[   35.849636] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   35.849643] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   35.849648] *** Channel 0: Frame completion wait ***
[   35.849654] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   35.859354] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   35.859368] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   35.859375] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   35.859381] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   35.859388] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   35.859396] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   35.859403] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   35.859410] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   35.859416] *** Channel 0: QBUF - Queue buffer index=0 ***
[   35.859423] *** Channel 0: QBUF - Core in READY state (2), calling CORE OPS INIT ***
[   35.859430] *** ispcore_core_ops_init: NEW ARCHITECTURE - Using core device, on=1 ***
[   35.859436] *** ispcore_core_ops_init: core_dev=84706400 ****** ispcore_core_ops_init: Core device valid, current state=2 ***
[   35.859444] *** ispcore_core_ops_init: Frame sync work structure initialized ***<6>[   35.859450] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.859458] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   35.859465] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   35.859472] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   35.859479] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   35.859486] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   35.859494] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   35.859500] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   35.859507] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   35.859513] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   35.859520] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   35.859528] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   35.859534] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   35.859541] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   35.859547] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   35.859552] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   35.859558] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   35.859564] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   35.859569] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   35.859575] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   35.859580] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   35.859586] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   35.859592] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   35.859598] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   35.859604] ispcore_core_ops_init: Sensor available, skipping sensor_attr access for now
[   35.859610] ispcore_core_ops_init: Core device=84706400, state=2*** ispcore_core_ops_init: INITIALIZING CORE (on=1) ***
[   35.859618] *** ispcore_core_ops_init: Current vic_state (core state): 2 ****** ispcore_core_ops_init: Core in ready state (2) - normal initialization ***
[   35.859626] *** ispcore_core_ops_init: Core state check passed, proceeding with initialization ***<6>[   35.859632] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.859640] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   35.859646] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   35.859653] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   35.859660] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   35.859667] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   35.859674] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   35.859679] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   35.859686] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   35.859710] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   35.859718] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   35.859725] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   35.859732] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   35.859738] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   35.859744] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   35.859750] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   35.859756] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   35.859761] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   35.859766] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   35.859772] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   35.859778] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   35.859784] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   35.859789] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   35.859796] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   35.859801] *** ispcore_core_ops_init: Calling tisp_init with sensor attributes ***
[   35.859806] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   35.859812] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   35.859819] tisp_init: Initializing ISP hardware for sensor (-1066755528x8275)
[   35.859825] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   35.859833] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   35.859839] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   35.859844] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   35.859851] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   35.859860] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size -1066755528x8275)
[   35.859866] *** tisp_init: ISP control register set to enable processing pipeline ***
[   35.859873] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   35.859878] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   35.859884] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   35.859890] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   35.859897] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   35.859904] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   35.859910] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   35.859919] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   35.859924] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   35.859930] *** This should eliminate green frames by enabling proper color processing ***
[   35.859937] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   35.859942] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   35.859948] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   35.859954] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-t31.bin ***
[   35.859998] *** load_isp_tuning_file: File size = 159736 bytes ***
[   35.860575] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   35.860622] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-t31.bin ***
[   35.860630] *** tisp_init: Standard tuning parameters loaded successfully ***
[   35.860636] *** load_isp_tuning_file: Loading /etc/sensor/gc2053-cust-t31.bin ***
[   35.860680] *** load_isp_tuning_file: File size = 159736 bytes ***
[   35.861258] *** load_isp_tuning_file: Day/night tuning parameters loaded ***
[   35.861304] *** load_isp_tuning_file: Successfully loaded /etc/sensor/gc2053-cust-t31.bin ***
[   35.861311] *** tisp_init: Custom tuning parameters loaded successfully ***
[   35.861317] tisp_set_csc_version: Setting CSC version 0
[   35.861325] *** tisp_init: REFERENCE DRIVER bypass register set to 0xb477effd (exact Binary Ninja logic) ***
[   35.861331] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   35.861336] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   35.861342] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   35.861347] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   35.861352] *** tisp_init: ISP processing pipeline fully enabled ***
[   35.861358] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   35.861364] tisp_init: ISP memory buffers configured
[   35.861369] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   35.861377] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   35.861386] tiziano_ae_params_refresh: Refreshing AE parameters
[   35.861398] tiziano_ae_params_refresh: AE parameters refreshed
[   35.861404] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   35.861410] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   35.861416] tiziano_ae_para_addr: Setting up AE parameter addresses
[   35.861420] tiziano_ae_para_addr: AE parameter addresses configured
[   35.861427] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   35.861434] tiziano_ae_set_hardware_param: Parameters written to AE0
[   35.861441] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   35.861448] tiziano_ae_set_hardware_param: Parameters written to AE1
[   35.861456] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   35.861474] tiziano_deflicker_expt: Generated 119 LUT entries
[   35.861480] tisp_event_set_cb: Setting callback for event 1
[   35.861488] tisp_event_set_cb: Event 1 callback set to c06601e8
[   35.861493] tisp_event_set_cb: Setting callback for event 6
[   35.861500] tisp_event_set_cb: Event 6 callback set to c065f2f8
[   35.861506] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   35.861512] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   35.861518] tiziano_awb_init: AWB hardware blocks enabled
[   35.861523] tiziano_gamma_init: Initializing Gamma processing
[   35.861528] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   35.861588] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   35.861594] tiziano_gib_init: Initializing GIB processing
[   35.861599] tiziano_lsc_init: Initializing LSC processing
[   35.861604] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   35.861611] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   35.861617] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   35.861677] tiziano_ccm_init: Initializing Color Correction Matrix
[   35.861682] tiziano_ccm_init: Using linear CCM parameters
[   35.861689] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   35.861695] jz_isp_ccm: EV=64, CT=9984
[   35.861702] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   35.861708] cm_control: saturation=128
[   35.861713] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   35.861720] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   35.861725] tiziano_ccm_init: CCM initialized successfully
[   35.861730] tiziano_dmsc_init: Initializing DMSC processing
[   35.861736] tiziano_sharpen_init: Initializing Sharpening
[   35.861741] tiziano_sharpen_init: Using linear sharpening parameters
[   35.861747] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   35.861754] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   35.861760] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   35.861786] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   35.861792] tiziano_sharpen_init: Sharpening initialized successfully
[   35.861798] tiziano_sdns_init: Initializing SDNS processing
[   35.861806] tiziano_sdns_init: Using linear SDNS parameters
[   35.861811] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   35.861818] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   35.861824] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   35.861857] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   35.861862] tiziano_sdns_init: SDNS processing initialized successfully
[   35.861869] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   35.861874] tiziano_mdns_init: Using linear MDNS parameters
[   35.861884] tiziano_mdns_init: MDNS processing initialized successfully
[   35.861890] tiziano_clm_init: Initializing CLM processing
[   35.861895] tiziano_dpc_init: Initializing DPC processing
[   35.861900] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   35.861906] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   35.861913] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   35.861919] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   35.861934] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   35.861940] tiziano_hldc_init: Initializing HLDC processing
[   35.861946] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   35.861952] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   35.861959] tiziano_adr_params_refresh: Refreshing ADR parameters
[   35.861965] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   35.861970] tiziano_adr_params_init: Initializing ADR parameter arrays
[   35.861977] tisp_adr_set_params: Writing ADR parameters to registers
[   35.862010] tisp_adr_set_params: ADR parameters written to hardware
[   35.862016] tisp_event_set_cb: Setting callback for event 18
[   35.862022] tisp_event_set_cb: Event 18 callback set to c065ef94
[   35.862028] tisp_event_set_cb: Setting callback for event 2
[   35.862034] tisp_event_set_cb: Event 2 callback set to c065ef68
[   35.862039] tiziano_adr_init: ADR processing initialized successfully
[   35.862046] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   35.862050] tiziano_bcsh_init: Initializing BCSH processing
[   35.862056] tiziano_ydns_init: Initializing YDNS processing
[   35.862061] tiziano_rdns_init: Initializing RDNS processing
[   35.862066] *** tisp_init: INITIALIZING WDR-SPECIFIC COMPONENTS ***
[   35.862073] tiziano_wdr_init: Initializing WDR processing (1920x1080)
[   35.862078] tisp_gb_init: Initializing GB processing for WDR
[   35.862084] tisp_dpc_wdr_en: Enable DPC WDR mode
[   35.862089] tisp_lsc_wdr_en: Enable LSC WDR mode
[   35.862095] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   35.862100] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   35.862106] tisp_ccm_wdr_en: Enable CCM WDR mode
[   35.862111] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   35.862116] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   35.862122] tisp_adr_wdr_en: Enable ADR WDR mode
[   35.862128] tisp_defog_wdr_en: Enable Defog WDR mode
[   35.862133] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   35.862138] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   35.862144] tisp_ae_wdr_en: Enable AE WDR mode
[   35.862149] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   35.862154] tiziano_wdr_init: WDR processing initialized successfully
[   35.862160] tisp_gb_init: Initializing GB processing for WDR
[   35.862165] tisp_dpc_wdr_en: Enable DPC WDR mode
[   35.862170] tisp_lsc_wdr_en: Enable LSC WDR mode
[   35.862176] tisp_gamma_wdr_en: Enable Gamma WDR mode
[   35.862181] tisp_sharpen_wdr_en: Enable Sharpen WDR mode
[   35.862186] tisp_ccm_wdr_en: Enable CCM WDR mode
[   35.862192] tisp_bcsh_wdr_en: Enable BCSH WDR mode
[   35.862197] tisp_rdns_wdr_en: Enable RDNS WDR mode
[   35.862202] tisp_adr_wdr_en: Enable ADR WDR mode
[   35.862208] tisp_defog_wdr_en: Enable Defog WDR mode
[   35.862213] tisp_mdns_wdr_en: Enable MDNS WDR mode
[   35.862218] tisp_dmsc_wdr_en: Enable DMSC WDR mode
[   35.862224] tisp_ae_wdr_en: Enable AE WDR mode
[   35.862229] tisp_sdns_wdr_en: Enable SDNS WDR mode
[   35.862234] *** tisp_init: WDR COMPONENTS INITIALIZED ***
[   35.862239] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   35.862252] *** tisp_init: AE0 buffer allocated at 0x00780000 ***
[   35.862259] *** CRITICAL FIX: data_b2f3c initialized to 0x80780000 (prevents stack corruption) ***
[   35.862268] *** tisp_init: AE1 buffer allocated at 0x00788000 ***
[   35.862273] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   35.862280] tiziano_ae_init: Initializing Auto Exposure (1920x1080@1) - Binary Ninja EXACT
[   35.862286] tiziano_ae_params_refresh: Refreshing AE parameters
[   35.862294] tiziano_ae_params_refresh: AE parameters refreshed
[   35.862300] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   35.862305] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   35.862310] tiziano_ae_para_addr: Setting up AE parameter addresses
[   35.862316] tiziano_ae_para_addr: AE parameter addresses configured
[   35.862322] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   35.862329] tiziano_ae_set_hardware_param: Parameters written to AE0
[   35.862336] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   35.862343] tiziano_ae_set_hardware_param: Parameters written to AE1
[   35.862350] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   35.862366] tiziano_deflicker_expt: Generated 119 LUT entries
[   35.862372] tisp_event_set_cb: Setting callback for event 1
[   35.862378] tisp_event_set_cb: Event 1 callback set to c06601e8
[   35.862384] tisp_event_set_cb: Setting callback for event 6
[   35.862390] tisp_event_set_cb: Event 6 callback set to c065f2f8
[   35.862396] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   35.862402] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   35.862408] tiziano_awb_init: AWB hardware blocks enabled
[   35.862412] tiziano_gamma_init: Initializing Gamma processing
[   35.862418] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   35.862477] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   35.862482] tiziano_gib_init: Initializing GIB processing
[   35.862487] tiziano_lsc_init: Initializing LSC processing
[   35.862492] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   35.862498] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   35.862504] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   35.862557] tiziano_ccm_init: Initializing Color Correction Matrix
[   35.862562] tiziano_ccm_init: Using linear CCM parameters
[   35.862568] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   35.862574] jz_isp_ccm: EV=64, CT=9984
[   35.862580] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   35.862586] cm_control: saturation=128
[   35.862591] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   35.862597] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   35.862602] tiziano_ccm_init: CCM initialized successfully
[   35.862608] tiziano_dmsc_init: Initializing DMSC processing
[   35.862613] tiziano_sharpen_init: Initializing Sharpening
[   35.862618] tiziano_sharpen_init: Using linear sharpening parameters
[   35.862624] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   35.862630] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   35.862636] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   35.862662] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   35.862668] tiziano_sharpen_init: Sharpening initialized successfully
[   35.862673] tiziano_sdns_init: Initializing SDNS processing
[   35.862680] tiziano_sdns_init: Using linear SDNS parameters
[   35.862686] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   35.862718] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   35.862724] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   35.862757] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   35.862762] tiziano_sdns_init: SDNS processing initialized successfully
[   35.862769] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   35.862774] tiziano_mdns_init: Using linear MDNS parameters
[   35.862784] tiziano_mdns_init: MDNS processing initialized successfully
[   35.862790] tiziano_clm_init: Initializing CLM processing
[   35.862795] tiziano_dpc_init: Initializing DPC processing
[   35.862800] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   35.862806] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   35.862812] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   35.862818] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   35.862832] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   35.862838] tiziano_hldc_init: Initializing HLDC processing
[   35.862844] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   35.862850] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   35.862857] tiziano_adr_params_refresh: Refreshing ADR parameters
[   35.862863] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   35.862868] tiziano_adr_params_init: Initializing ADR parameter arrays
[   35.862874] tisp_adr_set_params: Writing ADR parameters to registers
[   35.862906] tisp_adr_set_params: ADR parameters written to hardware
[   35.862912] tisp_event_set_cb: Setting callback for event 18
[   35.862918] tisp_event_set_cb: Event 18 callback set to c065ef94
[   35.862924] tisp_event_set_cb: Setting callback for event 2
[   35.862930] tisp_event_set_cb: Event 2 callback set to c065ef68
[   35.862936] tiziano_adr_init: ADR processing initialized successfully
[   35.862942] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   35.862947] tiziano_bcsh_init: Initializing BCSH processing
[   35.862952] tiziano_ydns_init: Initializing YDNS processing
[   35.862958] tiziano_rdns_init: Initializing RDNS processing
[   35.862963] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   35.862968] tisp_event_init: Initializing ISP event system
[   35.862975] tisp_event_init: SAFE event system initialized with 20 nodes
[   35.862981] tisp_event_set_cb: Setting callback for event 4
[   35.862987] tisp_event_set_cb: Event 4 callback set to c065efc0
[   35.862993] tisp_event_set_cb: Setting callback for event 5
[   35.862999] tisp_event_set_cb: Event 5 callback set to c065f7f0
[   35.863004] tisp_event_set_cb: Setting callback for event 7
[   35.863011] tisp_event_set_cb: Event 7 callback set to c065f054
[   35.863016] tisp_event_set_cb: Setting callback for event 9
[   35.863023] tisp_event_set_cb: Event 9 callback set to c065f0dc
[   35.863028] tisp_event_set_cb: Setting callback for event 8
[   35.863035] tisp_event_set_cb: Event 8 callback set to c065f1a0
[   35.863040] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   35.863046] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   35.863052] *** tisp_init: ISP processing completion callback registered (index=0xd) ***
[   35.863058] tisp_param_operate_init: Initializing parameter operations
[   35.863066] tisp_netlink_init: Initializing netlink communication
[   35.863098] tisp_netlink_init: Failed to create netlink socket
[   35.863107] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   35.863113] tisp_code_create_tuning_node: Device already created, skipping
[   35.863119] *** CRITICAL: Calling tx_isp_subdev_pipo to initialize VIC buffer management ***
[   35.863126] *** CRITICAL: Calling tx_isp_subdev_pipo with VIC subdev 84706000 ***
[   35.863132] *** tx_isp_subdev_pipo: EXACT Binary Ninja MCP implementation ***
[   35.863138] tx_isp_subdev_pipo: entry - sd=84706000, arg=811ebcd8
[   35.863145] tx_isp_subdev_pipo: vic_dev retrieved from host_priv: 84706000
[   35.863150] tx_isp_subdev_pipo: set processing = 1 (Binary Ninja offset 0x20c)
[   35.863156] tx_isp_subdev_pipo: arg is not NULL - initializing pipe structures (Binary Ninja MCP)
[   35.863162] tx_isp_subdev_pipo: initialized linked list heads (Binary Ninja MCP)
[   35.863168] tx_isp_subdev_pipo: initialized spinlock (Binary Ninja MCP)
[   35.863173] *** CRITICAL: Set ispvic_frame_channel_s_stream at raw_pipe[3] (offset 0xc) ***
[   35.863180] tx_isp_subdev_pipo: added buffer entry 0 to free list (aligned struct)
[   35.863186] tx_isp_subdev_pipo: cleared VIC register at offset 0x318 for buffer 0
[   35.863193] tx_isp_subdev_pipo: added buffer entry 1 to free list (aligned struct)
[   35.863200] tx_isp_subdev_pipo: cleared VIC register at offset 0x31c for buffer 1
[   35.863207] tx_isp_subdev_pipo: added buffer entry 2 to free list (aligned struct)
[   35.863214] tx_isp_subdev_pipo: cleared VIC register at offset 0x320 for buffer 2
[   35.863220] tx_isp_subdev_pipo: added buffer entry 3 to free list (aligned struct)
[   35.863227] tx_isp_subdev_pipo: cleared VIC register at offset 0x324 for buffer 3
[   35.863234] tx_isp_subdev_pipo: added buffer entry 4 to free list (aligned struct)
[   35.863240] tx_isp_subdev_pipo: cleared VIC register at offset 0x328 for buffer 4
[   35.863246] tx_isp_subdev_pipo: initialized 5 buffer structures (safe implementation)
[   35.863252] tx_isp_subdev_pipo: set processing = 1 (pipe enabled, safe struct access)
[   35.863258] *** tx_isp_subdev_pipo: RESETTING stream_state to 0 before calling ispvic_frame_channel_s_stream ***
[   35.863264] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_qbuf to write buffer addresses ***
[   35.863270] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   35.863277] ispvic_frame_channel_qbuf: arg1=84706000, arg2=  (null)
[   35.863284] *** tx_isp_subdev_pipo: ispvic_frame_channel_qbuf SUCCESS - buffer addresses written to VIC hardware ***
[   35.863290] *** tx_isp_subdev_pipo: CALLING ispvic_frame_channel_s_stream to start VIC streaming ***
[   35.863296] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   35.863302] ispvic_frame_channel_s_stream: arg1=84706000, arg2=1
[   35.863308] ispvic_frame_channel_s_stream: s0 (vic_dev) = 84706000
[   35.863315] ispvic_frame_channel_s_stream[1700]: streamon
[   35.863322] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   35.863328] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   35.863334] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   35.863339] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   35.863346] vic_pipo_mdma_enable: Using vic_dev dimensions 1920x1080 (SAFE struct access)
[   35.863351] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   35.863358] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   35.863364] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   35.863370] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   35.863375] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   35.863382] *** VIC BUFFER ACCESS: Found 4 VBM buffer addresses at 805ad280 ***
[   35.863390] *** VIC BUFFER 0: Wrote VBM address 0x70d9000 to reg 0x318 ***
[   35.863397] *** VIC BUFFER 1: Wrote VBM address 0x73d6000 to reg 0x31c ***
[   35.863404] *** VIC BUFFER 2: Wrote VBM address 0x76d3000 to reg 0x320 ***
[   35.863411] *** VIC BUFFER 3: Wrote VBM address 0x79d0000 to reg 0x324 ***
[   35.863417] *** CRITICAL: VIC buffer addresses configured from VBM - hardware can now generate interrupts! ***
[   35.863423] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   35.863429] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   35.863436] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   35.863442] *** tx_isp_subdev_pipo: ispvic_frame_channel_s_stream SUCCESS - VIC streaming started! ***
[   35.863448] *** tx_isp_subdev_pipo: CALLING vic_core_s_stream to enable VIC interrupts ***
[   35.863454] *** vic_core_s_stream: BINARY NINJA EXACT - sd=84706000, enable=1 ***
[   35.863461] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   35.863466] *** vic_core_s_stream: STREAM ON ***
[   35.863472] *** vic_core_s_stream: State != 4, calling VIC start sequence ***
[   35.863477] *** vic_core_s_stream: Step 1 - Disabling VIC interrupts ***
[   35.863483] *** tx_vic_disable_irq: BINARY NINJA EXACT ***
[   35.863489] *** tx_vic_disable_irq: Calling kernel IRQ disable function (Binary Ninja EXACT) ***
[   35.863496] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[   35.863504] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[   35.863509] *** tx_vic_disable_irq: Kernel IRQ 38 should now be DISABLED ***
[   35.863515] *** tx_vic_disable_irq: PRESERVING VIC hardware interrupt configuration ***
[   35.863522] *** tx_vic_disable_irq: VIC hardware interrupt mask DISABLED (wrote 0xffffffff to PRIMARY VIC disable mask) ***
[   35.863528] *** tx_vic_disable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   35.863534] *** tx_vic_disable_irq: VIC software interrupt flag DISABLED ***
[   35.863539] *** tx_vic_disable_irq: vic_start_ok flag set to 0 ***
[   35.863544] *** tx_vic_disable_irq: VIC interrupts DISABLED ***
[   35.863550] *** vic_core_s_stream: Step 2 - Calling tx_isp_vic_start to initialize VIC hardware ***
[   35.863556] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.863564] *** tx_isp_get_sensor: subdevs[0] = 85207c00, ops = c0689700 ***
[   35.863570] *** tx_isp_get_sensor: subdevs[0] ops->sensor = c0689718 ***
[   35.863578] *** tx_isp_get_sensor: subdevs[1] = 84706000, ops = c0689690 ***
[   35.863584] *** tx_isp_get_sensor: subdevs[1] ops->sensor = c06896d0 ***
[   35.863592] *** tx_isp_get_sensor: subdevs[2] = 853fb800, ops = c068a534 ***
[   35.863598] *** tx_isp_get_sensor: subdevs[2] ops->sensor =   (null) ***
[   35.863604] *** tx_isp_get_sensor: subdevs[3] = NULL ***
[   35.863611] *** tx_isp_get_sensor: subdevs[4] = 84706400, ops = c06894b8 ***
[   35.863618] *** tx_isp_get_sensor: subdevs[4] ops->sensor = c06894d0 ***
[   35.863626] *** tx_isp_get_sensor: subdevs[5] = 84706c00, ops = c06aaff8 ***
[   35.863632] *** tx_isp_get_sensor: subdevs[5] ops->sensor = c06ab00c ***
[   35.863640] *** tx_isp_get_sensor: subdevs[6] = 84706c00, ops = c06aaff8 ***
[   35.863646] *** tx_isp_get_sensor: subdevs[6] ops->sensor = c06ab00c ***
[   35.863652] *** tx_isp_get_sensor: subdevs[7] = NULL ***
[   35.863658] *** tx_isp_get_sensor: subdevs[8] = NULL ***
[   35.863663] *** tx_isp_get_sensor: subdevs[9] = NULL ***
[   35.863668] *** tx_isp_get_sensor: subdevs[10] = NULL ***
[   35.863674] *** tx_isp_get_sensor: subdevs[11] = NULL ***
[   35.863680] *** tx_isp_get_sensor: subdevs[12] = NULL ***
[   35.863686] *** tx_isp_get_sensor: subdevs[13] = NULL ***
[   35.863691] *** tx_isp_get_sensor: subdevs[14] = NULL ***
[   35.863696] *** tx_isp_get_sensor: subdevs[15] = NULL ***
[   35.863703] *** tx_isp_get_sensor: Found real sensor at index 5: 84706c00 ***
[   35.863711] tx_isp_vic_start: Starting VIC unlock sequence
[   35.863716] tx_isp_vic_start: Wrote 2 to VIC control register
[   35.863722] tx_isp_vic_start: Wrote 4 to VIC control register
[   35.888974] tx_isp_vic_start: VIC unlock sequence completed, status=0x3130322a
[   35.888986] *** tx_isp_vic_start: VIC hardware interrupts will be restored after vic_start_ok=1 ***
[   35.888993] *** tx_isp_vic_start: Step 4 - VIC enabled: wrote 1 to control reg 0x0 ***
[   35.890105] tx_isp_vic_start: ISP pipeline enabled
[   35.890112] *** tx_isp_vic_start: vic_start_ok set to 1 ***
[   35.890119] *** VIC INTERRUPT RESTORE: Restoring VIC interrupt registers in PRIMARY VIC space ***
[   35.890125] *** VIC INTERRUPT RESTORE: Using WORKING ISP-activates configuration (0x1e8/0x1ec) ***
[   35.890130] *** VIC INTERRUPT RESTORE: WORKING configuration restored (MainMask=0xFFFFFFFE) ***
[   35.890136] *** tx_isp_vic_start: Called tx_isp_vic_restore_interrupts() ***
[   35.890142] *** tx_isp_vic_start: VIC hardware initialization completed successfully ***
[   35.890148] *** vic_core_s_stream: Step 3 - tx_isp_vic_start SUCCESS - VIC hardware initialized ***
[   35.890154] *** vic_core_s_stream: Step 4 - VIC state set to 4 (streaming) ***
[   35.890159] *** vic_core_s_stream: Step 5 - Enabling VIC interrupts ***
[   35.890164] *** tx_vic_enable_irq: BINARY NINJA EXACT ***
[   35.890172] *** tx_vic_enable_irq: ourISPdev=85fec000, vic_dev=84706000 ***
[   35.890178] *** tx_vic_enable_irq: Calling kernel IRQ enable function (Binary Ninja EXACT) ***
[   35.890185] *** tx_isp_enable_irq: EXACT Binary Ninja - enabling IRQ 38 ***
[   35.890192] *** tx_isp_enable_irq: IRQ 38 ENABLED ***
[   35.890198] *** tx_vic_enable_irq: Kernel IRQ 38 should now be ENABLED ***
[   35.900197] *** tx_vic_enable_irq: VIC clocks enabled via CPM ***
[   35.900203] *** CRITICAL FIX: Initializing secondary VIC registers (MISSING from our driver!) ***
[   35.900208] *** VIC SECONDARY: Wrote 0x3130322a to offset 0x0 ***
[   35.900214] *** VIC SECONDARY: Wrote 0x1 to offset 0x4 ***
[   35.900218] *** VIC SECONDARY: Wrote 0x200 to offset 0x14 ***
[   35.900224] *** CRITICAL FIX: Secondary VIC registers initialized - VIC should now generate interrupts! ***
[   35.900231] *** tx_vic_enable_irq: VIC hardware interrupt mask ENABLED (wrote 0x0 to PRIMARY VIC disable mask) ***
[   35.900237] *** tx_vic_enable_irq: VIC pending interrupts cleared in PRIMARY registers ***
[   35.900243] *** tx_vic_enable_irq: VIC software interrupt flag ENABLED ***
[   35.900248] *** tx_vic_enable_irq: vic_start_ok flag set to 1 ***
[   35.900256] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   35.900265] *** VIC DEBUG: INT_STATUS=0x00000000, INT_MASK=0x00000000, INT_STATUS2=0x00000000, INT_MASK2=0x00000000 ***
[   35.900274] *** VIC HARDWARE DEBUG: CTRL=0x3130322a, STATUS/FRAME_SIZE=0x00000000, CONFIG=0x00000000, REG_0x10=0x00000000 ***
[   35.900280] *** VIC FRAME SIZE: NOT SET - register 0x4 is 0x00000000 ***
[   35.900287] *** VIC SECONDARY DEBUG: CTRL=0x3130322a, STATUS=0x00000000, CONFIG=0x00000630 ***
[   35.900292] *** tx_vic_enable_irq: VIC interrupts ENABLED ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:       8048   jz-intc  jz-timerost
 14:         52   jz-intc  ipu
 15:      53597   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  tx-isp-core
 38:          0   jz-intc  isp-w02
 44:       7911   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        382   jz-intc  uart1
 68:         20   jz-intc  jz-i2c.0
 70:         16   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# 

