#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sat Nov 24 22:46:04 2018
# Process ID: 11360
# Current directory: C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6172 C:\Users\runne\Desktop\Soc_FPGA\Bui_Final_Project\Bui_Final\Bui_Final.xpr
# Log file: C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/vivado.log
# Journal file: C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/runne/Desktop/Bui_Final' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Soc_FPGA/nexys4_sv_vanilla/archive_project_summary.txt'; using path 'C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/archive_project_summary.txt' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Soc_FPGA/nexys4_sv_vanilla/archive_project_summary.txt'; using path 'C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/archive_project_summary.txt' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Soc_FPGA/nexys4_sv_vanilla/archive_project_summary.txt'; using path 'C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/archive_project_summary.txt' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 819.145 ; gain = 135.844
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Nov 24 22:50:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Nov 24 22:52:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 24 22:56:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 24 22:58:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.runs/impl_1/runme.log
write_hwdef -force  -file C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.sdk/mcs_top_vanilla.hdf
launch_sdk -workspace C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.sdk -hwspec C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.sdk/mcs_top_vanilla.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.sdk -hwspec C:/Users/runne/Desktop/Soc_FPGA/Bui_Final_Project/Bui_Final/Bui_Final.sdk/mcs_top_vanilla.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 24 23:03:30 2018...
