
Movement2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004c64  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084c64  00084c64  0000cc64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a6c  20070000  00084c6c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000e0  20070a6c  000856d8  00010a6c  2**2
                  ALLOC
  4 .stack        00002004  20070b4c  000857b8  00010a6c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010a6c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a95  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000f698  00000000  00000000  00010af0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002864  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005564  00000000  00000000  000229ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c18  00000000  00000000  00027f50  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ae0  00000000  00000000  00028b68  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00006acb  00000000  00000000  00029648  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00010298  00000000  00000000  00030113  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006320f  00000000  00000000  000403ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002400  00000000  00000000  000a35bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b50 	.word	0x20072b50
   80004:	00080ec9 	.word	0x00080ec9
   80008:	00080ec5 	.word	0x00080ec5
   8000c:	00080ec5 	.word	0x00080ec5
   80010:	00080ec5 	.word	0x00080ec5
   80014:	00080ec5 	.word	0x00080ec5
   80018:	00080ec5 	.word	0x00080ec5
	...
   8002c:	00080ec5 	.word	0x00080ec5
   80030:	00080ec5 	.word	0x00080ec5
   80034:	00000000 	.word	0x00000000
   80038:	00080ec5 	.word	0x00080ec5
   8003c:	00080ec5 	.word	0x00080ec5
   80040:	00080ec5 	.word	0x00080ec5
   80044:	00080ec5 	.word	0x00080ec5
   80048:	00080ec5 	.word	0x00080ec5
   8004c:	00080ec5 	.word	0x00080ec5
   80050:	00080ec5 	.word	0x00080ec5
   80054:	00080ec5 	.word	0x00080ec5
   80058:	00080ec5 	.word	0x00080ec5
   8005c:	00080ec5 	.word	0x00080ec5
   80060:	00080ec5 	.word	0x00080ec5
   80064:	00080ec5 	.word	0x00080ec5
   80068:	00000000 	.word	0x00000000
   8006c:	00080d11 	.word	0x00080d11
   80070:	00080d25 	.word	0x00080d25
   80074:	00080d39 	.word	0x00080d39
   80078:	00080d4d 	.word	0x00080d4d
	...
   80084:	00080ec5 	.word	0x00080ec5
   80088:	00080ec5 	.word	0x00080ec5
   8008c:	00080ec5 	.word	0x00080ec5
   80090:	00080ec5 	.word	0x00080ec5
   80094:	00080ec5 	.word	0x00080ec5
   80098:	00080ec5 	.word	0x00080ec5
   8009c:	00080ec5 	.word	0x00080ec5
   800a0:	00080ec5 	.word	0x00080ec5
   800a4:	00000000 	.word	0x00000000
   800a8:	00080ec5 	.word	0x00080ec5
   800ac:	00080899 	.word	0x00080899
   800b0:	00080865 	.word	0x00080865
   800b4:	00080ec5 	.word	0x00080ec5
   800b8:	00080ec5 	.word	0x00080ec5
   800bc:	00080ec5 	.word	0x00080ec5
   800c0:	00080ec5 	.word	0x00080ec5
   800c4:	00080ec5 	.word	0x00080ec5
   800c8:	00080ec5 	.word	0x00080ec5
   800cc:	00080ec5 	.word	0x00080ec5
   800d0:	00080ec5 	.word	0x00080ec5
   800d4:	00080ec5 	.word	0x00080ec5
   800d8:	00080ec5 	.word	0x00080ec5
   800dc:	00080ec5 	.word	0x00080ec5
   800e0:	00080ec5 	.word	0x00080ec5
   800e4:	00080ec5 	.word	0x00080ec5
   800e8:	00080ec5 	.word	0x00080ec5
   800ec:	00080ec5 	.word	0x00080ec5
   800f0:	00080ec5 	.word	0x00080ec5

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070a6c 	.word	0x20070a6c
   80110:	00000000 	.word	0x00000000
   80114:	00084c6c 	.word	0x00084c6c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084c6c 	.word	0x00084c6c
   8013c:	20070a70 	.word	0x20070a70
   80140:	00084c6c 	.word	0x00084c6c
   80144:	00000000 	.word	0x00000000

00080148 <stop>:
#define pulseh_ch 0
#define pulsev_ch 1
#define pulseh_timer 0
#define pulsev_timer 1

void stop(){
   80148:	b510      	push	{r4, lr}
	pulse_set_period(pulseh_ch, 1500);
   8014a:	2000      	movs	r0, #0
   8014c:	f240 51dc 	movw	r1, #1500	; 0x5dc
   80150:	4c03      	ldr	r4, [pc, #12]	; (80160 <stop+0x18>)
   80152:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, 1500);
   80154:	2001      	movs	r0, #1
   80156:	f240 51dc 	movw	r1, #1500	; 0x5dc
   8015a:	47a0      	blx	r4
   8015c:	bd10      	pop	{r4, pc}
   8015e:	bf00      	nop
   80160:	00080921 	.word	0x00080921

00080164 <rotateLeftByDegrees>:
	stop();
	counterA = 0;
	counterB = 0;
}

void rotateLeftByDegrees(double degree){
   80164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80168:	4604      	mov	r4, r0
   8016a:	460d      	mov	r5, r1

	stop();
   8016c:	4b1e      	ldr	r3, [pc, #120]	; (801e8 <rotateLeftByDegrees+0x84>)
   8016e:	4798      	blx	r3
	//degree = degree*1.05;
	//degree=(degree/4)-1;
	
	degree = degree*1;
	degree=(degree/4);
   80170:	4620      	mov	r0, r4
   80172:	4629      	mov	r1, r5
   80174:	2200      	movs	r2, #0
   80176:	4b1d      	ldr	r3, [pc, #116]	; (801ec <rotateLeftByDegrees+0x88>)
   80178:	4c1d      	ldr	r4, [pc, #116]	; (801f0 <rotateLeftByDegrees+0x8c>)
   8017a:	47a0      	blx	r4
   8017c:	4604      	mov	r4, r0
   8017e:	460d      	mov	r5, r1
	
	//pulse_set_period(pulseh_ch, 1700);
	//pulse_set_period(pulsev_ch, 1310);
	
	pulse_set_period(pulseh_ch, 1635);
   80180:	2000      	movs	r0, #0
   80182:	f240 6163 	movw	r1, #1635	; 0x663
   80186:	4e1b      	ldr	r6, [pc, #108]	; (801f4 <rotateLeftByDegrees+0x90>)
   80188:	47b0      	blx	r6
	pulse_set_period(pulsev_ch, 1355);
   8018a:	2001      	movs	r0, #1
   8018c:	f240 514b 	movw	r1, #1355	; 0x54b
   80190:	47b0      	blx	r6
	
	counterA = 0;
   80192:	2000      	movs	r0, #0
   80194:	4b18      	ldr	r3, [pc, #96]	; (801f8 <rotateLeftByDegrees+0x94>)
   80196:	6018      	str	r0, [r3, #0]
	counterB = 0;
   80198:	4b18      	ldr	r3, [pc, #96]	; (801fc <rotateLeftByDegrees+0x98>)
   8019a:	6018      	str	r0, [r3, #0]
	while((counterA<degree)){
   8019c:	4b18      	ldr	r3, [pc, #96]	; (80200 <rotateLeftByDegrees+0x9c>)
   8019e:	4798      	blx	r3
   801a0:	4602      	mov	r2, r0
   801a2:	460b      	mov	r3, r1
   801a4:	4620      	mov	r0, r4
   801a6:	4629      	mov	r1, r5
   801a8:	4e16      	ldr	r6, [pc, #88]	; (80204 <rotateLeftByDegrees+0xa0>)
   801aa:	47b0      	blx	r6
   801ac:	b190      	cbz	r0, 801d4 <rotateLeftByDegrees+0x70>
		delay_ms(1);
   801ae:	f8df 9058 	ldr.w	r9, [pc, #88]	; 80208 <rotateLeftByDegrees+0xa4>
	pulse_set_period(pulseh_ch, 1635);
	pulse_set_period(pulsev_ch, 1355);
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   801b2:	f8df 8044 	ldr.w	r8, [pc, #68]	; 801f8 <rotateLeftByDegrees+0x94>
   801b6:	4f12      	ldr	r7, [pc, #72]	; (80200 <rotateLeftByDegrees+0x9c>)
		delay_ms(1);
   801b8:	f241 7070 	movw	r0, #6000	; 0x1770
   801bc:	47c8      	blx	r9
	pulse_set_period(pulseh_ch, 1635);
	pulse_set_period(pulsev_ch, 1355);
	
	counterA = 0;
	counterB = 0;
	while((counterA<degree)){
   801be:	f8d8 0000 	ldr.w	r0, [r8]
   801c2:	47b8      	blx	r7
   801c4:	4602      	mov	r2, r0
   801c6:	460b      	mov	r3, r1
   801c8:	4620      	mov	r0, r4
   801ca:	4629      	mov	r1, r5
   801cc:	4e0d      	ldr	r6, [pc, #52]	; (80204 <rotateLeftByDegrees+0xa0>)
   801ce:	47b0      	blx	r6
   801d0:	2800      	cmp	r0, #0
   801d2:	d1f1      	bne.n	801b8 <rotateLeftByDegrees+0x54>
		delay_ms(1);
	}
	stop();
   801d4:	4b04      	ldr	r3, [pc, #16]	; (801e8 <rotateLeftByDegrees+0x84>)
   801d6:	4798      	blx	r3
	counterA = 0;
   801d8:	2300      	movs	r3, #0
   801da:	4a07      	ldr	r2, [pc, #28]	; (801f8 <rotateLeftByDegrees+0x94>)
   801dc:	6013      	str	r3, [r2, #0]
	counterB = 0;
   801de:	4a07      	ldr	r2, [pc, #28]	; (801fc <rotateLeftByDegrees+0x98>)
   801e0:	6013      	str	r3, [r2, #0]
   801e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   801e6:	bf00      	nop
   801e8:	00080149 	.word	0x00080149
   801ec:	3fd00000 	.word	0x3fd00000
   801f0:	000816e5 	.word	0x000816e5
   801f4:	00080921 	.word	0x00080921
   801f8:	20070a88 	.word	0x20070a88
   801fc:	20070a8c 	.word	0x20070a8c
   80200:	00081619 	.word	0x00081619
   80204:	00081c05 	.word	0x00081c05
   80208:	20070001 	.word	0x20070001

0008020c <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8020c:	4b04      	ldr	r3, [pc, #16]	; (80220 <pulseCounter_handlerA+0x14>)
   8020e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 int counterA = 0;
 int counterB = 0;
 

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   80210:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   80214:	d003      	beq.n	8021e <pulseCounter_handlerA+0x12>
	{
		counterA++;
   80216:	4b03      	ldr	r3, [pc, #12]	; (80224 <pulseCounter_handlerA+0x18>)
   80218:	681a      	ldr	r2, [r3, #0]
   8021a:	3201      	adds	r2, #1
   8021c:	601a      	str	r2, [r3, #0]
   8021e:	4770      	bx	lr
   80220:	400e1200 	.word	0x400e1200
   80224:	20070a88 	.word	0x20070a88

00080228 <pulseCounter_handlerB>:
   80228:	4b04      	ldr	r3, [pc, #16]	; (8023c <pulseCounter_handlerB+0x14>)
   8022a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}

}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   8022c:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80230:	d003      	beq.n	8023a <pulseCounter_handlerB+0x12>
	{
		counterB++;
   80232:	4b03      	ldr	r3, [pc, #12]	; (80240 <pulseCounter_handlerB+0x18>)
   80234:	681a      	ldr	r2, [r3, #0]
   80236:	3201      	adds	r2, #1
   80238:	601a      	str	r2, [r3, #0]
   8023a:	4770      	bx	lr
   8023c:	400e1200 	.word	0x400e1200
   80240:	20070a8c 	.word	0x20070a8c

00080244 <pulseCounter_configA>:
		
	}
	
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   80244:	b570      	push	{r4, r5, r6, lr}
   80246:	b082      	sub	sp, #8
   80248:	4606      	mov	r6, r0
   8024a:	460d      	mov	r5, r1
   8024c:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   8024e:	2000      	movs	r0, #0
   80250:	4b0d      	ldr	r3, [pc, #52]	; (80288 <pulseCounter_configA+0x44>)
   80252:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80254:	4630      	mov	r0, r6
   80256:	4b0d      	ldr	r3, [pc, #52]	; (8028c <pulseCounter_configA+0x48>)
   80258:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   8025a:	4628      	mov	r0, r5
   8025c:	4621      	mov	r1, r4
   8025e:	2201      	movs	r2, #1
   80260:	4b0b      	ldr	r3, [pc, #44]	; (80290 <pulseCounter_configA+0x4c>)
   80262:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   80264:	4b0b      	ldr	r3, [pc, #44]	; (80294 <pulseCounter_configA+0x50>)
   80266:	9300      	str	r3, [sp, #0]
   80268:	4628      	mov	r0, r5
   8026a:	4631      	mov	r1, r6
   8026c:	4622      	mov	r2, r4
   8026e:	2340      	movs	r3, #64	; 0x40
   80270:	4e09      	ldr	r6, [pc, #36]	; (80298 <pulseCounter_configA+0x54>)
   80272:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80274:	4628      	mov	r0, r5
   80276:	4621      	mov	r1, r4
   80278:	4b08      	ldr	r3, [pc, #32]	; (8029c <pulseCounter_configA+0x58>)
   8027a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8027c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80280:	4b07      	ldr	r3, [pc, #28]	; (802a0 <pulseCounter_configA+0x5c>)
   80282:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   80284:	b002      	add	sp, #8
   80286:	bd70      	pop	{r4, r5, r6, pc}
   80288:	00080ea1 	.word	0x00080ea1
   8028c:	00080e49 	.word	0x00080e49
   80290:	00080a6d 	.word	0x00080a6d
   80294:	0008020d 	.word	0x0008020d
   80298:	00080cd5 	.word	0x00080cd5
   8029c:	00080af9 	.word	0x00080af9
   802a0:	e000e100 	.word	0xe000e100

000802a4 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   802a4:	b570      	push	{r4, r5, r6, lr}
   802a6:	b082      	sub	sp, #8
   802a8:	4606      	mov	r6, r0
   802aa:	460d      	mov	r5, r1
   802ac:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   802ae:	2000      	movs	r0, #0
   802b0:	4b0d      	ldr	r3, [pc, #52]	; (802e8 <pulseCounter_configB+0x44>)
   802b2:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   802b4:	4630      	mov	r0, r6
   802b6:	4b0d      	ldr	r3, [pc, #52]	; (802ec <pulseCounter_configB+0x48>)
   802b8:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   802ba:	4628      	mov	r0, r5
   802bc:	4621      	mov	r1, r4
   802be:	2201      	movs	r2, #1
   802c0:	4b0b      	ldr	r3, [pc, #44]	; (802f0 <pulseCounter_configB+0x4c>)
   802c2:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   802c4:	4b0b      	ldr	r3, [pc, #44]	; (802f4 <pulseCounter_configB+0x50>)
   802c6:	9300      	str	r3, [sp, #0]
   802c8:	4628      	mov	r0, r5
   802ca:	4631      	mov	r1, r6
   802cc:	4622      	mov	r2, r4
   802ce:	2340      	movs	r3, #64	; 0x40
   802d0:	4e09      	ldr	r6, [pc, #36]	; (802f8 <pulseCounter_configB+0x54>)
   802d2:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   802d4:	4628      	mov	r0, r5
   802d6:	4621      	mov	r1, r4
   802d8:	4b08      	ldr	r3, [pc, #32]	; (802fc <pulseCounter_configB+0x58>)
   802da:	4798      	blx	r3
   802dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   802e0:	4b07      	ldr	r3, [pc, #28]	; (80300 <pulseCounter_configB+0x5c>)
   802e2:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   802e4:	b002      	add	sp, #8
   802e6:	bd70      	pop	{r4, r5, r6, pc}
   802e8:	00080ea1 	.word	0x00080ea1
   802ec:	00080e49 	.word	0x00080e49
   802f0:	00080a6d 	.word	0x00080a6d
   802f4:	00080229 	.word	0x00080229
   802f8:	00080cd5 	.word	0x00080cd5
   802fc:	00080af9 	.word	0x00080af9
   80300:	e000e100 	.word	0xe000e100

00080304 <TC0_init>:
static uint32_t disable_write_protect(uint32_t key){
	if(key == WPKEY_WPMR_PMC)
	{
		*p_PMC_WPMR &= 0;               // clear entire register just to be safe
		*p_PMC_WPMR |= WPKEY_WPMR_PMC;  // first write WPKEY = 0x504D43 to register
		*p_PMC_WPMR &= 0x11111100;      // then clear WPEN bit, mask upper bytes
   80304:	4b11      	ldr	r3, [pc, #68]	; (8034c <TC0_init+0x48>)
   80306:	4a12      	ldr	r2, [pc, #72]	; (80350 <TC0_init+0x4c>)
   80308:	6013      	str	r3, [r2, #0]
	}
}

static void enable_clock_TC0CH0(){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   8030a:	4a12      	ldr	r2, [pc, #72]	; (80354 <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   8030c:	6811      	ldr	r1, [r2, #0]
   8030e:	f021 0102 	bic.w	r1, r1, #2
	*p_TC_CCR |= (1 << CLKEN);   // set enable bit
   80312:	f041 0101 	orr.w	r1, r1, #1
   80316:	6011      	str	r1, [r2, #0]
	else if (key == WPKEY_WPMR_TC)
	{
		enable_clock_TC0CH0();    /* in order to access TC_WPMR, the Timer Counter clock of the first channel must be enabled */	
		*p_TC_WPMR &= 0;
		*p_TC_WPMR |= WPKEY_WPMR_TC;
		*p_TC_WPMR &= 0x11111100; // disable Write Protect by clearing WPEN bit, mask upper bytes
   80318:	32e4      	adds	r2, #228	; 0xe4
   8031a:	6013      	str	r3, [r2, #0]

static void enable_periph_clk(uint32_t periph_id){
	//disable_write_protect(WPKEY_WPMR_PMC);
	if(periph_id == PERIPH_ID_TCC0)
	{
		if((*p_PMC_PCSR0 & (1<<PERIPH_ID_TCC0)) != (1<<PERIPH_ID_TCC0)){  /* check status of peripheral clock corresponding to Timer Counter Channel 0 (if enabled) */
   8031c:	4b0e      	ldr	r3, [pc, #56]	; (80358 <TC0_init+0x54>)
   8031e:	681b      	ldr	r3, [r3, #0]
   80320:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   80324:	d103      	bne.n	8032e <TC0_init+0x2a>
			*p_PMC_PCER0 = (1 << PERIPH_ID_TCC0);                         /* enable peripheral clock corresponding to Timer Counter Channel 0 */
   80326:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8032a:	4b0c      	ldr	r3, [pc, #48]	; (8035c <TC0_init+0x58>)
   8032c:	601a      	str	r2, [r3, #0]
	*p_TC_CMR0 &= ~(1 << WAVE);
}

static void select_clock(){
	/* set TCCLKS bits in TC_CMR (clock selected MCK/2 clock signal (from PMC)) */
	*p_TC_CMR0 &= 0x11111110;
   8032e:	4a0c      	ldr	r2, [pc, #48]	; (80360 <TC0_init+0x5c>)
   80330:	6813      	ldr	r3, [r2, #0]
   80332:	f003 3311 	and.w	r3, r3, #286331153	; 0x11111111
   80336:	f023 0301 	bic.w	r3, r3, #1
   8033a:	6013      	str	r3, [r2, #0]
static void start_clock(){
	/* The start and stop commands are effective only if the clock is enabled */
	/* A trigger resets the counter and starts the counter clock */
	/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
	/* A software trigger is performed: the counter is reset and the clock is started */
	*p_TC_CCR |= (1 << SWTRG); 
   8033c:	4b05      	ldr	r3, [pc, #20]	; (80354 <TC0_init+0x50>)
		}
	}
}

static void enable_clock_TC0CH0(){
	*p_TC_CCR &= ~(1 << CLKDIS); // clear disable bit
   8033e:	681a      	ldr	r2, [r3, #0]
   80340:	f022 0202 	bic.w	r2, r2, #2
static void start_clock(){
	/* The start and stop commands are effective only if the clock is enabled */
	/* A trigger resets the counter and starts the counter clock */
	/* Each channel has a software trigger, available by setting SWTRG in TC_CCR */
	/* A software trigger is performed: the counter is reset and the clock is started */
	*p_TC_CCR |= (1 << SWTRG); 
   80344:	f042 0205 	orr.w	r2, r2, #5
   80348:	601a      	str	r2, [r3, #0]
   8034a:	4770      	bx	lr
   8034c:	00100100 	.word	0x00100100
   80350:	400e06e4 	.word	0x400e06e4
   80354:	40080000 	.word	0x40080000
   80358:	400e0618 	.word	0x400e0618
   8035c:	400e0610 	.word	0x400e0610
   80360:	40080004 	.word	0x40080004

00080364 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80368:	460c      	mov	r4, r1
   8036a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   8036c:	b960      	cbnz	r0, 80388 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8036e:	2a00      	cmp	r2, #0
   80370:	dd0e      	ble.n	80390 <_read+0x2c>
   80372:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80374:	4e09      	ldr	r6, [pc, #36]	; (8039c <_read+0x38>)
   80376:	4d0a      	ldr	r5, [pc, #40]	; (803a0 <_read+0x3c>)
   80378:	6830      	ldr	r0, [r6, #0]
   8037a:	4621      	mov	r1, r4
   8037c:	682b      	ldr	r3, [r5, #0]
   8037e:	4798      	blx	r3
		ptr++;
   80380:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80382:	42bc      	cmp	r4, r7
   80384:	d1f8      	bne.n	80378 <_read+0x14>
   80386:	e006      	b.n	80396 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80388:	f04f 30ff 	mov.w	r0, #4294967295
   8038c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80390:	2000      	movs	r0, #0
   80392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80396:	4640      	mov	r0, r8
	}
	return nChars;
}
   80398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8039c:	20070b44 	.word	0x20070b44
   803a0:	20070b3c 	.word	0x20070b3c

000803a4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   803a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   803a8:	460e      	mov	r6, r1
   803aa:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   803ac:	3801      	subs	r0, #1
   803ae:	2802      	cmp	r0, #2
   803b0:	d80f      	bhi.n	803d2 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   803b2:	b192      	cbz	r2, 803da <_write+0x36>
   803b4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   803b6:	f8df 803c 	ldr.w	r8, [pc, #60]	; 803f4 <_write+0x50>
   803ba:	4f0d      	ldr	r7, [pc, #52]	; (803f0 <_write+0x4c>)
   803bc:	f8d8 0000 	ldr.w	r0, [r8]
   803c0:	5d31      	ldrb	r1, [r6, r4]
   803c2:	683b      	ldr	r3, [r7, #0]
   803c4:	4798      	blx	r3
   803c6:	2800      	cmp	r0, #0
   803c8:	db0a      	blt.n	803e0 <_write+0x3c>
			return -1;
		}
		++nChars;
   803ca:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   803cc:	42a5      	cmp	r5, r4
   803ce:	d1f5      	bne.n	803bc <_write+0x18>
   803d0:	e00a      	b.n	803e8 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   803d2:	f04f 30ff 	mov.w	r0, #4294967295
   803d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   803da:	2000      	movs	r0, #0
   803dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   803e0:	f04f 30ff 	mov.w	r0, #4294967295
   803e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   803e8:	4620      	mov	r0, r4
	}
	return nChars;
}
   803ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803ee:	bf00      	nop
   803f0:	20070b40 	.word	0x20070b40
   803f4:	20070b44 	.word	0x20070b44

000803f8 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   803f8:	b4f0      	push	{r4, r5, r6, r7}
   803fa:	b08c      	sub	sp, #48	; 0x30
   803fc:	4607      	mov	r7, r0
   803fe:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80400:	ac01      	add	r4, sp, #4
   80402:	4d12      	ldr	r5, [pc, #72]	; (8044c <pwm_clocks_generate+0x54>)
   80404:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80406:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80408:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8040a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8040c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80410:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   80414:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   80416:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80418:	f852 4f04 	ldr.w	r4, [r2, #4]!
   8041c:	fbb6 f4f4 	udiv	r4, r6, r4
   80420:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   80424:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   80428:	d903      	bls.n	80432 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   8042a:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   8042c:	2b0b      	cmp	r3, #11
   8042e:	d1f3      	bne.n	80418 <pwm_clocks_generate+0x20>
   80430:	e004      	b.n	8043c <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   80432:	2b0a      	cmp	r3, #10
   80434:	d805      	bhi.n	80442 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   80436:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   8043a:	e004      	b.n	80446 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   8043c:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80440:	e001      	b.n	80446 <pwm_clocks_generate+0x4e>
   80442:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   80446:	b00c      	add	sp, #48	; 0x30
   80448:	bcf0      	pop	{r4, r5, r6, r7}
   8044a:	4770      	bx	lr
   8044c:	00084bac 	.word	0x00084bac

00080450 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   80450:	b570      	push	{r4, r5, r6, lr}
   80452:	4606      	mov	r6, r0
   80454:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   80456:	6808      	ldr	r0, [r1, #0]
   80458:	b140      	cbz	r0, 8046c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   8045a:	6889      	ldr	r1, [r1, #8]
   8045c:	4b0b      	ldr	r3, [pc, #44]	; (8048c <pwm_init+0x3c>)
   8045e:	4798      	blx	r3
   80460:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   80462:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80466:	4298      	cmp	r0, r3
   80468:	d101      	bne.n	8046e <pwm_init+0x1e>
   8046a:	e00e      	b.n	8048a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   8046c:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   8046e:	6860      	ldr	r0, [r4, #4]
   80470:	b140      	cbz	r0, 80484 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80472:	68a1      	ldr	r1, [r4, #8]
   80474:	4b05      	ldr	r3, [pc, #20]	; (8048c <pwm_init+0x3c>)
   80476:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80478:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8047c:	4298      	cmp	r0, r3
   8047e:	d004      	beq.n	8048a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   80480:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80484:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80486:	2000      	movs	r0, #0
   80488:	bd70      	pop	{r4, r5, r6, pc}
}
   8048a:	bd70      	pop	{r4, r5, r6, pc}
   8048c:	000803f9 	.word	0x000803f9

00080490 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80490:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80492:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80494:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80496:	684a      	ldr	r2, [r1, #4]
   80498:	f002 020f 	and.w	r2, r2, #15
   8049c:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8049e:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   804a0:	432c      	orrs	r4, r5
   804a2:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   804a4:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   804a8:	7d8a      	ldrb	r2, [r1, #22]
   804aa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   804ae:	7dca      	ldrb	r2, [r1, #23]
   804b0:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   804b4:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   804b6:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   804ba:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   804be:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   804c2:	68cc      	ldr	r4, [r1, #12]
   804c4:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   804c8:	690c      	ldr	r4, [r1, #16]
   804ca:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   804ce:	7d8a      	ldrb	r2, [r1, #22]
   804d0:	b13a      	cbz	r2, 804e2 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   804d2:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   804d4:	8b4a      	ldrh	r2, [r1, #26]
   804d6:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   804da:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   804de:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   804e2:	6c85      	ldr	r5, [r0, #72]	; 0x48
   804e4:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   804e8:	409a      	lsls	r2, r3
   804ea:	43d2      	mvns	r2, r2
   804ec:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   804ee:	7fce      	ldrb	r6, [r1, #31]
   804f0:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   804f2:	7f8c      	ldrb	r4, [r1, #30]
   804f4:	409c      	lsls	r4, r3
   804f6:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   804fa:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   804fc:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   804fe:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80500:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80502:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80506:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80508:	f891 4020 	ldrb.w	r4, [r1, #32]
   8050c:	409c      	lsls	r4, r3
   8050e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   80512:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80514:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80516:	2201      	movs	r2, #1
   80518:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   8051a:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8051e:	b11c      	cbz	r4, 80528 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   80520:	6a04      	ldr	r4, [r0, #32]
   80522:	4314      	orrs	r4, r2
   80524:	6204      	str	r4, [r0, #32]
   80526:	e003      	b.n	80530 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80528:	6a04      	ldr	r4, [r0, #32]
   8052a:	ea24 0402 	bic.w	r4, r4, r2
   8052e:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80530:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80534:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80536:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80538:	bf0c      	ite	eq
   8053a:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   8053c:	4394      	bicne	r4, r2
   8053e:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   80540:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   80544:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   80546:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80548:	bf0c      	ite	eq
   8054a:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   8054e:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   80552:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   80554:	2b03      	cmp	r3, #3
   80556:	d80c      	bhi.n	80572 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   80558:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   8055a:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   8055c:	22ff      	movs	r2, #255	; 0xff
   8055e:	409a      	lsls	r2, r3
   80560:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80564:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80568:	fa01 f303 	lsl.w	r3, r1, r3
   8056c:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   8056e:	66c3      	str	r3, [r0, #108]	; 0x6c
   80570:	e00c      	b.n	8058c <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   80572:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   80574:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   80576:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   80578:	22ff      	movs	r2, #255	; 0xff
   8057a:	409a      	lsls	r2, r3
   8057c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80580:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80584:	fa01 f303 	lsl.w	r3, r1, r3
   80588:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8058a:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   8058c:	2000      	movs	r0, #0
   8058e:	bc70      	pop	{r4, r5, r6}
   80590:	4770      	bx	lr
   80592:	bf00      	nop

00080594 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   80594:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   80596:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80598:	690b      	ldr	r3, [r1, #16]
   8059a:	4293      	cmp	r3, r2
   8059c:	d306      	bcc.n	805ac <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   8059e:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   805a0:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   805a4:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   805a8:	2000      	movs	r0, #0
   805aa:	e001      	b.n	805b0 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   805ac:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   805b0:	f85d 4b04 	ldr.w	r4, [sp], #4
   805b4:	4770      	bx	lr
   805b6:	bf00      	nop

000805b8 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   805b8:	2301      	movs	r3, #1
   805ba:	fa03 f101 	lsl.w	r1, r3, r1
   805be:	6041      	str	r1, [r0, #4]
   805c0:	4770      	bx	lr
   805c2:	bf00      	nop

000805c4 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   805c4:	2301      	movs	r3, #1
   805c6:	fa03 f101 	lsl.w	r1, r3, r1
   805ca:	6081      	str	r1, [r0, #8]
   805cc:	4770      	bx	lr
   805ce:	bf00      	nop

000805d0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   805d0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   805d2:	0189      	lsls	r1, r1, #6
   805d4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   805d6:	2402      	movs	r4, #2
   805d8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   805da:	f04f 31ff 	mov.w	r1, #4294967295
   805de:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   805e0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   805e2:	605a      	str	r2, [r3, #4]
}
   805e4:	f85d 4b04 	ldr.w	r4, [sp], #4
   805e8:	4770      	bx	lr
   805ea:	bf00      	nop

000805ec <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   805ec:	0189      	lsls	r1, r1, #6
   805ee:	2305      	movs	r3, #5
   805f0:	5043      	str	r3, [r0, r1]
   805f2:	4770      	bx	lr

000805f4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   805f4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   805f8:	624a      	str	r2, [r1, #36]	; 0x24
   805fa:	4770      	bx	lr

000805fc <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   805fc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   80600:	6a08      	ldr	r0, [r1, #32]
}
   80602:	4770      	bx	lr

00080604 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80604:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80606:	23ac      	movs	r3, #172	; 0xac
   80608:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8060a:	680a      	ldr	r2, [r1, #0]
   8060c:	684b      	ldr	r3, [r1, #4]
   8060e:	fbb2 f3f3 	udiv	r3, r2, r3
   80612:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80614:	1e5c      	subs	r4, r3, #1
   80616:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8061a:	4294      	cmp	r4, r2
   8061c:	d80a      	bhi.n	80634 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8061e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80620:	688b      	ldr	r3, [r1, #8]
   80622:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80624:	f240 2302 	movw	r3, #514	; 0x202
   80628:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8062c:	2350      	movs	r3, #80	; 0x50
   8062e:	6003      	str	r3, [r0, #0]

	return 0;
   80630:	2000      	movs	r0, #0
   80632:	e000      	b.n	80636 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80634:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80636:	f85d 4b04 	ldr.w	r4, [sp], #4
   8063a:	4770      	bx	lr

0008063c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   8063c:	6943      	ldr	r3, [r0, #20]
   8063e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80642:	bf1a      	itte	ne
   80644:	61c1      	strne	r1, [r0, #28]
	return 0;
   80646:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80648:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8064a:	4770      	bx	lr

0008064c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   8064c:	6943      	ldr	r3, [r0, #20]
   8064e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80652:	bf1d      	ittte	ne
   80654:	6983      	ldrne	r3, [r0, #24]
   80656:	700b      	strbne	r3, [r1, #0]
	return 0;
   80658:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   8065a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   8065c:	4770      	bx	lr
   8065e:	bf00      	nop

00080660 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80660:	6943      	ldr	r3, [r0, #20]
   80662:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80666:	bf1d      	ittte	ne
   80668:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   8066c:	61c1      	strne	r1, [r0, #28]
	return 0;
   8066e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80670:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80672:	4770      	bx	lr

00080674 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80674:	6943      	ldr	r3, [r0, #20]
   80676:	f013 0f01 	tst.w	r3, #1
   8067a:	d005      	beq.n	80688 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   8067c:	6983      	ldr	r3, [r0, #24]
   8067e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80682:	600b      	str	r3, [r1, #0]

	return 0;
   80684:	2000      	movs	r0, #0
   80686:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80688:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   8068a:	4770      	bx	lr

0008068c <pulse_timer_init_channel>:

 /*
 * \brief Initialize the specified pulse timer channel
 *
 */
static void pulse_timer_init_channel(uint32_t ch_n) {
   8068c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80690:	4606      	mov	r6, r0

	ioport_set_pin_dir(pulse_timers[ch_n].pin, IOPORT_DIR_INPUT);
   80692:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
   80696:	4b3b      	ldr	r3, [pc, #236]	; (80784 <pulse_timer_init_channel+0xf8>)
   80698:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   8069c:	6944      	ldr	r4, [r0, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8069e:	0963      	lsrs	r3, r4, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   806a0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   806a4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   806a8:	025b      	lsls	r3, r3, #9
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   806aa:	f004 041f 	and.w	r4, r4, #31
   806ae:	2201      	movs	r2, #1
   806b0:	fa02 f404 	lsl.w	r4, r2, r4
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   806b4:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   806b6:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	ioport_set_pin_mode(pulse_timers[ch_n].pin, pulse_timers[ch_n].mux | pulse_timers[ch_n].ioport_mode);
   806ba:	6943      	ldr	r3, [r0, #20]
   806bc:	69c4      	ldr	r4, [r0, #28]
   806be:	6981      	ldr	r1, [r0, #24]
   806c0:	4321      	orrs	r1, r4
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   806c2:	f003 001f 	and.w	r0, r3, #31
   806c6:	4082      	lsls	r2, r0
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   806c8:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   806ca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   806ce:	f203 7307 	addw	r3, r3, #1799	; 0x707
   806d2:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   806d4:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   806d8:	bf14      	ite	ne
   806da:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   806dc:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   806de:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   806e2:	bf14      	ite	ne
   806e4:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   806e6:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   806e8:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   806ec:	bf14      	ite	ne
   806ee:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   806f0:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   806f2:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   806f6:	bf14      	ite	ne
   806f8:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   806fc:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   80700:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   80704:	6f19      	ldr	r1, [r3, #112]	; 0x70
   80706:	bf14      	ite	ne
   80708:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   8070a:	ea21 0202 	biceq.w	r2, r1, r2
   8070e:	671a      	str	r2, [r3, #112]	; 0x70
	ioport_disable_pin(pulse_timers[ch_n].pin);
   80710:	4d1c      	ldr	r5, [pc, #112]	; (80784 <pulse_timer_init_channel+0xf8>)
   80712:	ea4f 09c6 	mov.w	r9, r6, lsl #3
   80716:	eb09 0706 	add.w	r7, r9, r6
   8071a:	00bf      	lsls	r7, r7, #2
   8071c:	19ec      	adds	r4, r5, r7
   8071e:	6963      	ldr	r3, [r4, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80720:	f003 021f 	and.w	r2, r3, #31
   80724:	f04f 0801 	mov.w	r8, #1
   80728:	fa08 f202 	lsl.w	r2, r8, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   8072c:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8072e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80732:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80736:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80738:	605a      	str	r2, [r3, #4]

	pmc_set_writeprotect(false);
   8073a:	2000      	movs	r0, #0
   8073c:	4b12      	ldr	r3, [pc, #72]	; (80788 <pulse_timer_init_channel+0xfc>)
   8073e:	4798      	blx	r3
	pmc_enable_periph_clk(pulse_timers[ch_n].id);
   80740:	68a0      	ldr	r0, [r4, #8]
   80742:	4b12      	ldr	r3, [pc, #72]	; (8078c <pulse_timer_init_channel+0x100>)
   80744:	4798      	blx	r3

	tc_init(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, pulse_timers[ch_n].tc_mode);
   80746:	59e8      	ldr	r0, [r5, r7]
   80748:	6861      	ldr	r1, [r4, #4]
   8074a:	6922      	ldr	r2, [r4, #16]
   8074c:	4b10      	ldr	r3, [pc, #64]	; (80790 <pulse_timer_init_channel+0x104>)
   8074e:	4798      	blx	r3

	tc_start(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch);
   80750:	59e8      	ldr	r0, [r5, r7]
   80752:	6861      	ldr	r1, [r4, #4]
   80754:	4b0f      	ldr	r3, [pc, #60]	; (80794 <pulse_timer_init_channel+0x108>)
   80756:	4798      	blx	r3
	tc_enable_interrupt(pulse_timers[ch_n].tc, pulse_timers[ch_n].tc_ch, TC_IER_LDRBS );
   80758:	59e8      	ldr	r0, [r5, r7]
   8075a:	6861      	ldr	r1, [r4, #4]
   8075c:	2240      	movs	r2, #64	; 0x40
   8075e:	4b0e      	ldr	r3, [pc, #56]	; (80798 <pulse_timer_init_channel+0x10c>)
   80760:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[ch_n].IRQn);
   80762:	444e      	add	r6, r9
   80764:	eb05 0586 	add.w	r5, r5, r6, lsl #2
   80768:	7b2b      	ldrb	r3, [r5, #12]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   8076a:	b259      	sxtb	r1, r3
   8076c:	0949      	lsrs	r1, r1, #5
   8076e:	f003 031f 	and.w	r3, r3, #31
   80772:	fa08 f303 	lsl.w	r3, r8, r3
   80776:	3120      	adds	r1, #32
   80778:	4a08      	ldr	r2, [pc, #32]	; (8079c <pulse_timer_init_channel+0x110>)
   8077a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   8077e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80782:	bf00      	nop
   80784:	200701b0 	.word	0x200701b0
   80788:	00080ea1 	.word	0x00080ea1
   8078c:	00080e49 	.word	0x00080e49
   80790:	000805d1 	.word	0x000805d1
   80794:	000805ed 	.word	0x000805ed
   80798:	000805f5 	.word	0x000805f5
   8079c:	e000e100 	.word	0xe000e100

000807a0 <pulse_init_channel>:
 * \brief Initialize the specified pulse channel
 *
 * \note Need to call pulse_start(ch_n) to start output
 *
 */
 static void pulse_init_channel(uint32_t ch_n) {
   807a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807a4:	4604      	mov	r4, r0
    ioport_set_pin_mode(pulse_channels[ch_n].pin, pulse_channels[ch_n].mux);
   807a6:	ebc0 1200 	rsb	r2, r0, r0, lsl #4
   807aa:	4b29      	ldr	r3, [pc, #164]	; (80850 <pulse_init_channel+0xb0>)
   807ac:	eb03 0282 	add.w	r2, r3, r2, lsl #2
   807b0:	6b13      	ldr	r3, [r2, #48]	; 0x30
   807b2:	6b51      	ldr	r1, [r2, #52]	; 0x34
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   807b4:	f003 021f 	and.w	r2, r3, #31
   807b8:	2001      	movs	r0, #1
   807ba:	fa00 f202 	lsl.w	r2, r0, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   807be:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   807c0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   807c4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   807c8:	025b      	lsls	r3, r3, #9
__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
   807ca:	f011 0f08 	tst.w	r1, #8
		base->PIO_PUER = mask;
   807ce:	bf14      	ite	ne
   807d0:	665a      	strne	r2, [r3, #100]	; 0x64
	} else {
		base->PIO_PUDR = mask;
   807d2:	661a      	streq	r2, [r3, #96]	; 0x60
	} else {
		base->PIO_PPDDR = mask;
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   807d4:	f011 0f20 	tst.w	r1, #32
		base->PIO_MDER = mask;
   807d8:	bf14      	ite	ne
   807da:	651a      	strne	r2, [r3, #80]	; 0x50
	} else {
		base->PIO_MDDR = mask;
   807dc:	655a      	streq	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   807de:	f011 0fc0 	tst.w	r1, #192	; 0xc0
		base->PIO_IFER = mask;
   807e2:	bf14      	ite	ne
   807e4:	621a      	strne	r2, [r3, #32]
	} else {
		base->PIO_IFDR = mask;
   807e6:	625a      	streq	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
   807e8:	f011 0f80 	tst.w	r1, #128	; 0x80
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
   807ec:	bf14      	ite	ne
   807ee:	f8c3 2084 	strne.w	r2, [r3, #132]	; 0x84
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   807f2:	f8c3 2080 	streq.w	r2, [r3, #128]	; 0x80
		base->PIO_IFSCDR = mask;
#endif
	}

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
   807f6:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABSR |= mask;
   807fa:	6f19      	ldr	r1, [r3, #112]	; 0x70
   807fc:	bf14      	ite	ne
   807fe:	430a      	orrne	r2, r1
	} else {
		base->PIO_ABSR &= ~mask;
   80800:	ea21 0202 	biceq.w	r2, r1, r2
   80804:	671a      	str	r2, [r3, #112]	; 0x70
    ioport_disable_pin(pulse_channels[ch_n].pin);
   80806:	4d12      	ldr	r5, [pc, #72]	; (80850 <pulse_init_channel+0xb0>)
   80808:	0127      	lsls	r7, r4, #4
   8080a:	ebc4 0807 	rsb	r8, r4, r7
   8080e:	ea4f 0888 	mov.w	r8, r8, lsl #2
   80812:	eb05 0608 	add.w	r6, r5, r8
   80816:	6b33      	ldr	r3, [r6, #48]	; 0x30
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80818:	f003 021f 	and.w	r2, r3, #31
   8081c:	2101      	movs	r1, #1
   8081e:	fa01 f202 	lsl.w	r2, r1, r2
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80822:	095b      	lsrs	r3, r3, #5
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   80824:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80828:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8082c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   8082e:	605a      	str	r2, [r3, #4]

    pmc_enable_periph_clk(pulse_channels[ch_n].id);
   80830:	6af0      	ldr	r0, [r6, #44]	; 0x2c
   80832:	4b08      	ldr	r3, [pc, #32]	; (80854 <pulse_init_channel+0xb4>)
   80834:	4798      	blx	r3
    pwm_channel_disable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   80836:	f855 0008 	ldr.w	r0, [r5, r8]
   8083a:	6871      	ldr	r1, [r6, #4]
   8083c:	4b06      	ldr	r3, [pc, #24]	; (80858 <pulse_init_channel+0xb8>)
   8083e:	4798      	blx	r3
    pwm_init(pulse_channels[ch_n].pwm, &pulse_clock_setting);
   80840:	1b3c      	subs	r4, r7, r4
   80842:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   80846:	4905      	ldr	r1, [pc, #20]	; (8085c <pulse_init_channel+0xbc>)
   80848:	4b05      	ldr	r3, [pc, #20]	; (80860 <pulse_init_channel+0xc0>)
   8084a:	4798      	blx	r3
   8084c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80850:	20070138 	.word	0x20070138
   80854:	00080e49 	.word	0x00080e49
   80858:	000805c5 	.word	0x000805c5
   8085c:	200701f8 	.word	0x200701f8
   80860:	00080451 	.word	0x00080451

00080864 <TC1_Handler>:
	// Calculate the duration in microseconds.
	uint32_t duration = (diff ) / (((CHIP_FREQ_CPU_MAX / pulse_timers[ch_n].divider)/1000)/1000);
	return duration;
}

void TC1_Handler(void) {
   80864:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC1_Handler_pulse_timer_idx].tc, pulse_timers[TC1_Handler_pulse_timer_idx].tc_ch);
   80866:	4c09      	ldr	r4, [pc, #36]	; (8088c <TC1_Handler+0x28>)
   80868:	6820      	ldr	r0, [r4, #0]
   8086a:	6861      	ldr	r1, [r4, #4]
   8086c:	4b08      	ldr	r3, [pc, #32]	; (80890 <TC1_Handler+0x2c>)
   8086e:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC1_Handler_pulse_timer_idx].IRQn);
   80870:	7b23      	ldrb	r3, [r4, #12]
   80872:	b259      	sxtb	r1, r3
   80874:	0949      	lsrs	r1, r1, #5
   80876:	f003 031f 	and.w	r3, r3, #31
   8087a:	2201      	movs	r2, #1
   8087c:	fa02 f303 	lsl.w	r3, r2, r3
   80880:	3120      	adds	r1, #32
   80882:	4a04      	ldr	r2, [pc, #16]	; (80894 <TC1_Handler+0x30>)
   80884:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   80888:	bd10      	pop	{r4, pc}
   8088a:	bf00      	nop
   8088c:	200701b0 	.word	0x200701b0
   80890:	000805fd 	.word	0x000805fd
   80894:	e000e100 	.word	0xe000e100

00080898 <TC0_Handler>:
}

void TC0_Handler(void) {
   80898:	b510      	push	{r4, lr}
	tc_get_status(pulse_timers[TC2_Handler_pulse_timer_idx].tc, pulse_timers[TC2_Handler_pulse_timer_idx].tc_ch);
   8089a:	4c09      	ldr	r4, [pc, #36]	; (808c0 <TC0_Handler+0x28>)
   8089c:	6a60      	ldr	r0, [r4, #36]	; 0x24
   8089e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   808a0:	4b08      	ldr	r3, [pc, #32]	; (808c4 <TC0_Handler+0x2c>)
   808a2:	4798      	blx	r3
	NVIC_DisableIRQ(pulse_timers[TC2_Handler_pulse_timer_idx].IRQn);
   808a4:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   808a8:	b259      	sxtb	r1, r3
   808aa:	0949      	lsrs	r1, r1, #5
   808ac:	f003 031f 	and.w	r3, r3, #31
   808b0:	2201      	movs	r2, #1
   808b2:	fa02 f303 	lsl.w	r3, r2, r3
   808b6:	3120      	adds	r1, #32
   808b8:	4a03      	ldr	r2, [pc, #12]	; (808c8 <TC0_Handler+0x30>)
   808ba:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
   808be:	bd10      	pop	{r4, pc}
   808c0:	200701b0 	.word	0x200701b0
   808c4:	000805fd 	.word	0x000805fd
   808c8:	e000e100 	.word	0xe000e100

000808cc <pulse_init>:
}


void pulse_init() {
   808cc:	b510      	push	{r4, lr}
    pulse_init_channel(0);
   808ce:	2000      	movs	r0, #0
   808d0:	4c04      	ldr	r4, [pc, #16]	; (808e4 <pulse_init+0x18>)
   808d2:	47a0      	blx	r4
    pulse_init_channel(1);
   808d4:	2001      	movs	r0, #1
   808d6:	47a0      	blx	r4
	pulse_timer_init_channel(0);
   808d8:	2000      	movs	r0, #0
   808da:	4c03      	ldr	r4, [pc, #12]	; (808e8 <pulse_init+0x1c>)
   808dc:	47a0      	blx	r4
	pulse_timer_init_channel(1);
   808de:	2001      	movs	r0, #1
   808e0:	47a0      	blx	r4
   808e2:	bd10      	pop	{r4, pc}
   808e4:	000807a1 	.word	0x000807a1
   808e8:	0008068d 	.word	0x0008068d

000808ec <pulse_start>:
}

void pulse_start(uint32_t ch_n) {
   808ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   808ee:	4606      	mov	r6, r0
    pwm_channel_init(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel));
   808f0:	4c08      	ldr	r4, [pc, #32]	; (80914 <pulse_start+0x28>)
   808f2:	0107      	lsls	r7, r0, #4
   808f4:	1a3d      	subs	r5, r7, r0
   808f6:	00ad      	lsls	r5, r5, #2
   808f8:	1961      	adds	r1, r4, r5
   808fa:	5960      	ldr	r0, [r4, r5]
   808fc:	3104      	adds	r1, #4
   808fe:	4b06      	ldr	r3, [pc, #24]	; (80918 <pulse_start+0x2c>)
   80900:	4798      	blx	r3
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
   80902:	1bbe      	subs	r6, r7, r6
   80904:	eb04 0686 	add.w	r6, r4, r6, lsl #2
   80908:	5960      	ldr	r0, [r4, r5]
   8090a:	6871      	ldr	r1, [r6, #4]
   8090c:	4b03      	ldr	r3, [pc, #12]	; (8091c <pulse_start+0x30>)
   8090e:	4798      	blx	r3
   80910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80912:	bf00      	nop
   80914:	20070138 	.word	0x20070138
   80918:	00080491 	.word	0x00080491
   8091c:	000805b9 	.word	0x000805b9

00080920 <pulse_set_period>:

void pulse_stop(uint32_t ch_n) {
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
   80920:	b510      	push	{r4, lr}
   80922:	460a      	mov	r2, r1
    if(period_us > pulse_channels[ch_n].dty_max) {
   80924:	ebc0 1100 	rsb	r1, r0, r0, lsl #4
   80928:	4b09      	ldr	r3, [pc, #36]	; (80950 <pulse_set_period+0x30>)
   8092a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   8092e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   80930:	4293      	cmp	r3, r2
   80932:	d30b      	bcc.n	8094c <pulse_set_period+0x2c>
        return 1;
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
   80934:	4b06      	ldr	r3, [pc, #24]	; (80950 <pulse_set_period+0x30>)
   80936:	0101      	lsls	r1, r0, #4
   80938:	1a0c      	subs	r4, r1, r0
   8093a:	eb03 0184 	add.w	r1, r3, r4, lsl #2
   8093e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   80942:	3104      	adds	r1, #4
   80944:	4b03      	ldr	r3, [pc, #12]	; (80954 <pulse_set_period+0x34>)
   80946:	4798      	blx	r3
    return 0;
   80948:	2000      	movs	r0, #0
   8094a:	bd10      	pop	{r4, pc}
    pwm_channel_enable(pulse_channels[ch_n].pwm, pulse_channels[ch_n].pwm_channel.channel);
}

uint32_t pulse_set_period(uint32_t ch_n, uint32_t period_us) {
    if(period_us > pulse_channels[ch_n].dty_max) {
        return 1;
   8094c:	2001      	movs	r0, #1
    }
    pwm_channel_update_duty(pulse_channels[ch_n].pwm, &(pulse_channels[ch_n].pwm_channel), period_us);
    return 0;
   8094e:	bd10      	pop	{r4, pc}
   80950:	20070138 	.word	0x20070138
   80954:	00080595 	.word	0x00080595

00080958 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80958:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8095a:	480e      	ldr	r0, [pc, #56]	; (80994 <sysclk_init+0x3c>)
   8095c:	4b0e      	ldr	r3, [pc, #56]	; (80998 <sysclk_init+0x40>)
   8095e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80960:	2000      	movs	r0, #0
   80962:	213e      	movs	r1, #62	; 0x3e
   80964:	4b0d      	ldr	r3, [pc, #52]	; (8099c <sysclk_init+0x44>)
   80966:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80968:	4c0d      	ldr	r4, [pc, #52]	; (809a0 <sysclk_init+0x48>)
   8096a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8096c:	2800      	cmp	r0, #0
   8096e:	d0fc      	beq.n	8096a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80970:	4b0c      	ldr	r3, [pc, #48]	; (809a4 <sysclk_init+0x4c>)
   80972:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80974:	4a0c      	ldr	r2, [pc, #48]	; (809a8 <sysclk_init+0x50>)
   80976:	4b0d      	ldr	r3, [pc, #52]	; (809ac <sysclk_init+0x54>)
   80978:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8097a:	4c0d      	ldr	r4, [pc, #52]	; (809b0 <sysclk_init+0x58>)
   8097c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8097e:	2800      	cmp	r0, #0
   80980:	d0fc      	beq.n	8097c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80982:	2010      	movs	r0, #16
   80984:	4b0b      	ldr	r3, [pc, #44]	; (809b4 <sysclk_init+0x5c>)
   80986:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80988:	4b0b      	ldr	r3, [pc, #44]	; (809b8 <sysclk_init+0x60>)
   8098a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8098c:	4801      	ldr	r0, [pc, #4]	; (80994 <sysclk_init+0x3c>)
   8098e:	4b02      	ldr	r3, [pc, #8]	; (80998 <sysclk_init+0x40>)
   80990:	4798      	blx	r3
   80992:	bd10      	pop	{r4, pc}
   80994:	0501bd00 	.word	0x0501bd00
   80998:	200700b1 	.word	0x200700b1
   8099c:	00080dc5 	.word	0x00080dc5
   809a0:	00080e19 	.word	0x00080e19
   809a4:	00080e29 	.word	0x00080e29
   809a8:	200d3f01 	.word	0x200d3f01
   809ac:	400e0600 	.word	0x400e0600
   809b0:	00080e39 	.word	0x00080e39
   809b4:	00080d61 	.word	0x00080d61
   809b8:	00080f79 	.word	0x00080f79

000809bc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   809bc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   809be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   809c2:	4b13      	ldr	r3, [pc, #76]	; (80a10 <board_init+0x54>)
   809c4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   809c6:	200b      	movs	r0, #11
   809c8:	4c12      	ldr	r4, [pc, #72]	; (80a14 <board_init+0x58>)
   809ca:	47a0      	blx	r4
   809cc:	200c      	movs	r0, #12
   809ce:	47a0      	blx	r4
   809d0:	200d      	movs	r0, #13
   809d2:	47a0      	blx	r4
   809d4:	200e      	movs	r0, #14
   809d6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   809d8:	203b      	movs	r0, #59	; 0x3b
   809da:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   809de:	4c0e      	ldr	r4, [pc, #56]	; (80a18 <board_init+0x5c>)
   809e0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   809e2:	2055      	movs	r0, #85	; 0x55
   809e4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   809e8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   809ea:	2056      	movs	r0, #86	; 0x56
   809ec:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   809f0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   809f2:	2068      	movs	r0, #104	; 0x68
   809f4:	4909      	ldr	r1, [pc, #36]	; (80a1c <board_init+0x60>)
   809f6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   809f8:	205c      	movs	r0, #92	; 0x5c
   809fa:	4909      	ldr	r1, [pc, #36]	; (80a20 <board_init+0x64>)
   809fc:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   809fe:	4809      	ldr	r0, [pc, #36]	; (80a24 <board_init+0x68>)
   80a00:	f44f 7140 	mov.w	r1, #768	; 0x300
   80a04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80a08:	4b07      	ldr	r3, [pc, #28]	; (80a28 <board_init+0x6c>)
   80a0a:	4798      	blx	r3
   80a0c:	bd10      	pop	{r4, pc}
   80a0e:	bf00      	nop
   80a10:	400e1a50 	.word	0x400e1a50
   80a14:	00080e49 	.word	0x00080e49
   80a18:	00080b09 	.word	0x00080b09
   80a1c:	28000079 	.word	0x28000079
   80a20:	28000001 	.word	0x28000001
   80a24:	400e0e00 	.word	0x400e0e00
   80a28:	00080bdd 	.word	0x00080bdd

00080a2c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80a2c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80a2e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80a32:	d016      	beq.n	80a62 <pio_set_peripheral+0x36>
   80a34:	d804      	bhi.n	80a40 <pio_set_peripheral+0x14>
   80a36:	b1c1      	cbz	r1, 80a6a <pio_set_peripheral+0x3e>
   80a38:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80a3c:	d00a      	beq.n	80a54 <pio_set_peripheral+0x28>
   80a3e:	e013      	b.n	80a68 <pio_set_peripheral+0x3c>
   80a40:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80a44:	d011      	beq.n	80a6a <pio_set_peripheral+0x3e>
   80a46:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80a4a:	d00e      	beq.n	80a6a <pio_set_peripheral+0x3e>
   80a4c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80a50:	d10a      	bne.n	80a68 <pio_set_peripheral+0x3c>
   80a52:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80a54:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80a56:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80a58:	400b      	ands	r3, r1
   80a5a:	ea23 0302 	bic.w	r3, r3, r2
   80a5e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80a60:	e002      	b.n	80a68 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80a62:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80a64:	4313      	orrs	r3, r2
   80a66:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80a68:	6042      	str	r2, [r0, #4]
   80a6a:	4770      	bx	lr

00080a6c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80a6c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80a6e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80a72:	bf14      	ite	ne
   80a74:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a76:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80a78:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80a7c:	bf14      	ite	ne
   80a7e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80a80:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80a82:	f012 0f02 	tst.w	r2, #2
   80a86:	d002      	beq.n	80a8e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80a88:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80a8c:	e004      	b.n	80a98 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80a8e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80a92:	bf18      	it	ne
   80a94:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80a98:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80a9a:	6001      	str	r1, [r0, #0]
   80a9c:	4770      	bx	lr
   80a9e:	bf00      	nop

00080aa0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80aa0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80aa2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80aa4:	9c01      	ldr	r4, [sp, #4]
   80aa6:	b10c      	cbz	r4, 80aac <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80aa8:	6641      	str	r1, [r0, #100]	; 0x64
   80aaa:	e000      	b.n	80aae <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80aac:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80aae:	b10b      	cbz	r3, 80ab4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80ab0:	6501      	str	r1, [r0, #80]	; 0x50
   80ab2:	e000      	b.n	80ab6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80ab4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80ab6:	b10a      	cbz	r2, 80abc <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80ab8:	6301      	str	r1, [r0, #48]	; 0x30
   80aba:	e000      	b.n	80abe <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80abc:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80abe:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80ac0:	6001      	str	r1, [r0, #0]
}
   80ac2:	f85d 4b04 	ldr.w	r4, [sp], #4
   80ac6:	4770      	bx	lr

00080ac8 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   80ac8:	f012 0f10 	tst.w	r2, #16
   80acc:	d010      	beq.n	80af0 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   80ace:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80ad2:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   80ad6:	bf14      	ite	ne
   80ad8:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   80adc:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   80ae0:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   80ae4:	bf14      	ite	ne
   80ae6:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   80aea:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   80aee:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   80af0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   80af4:	4770      	bx	lr
   80af6:	bf00      	nop

00080af8 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   80af8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   80afa:	6401      	str	r1, [r0, #64]	; 0x40
   80afc:	4770      	bx	lr
   80afe:	bf00      	nop

00080b00 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80b00:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80b02:	4770      	bx	lr

00080b04 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80b04:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80b06:	4770      	bx	lr

00080b08 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80b08:	b570      	push	{r4, r5, r6, lr}
   80b0a:	b082      	sub	sp, #8
   80b0c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80b0e:	0944      	lsrs	r4, r0, #5
   80b10:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80b14:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80b18:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80b1a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80b1e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80b22:	d030      	beq.n	80b86 <pio_configure_pin+0x7e>
   80b24:	d806      	bhi.n	80b34 <pio_configure_pin+0x2c>
   80b26:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80b2a:	d00a      	beq.n	80b42 <pio_configure_pin+0x3a>
   80b2c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80b30:	d018      	beq.n	80b64 <pio_configure_pin+0x5c>
   80b32:	e049      	b.n	80bc8 <pio_configure_pin+0xc0>
   80b34:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80b38:	d030      	beq.n	80b9c <pio_configure_pin+0x94>
   80b3a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80b3e:	d02d      	beq.n	80b9c <pio_configure_pin+0x94>
   80b40:	e042      	b.n	80bc8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80b42:	f000 001f 	and.w	r0, r0, #31
   80b46:	2401      	movs	r4, #1
   80b48:	4084      	lsls	r4, r0
   80b4a:	4630      	mov	r0, r6
   80b4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80b50:	4622      	mov	r2, r4
   80b52:	4b1f      	ldr	r3, [pc, #124]	; (80bd0 <pio_configure_pin+0xc8>)
   80b54:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b56:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80b5a:	bf14      	ite	ne
   80b5c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b5e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80b60:	2001      	movs	r0, #1
   80b62:	e032      	b.n	80bca <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80b64:	f000 001f 	and.w	r0, r0, #31
   80b68:	2401      	movs	r4, #1
   80b6a:	4084      	lsls	r4, r0
   80b6c:	4630      	mov	r0, r6
   80b6e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80b72:	4622      	mov	r2, r4
   80b74:	4b16      	ldr	r3, [pc, #88]	; (80bd0 <pio_configure_pin+0xc8>)
   80b76:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80b78:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80b7c:	bf14      	ite	ne
   80b7e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80b80:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80b82:	2001      	movs	r0, #1
   80b84:	e021      	b.n	80bca <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80b86:	f000 011f 	and.w	r1, r0, #31
   80b8a:	2401      	movs	r4, #1
   80b8c:	4630      	mov	r0, r6
   80b8e:	fa04 f101 	lsl.w	r1, r4, r1
   80b92:	462a      	mov	r2, r5
   80b94:	4b0f      	ldr	r3, [pc, #60]	; (80bd4 <pio_configure_pin+0xcc>)
   80b96:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80b98:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80b9a:	e016      	b.n	80bca <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80b9c:	f000 011f 	and.w	r1, r0, #31
   80ba0:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80ba2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80ba6:	ea05 0304 	and.w	r3, r5, r4
   80baa:	9300      	str	r3, [sp, #0]
   80bac:	4630      	mov	r0, r6
   80bae:	fa04 f101 	lsl.w	r1, r4, r1
   80bb2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80bb6:	bf14      	ite	ne
   80bb8:	2200      	movne	r2, #0
   80bba:	2201      	moveq	r2, #1
   80bbc:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80bc0:	4d05      	ldr	r5, [pc, #20]	; (80bd8 <pio_configure_pin+0xd0>)
   80bc2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80bc4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80bc6:	e000      	b.n	80bca <pio_configure_pin+0xc2>

	default:
		return 0;
   80bc8:	2000      	movs	r0, #0
	}

	return 1;
}
   80bca:	b002      	add	sp, #8
   80bcc:	bd70      	pop	{r4, r5, r6, pc}
   80bce:	bf00      	nop
   80bd0:	00080a2d 	.word	0x00080a2d
   80bd4:	00080a6d 	.word	0x00080a6d
   80bd8:	00080aa1 	.word	0x00080aa1

00080bdc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
   80bde:	b083      	sub	sp, #12
   80be0:	4607      	mov	r7, r0
   80be2:	460e      	mov	r6, r1
   80be4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80be6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80bea:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80bee:	d026      	beq.n	80c3e <pio_configure_pin_group+0x62>
   80bf0:	d806      	bhi.n	80c00 <pio_configure_pin_group+0x24>
   80bf2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80bf6:	d00a      	beq.n	80c0e <pio_configure_pin_group+0x32>
   80bf8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80bfc:	d013      	beq.n	80c26 <pio_configure_pin_group+0x4a>
   80bfe:	e034      	b.n	80c6a <pio_configure_pin_group+0x8e>
   80c00:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80c04:	d01f      	beq.n	80c46 <pio_configure_pin_group+0x6a>
   80c06:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80c0a:	d01c      	beq.n	80c46 <pio_configure_pin_group+0x6a>
   80c0c:	e02d      	b.n	80c6a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80c0e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80c12:	4632      	mov	r2, r6
   80c14:	4b16      	ldr	r3, [pc, #88]	; (80c70 <pio_configure_pin_group+0x94>)
   80c16:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c18:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80c1c:	bf14      	ite	ne
   80c1e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c20:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80c22:	2001      	movs	r0, #1
   80c24:	e022      	b.n	80c6c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80c26:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80c2a:	4632      	mov	r2, r6
   80c2c:	4b10      	ldr	r3, [pc, #64]	; (80c70 <pio_configure_pin_group+0x94>)
   80c2e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c30:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80c34:	bf14      	ite	ne
   80c36:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c38:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80c3a:	2001      	movs	r0, #1
   80c3c:	e016      	b.n	80c6c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80c3e:	4b0d      	ldr	r3, [pc, #52]	; (80c74 <pio_configure_pin_group+0x98>)
   80c40:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80c42:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80c44:	e012      	b.n	80c6c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80c46:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80c4a:	f005 0301 	and.w	r3, r5, #1
   80c4e:	9300      	str	r3, [sp, #0]
   80c50:	4638      	mov	r0, r7
   80c52:	4631      	mov	r1, r6
   80c54:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80c58:	bf14      	ite	ne
   80c5a:	2200      	movne	r2, #0
   80c5c:	2201      	moveq	r2, #1
   80c5e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80c62:	4c05      	ldr	r4, [pc, #20]	; (80c78 <pio_configure_pin_group+0x9c>)
   80c64:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80c66:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80c68:	e000      	b.n	80c6c <pio_configure_pin_group+0x90>

	default:
		return 0;
   80c6a:	2000      	movs	r0, #0
	}

	return 1;
}
   80c6c:	b003      	add	sp, #12
   80c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80c70:	00080a2d 	.word	0x00080a2d
   80c74:	00080a6d 	.word	0x00080a6d
   80c78:	00080aa1 	.word	0x00080aa1

00080c7c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80c80:	4604      	mov	r4, r0
   80c82:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80c84:	4b10      	ldr	r3, [pc, #64]	; (80cc8 <pio_handler_process+0x4c>)
   80c86:	4798      	blx	r3
   80c88:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80c8a:	4620      	mov	r0, r4
   80c8c:	4b0f      	ldr	r3, [pc, #60]	; (80ccc <pio_handler_process+0x50>)
   80c8e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80c90:	4005      	ands	r5, r0
   80c92:	d017      	beq.n	80cc4 <pio_handler_process+0x48>
   80c94:	4f0e      	ldr	r7, [pc, #56]	; (80cd0 <pio_handler_process+0x54>)
   80c96:	f107 040c 	add.w	r4, r7, #12
   80c9a:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80c9c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80ca0:	42b3      	cmp	r3, r6
   80ca2:	d10a      	bne.n	80cba <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80ca4:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80ca8:	4229      	tst	r1, r5
   80caa:	d006      	beq.n	80cba <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80cac:	6823      	ldr	r3, [r4, #0]
   80cae:	4630      	mov	r0, r6
   80cb0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80cb2:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80cb6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80cba:	42bc      	cmp	r4, r7
   80cbc:	d002      	beq.n	80cc4 <pio_handler_process+0x48>
   80cbe:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80cc0:	2d00      	cmp	r5, #0
   80cc2:	d1eb      	bne.n	80c9c <pio_handler_process+0x20>
   80cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80cc8:	00080b01 	.word	0x00080b01
   80ccc:	00080b05 	.word	0x00080b05
   80cd0:	20070a94 	.word	0x20070a94

00080cd4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   80cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   80cd6:	4c0b      	ldr	r4, [pc, #44]	; (80d04 <pio_handler_set+0x30>)
   80cd8:	6824      	ldr	r4, [r4, #0]
   80cda:	2c06      	cmp	r4, #6
   80cdc:	d810      	bhi.n	80d00 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   80cde:	4f0a      	ldr	r7, [pc, #40]	; (80d08 <pio_handler_set+0x34>)
   80ce0:	0126      	lsls	r6, r4, #4
   80ce2:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   80ce4:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   80ce6:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   80ce8:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   80cea:	9906      	ldr	r1, [sp, #24]
   80cec:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   80cee:	3401      	adds	r4, #1
   80cf0:	4904      	ldr	r1, [pc, #16]	; (80d04 <pio_handler_set+0x30>)
   80cf2:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   80cf4:	4611      	mov	r1, r2
   80cf6:	461a      	mov	r2, r3
   80cf8:	4b04      	ldr	r3, [pc, #16]	; (80d0c <pio_handler_set+0x38>)
   80cfa:	4798      	blx	r3

	return 0;
   80cfc:	2000      	movs	r0, #0
   80cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   80d00:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   80d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80d04:	20070a90 	.word	0x20070a90
   80d08:	20070a94 	.word	0x20070a94
   80d0c:	00080ac9 	.word	0x00080ac9

00080d10 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80d10:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80d12:	4802      	ldr	r0, [pc, #8]	; (80d1c <PIOA_Handler+0xc>)
   80d14:	210b      	movs	r1, #11
   80d16:	4b02      	ldr	r3, [pc, #8]	; (80d20 <PIOA_Handler+0x10>)
   80d18:	4798      	blx	r3
   80d1a:	bd08      	pop	{r3, pc}
   80d1c:	400e0e00 	.word	0x400e0e00
   80d20:	00080c7d 	.word	0x00080c7d

00080d24 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80d24:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80d26:	4802      	ldr	r0, [pc, #8]	; (80d30 <PIOB_Handler+0xc>)
   80d28:	210c      	movs	r1, #12
   80d2a:	4b02      	ldr	r3, [pc, #8]	; (80d34 <PIOB_Handler+0x10>)
   80d2c:	4798      	blx	r3
   80d2e:	bd08      	pop	{r3, pc}
   80d30:	400e1000 	.word	0x400e1000
   80d34:	00080c7d 	.word	0x00080c7d

00080d38 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80d38:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80d3a:	4802      	ldr	r0, [pc, #8]	; (80d44 <PIOC_Handler+0xc>)
   80d3c:	210d      	movs	r1, #13
   80d3e:	4b02      	ldr	r3, [pc, #8]	; (80d48 <PIOC_Handler+0x10>)
   80d40:	4798      	blx	r3
   80d42:	bd08      	pop	{r3, pc}
   80d44:	400e1200 	.word	0x400e1200
   80d48:	00080c7d 	.word	0x00080c7d

00080d4c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80d4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80d4e:	4802      	ldr	r0, [pc, #8]	; (80d58 <PIOD_Handler+0xc>)
   80d50:	210e      	movs	r1, #14
   80d52:	4b02      	ldr	r3, [pc, #8]	; (80d5c <PIOD_Handler+0x10>)
   80d54:	4798      	blx	r3
   80d56:	bd08      	pop	{r3, pc}
   80d58:	400e1400 	.word	0x400e1400
   80d5c:	00080c7d 	.word	0x00080c7d

00080d60 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80d60:	4b17      	ldr	r3, [pc, #92]	; (80dc0 <pmc_switch_mck_to_pllack+0x60>)
   80d62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80d64:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80d68:	4310      	orrs	r0, r2
   80d6a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80d6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80d6e:	f013 0f08 	tst.w	r3, #8
   80d72:	d109      	bne.n	80d88 <pmc_switch_mck_to_pllack+0x28>
   80d74:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80d78:	4911      	ldr	r1, [pc, #68]	; (80dc0 <pmc_switch_mck_to_pllack+0x60>)
   80d7a:	e001      	b.n	80d80 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80d7c:	3b01      	subs	r3, #1
   80d7e:	d019      	beq.n	80db4 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80d80:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80d82:	f012 0f08 	tst.w	r2, #8
   80d86:	d0f9      	beq.n	80d7c <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80d88:	4b0d      	ldr	r3, [pc, #52]	; (80dc0 <pmc_switch_mck_to_pllack+0x60>)
   80d8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80d8c:	f022 0203 	bic.w	r2, r2, #3
   80d90:	f042 0202 	orr.w	r2, r2, #2
   80d94:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80d96:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80d98:	f010 0008 	ands.w	r0, r0, #8
   80d9c:	d10c      	bne.n	80db8 <pmc_switch_mck_to_pllack+0x58>
   80d9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80da2:	4907      	ldr	r1, [pc, #28]	; (80dc0 <pmc_switch_mck_to_pllack+0x60>)
   80da4:	e001      	b.n	80daa <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80da6:	3b01      	subs	r3, #1
   80da8:	d008      	beq.n	80dbc <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80daa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80dac:	f012 0f08 	tst.w	r2, #8
   80db0:	d0f9      	beq.n	80da6 <pmc_switch_mck_to_pllack+0x46>
   80db2:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80db4:	2001      	movs	r0, #1
   80db6:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80db8:	2000      	movs	r0, #0
   80dba:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80dbc:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80dbe:	4770      	bx	lr
   80dc0:	400e0600 	.word	0x400e0600

00080dc4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80dc4:	b138      	cbz	r0, 80dd6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80dc6:	4911      	ldr	r1, [pc, #68]	; (80e0c <pmc_switch_mainck_to_xtal+0x48>)
   80dc8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80dca:	4a11      	ldr	r2, [pc, #68]	; (80e10 <pmc_switch_mainck_to_xtal+0x4c>)
   80dcc:	401a      	ands	r2, r3
   80dce:	4b11      	ldr	r3, [pc, #68]	; (80e14 <pmc_switch_mainck_to_xtal+0x50>)
   80dd0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80dd2:	620b      	str	r3, [r1, #32]
   80dd4:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80dd6:	4a0d      	ldr	r2, [pc, #52]	; (80e0c <pmc_switch_mainck_to_xtal+0x48>)
   80dd8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80dda:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80dde:	f023 0303 	bic.w	r3, r3, #3
   80de2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80de6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80dea:	0209      	lsls	r1, r1, #8
   80dec:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80dee:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80df0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80df2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80df4:	f013 0f01 	tst.w	r3, #1
   80df8:	d0fb      	beq.n	80df2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80dfa:	4a04      	ldr	r2, [pc, #16]	; (80e0c <pmc_switch_mainck_to_xtal+0x48>)
   80dfc:	6a13      	ldr	r3, [r2, #32]
   80dfe:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80e02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80e06:	6213      	str	r3, [r2, #32]
   80e08:	4770      	bx	lr
   80e0a:	bf00      	nop
   80e0c:	400e0600 	.word	0x400e0600
   80e10:	fec8fffc 	.word	0xfec8fffc
   80e14:	01370002 	.word	0x01370002

00080e18 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80e18:	4b02      	ldr	r3, [pc, #8]	; (80e24 <pmc_osc_is_ready_mainck+0xc>)
   80e1a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80e1c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80e20:	4770      	bx	lr
   80e22:	bf00      	nop
   80e24:	400e0600 	.word	0x400e0600

00080e28 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80e28:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80e2c:	4b01      	ldr	r3, [pc, #4]	; (80e34 <pmc_disable_pllack+0xc>)
   80e2e:	629a      	str	r2, [r3, #40]	; 0x28
   80e30:	4770      	bx	lr
   80e32:	bf00      	nop
   80e34:	400e0600 	.word	0x400e0600

00080e38 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80e38:	4b02      	ldr	r3, [pc, #8]	; (80e44 <pmc_is_locked_pllack+0xc>)
   80e3a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80e3c:	f000 0002 	and.w	r0, r0, #2
   80e40:	4770      	bx	lr
   80e42:	bf00      	nop
   80e44:	400e0600 	.word	0x400e0600

00080e48 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80e48:	282c      	cmp	r0, #44	; 0x2c
   80e4a:	d820      	bhi.n	80e8e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80e4c:	281f      	cmp	r0, #31
   80e4e:	d80d      	bhi.n	80e6c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80e50:	4b12      	ldr	r3, [pc, #72]	; (80e9c <pmc_enable_periph_clk+0x54>)
   80e52:	699a      	ldr	r2, [r3, #24]
   80e54:	2301      	movs	r3, #1
   80e56:	4083      	lsls	r3, r0
   80e58:	401a      	ands	r2, r3
   80e5a:	4293      	cmp	r3, r2
   80e5c:	d019      	beq.n	80e92 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80e5e:	2301      	movs	r3, #1
   80e60:	fa03 f000 	lsl.w	r0, r3, r0
   80e64:	4b0d      	ldr	r3, [pc, #52]	; (80e9c <pmc_enable_periph_clk+0x54>)
   80e66:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80e68:	2000      	movs	r0, #0
   80e6a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80e6c:	4b0b      	ldr	r3, [pc, #44]	; (80e9c <pmc_enable_periph_clk+0x54>)
   80e6e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80e72:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80e74:	2301      	movs	r3, #1
   80e76:	4083      	lsls	r3, r0
   80e78:	401a      	ands	r2, r3
   80e7a:	4293      	cmp	r3, r2
   80e7c:	d00b      	beq.n	80e96 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80e7e:	2301      	movs	r3, #1
   80e80:	fa03 f000 	lsl.w	r0, r3, r0
   80e84:	4b05      	ldr	r3, [pc, #20]	; (80e9c <pmc_enable_periph_clk+0x54>)
   80e86:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80e8a:	2000      	movs	r0, #0
   80e8c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80e8e:	2001      	movs	r0, #1
   80e90:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80e92:	2000      	movs	r0, #0
   80e94:	4770      	bx	lr
   80e96:	2000      	movs	r0, #0
}
   80e98:	4770      	bx	lr
   80e9a:	bf00      	nop
   80e9c:	400e0600 	.word	0x400e0600

00080ea0 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80ea0:	b120      	cbz	r0, 80eac <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80ea2:	4a05      	ldr	r2, [pc, #20]	; (80eb8 <pmc_set_writeprotect+0x18>)
   80ea4:	4b05      	ldr	r3, [pc, #20]	; (80ebc <pmc_set_writeprotect+0x1c>)
   80ea6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80eaa:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80eac:	4a04      	ldr	r2, [pc, #16]	; (80ec0 <pmc_set_writeprotect+0x20>)
   80eae:	4b03      	ldr	r3, [pc, #12]	; (80ebc <pmc_set_writeprotect+0x1c>)
   80eb0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80eb4:	4770      	bx	lr
   80eb6:	bf00      	nop
   80eb8:	504d4301 	.word	0x504d4301
   80ebc:	400e0600 	.word	0x400e0600
   80ec0:	504d4300 	.word	0x504d4300

00080ec4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80ec4:	e7fe      	b.n	80ec4 <Dummy_Handler>
   80ec6:	bf00      	nop

00080ec8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80ec8:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80eca:	4b1e      	ldr	r3, [pc, #120]	; (80f44 <Reset_Handler+0x7c>)
   80ecc:	4a1e      	ldr	r2, [pc, #120]	; (80f48 <Reset_Handler+0x80>)
   80ece:	429a      	cmp	r2, r3
   80ed0:	d003      	beq.n	80eda <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80ed2:	4b1e      	ldr	r3, [pc, #120]	; (80f4c <Reset_Handler+0x84>)
   80ed4:	4a1b      	ldr	r2, [pc, #108]	; (80f44 <Reset_Handler+0x7c>)
   80ed6:	429a      	cmp	r2, r3
   80ed8:	d304      	bcc.n	80ee4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80eda:	4b1d      	ldr	r3, [pc, #116]	; (80f50 <Reset_Handler+0x88>)
   80edc:	4a1d      	ldr	r2, [pc, #116]	; (80f54 <Reset_Handler+0x8c>)
   80ede:	429a      	cmp	r2, r3
   80ee0:	d30f      	bcc.n	80f02 <Reset_Handler+0x3a>
   80ee2:	e01a      	b.n	80f1a <Reset_Handler+0x52>
   80ee4:	4b1c      	ldr	r3, [pc, #112]	; (80f58 <Reset_Handler+0x90>)
   80ee6:	4c1d      	ldr	r4, [pc, #116]	; (80f5c <Reset_Handler+0x94>)
   80ee8:	1ae4      	subs	r4, r4, r3
   80eea:	f024 0403 	bic.w	r4, r4, #3
   80eee:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80ef0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80ef2:	4814      	ldr	r0, [pc, #80]	; (80f44 <Reset_Handler+0x7c>)
   80ef4:	4914      	ldr	r1, [pc, #80]	; (80f48 <Reset_Handler+0x80>)
   80ef6:	585a      	ldr	r2, [r3, r1]
   80ef8:	501a      	str	r2, [r3, r0]
   80efa:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80efc:	42a3      	cmp	r3, r4
   80efe:	d1fa      	bne.n	80ef6 <Reset_Handler+0x2e>
   80f00:	e7eb      	b.n	80eda <Reset_Handler+0x12>
   80f02:	4b17      	ldr	r3, [pc, #92]	; (80f60 <Reset_Handler+0x98>)
   80f04:	4917      	ldr	r1, [pc, #92]	; (80f64 <Reset_Handler+0x9c>)
   80f06:	1ac9      	subs	r1, r1, r3
   80f08:	f021 0103 	bic.w	r1, r1, #3
   80f0c:	1d1a      	adds	r2, r3, #4
   80f0e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80f10:	2200      	movs	r2, #0
   80f12:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80f16:	428b      	cmp	r3, r1
   80f18:	d1fb      	bne.n	80f12 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80f1a:	4a13      	ldr	r2, [pc, #76]	; (80f68 <Reset_Handler+0xa0>)
   80f1c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80f20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80f24:	4911      	ldr	r1, [pc, #68]	; (80f6c <Reset_Handler+0xa4>)
   80f26:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80f28:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80f2c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80f30:	d203      	bcs.n	80f3a <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80f32:	688a      	ldr	r2, [r1, #8]
   80f34:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80f38:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80f3a:	4b0d      	ldr	r3, [pc, #52]	; (80f70 <Reset_Handler+0xa8>)
   80f3c:	4798      	blx	r3

	/* Branch to main function */
	main();
   80f3e:	4b0d      	ldr	r3, [pc, #52]	; (80f74 <Reset_Handler+0xac>)
   80f40:	4798      	blx	r3
   80f42:	e7fe      	b.n	80f42 <Reset_Handler+0x7a>
   80f44:	20070000 	.word	0x20070000
   80f48:	00084c6c 	.word	0x00084c6c
   80f4c:	20070a6c 	.word	0x20070a6c
   80f50:	20070b4c 	.word	0x20070b4c
   80f54:	20070a6c 	.word	0x20070a6c
   80f58:	20070004 	.word	0x20070004
   80f5c:	20070a6f 	.word	0x20070a6f
   80f60:	20070a68 	.word	0x20070a68
   80f64:	20070b47 	.word	0x20070b47
   80f68:	00080000 	.word	0x00080000
   80f6c:	e000ed00 	.word	0xe000ed00
   80f70:	00081c19 	.word	0x00081c19
   80f74:	000812b1 	.word	0x000812b1

00080f78 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80f78:	4b3e      	ldr	r3, [pc, #248]	; (81074 <SystemCoreClockUpdate+0xfc>)
   80f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80f7c:	f003 0303 	and.w	r3, r3, #3
   80f80:	2b03      	cmp	r3, #3
   80f82:	d85f      	bhi.n	81044 <SystemCoreClockUpdate+0xcc>
   80f84:	e8df f003 	tbb	[pc, r3]
   80f88:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80f8c:	4b3a      	ldr	r3, [pc, #232]	; (81078 <SystemCoreClockUpdate+0x100>)
   80f8e:	695b      	ldr	r3, [r3, #20]
   80f90:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80f94:	bf14      	ite	ne
   80f96:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80f9a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80f9e:	4b37      	ldr	r3, [pc, #220]	; (8107c <SystemCoreClockUpdate+0x104>)
   80fa0:	601a      	str	r2, [r3, #0]
   80fa2:	e04f      	b.n	81044 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80fa4:	4b33      	ldr	r3, [pc, #204]	; (81074 <SystemCoreClockUpdate+0xfc>)
   80fa6:	6a1b      	ldr	r3, [r3, #32]
   80fa8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80fac:	d003      	beq.n	80fb6 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80fae:	4a34      	ldr	r2, [pc, #208]	; (81080 <SystemCoreClockUpdate+0x108>)
   80fb0:	4b32      	ldr	r3, [pc, #200]	; (8107c <SystemCoreClockUpdate+0x104>)
   80fb2:	601a      	str	r2, [r3, #0]
   80fb4:	e046      	b.n	81044 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80fb6:	4a33      	ldr	r2, [pc, #204]	; (81084 <SystemCoreClockUpdate+0x10c>)
   80fb8:	4b30      	ldr	r3, [pc, #192]	; (8107c <SystemCoreClockUpdate+0x104>)
   80fba:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80fbc:	4b2d      	ldr	r3, [pc, #180]	; (81074 <SystemCoreClockUpdate+0xfc>)
   80fbe:	6a1b      	ldr	r3, [r3, #32]
   80fc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80fc4:	2b10      	cmp	r3, #16
   80fc6:	d002      	beq.n	80fce <SystemCoreClockUpdate+0x56>
   80fc8:	2b20      	cmp	r3, #32
   80fca:	d004      	beq.n	80fd6 <SystemCoreClockUpdate+0x5e>
   80fcc:	e03a      	b.n	81044 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80fce:	4a2e      	ldr	r2, [pc, #184]	; (81088 <SystemCoreClockUpdate+0x110>)
   80fd0:	4b2a      	ldr	r3, [pc, #168]	; (8107c <SystemCoreClockUpdate+0x104>)
   80fd2:	601a      	str	r2, [r3, #0]
				break;
   80fd4:	e036      	b.n	81044 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80fd6:	4a2a      	ldr	r2, [pc, #168]	; (81080 <SystemCoreClockUpdate+0x108>)
   80fd8:	4b28      	ldr	r3, [pc, #160]	; (8107c <SystemCoreClockUpdate+0x104>)
   80fda:	601a      	str	r2, [r3, #0]
				break;
   80fdc:	e032      	b.n	81044 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80fde:	4b25      	ldr	r3, [pc, #148]	; (81074 <SystemCoreClockUpdate+0xfc>)
   80fe0:	6a1b      	ldr	r3, [r3, #32]
   80fe2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80fe6:	d003      	beq.n	80ff0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80fe8:	4a25      	ldr	r2, [pc, #148]	; (81080 <SystemCoreClockUpdate+0x108>)
   80fea:	4b24      	ldr	r3, [pc, #144]	; (8107c <SystemCoreClockUpdate+0x104>)
   80fec:	601a      	str	r2, [r3, #0]
   80fee:	e012      	b.n	81016 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ff0:	4a24      	ldr	r2, [pc, #144]	; (81084 <SystemCoreClockUpdate+0x10c>)
   80ff2:	4b22      	ldr	r3, [pc, #136]	; (8107c <SystemCoreClockUpdate+0x104>)
   80ff4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ff6:	4b1f      	ldr	r3, [pc, #124]	; (81074 <SystemCoreClockUpdate+0xfc>)
   80ff8:	6a1b      	ldr	r3, [r3, #32]
   80ffa:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ffe:	2b10      	cmp	r3, #16
   81000:	d002      	beq.n	81008 <SystemCoreClockUpdate+0x90>
   81002:	2b20      	cmp	r3, #32
   81004:	d004      	beq.n	81010 <SystemCoreClockUpdate+0x98>
   81006:	e006      	b.n	81016 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81008:	4a1f      	ldr	r2, [pc, #124]	; (81088 <SystemCoreClockUpdate+0x110>)
   8100a:	4b1c      	ldr	r3, [pc, #112]	; (8107c <SystemCoreClockUpdate+0x104>)
   8100c:	601a      	str	r2, [r3, #0]
				break;
   8100e:	e002      	b.n	81016 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81010:	4a1b      	ldr	r2, [pc, #108]	; (81080 <SystemCoreClockUpdate+0x108>)
   81012:	4b1a      	ldr	r3, [pc, #104]	; (8107c <SystemCoreClockUpdate+0x104>)
   81014:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   81016:	4b17      	ldr	r3, [pc, #92]	; (81074 <SystemCoreClockUpdate+0xfc>)
   81018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8101a:	f003 0303 	and.w	r3, r3, #3
   8101e:	2b02      	cmp	r3, #2
   81020:	d10d      	bne.n	8103e <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81022:	4b14      	ldr	r3, [pc, #80]	; (81074 <SystemCoreClockUpdate+0xfc>)
   81024:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81026:	6a99      	ldr	r1, [r3, #40]	; 0x28
   81028:	4b14      	ldr	r3, [pc, #80]	; (8107c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8102a:	f3c0 400a 	ubfx	r0, r0, #16, #11
   8102e:	681a      	ldr	r2, [r3, #0]
   81030:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81034:	b2c9      	uxtb	r1, r1
   81036:	fbb2 f2f1 	udiv	r2, r2, r1
   8103a:	601a      	str	r2, [r3, #0]
   8103c:	e002      	b.n	81044 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8103e:	4a13      	ldr	r2, [pc, #76]	; (8108c <SystemCoreClockUpdate+0x114>)
   81040:	4b0e      	ldr	r3, [pc, #56]	; (8107c <SystemCoreClockUpdate+0x104>)
   81042:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81044:	4b0b      	ldr	r3, [pc, #44]	; (81074 <SystemCoreClockUpdate+0xfc>)
   81046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81048:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8104c:	2b70      	cmp	r3, #112	; 0x70
   8104e:	d107      	bne.n	81060 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81050:	4b0a      	ldr	r3, [pc, #40]	; (8107c <SystemCoreClockUpdate+0x104>)
   81052:	681a      	ldr	r2, [r3, #0]
   81054:	490e      	ldr	r1, [pc, #56]	; (81090 <SystemCoreClockUpdate+0x118>)
   81056:	fba1 0202 	umull	r0, r2, r1, r2
   8105a:	0852      	lsrs	r2, r2, #1
   8105c:	601a      	str	r2, [r3, #0]
   8105e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81060:	4b04      	ldr	r3, [pc, #16]	; (81074 <SystemCoreClockUpdate+0xfc>)
   81062:	6b19      	ldr	r1, [r3, #48]	; 0x30
   81064:	4b05      	ldr	r3, [pc, #20]	; (8107c <SystemCoreClockUpdate+0x104>)
   81066:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8106a:	681a      	ldr	r2, [r3, #0]
   8106c:	40ca      	lsrs	r2, r1
   8106e:	601a      	str	r2, [r3, #0]
   81070:	4770      	bx	lr
   81072:	bf00      	nop
   81074:	400e0600 	.word	0x400e0600
   81078:	400e1a10 	.word	0x400e1a10
   8107c:	20070204 	.word	0x20070204
   81080:	00b71b00 	.word	0x00b71b00
   81084:	003d0900 	.word	0x003d0900
   81088:	007a1200 	.word	0x007a1200
   8108c:	0e4e1c00 	.word	0x0e4e1c00
   81090:	aaaaaaab 	.word	0xaaaaaaab

00081094 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81094:	4b09      	ldr	r3, [pc, #36]	; (810bc <_sbrk+0x28>)
   81096:	681b      	ldr	r3, [r3, #0]
   81098:	b913      	cbnz	r3, 810a0 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   8109a:	4a09      	ldr	r2, [pc, #36]	; (810c0 <_sbrk+0x2c>)
   8109c:	4b07      	ldr	r3, [pc, #28]	; (810bc <_sbrk+0x28>)
   8109e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   810a0:	4b06      	ldr	r3, [pc, #24]	; (810bc <_sbrk+0x28>)
   810a2:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   810a4:	181a      	adds	r2, r3, r0
   810a6:	4907      	ldr	r1, [pc, #28]	; (810c4 <_sbrk+0x30>)
   810a8:	4291      	cmp	r1, r2
   810aa:	db04      	blt.n	810b6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   810ac:	4610      	mov	r0, r2
   810ae:	4a03      	ldr	r2, [pc, #12]	; (810bc <_sbrk+0x28>)
   810b0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   810b2:	4618      	mov	r0, r3
   810b4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   810b6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   810ba:	4770      	bx	lr
   810bc:	20070b04 	.word	0x20070b04
   810c0:	20072b50 	.word	0x20072b50
   810c4:	20087ffc 	.word	0x20087ffc

000810c8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   810c8:	f04f 30ff 	mov.w	r0, #4294967295
   810cc:	4770      	bx	lr
   810ce:	bf00      	nop

000810d0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   810d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   810d4:	604b      	str	r3, [r1, #4]

	return 0;
}
   810d6:	2000      	movs	r0, #0
   810d8:	4770      	bx	lr
   810da:	bf00      	nop

000810dc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   810dc:	2001      	movs	r0, #1
   810de:	4770      	bx	lr

000810e0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   810e0:	2000      	movs	r0, #0
   810e2:	4770      	bx	lr

000810e4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   810e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   810e6:	b083      	sub	sp, #12
   810e8:	4604      	mov	r4, r0
   810ea:	460d      	mov	r5, r1
	uint32_t val = 0;
   810ec:	2300      	movs	r3, #0
   810ee:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   810f0:	4b1f      	ldr	r3, [pc, #124]	; (81170 <usart_serial_getchar+0x8c>)
   810f2:	4298      	cmp	r0, r3
   810f4:	d107      	bne.n	81106 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   810f6:	461f      	mov	r7, r3
   810f8:	4e1e      	ldr	r6, [pc, #120]	; (81174 <usart_serial_getchar+0x90>)
   810fa:	4638      	mov	r0, r7
   810fc:	4629      	mov	r1, r5
   810fe:	47b0      	blx	r6
   81100:	2800      	cmp	r0, #0
   81102:	d1fa      	bne.n	810fa <usart_serial_getchar+0x16>
   81104:	e019      	b.n	8113a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81106:	4b1c      	ldr	r3, [pc, #112]	; (81178 <usart_serial_getchar+0x94>)
   81108:	4298      	cmp	r0, r3
   8110a:	d109      	bne.n	81120 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   8110c:	461f      	mov	r7, r3
   8110e:	4e1b      	ldr	r6, [pc, #108]	; (8117c <usart_serial_getchar+0x98>)
   81110:	4638      	mov	r0, r7
   81112:	a901      	add	r1, sp, #4
   81114:	47b0      	blx	r6
   81116:	2800      	cmp	r0, #0
   81118:	d1fa      	bne.n	81110 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8111a:	9b01      	ldr	r3, [sp, #4]
   8111c:	702b      	strb	r3, [r5, #0]
   8111e:	e019      	b.n	81154 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81120:	4b17      	ldr	r3, [pc, #92]	; (81180 <usart_serial_getchar+0x9c>)
   81122:	4298      	cmp	r0, r3
   81124:	d109      	bne.n	8113a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   81126:	461e      	mov	r6, r3
   81128:	4c14      	ldr	r4, [pc, #80]	; (8117c <usart_serial_getchar+0x98>)
   8112a:	4630      	mov	r0, r6
   8112c:	a901      	add	r1, sp, #4
   8112e:	47a0      	blx	r4
   81130:	2800      	cmp	r0, #0
   81132:	d1fa      	bne.n	8112a <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   81134:	9b01      	ldr	r3, [sp, #4]
   81136:	702b      	strb	r3, [r5, #0]
   81138:	e018      	b.n	8116c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8113a:	4b12      	ldr	r3, [pc, #72]	; (81184 <usart_serial_getchar+0xa0>)
   8113c:	429c      	cmp	r4, r3
   8113e:	d109      	bne.n	81154 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   81140:	461e      	mov	r6, r3
   81142:	4c0e      	ldr	r4, [pc, #56]	; (8117c <usart_serial_getchar+0x98>)
   81144:	4630      	mov	r0, r6
   81146:	a901      	add	r1, sp, #4
   81148:	47a0      	blx	r4
   8114a:	2800      	cmp	r0, #0
   8114c:	d1fa      	bne.n	81144 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   8114e:	9b01      	ldr	r3, [sp, #4]
   81150:	702b      	strb	r3, [r5, #0]
   81152:	e00b      	b.n	8116c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81154:	4b0c      	ldr	r3, [pc, #48]	; (81188 <usart_serial_getchar+0xa4>)
   81156:	429c      	cmp	r4, r3
   81158:	d108      	bne.n	8116c <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   8115a:	461e      	mov	r6, r3
   8115c:	4c07      	ldr	r4, [pc, #28]	; (8117c <usart_serial_getchar+0x98>)
   8115e:	4630      	mov	r0, r6
   81160:	a901      	add	r1, sp, #4
   81162:	47a0      	blx	r4
   81164:	2800      	cmp	r0, #0
   81166:	d1fa      	bne.n	8115e <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   81168:	9b01      	ldr	r3, [sp, #4]
   8116a:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   8116c:	b003      	add	sp, #12
   8116e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81170:	400e0800 	.word	0x400e0800
   81174:	0008064d 	.word	0x0008064d
   81178:	40098000 	.word	0x40098000
   8117c:	00080675 	.word	0x00080675
   81180:	4009c000 	.word	0x4009c000
   81184:	400a0000 	.word	0x400a0000
   81188:	400a4000 	.word	0x400a4000

0008118c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   8118c:	b570      	push	{r4, r5, r6, lr}
   8118e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   81190:	4b21      	ldr	r3, [pc, #132]	; (81218 <usart_serial_putchar+0x8c>)
   81192:	4298      	cmp	r0, r3
   81194:	d107      	bne.n	811a6 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   81196:	461e      	mov	r6, r3
   81198:	4d20      	ldr	r5, [pc, #128]	; (8121c <usart_serial_putchar+0x90>)
   8119a:	4630      	mov	r0, r6
   8119c:	4621      	mov	r1, r4
   8119e:	47a8      	blx	r5
   811a0:	2800      	cmp	r0, #0
   811a2:	d1fa      	bne.n	8119a <usart_serial_putchar+0xe>
   811a4:	e02b      	b.n	811fe <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   811a6:	4b1e      	ldr	r3, [pc, #120]	; (81220 <usart_serial_putchar+0x94>)
   811a8:	4298      	cmp	r0, r3
   811aa:	d107      	bne.n	811bc <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   811ac:	461e      	mov	r6, r3
   811ae:	4d1d      	ldr	r5, [pc, #116]	; (81224 <usart_serial_putchar+0x98>)
   811b0:	4630      	mov	r0, r6
   811b2:	4621      	mov	r1, r4
   811b4:	47a8      	blx	r5
   811b6:	2800      	cmp	r0, #0
   811b8:	d1fa      	bne.n	811b0 <usart_serial_putchar+0x24>
   811ba:	e022      	b.n	81202 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   811bc:	4b1a      	ldr	r3, [pc, #104]	; (81228 <usart_serial_putchar+0x9c>)
   811be:	4298      	cmp	r0, r3
   811c0:	d107      	bne.n	811d2 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   811c2:	461e      	mov	r6, r3
   811c4:	4d17      	ldr	r5, [pc, #92]	; (81224 <usart_serial_putchar+0x98>)
   811c6:	4630      	mov	r0, r6
   811c8:	4621      	mov	r1, r4
   811ca:	47a8      	blx	r5
   811cc:	2800      	cmp	r0, #0
   811ce:	d1fa      	bne.n	811c6 <usart_serial_putchar+0x3a>
   811d0:	e019      	b.n	81206 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   811d2:	4b16      	ldr	r3, [pc, #88]	; (8122c <usart_serial_putchar+0xa0>)
   811d4:	4298      	cmp	r0, r3
   811d6:	d107      	bne.n	811e8 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   811d8:	461e      	mov	r6, r3
   811da:	4d12      	ldr	r5, [pc, #72]	; (81224 <usart_serial_putchar+0x98>)
   811dc:	4630      	mov	r0, r6
   811de:	4621      	mov	r1, r4
   811e0:	47a8      	blx	r5
   811e2:	2800      	cmp	r0, #0
   811e4:	d1fa      	bne.n	811dc <usart_serial_putchar+0x50>
   811e6:	e010      	b.n	8120a <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   811e8:	4b11      	ldr	r3, [pc, #68]	; (81230 <usart_serial_putchar+0xa4>)
   811ea:	4298      	cmp	r0, r3
   811ec:	d10f      	bne.n	8120e <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   811ee:	461e      	mov	r6, r3
   811f0:	4d0c      	ldr	r5, [pc, #48]	; (81224 <usart_serial_putchar+0x98>)
   811f2:	4630      	mov	r0, r6
   811f4:	4621      	mov	r1, r4
   811f6:	47a8      	blx	r5
   811f8:	2800      	cmp	r0, #0
   811fa:	d1fa      	bne.n	811f2 <usart_serial_putchar+0x66>
   811fc:	e009      	b.n	81212 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   811fe:	2001      	movs	r0, #1
   81200:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81202:	2001      	movs	r0, #1
   81204:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81206:	2001      	movs	r0, #1
   81208:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8120a:	2001      	movs	r0, #1
   8120c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8120e:	2000      	movs	r0, #0
   81210:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   81212:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   81214:	bd70      	pop	{r4, r5, r6, pc}
   81216:	bf00      	nop
   81218:	400e0800 	.word	0x400e0800
   8121c:	0008063d 	.word	0x0008063d
   81220:	40098000 	.word	0x40098000
   81224:	00080661 	.word	0x00080661
   81228:	4009c000 	.word	0x4009c000
   8122c:	400a0000 	.word	0x400a0000
   81230:	400a4000 	.word	0x400a4000

00081234 <configure_console>:


// Define a name for the pulse and say which channel and period to use


void configure_console() {
   81234:	b530      	push	{r4, r5, lr}
   81236:	b085      	sub	sp, #20
   81238:	2008      	movs	r0, #8
   8123a:	4d12      	ldr	r5, [pc, #72]	; (81284 <configure_console+0x50>)
   8123c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8123e:	4c12      	ldr	r4, [pc, #72]	; (81288 <configure_console+0x54>)
   81240:	4b12      	ldr	r3, [pc, #72]	; (8128c <configure_console+0x58>)
   81242:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   81244:	4a12      	ldr	r2, [pc, #72]	; (81290 <configure_console+0x5c>)
   81246:	4b13      	ldr	r3, [pc, #76]	; (81294 <configure_console+0x60>)
   81248:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   8124a:	4a13      	ldr	r2, [pc, #76]	; (81298 <configure_console+0x64>)
   8124c:	4b13      	ldr	r3, [pc, #76]	; (8129c <configure_console+0x68>)
   8124e:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   81250:	4b13      	ldr	r3, [pc, #76]	; (812a0 <configure_console+0x6c>)
   81252:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   81254:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   81258:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8125a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8125e:	9303      	str	r3, [sp, #12]
   81260:	2008      	movs	r0, #8
   81262:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   81264:	4620      	mov	r0, r4
   81266:	a901      	add	r1, sp, #4
   81268:	4b0e      	ldr	r3, [pc, #56]	; (812a4 <configure_console+0x70>)
   8126a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   8126c:	4d0e      	ldr	r5, [pc, #56]	; (812a8 <configure_console+0x74>)
   8126e:	682b      	ldr	r3, [r5, #0]
   81270:	6898      	ldr	r0, [r3, #8]
   81272:	2100      	movs	r1, #0
   81274:	4c0d      	ldr	r4, [pc, #52]	; (812ac <configure_console+0x78>)
   81276:	47a0      	blx	r4
	setbuf(stdin, NULL);
   81278:	682b      	ldr	r3, [r5, #0]
   8127a:	6858      	ldr	r0, [r3, #4]
   8127c:	2100      	movs	r1, #0
   8127e:	47a0      	blx	r4
		.baudrate = CONF_UART_BAUDRATE,
		.paritytype = CONF_UART_PARITY
	};
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}
   81280:	b005      	add	sp, #20
   81282:	bd30      	pop	{r4, r5, pc}
   81284:	00080e49 	.word	0x00080e49
   81288:	400e0800 	.word	0x400e0800
   8128c:	20070b44 	.word	0x20070b44
   81290:	0008118d 	.word	0x0008118d
   81294:	20070b40 	.word	0x20070b40
   81298:	000810e5 	.word	0x000810e5
   8129c:	20070b3c 	.word	0x20070b3c
   812a0:	0501bd00 	.word	0x0501bd00
   812a4:	00080605 	.word	0x00080605
   812a8:	20070630 	.word	0x20070630
   812ac:	00081d25 	.word	0x00081d25

000812b0 <main>:

int main (void)
{
   812b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	sysclk_init();
   812b2:	4b1f      	ldr	r3, [pc, #124]	; (81330 <main+0x80>)
   812b4:	4798      	blx	r3
	TC0_init();
   812b6:	4b1f      	ldr	r3, [pc, #124]	; (81334 <main+0x84>)
   812b8:	4798      	blx	r3
	board_init();
   812ba:	4b1f      	ldr	r3, [pc, #124]	; (81338 <main+0x88>)
   812bc:	4798      	blx	r3
	
	
	configure_console();
   812be:	4b1f      	ldr	r3, [pc, #124]	; (8133c <main+0x8c>)
   812c0:	4798      	blx	r3
	printf("\nHello, World!");
   812c2:	481f      	ldr	r0, [pc, #124]	; (81340 <main+0x90>)
   812c4:	4b1f      	ldr	r3, [pc, #124]	; (81344 <main+0x94>)
   812c6:	4798      	blx	r3
	
	
	
	
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   812c8:	4c1f      	ldr	r4, [pc, #124]	; (81348 <main+0x98>)
   812ca:	200d      	movs	r0, #13
   812cc:	4621      	mov	r1, r4
   812ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   812d2:	4b1e      	ldr	r3, [pc, #120]	; (8134c <main+0x9c>)
   812d4:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   812d6:	200d      	movs	r0, #13
   812d8:	4621      	mov	r1, r4
   812da:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   812de:	4b1c      	ldr	r3, [pc, #112]	; (81350 <main+0xa0>)
   812e0:	4798      	blx	r3
	
	// Initialize the pulse channels
	pulse_init();
   812e2:	4b1c      	ldr	r3, [pc, #112]	; (81354 <main+0xa4>)
   812e4:	4798      	blx	r3
	// Set the period
	pulse_set_period(pulseh_ch, 1500); //Bgge hjulen startar stillastende
   812e6:	2000      	movs	r0, #0
   812e8:	f240 51dc 	movw	r1, #1500	; 0x5dc
   812ec:	4c1a      	ldr	r4, [pc, #104]	; (81358 <main+0xa8>)
   812ee:	47a0      	blx	r4
	pulse_set_period(pulsev_ch, 1500); //Bgge hjulen startar stillastende
   812f0:	2001      	movs	r0, #1
   812f2:	f240 51dc 	movw	r1, #1500	; 0x5dc
   812f6:	47a0      	blx	r4
	// Start the pulse output
	// Output will be on digital pin 35(PIO_PC3_IDX) for pulse channel 0
	// and on digital pin 37(PIO_PC5_IDX) for channel 1
	pulse_start(pulseh_ch);
   812f8:	2000      	movs	r0, #0
   812fa:	4d18      	ldr	r5, [pc, #96]	; (8135c <main+0xac>)
   812fc:	47a8      	blx	r5
	pulse_start(pulsev_ch);
   812fe:	2001      	movs	r0, #1
   81300:	47a8      	blx	r5
	double x = 300;
	double y = 300;
	double testdegrees = 0;

	
	pulse_set_period(pulsev_ch, periodv); //Stter hastigheten p vnster hjul
   81302:	2001      	movs	r0, #1
   81304:	f240 5155 	movw	r1, #1365	; 0x555
   81308:	47a0      	blx	r4
	pulse_set_period(pulseh_ch, periodh); //Stter hastigheten p hger hjul
   8130a:	2000      	movs	r0, #0
   8130c:	f240 6163 	movw	r1, #1635	; 0x663
   81310:	47a0      	blx	r4
	}
	
	*/
			
			
			delay_ms(3000);
   81312:	4813      	ldr	r0, [pc, #76]	; (81360 <main+0xb0>)
   81314:	4b13      	ldr	r3, [pc, #76]	; (81364 <main+0xb4>)
   81316:	4798      	blx	r3
			//uint32_t result = 0;
			
			
			while(1){
			//start = read_counter_value();	
	        rotateLeftByDegrees(28);
   81318:	2400      	movs	r4, #0
   8131a:	4d13      	ldr	r5, [pc, #76]	; (81368 <main+0xb8>)
   8131c:	4f13      	ldr	r7, [pc, #76]	; (8136c <main+0xbc>)
			//stop = read_counter_value();
			//result = (stop - start);
			//printf("\nResult: %u", result);
			delay_ms(2000);
   8131e:	4e14      	ldr	r6, [pc, #80]	; (81370 <main+0xc0>)
			//uint32_t result = 0;
			
			
			while(1){
			//start = read_counter_value();	
	        rotateLeftByDegrees(28);
   81320:	4620      	mov	r0, r4
   81322:	4629      	mov	r1, r5
   81324:	47b8      	blx	r7
			//stop = read_counter_value();
			//result = (stop - start);
			//printf("\nResult: %u", result);
			delay_ms(2000);
   81326:	4630      	mov	r0, r6
   81328:	4b0e      	ldr	r3, [pc, #56]	; (81364 <main+0xb4>)
   8132a:	4798      	blx	r3
   8132c:	e7f8      	b.n	81320 <main+0x70>
   8132e:	bf00      	nop
   81330:	00080959 	.word	0x00080959
   81334:	00080305 	.word	0x00080305
   81338:	000809bd 	.word	0x000809bd
   8133c:	00081235 	.word	0x00081235
   81340:	00084bd8 	.word	0x00084bd8
   81344:	00081c69 	.word	0x00081c69
   81348:	400e1200 	.word	0x400e1200
   8134c:	00080245 	.word	0x00080245
   81350:	000802a5 	.word	0x000802a5
   81354:	000808cd 	.word	0x000808cd
   81358:	00080921 	.word	0x00080921
   8135c:	000808ed 	.word	0x000808ed
   81360:	0112a880 	.word	0x0112a880
   81364:	20070001 	.word	0x20070001
   81368:	403c0000 	.word	0x403c0000
   8136c:	00080165 	.word	0x00080165
   81370:	00b71b00 	.word	0x00b71b00

00081374 <__aeabi_drsub>:
   81374:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   81378:	e002      	b.n	81380 <__adddf3>
   8137a:	bf00      	nop

0008137c <__aeabi_dsub>:
   8137c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081380 <__adddf3>:
   81380:	b530      	push	{r4, r5, lr}
   81382:	ea4f 0441 	mov.w	r4, r1, lsl #1
   81386:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8138a:	ea94 0f05 	teq	r4, r5
   8138e:	bf08      	it	eq
   81390:	ea90 0f02 	teqeq	r0, r2
   81394:	bf1f      	itttt	ne
   81396:	ea54 0c00 	orrsne.w	ip, r4, r0
   8139a:	ea55 0c02 	orrsne.w	ip, r5, r2
   8139e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   813a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   813a6:	f000 80e2 	beq.w	8156e <__adddf3+0x1ee>
   813aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
   813ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   813b2:	bfb8      	it	lt
   813b4:	426d      	neglt	r5, r5
   813b6:	dd0c      	ble.n	813d2 <__adddf3+0x52>
   813b8:	442c      	add	r4, r5
   813ba:	ea80 0202 	eor.w	r2, r0, r2
   813be:	ea81 0303 	eor.w	r3, r1, r3
   813c2:	ea82 0000 	eor.w	r0, r2, r0
   813c6:	ea83 0101 	eor.w	r1, r3, r1
   813ca:	ea80 0202 	eor.w	r2, r0, r2
   813ce:	ea81 0303 	eor.w	r3, r1, r3
   813d2:	2d36      	cmp	r5, #54	; 0x36
   813d4:	bf88      	it	hi
   813d6:	bd30      	pophi	{r4, r5, pc}
   813d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   813dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   813e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   813e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   813e8:	d002      	beq.n	813f0 <__adddf3+0x70>
   813ea:	4240      	negs	r0, r0
   813ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   813f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   813f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   813f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   813fc:	d002      	beq.n	81404 <__adddf3+0x84>
   813fe:	4252      	negs	r2, r2
   81400:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81404:	ea94 0f05 	teq	r4, r5
   81408:	f000 80a7 	beq.w	8155a <__adddf3+0x1da>
   8140c:	f1a4 0401 	sub.w	r4, r4, #1
   81410:	f1d5 0e20 	rsbs	lr, r5, #32
   81414:	db0d      	blt.n	81432 <__adddf3+0xb2>
   81416:	fa02 fc0e 	lsl.w	ip, r2, lr
   8141a:	fa22 f205 	lsr.w	r2, r2, r5
   8141e:	1880      	adds	r0, r0, r2
   81420:	f141 0100 	adc.w	r1, r1, #0
   81424:	fa03 f20e 	lsl.w	r2, r3, lr
   81428:	1880      	adds	r0, r0, r2
   8142a:	fa43 f305 	asr.w	r3, r3, r5
   8142e:	4159      	adcs	r1, r3
   81430:	e00e      	b.n	81450 <__adddf3+0xd0>
   81432:	f1a5 0520 	sub.w	r5, r5, #32
   81436:	f10e 0e20 	add.w	lr, lr, #32
   8143a:	2a01      	cmp	r2, #1
   8143c:	fa03 fc0e 	lsl.w	ip, r3, lr
   81440:	bf28      	it	cs
   81442:	f04c 0c02 	orrcs.w	ip, ip, #2
   81446:	fa43 f305 	asr.w	r3, r3, r5
   8144a:	18c0      	adds	r0, r0, r3
   8144c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81454:	d507      	bpl.n	81466 <__adddf3+0xe6>
   81456:	f04f 0e00 	mov.w	lr, #0
   8145a:	f1dc 0c00 	rsbs	ip, ip, #0
   8145e:	eb7e 0000 	sbcs.w	r0, lr, r0
   81462:	eb6e 0101 	sbc.w	r1, lr, r1
   81466:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8146a:	d31b      	bcc.n	814a4 <__adddf3+0x124>
   8146c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81470:	d30c      	bcc.n	8148c <__adddf3+0x10c>
   81472:	0849      	lsrs	r1, r1, #1
   81474:	ea5f 0030 	movs.w	r0, r0, rrx
   81478:	ea4f 0c3c 	mov.w	ip, ip, rrx
   8147c:	f104 0401 	add.w	r4, r4, #1
   81480:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81484:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81488:	f080 809a 	bcs.w	815c0 <__adddf3+0x240>
   8148c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81490:	bf08      	it	eq
   81492:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81496:	f150 0000 	adcs.w	r0, r0, #0
   8149a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8149e:	ea41 0105 	orr.w	r1, r1, r5
   814a2:	bd30      	pop	{r4, r5, pc}
   814a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   814a8:	4140      	adcs	r0, r0
   814aa:	eb41 0101 	adc.w	r1, r1, r1
   814ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   814b2:	f1a4 0401 	sub.w	r4, r4, #1
   814b6:	d1e9      	bne.n	8148c <__adddf3+0x10c>
   814b8:	f091 0f00 	teq	r1, #0
   814bc:	bf04      	itt	eq
   814be:	4601      	moveq	r1, r0
   814c0:	2000      	moveq	r0, #0
   814c2:	fab1 f381 	clz	r3, r1
   814c6:	bf08      	it	eq
   814c8:	3320      	addeq	r3, #32
   814ca:	f1a3 030b 	sub.w	r3, r3, #11
   814ce:	f1b3 0220 	subs.w	r2, r3, #32
   814d2:	da0c      	bge.n	814ee <__adddf3+0x16e>
   814d4:	320c      	adds	r2, #12
   814d6:	dd08      	ble.n	814ea <__adddf3+0x16a>
   814d8:	f102 0c14 	add.w	ip, r2, #20
   814dc:	f1c2 020c 	rsb	r2, r2, #12
   814e0:	fa01 f00c 	lsl.w	r0, r1, ip
   814e4:	fa21 f102 	lsr.w	r1, r1, r2
   814e8:	e00c      	b.n	81504 <__adddf3+0x184>
   814ea:	f102 0214 	add.w	r2, r2, #20
   814ee:	bfd8      	it	le
   814f0:	f1c2 0c20 	rsble	ip, r2, #32
   814f4:	fa01 f102 	lsl.w	r1, r1, r2
   814f8:	fa20 fc0c 	lsr.w	ip, r0, ip
   814fc:	bfdc      	itt	le
   814fe:	ea41 010c 	orrle.w	r1, r1, ip
   81502:	4090      	lslle	r0, r2
   81504:	1ae4      	subs	r4, r4, r3
   81506:	bfa2      	ittt	ge
   81508:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8150c:	4329      	orrge	r1, r5
   8150e:	bd30      	popge	{r4, r5, pc}
   81510:	ea6f 0404 	mvn.w	r4, r4
   81514:	3c1f      	subs	r4, #31
   81516:	da1c      	bge.n	81552 <__adddf3+0x1d2>
   81518:	340c      	adds	r4, #12
   8151a:	dc0e      	bgt.n	8153a <__adddf3+0x1ba>
   8151c:	f104 0414 	add.w	r4, r4, #20
   81520:	f1c4 0220 	rsb	r2, r4, #32
   81524:	fa20 f004 	lsr.w	r0, r0, r4
   81528:	fa01 f302 	lsl.w	r3, r1, r2
   8152c:	ea40 0003 	orr.w	r0, r0, r3
   81530:	fa21 f304 	lsr.w	r3, r1, r4
   81534:	ea45 0103 	orr.w	r1, r5, r3
   81538:	bd30      	pop	{r4, r5, pc}
   8153a:	f1c4 040c 	rsb	r4, r4, #12
   8153e:	f1c4 0220 	rsb	r2, r4, #32
   81542:	fa20 f002 	lsr.w	r0, r0, r2
   81546:	fa01 f304 	lsl.w	r3, r1, r4
   8154a:	ea40 0003 	orr.w	r0, r0, r3
   8154e:	4629      	mov	r1, r5
   81550:	bd30      	pop	{r4, r5, pc}
   81552:	fa21 f004 	lsr.w	r0, r1, r4
   81556:	4629      	mov	r1, r5
   81558:	bd30      	pop	{r4, r5, pc}
   8155a:	f094 0f00 	teq	r4, #0
   8155e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81562:	bf06      	itte	eq
   81564:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81568:	3401      	addeq	r4, #1
   8156a:	3d01      	subne	r5, #1
   8156c:	e74e      	b.n	8140c <__adddf3+0x8c>
   8156e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81572:	bf18      	it	ne
   81574:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81578:	d029      	beq.n	815ce <__adddf3+0x24e>
   8157a:	ea94 0f05 	teq	r4, r5
   8157e:	bf08      	it	eq
   81580:	ea90 0f02 	teqeq	r0, r2
   81584:	d005      	beq.n	81592 <__adddf3+0x212>
   81586:	ea54 0c00 	orrs.w	ip, r4, r0
   8158a:	bf04      	itt	eq
   8158c:	4619      	moveq	r1, r3
   8158e:	4610      	moveq	r0, r2
   81590:	bd30      	pop	{r4, r5, pc}
   81592:	ea91 0f03 	teq	r1, r3
   81596:	bf1e      	ittt	ne
   81598:	2100      	movne	r1, #0
   8159a:	2000      	movne	r0, #0
   8159c:	bd30      	popne	{r4, r5, pc}
   8159e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   815a2:	d105      	bne.n	815b0 <__adddf3+0x230>
   815a4:	0040      	lsls	r0, r0, #1
   815a6:	4149      	adcs	r1, r1
   815a8:	bf28      	it	cs
   815aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   815ae:	bd30      	pop	{r4, r5, pc}
   815b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   815b4:	bf3c      	itt	cc
   815b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   815ba:	bd30      	popcc	{r4, r5, pc}
   815bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   815c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   815c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   815c8:	f04f 0000 	mov.w	r0, #0
   815cc:	bd30      	pop	{r4, r5, pc}
   815ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   815d2:	bf1a      	itte	ne
   815d4:	4619      	movne	r1, r3
   815d6:	4610      	movne	r0, r2
   815d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   815dc:	bf1c      	itt	ne
   815de:	460b      	movne	r3, r1
   815e0:	4602      	movne	r2, r0
   815e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   815e6:	bf06      	itte	eq
   815e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   815ec:	ea91 0f03 	teqeq	r1, r3
   815f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   815f4:	bd30      	pop	{r4, r5, pc}
   815f6:	bf00      	nop

000815f8 <__aeabi_ui2d>:
   815f8:	f090 0f00 	teq	r0, #0
   815fc:	bf04      	itt	eq
   815fe:	2100      	moveq	r1, #0
   81600:	4770      	bxeq	lr
   81602:	b530      	push	{r4, r5, lr}
   81604:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81608:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8160c:	f04f 0500 	mov.w	r5, #0
   81610:	f04f 0100 	mov.w	r1, #0
   81614:	e750      	b.n	814b8 <__adddf3+0x138>
   81616:	bf00      	nop

00081618 <__aeabi_i2d>:
   81618:	f090 0f00 	teq	r0, #0
   8161c:	bf04      	itt	eq
   8161e:	2100      	moveq	r1, #0
   81620:	4770      	bxeq	lr
   81622:	b530      	push	{r4, r5, lr}
   81624:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81628:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8162c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81630:	bf48      	it	mi
   81632:	4240      	negmi	r0, r0
   81634:	f04f 0100 	mov.w	r1, #0
   81638:	e73e      	b.n	814b8 <__adddf3+0x138>
   8163a:	bf00      	nop

0008163c <__aeabi_f2d>:
   8163c:	0042      	lsls	r2, r0, #1
   8163e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81642:	ea4f 0131 	mov.w	r1, r1, rrx
   81646:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8164a:	bf1f      	itttt	ne
   8164c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81650:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81654:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81658:	4770      	bxne	lr
   8165a:	f092 0f00 	teq	r2, #0
   8165e:	bf14      	ite	ne
   81660:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81664:	4770      	bxeq	lr
   81666:	b530      	push	{r4, r5, lr}
   81668:	f44f 7460 	mov.w	r4, #896	; 0x380
   8166c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81674:	e720      	b.n	814b8 <__adddf3+0x138>
   81676:	bf00      	nop

00081678 <__aeabi_ul2d>:
   81678:	ea50 0201 	orrs.w	r2, r0, r1
   8167c:	bf08      	it	eq
   8167e:	4770      	bxeq	lr
   81680:	b530      	push	{r4, r5, lr}
   81682:	f04f 0500 	mov.w	r5, #0
   81686:	e00a      	b.n	8169e <__aeabi_l2d+0x16>

00081688 <__aeabi_l2d>:
   81688:	ea50 0201 	orrs.w	r2, r0, r1
   8168c:	bf08      	it	eq
   8168e:	4770      	bxeq	lr
   81690:	b530      	push	{r4, r5, lr}
   81692:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81696:	d502      	bpl.n	8169e <__aeabi_l2d+0x16>
   81698:	4240      	negs	r0, r0
   8169a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8169e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   816a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
   816a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   816aa:	f43f aedc 	beq.w	81466 <__adddf3+0xe6>
   816ae:	f04f 0203 	mov.w	r2, #3
   816b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   816b6:	bf18      	it	ne
   816b8:	3203      	addne	r2, #3
   816ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   816be:	bf18      	it	ne
   816c0:	3203      	addne	r2, #3
   816c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   816c6:	f1c2 0320 	rsb	r3, r2, #32
   816ca:	fa00 fc03 	lsl.w	ip, r0, r3
   816ce:	fa20 f002 	lsr.w	r0, r0, r2
   816d2:	fa01 fe03 	lsl.w	lr, r1, r3
   816d6:	ea40 000e 	orr.w	r0, r0, lr
   816da:	fa21 f102 	lsr.w	r1, r1, r2
   816de:	4414      	add	r4, r2
   816e0:	e6c1      	b.n	81466 <__adddf3+0xe6>
   816e2:	bf00      	nop

000816e4 <__aeabi_dmul>:
   816e4:	b570      	push	{r4, r5, r6, lr}
   816e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   816ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   816ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   816f2:	bf1d      	ittte	ne
   816f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   816f8:	ea94 0f0c 	teqne	r4, ip
   816fc:	ea95 0f0c 	teqne	r5, ip
   81700:	f000 f8de 	bleq	818c0 <__aeabi_dmul+0x1dc>
   81704:	442c      	add	r4, r5
   81706:	ea81 0603 	eor.w	r6, r1, r3
   8170a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8170e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81712:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81716:	bf18      	it	ne
   81718:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8171c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81720:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81724:	d038      	beq.n	81798 <__aeabi_dmul+0xb4>
   81726:	fba0 ce02 	umull	ip, lr, r0, r2
   8172a:	f04f 0500 	mov.w	r5, #0
   8172e:	fbe1 e502 	umlal	lr, r5, r1, r2
   81732:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81736:	fbe0 e503 	umlal	lr, r5, r0, r3
   8173a:	f04f 0600 	mov.w	r6, #0
   8173e:	fbe1 5603 	umlal	r5, r6, r1, r3
   81742:	f09c 0f00 	teq	ip, #0
   81746:	bf18      	it	ne
   81748:	f04e 0e01 	orrne.w	lr, lr, #1
   8174c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81750:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81754:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81758:	d204      	bcs.n	81764 <__aeabi_dmul+0x80>
   8175a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8175e:	416d      	adcs	r5, r5
   81760:	eb46 0606 	adc.w	r6, r6, r6
   81764:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81768:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   8176c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81770:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81774:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81778:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8177c:	bf88      	it	hi
   8177e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81782:	d81e      	bhi.n	817c2 <__aeabi_dmul+0xde>
   81784:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81788:	bf08      	it	eq
   8178a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8178e:	f150 0000 	adcs.w	r0, r0, #0
   81792:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81796:	bd70      	pop	{r4, r5, r6, pc}
   81798:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8179c:	ea46 0101 	orr.w	r1, r6, r1
   817a0:	ea40 0002 	orr.w	r0, r0, r2
   817a4:	ea81 0103 	eor.w	r1, r1, r3
   817a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   817ac:	bfc2      	ittt	gt
   817ae:	ebd4 050c 	rsbsgt	r5, r4, ip
   817b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   817b6:	bd70      	popgt	{r4, r5, r6, pc}
   817b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   817bc:	f04f 0e00 	mov.w	lr, #0
   817c0:	3c01      	subs	r4, #1
   817c2:	f300 80ab 	bgt.w	8191c <__aeabi_dmul+0x238>
   817c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
   817ca:	bfde      	ittt	le
   817cc:	2000      	movle	r0, #0
   817ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   817d2:	bd70      	pople	{r4, r5, r6, pc}
   817d4:	f1c4 0400 	rsb	r4, r4, #0
   817d8:	3c20      	subs	r4, #32
   817da:	da35      	bge.n	81848 <__aeabi_dmul+0x164>
   817dc:	340c      	adds	r4, #12
   817de:	dc1b      	bgt.n	81818 <__aeabi_dmul+0x134>
   817e0:	f104 0414 	add.w	r4, r4, #20
   817e4:	f1c4 0520 	rsb	r5, r4, #32
   817e8:	fa00 f305 	lsl.w	r3, r0, r5
   817ec:	fa20 f004 	lsr.w	r0, r0, r4
   817f0:	fa01 f205 	lsl.w	r2, r1, r5
   817f4:	ea40 0002 	orr.w	r0, r0, r2
   817f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   817fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81800:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81804:	fa21 f604 	lsr.w	r6, r1, r4
   81808:	eb42 0106 	adc.w	r1, r2, r6
   8180c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81810:	bf08      	it	eq
   81812:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81816:	bd70      	pop	{r4, r5, r6, pc}
   81818:	f1c4 040c 	rsb	r4, r4, #12
   8181c:	f1c4 0520 	rsb	r5, r4, #32
   81820:	fa00 f304 	lsl.w	r3, r0, r4
   81824:	fa20 f005 	lsr.w	r0, r0, r5
   81828:	fa01 f204 	lsl.w	r2, r1, r4
   8182c:	ea40 0002 	orr.w	r0, r0, r2
   81830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81838:	f141 0100 	adc.w	r1, r1, #0
   8183c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81840:	bf08      	it	eq
   81842:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81846:	bd70      	pop	{r4, r5, r6, pc}
   81848:	f1c4 0520 	rsb	r5, r4, #32
   8184c:	fa00 f205 	lsl.w	r2, r0, r5
   81850:	ea4e 0e02 	orr.w	lr, lr, r2
   81854:	fa20 f304 	lsr.w	r3, r0, r4
   81858:	fa01 f205 	lsl.w	r2, r1, r5
   8185c:	ea43 0302 	orr.w	r3, r3, r2
   81860:	fa21 f004 	lsr.w	r0, r1, r4
   81864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81868:	fa21 f204 	lsr.w	r2, r1, r4
   8186c:	ea20 0002 	bic.w	r0, r0, r2
   81870:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81874:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81878:	bf08      	it	eq
   8187a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8187e:	bd70      	pop	{r4, r5, r6, pc}
   81880:	f094 0f00 	teq	r4, #0
   81884:	d10f      	bne.n	818a6 <__aeabi_dmul+0x1c2>
   81886:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8188a:	0040      	lsls	r0, r0, #1
   8188c:	eb41 0101 	adc.w	r1, r1, r1
   81890:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81894:	bf08      	it	eq
   81896:	3c01      	subeq	r4, #1
   81898:	d0f7      	beq.n	8188a <__aeabi_dmul+0x1a6>
   8189a:	ea41 0106 	orr.w	r1, r1, r6
   8189e:	f095 0f00 	teq	r5, #0
   818a2:	bf18      	it	ne
   818a4:	4770      	bxne	lr
   818a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   818aa:	0052      	lsls	r2, r2, #1
   818ac:	eb43 0303 	adc.w	r3, r3, r3
   818b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   818b4:	bf08      	it	eq
   818b6:	3d01      	subeq	r5, #1
   818b8:	d0f7      	beq.n	818aa <__aeabi_dmul+0x1c6>
   818ba:	ea43 0306 	orr.w	r3, r3, r6
   818be:	4770      	bx	lr
   818c0:	ea94 0f0c 	teq	r4, ip
   818c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   818c8:	bf18      	it	ne
   818ca:	ea95 0f0c 	teqne	r5, ip
   818ce:	d00c      	beq.n	818ea <__aeabi_dmul+0x206>
   818d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   818d4:	bf18      	it	ne
   818d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   818da:	d1d1      	bne.n	81880 <__aeabi_dmul+0x19c>
   818dc:	ea81 0103 	eor.w	r1, r1, r3
   818e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   818e4:	f04f 0000 	mov.w	r0, #0
   818e8:	bd70      	pop	{r4, r5, r6, pc}
   818ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   818ee:	bf06      	itte	eq
   818f0:	4610      	moveq	r0, r2
   818f2:	4619      	moveq	r1, r3
   818f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   818f8:	d019      	beq.n	8192e <__aeabi_dmul+0x24a>
   818fa:	ea94 0f0c 	teq	r4, ip
   818fe:	d102      	bne.n	81906 <__aeabi_dmul+0x222>
   81900:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81904:	d113      	bne.n	8192e <__aeabi_dmul+0x24a>
   81906:	ea95 0f0c 	teq	r5, ip
   8190a:	d105      	bne.n	81918 <__aeabi_dmul+0x234>
   8190c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81910:	bf1c      	itt	ne
   81912:	4610      	movne	r0, r2
   81914:	4619      	movne	r1, r3
   81916:	d10a      	bne.n	8192e <__aeabi_dmul+0x24a>
   81918:	ea81 0103 	eor.w	r1, r1, r3
   8191c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81920:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81924:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81928:	f04f 0000 	mov.w	r0, #0
   8192c:	bd70      	pop	{r4, r5, r6, pc}
   8192e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81932:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81936:	bd70      	pop	{r4, r5, r6, pc}

00081938 <__aeabi_ddiv>:
   81938:	b570      	push	{r4, r5, r6, lr}
   8193a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8193e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81942:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81946:	bf1d      	ittte	ne
   81948:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8194c:	ea94 0f0c 	teqne	r4, ip
   81950:	ea95 0f0c 	teqne	r5, ip
   81954:	f000 f8a7 	bleq	81aa6 <__aeabi_ddiv+0x16e>
   81958:	eba4 0405 	sub.w	r4, r4, r5
   8195c:	ea81 0e03 	eor.w	lr, r1, r3
   81960:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81964:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81968:	f000 8088 	beq.w	81a7c <__aeabi_ddiv+0x144>
   8196c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81970:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81974:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81978:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8197c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81980:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81984:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81988:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8198c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81990:	429d      	cmp	r5, r3
   81992:	bf08      	it	eq
   81994:	4296      	cmpeq	r6, r2
   81996:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8199a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8199e:	d202      	bcs.n	819a6 <__aeabi_ddiv+0x6e>
   819a0:	085b      	lsrs	r3, r3, #1
   819a2:	ea4f 0232 	mov.w	r2, r2, rrx
   819a6:	1ab6      	subs	r6, r6, r2
   819a8:	eb65 0503 	sbc.w	r5, r5, r3
   819ac:	085b      	lsrs	r3, r3, #1
   819ae:	ea4f 0232 	mov.w	r2, r2, rrx
   819b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   819b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   819ba:	ebb6 0e02 	subs.w	lr, r6, r2
   819be:	eb75 0e03 	sbcs.w	lr, r5, r3
   819c2:	bf22      	ittt	cs
   819c4:	1ab6      	subcs	r6, r6, r2
   819c6:	4675      	movcs	r5, lr
   819c8:	ea40 000c 	orrcs.w	r0, r0, ip
   819cc:	085b      	lsrs	r3, r3, #1
   819ce:	ea4f 0232 	mov.w	r2, r2, rrx
   819d2:	ebb6 0e02 	subs.w	lr, r6, r2
   819d6:	eb75 0e03 	sbcs.w	lr, r5, r3
   819da:	bf22      	ittt	cs
   819dc:	1ab6      	subcs	r6, r6, r2
   819de:	4675      	movcs	r5, lr
   819e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   819e4:	085b      	lsrs	r3, r3, #1
   819e6:	ea4f 0232 	mov.w	r2, r2, rrx
   819ea:	ebb6 0e02 	subs.w	lr, r6, r2
   819ee:	eb75 0e03 	sbcs.w	lr, r5, r3
   819f2:	bf22      	ittt	cs
   819f4:	1ab6      	subcs	r6, r6, r2
   819f6:	4675      	movcs	r5, lr
   819f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   819fc:	085b      	lsrs	r3, r3, #1
   819fe:	ea4f 0232 	mov.w	r2, r2, rrx
   81a02:	ebb6 0e02 	subs.w	lr, r6, r2
   81a06:	eb75 0e03 	sbcs.w	lr, r5, r3
   81a0a:	bf22      	ittt	cs
   81a0c:	1ab6      	subcs	r6, r6, r2
   81a0e:	4675      	movcs	r5, lr
   81a10:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81a14:	ea55 0e06 	orrs.w	lr, r5, r6
   81a18:	d018      	beq.n	81a4c <__aeabi_ddiv+0x114>
   81a1a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81a1e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81a22:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81a26:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81a2a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81a2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81a32:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81a36:	d1c0      	bne.n	819ba <__aeabi_ddiv+0x82>
   81a38:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81a3c:	d10b      	bne.n	81a56 <__aeabi_ddiv+0x11e>
   81a3e:	ea41 0100 	orr.w	r1, r1, r0
   81a42:	f04f 0000 	mov.w	r0, #0
   81a46:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81a4a:	e7b6      	b.n	819ba <__aeabi_ddiv+0x82>
   81a4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81a50:	bf04      	itt	eq
   81a52:	4301      	orreq	r1, r0
   81a54:	2000      	moveq	r0, #0
   81a56:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81a5a:	bf88      	it	hi
   81a5c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81a60:	f63f aeaf 	bhi.w	817c2 <__aeabi_dmul+0xde>
   81a64:	ebb5 0c03 	subs.w	ip, r5, r3
   81a68:	bf04      	itt	eq
   81a6a:	ebb6 0c02 	subseq.w	ip, r6, r2
   81a6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81a72:	f150 0000 	adcs.w	r0, r0, #0
   81a76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81a7a:	bd70      	pop	{r4, r5, r6, pc}
   81a7c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81a80:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81a84:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   81a88:	bfc2      	ittt	gt
   81a8a:	ebd4 050c 	rsbsgt	r5, r4, ip
   81a8e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81a92:	bd70      	popgt	{r4, r5, r6, pc}
   81a94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81a98:	f04f 0e00 	mov.w	lr, #0
   81a9c:	3c01      	subs	r4, #1
   81a9e:	e690      	b.n	817c2 <__aeabi_dmul+0xde>
   81aa0:	ea45 0e06 	orr.w	lr, r5, r6
   81aa4:	e68d      	b.n	817c2 <__aeabi_dmul+0xde>
   81aa6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81aaa:	ea94 0f0c 	teq	r4, ip
   81aae:	bf08      	it	eq
   81ab0:	ea95 0f0c 	teqeq	r5, ip
   81ab4:	f43f af3b 	beq.w	8192e <__aeabi_dmul+0x24a>
   81ab8:	ea94 0f0c 	teq	r4, ip
   81abc:	d10a      	bne.n	81ad4 <__aeabi_ddiv+0x19c>
   81abe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81ac2:	f47f af34 	bne.w	8192e <__aeabi_dmul+0x24a>
   81ac6:	ea95 0f0c 	teq	r5, ip
   81aca:	f47f af25 	bne.w	81918 <__aeabi_dmul+0x234>
   81ace:	4610      	mov	r0, r2
   81ad0:	4619      	mov	r1, r3
   81ad2:	e72c      	b.n	8192e <__aeabi_dmul+0x24a>
   81ad4:	ea95 0f0c 	teq	r5, ip
   81ad8:	d106      	bne.n	81ae8 <__aeabi_ddiv+0x1b0>
   81ada:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81ade:	f43f aefd 	beq.w	818dc <__aeabi_dmul+0x1f8>
   81ae2:	4610      	mov	r0, r2
   81ae4:	4619      	mov	r1, r3
   81ae6:	e722      	b.n	8192e <__aeabi_dmul+0x24a>
   81ae8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81aec:	bf18      	it	ne
   81aee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81af2:	f47f aec5 	bne.w	81880 <__aeabi_dmul+0x19c>
   81af6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81afa:	f47f af0d 	bne.w	81918 <__aeabi_dmul+0x234>
   81afe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81b02:	f47f aeeb 	bne.w	818dc <__aeabi_dmul+0x1f8>
   81b06:	e712      	b.n	8192e <__aeabi_dmul+0x24a>

00081b08 <__gedf2>:
   81b08:	f04f 3cff 	mov.w	ip, #4294967295
   81b0c:	e006      	b.n	81b1c <__cmpdf2+0x4>
   81b0e:	bf00      	nop

00081b10 <__ledf2>:
   81b10:	f04f 0c01 	mov.w	ip, #1
   81b14:	e002      	b.n	81b1c <__cmpdf2+0x4>
   81b16:	bf00      	nop

00081b18 <__cmpdf2>:
   81b18:	f04f 0c01 	mov.w	ip, #1
   81b1c:	f84d cd04 	str.w	ip, [sp, #-4]!
   81b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   81b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   81b28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   81b2c:	bf18      	it	ne
   81b2e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   81b32:	d01b      	beq.n	81b6c <__cmpdf2+0x54>
   81b34:	b001      	add	sp, #4
   81b36:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   81b3a:	bf0c      	ite	eq
   81b3c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   81b40:	ea91 0f03 	teqne	r1, r3
   81b44:	bf02      	ittt	eq
   81b46:	ea90 0f02 	teqeq	r0, r2
   81b4a:	2000      	moveq	r0, #0
   81b4c:	4770      	bxeq	lr
   81b4e:	f110 0f00 	cmn.w	r0, #0
   81b52:	ea91 0f03 	teq	r1, r3
   81b56:	bf58      	it	pl
   81b58:	4299      	cmppl	r1, r3
   81b5a:	bf08      	it	eq
   81b5c:	4290      	cmpeq	r0, r2
   81b5e:	bf2c      	ite	cs
   81b60:	17d8      	asrcs	r0, r3, #31
   81b62:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   81b66:	f040 0001 	orr.w	r0, r0, #1
   81b6a:	4770      	bx	lr
   81b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   81b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   81b74:	d102      	bne.n	81b7c <__cmpdf2+0x64>
   81b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   81b7a:	d107      	bne.n	81b8c <__cmpdf2+0x74>
   81b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   81b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   81b84:	d1d6      	bne.n	81b34 <__cmpdf2+0x1c>
   81b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   81b8a:	d0d3      	beq.n	81b34 <__cmpdf2+0x1c>
   81b8c:	f85d 0b04 	ldr.w	r0, [sp], #4
   81b90:	4770      	bx	lr
   81b92:	bf00      	nop

00081b94 <__aeabi_cdrcmple>:
   81b94:	4684      	mov	ip, r0
   81b96:	4610      	mov	r0, r2
   81b98:	4662      	mov	r2, ip
   81b9a:	468c      	mov	ip, r1
   81b9c:	4619      	mov	r1, r3
   81b9e:	4663      	mov	r3, ip
   81ba0:	e000      	b.n	81ba4 <__aeabi_cdcmpeq>
   81ba2:	bf00      	nop

00081ba4 <__aeabi_cdcmpeq>:
   81ba4:	b501      	push	{r0, lr}
   81ba6:	f7ff ffb7 	bl	81b18 <__cmpdf2>
   81baa:	2800      	cmp	r0, #0
   81bac:	bf48      	it	mi
   81bae:	f110 0f00 	cmnmi.w	r0, #0
   81bb2:	bd01      	pop	{r0, pc}

00081bb4 <__aeabi_dcmpeq>:
   81bb4:	f84d ed08 	str.w	lr, [sp, #-8]!
   81bb8:	f7ff fff4 	bl	81ba4 <__aeabi_cdcmpeq>
   81bbc:	bf0c      	ite	eq
   81bbe:	2001      	moveq	r0, #1
   81bc0:	2000      	movne	r0, #0
   81bc2:	f85d fb08 	ldr.w	pc, [sp], #8
   81bc6:	bf00      	nop

00081bc8 <__aeabi_dcmplt>:
   81bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
   81bcc:	f7ff ffea 	bl	81ba4 <__aeabi_cdcmpeq>
   81bd0:	bf34      	ite	cc
   81bd2:	2001      	movcc	r0, #1
   81bd4:	2000      	movcs	r0, #0
   81bd6:	f85d fb08 	ldr.w	pc, [sp], #8
   81bda:	bf00      	nop

00081bdc <__aeabi_dcmple>:
   81bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
   81be0:	f7ff ffe0 	bl	81ba4 <__aeabi_cdcmpeq>
   81be4:	bf94      	ite	ls
   81be6:	2001      	movls	r0, #1
   81be8:	2000      	movhi	r0, #0
   81bea:	f85d fb08 	ldr.w	pc, [sp], #8
   81bee:	bf00      	nop

00081bf0 <__aeabi_dcmpge>:
   81bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
   81bf4:	f7ff ffce 	bl	81b94 <__aeabi_cdrcmple>
   81bf8:	bf94      	ite	ls
   81bfa:	2001      	movls	r0, #1
   81bfc:	2000      	movhi	r0, #0
   81bfe:	f85d fb08 	ldr.w	pc, [sp], #8
   81c02:	bf00      	nop

00081c04 <__aeabi_dcmpgt>:
   81c04:	f84d ed08 	str.w	lr, [sp, #-8]!
   81c08:	f7ff ffc4 	bl	81b94 <__aeabi_cdrcmple>
   81c0c:	bf34      	ite	cc
   81c0e:	2001      	movcc	r0, #1
   81c10:	2000      	movcs	r0, #0
   81c12:	f85d fb08 	ldr.w	pc, [sp], #8
   81c16:	bf00      	nop

00081c18 <__libc_init_array>:
   81c18:	b570      	push	{r4, r5, r6, lr}
   81c1a:	4e0f      	ldr	r6, [pc, #60]	; (81c58 <__libc_init_array+0x40>)
   81c1c:	4d0f      	ldr	r5, [pc, #60]	; (81c5c <__libc_init_array+0x44>)
   81c1e:	1b76      	subs	r6, r6, r5
   81c20:	10b6      	asrs	r6, r6, #2
   81c22:	d007      	beq.n	81c34 <__libc_init_array+0x1c>
   81c24:	3d04      	subs	r5, #4
   81c26:	2400      	movs	r4, #0
   81c28:	3401      	adds	r4, #1
   81c2a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81c2e:	4798      	blx	r3
   81c30:	42a6      	cmp	r6, r4
   81c32:	d1f9      	bne.n	81c28 <__libc_init_array+0x10>
   81c34:	4e0a      	ldr	r6, [pc, #40]	; (81c60 <__libc_init_array+0x48>)
   81c36:	4d0b      	ldr	r5, [pc, #44]	; (81c64 <__libc_init_array+0x4c>)
   81c38:	f003 f802 	bl	84c40 <_init>
   81c3c:	1b76      	subs	r6, r6, r5
   81c3e:	10b6      	asrs	r6, r6, #2
   81c40:	d008      	beq.n	81c54 <__libc_init_array+0x3c>
   81c42:	3d04      	subs	r5, #4
   81c44:	2400      	movs	r4, #0
   81c46:	3401      	adds	r4, #1
   81c48:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81c4c:	4798      	blx	r3
   81c4e:	42a6      	cmp	r6, r4
   81c50:	d1f9      	bne.n	81c46 <__libc_init_array+0x2e>
   81c52:	bd70      	pop	{r4, r5, r6, pc}
   81c54:	bd70      	pop	{r4, r5, r6, pc}
   81c56:	bf00      	nop
   81c58:	00084c4c 	.word	0x00084c4c
   81c5c:	00084c4c 	.word	0x00084c4c
   81c60:	00084c54 	.word	0x00084c54
   81c64:	00084c4c 	.word	0x00084c4c

00081c68 <iprintf>:
   81c68:	b40f      	push	{r0, r1, r2, r3}
   81c6a:	b510      	push	{r4, lr}
   81c6c:	4b07      	ldr	r3, [pc, #28]	; (81c8c <iprintf+0x24>)
   81c6e:	b082      	sub	sp, #8
   81c70:	ac04      	add	r4, sp, #16
   81c72:	f854 2b04 	ldr.w	r2, [r4], #4
   81c76:	6818      	ldr	r0, [r3, #0]
   81c78:	4623      	mov	r3, r4
   81c7a:	6881      	ldr	r1, [r0, #8]
   81c7c:	9401      	str	r4, [sp, #4]
   81c7e:	f000 f915 	bl	81eac <_vfiprintf_r>
   81c82:	b002      	add	sp, #8
   81c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81c88:	b004      	add	sp, #16
   81c8a:	4770      	bx	lr
   81c8c:	20070630 	.word	0x20070630

00081c90 <memset>:
   81c90:	b4f0      	push	{r4, r5, r6, r7}
   81c92:	0784      	lsls	r4, r0, #30
   81c94:	d043      	beq.n	81d1e <memset+0x8e>
   81c96:	1e54      	subs	r4, r2, #1
   81c98:	2a00      	cmp	r2, #0
   81c9a:	d03e      	beq.n	81d1a <memset+0x8a>
   81c9c:	b2cd      	uxtb	r5, r1
   81c9e:	4603      	mov	r3, r0
   81ca0:	e003      	b.n	81caa <memset+0x1a>
   81ca2:	1e62      	subs	r2, r4, #1
   81ca4:	2c00      	cmp	r4, #0
   81ca6:	d038      	beq.n	81d1a <memset+0x8a>
   81ca8:	4614      	mov	r4, r2
   81caa:	f803 5b01 	strb.w	r5, [r3], #1
   81cae:	079a      	lsls	r2, r3, #30
   81cb0:	d1f7      	bne.n	81ca2 <memset+0x12>
   81cb2:	2c03      	cmp	r4, #3
   81cb4:	d92a      	bls.n	81d0c <memset+0x7c>
   81cb6:	b2cd      	uxtb	r5, r1
   81cb8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81cbc:	2c0f      	cmp	r4, #15
   81cbe:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81cc2:	d915      	bls.n	81cf0 <memset+0x60>
   81cc4:	f1a4 0710 	sub.w	r7, r4, #16
   81cc8:	093f      	lsrs	r7, r7, #4
   81cca:	f103 0610 	add.w	r6, r3, #16
   81cce:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   81cd2:	461a      	mov	r2, r3
   81cd4:	6015      	str	r5, [r2, #0]
   81cd6:	6055      	str	r5, [r2, #4]
   81cd8:	6095      	str	r5, [r2, #8]
   81cda:	60d5      	str	r5, [r2, #12]
   81cdc:	3210      	adds	r2, #16
   81cde:	42b2      	cmp	r2, r6
   81ce0:	d1f8      	bne.n	81cd4 <memset+0x44>
   81ce2:	f004 040f 	and.w	r4, r4, #15
   81ce6:	3701      	adds	r7, #1
   81ce8:	2c03      	cmp	r4, #3
   81cea:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   81cee:	d90d      	bls.n	81d0c <memset+0x7c>
   81cf0:	461e      	mov	r6, r3
   81cf2:	4622      	mov	r2, r4
   81cf4:	3a04      	subs	r2, #4
   81cf6:	2a03      	cmp	r2, #3
   81cf8:	f846 5b04 	str.w	r5, [r6], #4
   81cfc:	d8fa      	bhi.n	81cf4 <memset+0x64>
   81cfe:	1f22      	subs	r2, r4, #4
   81d00:	f022 0203 	bic.w	r2, r2, #3
   81d04:	3204      	adds	r2, #4
   81d06:	4413      	add	r3, r2
   81d08:	f004 0403 	and.w	r4, r4, #3
   81d0c:	b12c      	cbz	r4, 81d1a <memset+0x8a>
   81d0e:	b2c9      	uxtb	r1, r1
   81d10:	441c      	add	r4, r3
   81d12:	f803 1b01 	strb.w	r1, [r3], #1
   81d16:	42a3      	cmp	r3, r4
   81d18:	d1fb      	bne.n	81d12 <memset+0x82>
   81d1a:	bcf0      	pop	{r4, r5, r6, r7}
   81d1c:	4770      	bx	lr
   81d1e:	4614      	mov	r4, r2
   81d20:	4603      	mov	r3, r0
   81d22:	e7c6      	b.n	81cb2 <memset+0x22>

00081d24 <setbuf>:
   81d24:	2900      	cmp	r1, #0
   81d26:	bf0c      	ite	eq
   81d28:	2202      	moveq	r2, #2
   81d2a:	2200      	movne	r2, #0
   81d2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81d30:	f000 b800 	b.w	81d34 <setvbuf>

00081d34 <setvbuf>:
   81d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81d38:	4d3c      	ldr	r5, [pc, #240]	; (81e2c <setvbuf+0xf8>)
   81d3a:	4604      	mov	r4, r0
   81d3c:	682d      	ldr	r5, [r5, #0]
   81d3e:	4688      	mov	r8, r1
   81d40:	4616      	mov	r6, r2
   81d42:	461f      	mov	r7, r3
   81d44:	b115      	cbz	r5, 81d4c <setvbuf+0x18>
   81d46:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81d48:	2b00      	cmp	r3, #0
   81d4a:	d04f      	beq.n	81dec <setvbuf+0xb8>
   81d4c:	2e02      	cmp	r6, #2
   81d4e:	d830      	bhi.n	81db2 <setvbuf+0x7e>
   81d50:	2f00      	cmp	r7, #0
   81d52:	db2e      	blt.n	81db2 <setvbuf+0x7e>
   81d54:	4628      	mov	r0, r5
   81d56:	4621      	mov	r1, r4
   81d58:	f001 f826 	bl	82da8 <_fflush_r>
   81d5c:	89a3      	ldrh	r3, [r4, #12]
   81d5e:	2200      	movs	r2, #0
   81d60:	6062      	str	r2, [r4, #4]
   81d62:	61a2      	str	r2, [r4, #24]
   81d64:	061a      	lsls	r2, r3, #24
   81d66:	d428      	bmi.n	81dba <setvbuf+0x86>
   81d68:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81d6c:	b29b      	uxth	r3, r3
   81d6e:	2e02      	cmp	r6, #2
   81d70:	81a3      	strh	r3, [r4, #12]
   81d72:	d02d      	beq.n	81dd0 <setvbuf+0x9c>
   81d74:	f1b8 0f00 	cmp.w	r8, #0
   81d78:	d03c      	beq.n	81df4 <setvbuf+0xc0>
   81d7a:	2e01      	cmp	r6, #1
   81d7c:	d013      	beq.n	81da6 <setvbuf+0x72>
   81d7e:	b29b      	uxth	r3, r3
   81d80:	f003 0008 	and.w	r0, r3, #8
   81d84:	4a2a      	ldr	r2, [pc, #168]	; (81e30 <setvbuf+0xfc>)
   81d86:	b280      	uxth	r0, r0
   81d88:	63ea      	str	r2, [r5, #60]	; 0x3c
   81d8a:	f8c4 8000 	str.w	r8, [r4]
   81d8e:	f8c4 8010 	str.w	r8, [r4, #16]
   81d92:	6167      	str	r7, [r4, #20]
   81d94:	b178      	cbz	r0, 81db6 <setvbuf+0x82>
   81d96:	f013 0f03 	tst.w	r3, #3
   81d9a:	bf18      	it	ne
   81d9c:	2700      	movne	r7, #0
   81d9e:	60a7      	str	r7, [r4, #8]
   81da0:	2000      	movs	r0, #0
   81da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81da6:	f043 0301 	orr.w	r3, r3, #1
   81daa:	427a      	negs	r2, r7
   81dac:	81a3      	strh	r3, [r4, #12]
   81dae:	61a2      	str	r2, [r4, #24]
   81db0:	e7e5      	b.n	81d7e <setvbuf+0x4a>
   81db2:	f04f 30ff 	mov.w	r0, #4294967295
   81db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81dba:	4628      	mov	r0, r5
   81dbc:	6921      	ldr	r1, [r4, #16]
   81dbe:	f001 f953 	bl	83068 <_free_r>
   81dc2:	89a3      	ldrh	r3, [r4, #12]
   81dc4:	2e02      	cmp	r6, #2
   81dc6:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81dca:	b29b      	uxth	r3, r3
   81dcc:	81a3      	strh	r3, [r4, #12]
   81dce:	d1d1      	bne.n	81d74 <setvbuf+0x40>
   81dd0:	2000      	movs	r0, #0
   81dd2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81dd6:	f043 0302 	orr.w	r3, r3, #2
   81dda:	2500      	movs	r5, #0
   81ddc:	2101      	movs	r1, #1
   81dde:	81a3      	strh	r3, [r4, #12]
   81de0:	60a5      	str	r5, [r4, #8]
   81de2:	6022      	str	r2, [r4, #0]
   81de4:	6122      	str	r2, [r4, #16]
   81de6:	6161      	str	r1, [r4, #20]
   81de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81dec:	4628      	mov	r0, r5
   81dee:	f000 fff7 	bl	82de0 <__sinit>
   81df2:	e7ab      	b.n	81d4c <setvbuf+0x18>
   81df4:	2f00      	cmp	r7, #0
   81df6:	bf08      	it	eq
   81df8:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81dfc:	4638      	mov	r0, r7
   81dfe:	f001 fc29 	bl	83654 <malloc>
   81e02:	4680      	mov	r8, r0
   81e04:	b128      	cbz	r0, 81e12 <setvbuf+0xde>
   81e06:	89a3      	ldrh	r3, [r4, #12]
   81e08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81e0c:	b29b      	uxth	r3, r3
   81e0e:	81a3      	strh	r3, [r4, #12]
   81e10:	e7b3      	b.n	81d7a <setvbuf+0x46>
   81e12:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81e16:	f001 fc1d 	bl	83654 <malloc>
   81e1a:	4680      	mov	r8, r0
   81e1c:	b918      	cbnz	r0, 81e26 <setvbuf+0xf2>
   81e1e:	89a3      	ldrh	r3, [r4, #12]
   81e20:	f04f 30ff 	mov.w	r0, #4294967295
   81e24:	e7d5      	b.n	81dd2 <setvbuf+0x9e>
   81e26:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81e2a:	e7ec      	b.n	81e06 <setvbuf+0xd2>
   81e2c:	20070630 	.word	0x20070630
   81e30:	00082dd5 	.word	0x00082dd5

00081e34 <__sprint_r.part.0>:
   81e34:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81e36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81e3a:	049c      	lsls	r4, r3, #18
   81e3c:	460e      	mov	r6, r1
   81e3e:	4680      	mov	r8, r0
   81e40:	4691      	mov	r9, r2
   81e42:	d52a      	bpl.n	81e9a <__sprint_r.part.0+0x66>
   81e44:	6893      	ldr	r3, [r2, #8]
   81e46:	6812      	ldr	r2, [r2, #0]
   81e48:	f102 0a08 	add.w	sl, r2, #8
   81e4c:	b31b      	cbz	r3, 81e96 <__sprint_r.part.0+0x62>
   81e4e:	e91a 00a0 	ldmdb	sl, {r5, r7}
   81e52:	08bf      	lsrs	r7, r7, #2
   81e54:	d017      	beq.n	81e86 <__sprint_r.part.0+0x52>
   81e56:	3d04      	subs	r5, #4
   81e58:	2400      	movs	r4, #0
   81e5a:	e001      	b.n	81e60 <__sprint_r.part.0+0x2c>
   81e5c:	42a7      	cmp	r7, r4
   81e5e:	d010      	beq.n	81e82 <__sprint_r.part.0+0x4e>
   81e60:	4640      	mov	r0, r8
   81e62:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81e66:	4632      	mov	r2, r6
   81e68:	f001 f850 	bl	82f0c <_fputwc_r>
   81e6c:	1c43      	adds	r3, r0, #1
   81e6e:	f104 0401 	add.w	r4, r4, #1
   81e72:	d1f3      	bne.n	81e5c <__sprint_r.part.0+0x28>
   81e74:	2300      	movs	r3, #0
   81e76:	f8c9 3008 	str.w	r3, [r9, #8]
   81e7a:	f8c9 3004 	str.w	r3, [r9, #4]
   81e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81e82:	f8d9 3008 	ldr.w	r3, [r9, #8]
   81e86:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   81e8a:	f8c9 3008 	str.w	r3, [r9, #8]
   81e8e:	f10a 0a08 	add.w	sl, sl, #8
   81e92:	2b00      	cmp	r3, #0
   81e94:	d1db      	bne.n	81e4e <__sprint_r.part.0+0x1a>
   81e96:	2000      	movs	r0, #0
   81e98:	e7ec      	b.n	81e74 <__sprint_r.part.0+0x40>
   81e9a:	f001 f9b1 	bl	83200 <__sfvwrite_r>
   81e9e:	2300      	movs	r3, #0
   81ea0:	f8c9 3008 	str.w	r3, [r9, #8]
   81ea4:	f8c9 3004 	str.w	r3, [r9, #4]
   81ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081eac <_vfiprintf_r>:
   81eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81eb0:	b0b1      	sub	sp, #196	; 0xc4
   81eb2:	461c      	mov	r4, r3
   81eb4:	9102      	str	r1, [sp, #8]
   81eb6:	4690      	mov	r8, r2
   81eb8:	9308      	str	r3, [sp, #32]
   81eba:	9006      	str	r0, [sp, #24]
   81ebc:	b118      	cbz	r0, 81ec6 <_vfiprintf_r+0x1a>
   81ebe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81ec0:	2b00      	cmp	r3, #0
   81ec2:	f000 80e8 	beq.w	82096 <_vfiprintf_r+0x1ea>
   81ec6:	9d02      	ldr	r5, [sp, #8]
   81ec8:	89ab      	ldrh	r3, [r5, #12]
   81eca:	b29a      	uxth	r2, r3
   81ecc:	0490      	lsls	r0, r2, #18
   81ece:	d407      	bmi.n	81ee0 <_vfiprintf_r+0x34>
   81ed0:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   81ed2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81ed6:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81eda:	81ab      	strh	r3, [r5, #12]
   81edc:	b29a      	uxth	r2, r3
   81ede:	6669      	str	r1, [r5, #100]	; 0x64
   81ee0:	0711      	lsls	r1, r2, #28
   81ee2:	f140 80b7 	bpl.w	82054 <_vfiprintf_r+0x1a8>
   81ee6:	f8dd b008 	ldr.w	fp, [sp, #8]
   81eea:	f8db 3010 	ldr.w	r3, [fp, #16]
   81eee:	2b00      	cmp	r3, #0
   81ef0:	f000 80b0 	beq.w	82054 <_vfiprintf_r+0x1a8>
   81ef4:	f002 021a 	and.w	r2, r2, #26
   81ef8:	2a0a      	cmp	r2, #10
   81efa:	f000 80b7 	beq.w	8206c <_vfiprintf_r+0x1c0>
   81efe:	2300      	movs	r3, #0
   81f00:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   81f04:	930a      	str	r3, [sp, #40]	; 0x28
   81f06:	9315      	str	r3, [sp, #84]	; 0x54
   81f08:	9314      	str	r3, [sp, #80]	; 0x50
   81f0a:	9309      	str	r3, [sp, #36]	; 0x24
   81f0c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   81f10:	464e      	mov	r6, r9
   81f12:	f898 3000 	ldrb.w	r3, [r8]
   81f16:	2b00      	cmp	r3, #0
   81f18:	f000 84c8 	beq.w	828ac <_vfiprintf_r+0xa00>
   81f1c:	2b25      	cmp	r3, #37	; 0x25
   81f1e:	f000 84c5 	beq.w	828ac <_vfiprintf_r+0xa00>
   81f22:	f108 0201 	add.w	r2, r8, #1
   81f26:	e001      	b.n	81f2c <_vfiprintf_r+0x80>
   81f28:	2b25      	cmp	r3, #37	; 0x25
   81f2a:	d004      	beq.n	81f36 <_vfiprintf_r+0x8a>
   81f2c:	7813      	ldrb	r3, [r2, #0]
   81f2e:	4614      	mov	r4, r2
   81f30:	3201      	adds	r2, #1
   81f32:	2b00      	cmp	r3, #0
   81f34:	d1f8      	bne.n	81f28 <_vfiprintf_r+0x7c>
   81f36:	ebc8 0504 	rsb	r5, r8, r4
   81f3a:	b195      	cbz	r5, 81f62 <_vfiprintf_r+0xb6>
   81f3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81f3e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81f40:	3301      	adds	r3, #1
   81f42:	442a      	add	r2, r5
   81f44:	2b07      	cmp	r3, #7
   81f46:	f8c6 8000 	str.w	r8, [r6]
   81f4a:	6075      	str	r5, [r6, #4]
   81f4c:	9215      	str	r2, [sp, #84]	; 0x54
   81f4e:	9314      	str	r3, [sp, #80]	; 0x50
   81f50:	dd7b      	ble.n	8204a <_vfiprintf_r+0x19e>
   81f52:	2a00      	cmp	r2, #0
   81f54:	f040 84d5 	bne.w	82902 <_vfiprintf_r+0xa56>
   81f58:	9809      	ldr	r0, [sp, #36]	; 0x24
   81f5a:	9214      	str	r2, [sp, #80]	; 0x50
   81f5c:	4428      	add	r0, r5
   81f5e:	464e      	mov	r6, r9
   81f60:	9009      	str	r0, [sp, #36]	; 0x24
   81f62:	7823      	ldrb	r3, [r4, #0]
   81f64:	2b00      	cmp	r3, #0
   81f66:	f000 83ed 	beq.w	82744 <_vfiprintf_r+0x898>
   81f6a:	2100      	movs	r1, #0
   81f6c:	f04f 0200 	mov.w	r2, #0
   81f70:	f04f 3cff 	mov.w	ip, #4294967295
   81f74:	7863      	ldrb	r3, [r4, #1]
   81f76:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   81f7a:	9104      	str	r1, [sp, #16]
   81f7c:	468a      	mov	sl, r1
   81f7e:	f104 0801 	add.w	r8, r4, #1
   81f82:	4608      	mov	r0, r1
   81f84:	4665      	mov	r5, ip
   81f86:	f108 0801 	add.w	r8, r8, #1
   81f8a:	f1a3 0220 	sub.w	r2, r3, #32
   81f8e:	2a58      	cmp	r2, #88	; 0x58
   81f90:	f200 82d9 	bhi.w	82546 <_vfiprintf_r+0x69a>
   81f94:	e8df f012 	tbh	[pc, r2, lsl #1]
   81f98:	02d702cb 	.word	0x02d702cb
   81f9c:	02d202d7 	.word	0x02d202d7
   81fa0:	02d702d7 	.word	0x02d702d7
   81fa4:	02d702d7 	.word	0x02d702d7
   81fa8:	02d702d7 	.word	0x02d702d7
   81fac:	028f0282 	.word	0x028f0282
   81fb0:	008402d7 	.word	0x008402d7
   81fb4:	02d70293 	.word	0x02d70293
   81fb8:	0196012b 	.word	0x0196012b
   81fbc:	01960196 	.word	0x01960196
   81fc0:	01960196 	.word	0x01960196
   81fc4:	01960196 	.word	0x01960196
   81fc8:	01960196 	.word	0x01960196
   81fcc:	02d702d7 	.word	0x02d702d7
   81fd0:	02d702d7 	.word	0x02d702d7
   81fd4:	02d702d7 	.word	0x02d702d7
   81fd8:	02d702d7 	.word	0x02d702d7
   81fdc:	02d702d7 	.word	0x02d702d7
   81fe0:	02d70130 	.word	0x02d70130
   81fe4:	02d702d7 	.word	0x02d702d7
   81fe8:	02d702d7 	.word	0x02d702d7
   81fec:	02d702d7 	.word	0x02d702d7
   81ff0:	02d702d7 	.word	0x02d702d7
   81ff4:	017b02d7 	.word	0x017b02d7
   81ff8:	02d702d7 	.word	0x02d702d7
   81ffc:	02d702d7 	.word	0x02d702d7
   82000:	01a402d7 	.word	0x01a402d7
   82004:	02d702d7 	.word	0x02d702d7
   82008:	02d701bf 	.word	0x02d701bf
   8200c:	02d702d7 	.word	0x02d702d7
   82010:	02d702d7 	.word	0x02d702d7
   82014:	02d702d7 	.word	0x02d702d7
   82018:	02d702d7 	.word	0x02d702d7
   8201c:	01e402d7 	.word	0x01e402d7
   82020:	02d701fa 	.word	0x02d701fa
   82024:	02d702d7 	.word	0x02d702d7
   82028:	01fa0216 	.word	0x01fa0216
   8202c:	02d702d7 	.word	0x02d702d7
   82030:	02d7021b 	.word	0x02d7021b
   82034:	00890228 	.word	0x00890228
   82038:	027d0266 	.word	0x027d0266
   8203c:	023a02d7 	.word	0x023a02d7
   82040:	011902d7 	.word	0x011902d7
   82044:	02d702d7 	.word	0x02d702d7
   82048:	02af      	.short	0x02af
   8204a:	3608      	adds	r6, #8
   8204c:	9809      	ldr	r0, [sp, #36]	; 0x24
   8204e:	4428      	add	r0, r5
   82050:	9009      	str	r0, [sp, #36]	; 0x24
   82052:	e786      	b.n	81f62 <_vfiprintf_r+0xb6>
   82054:	9806      	ldr	r0, [sp, #24]
   82056:	9902      	ldr	r1, [sp, #8]
   82058:	f000 fd90 	bl	82b7c <__swsetup_r>
   8205c:	b9b0      	cbnz	r0, 8208c <_vfiprintf_r+0x1e0>
   8205e:	9d02      	ldr	r5, [sp, #8]
   82060:	89aa      	ldrh	r2, [r5, #12]
   82062:	f002 021a 	and.w	r2, r2, #26
   82066:	2a0a      	cmp	r2, #10
   82068:	f47f af49 	bne.w	81efe <_vfiprintf_r+0x52>
   8206c:	f8dd b008 	ldr.w	fp, [sp, #8]
   82070:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   82074:	2b00      	cmp	r3, #0
   82076:	f6ff af42 	blt.w	81efe <_vfiprintf_r+0x52>
   8207a:	9806      	ldr	r0, [sp, #24]
   8207c:	4659      	mov	r1, fp
   8207e:	4642      	mov	r2, r8
   82080:	4623      	mov	r3, r4
   82082:	f000 fd3d 	bl	82b00 <__sbprintf>
   82086:	b031      	add	sp, #196	; 0xc4
   82088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8208c:	f04f 30ff 	mov.w	r0, #4294967295
   82090:	b031      	add	sp, #196	; 0xc4
   82092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82096:	f000 fea3 	bl	82de0 <__sinit>
   8209a:	e714      	b.n	81ec6 <_vfiprintf_r+0x1a>
   8209c:	4240      	negs	r0, r0
   8209e:	9308      	str	r3, [sp, #32]
   820a0:	f04a 0a04 	orr.w	sl, sl, #4
   820a4:	f898 3000 	ldrb.w	r3, [r8]
   820a8:	e76d      	b.n	81f86 <_vfiprintf_r+0xda>
   820aa:	f01a 0320 	ands.w	r3, sl, #32
   820ae:	9004      	str	r0, [sp, #16]
   820b0:	46ac      	mov	ip, r5
   820b2:	f000 80f4 	beq.w	8229e <_vfiprintf_r+0x3f2>
   820b6:	f8dd b020 	ldr.w	fp, [sp, #32]
   820ba:	f10b 0307 	add.w	r3, fp, #7
   820be:	f023 0307 	bic.w	r3, r3, #7
   820c2:	f103 0408 	add.w	r4, r3, #8
   820c6:	9408      	str	r4, [sp, #32]
   820c8:	e9d3 4500 	ldrd	r4, r5, [r3]
   820cc:	2300      	movs	r3, #0
   820ce:	f04f 0000 	mov.w	r0, #0
   820d2:	2100      	movs	r1, #0
   820d4:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   820d8:	f8cd c014 	str.w	ip, [sp, #20]
   820dc:	9107      	str	r1, [sp, #28]
   820de:	f1bc 0f00 	cmp.w	ip, #0
   820e2:	bfa8      	it	ge
   820e4:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   820e8:	ea54 0205 	orrs.w	r2, r4, r5
   820ec:	f040 80ad 	bne.w	8224a <_vfiprintf_r+0x39e>
   820f0:	f1bc 0f00 	cmp.w	ip, #0
   820f4:	f040 80a9 	bne.w	8224a <_vfiprintf_r+0x39e>
   820f8:	2b00      	cmp	r3, #0
   820fa:	f040 83c0 	bne.w	8287e <_vfiprintf_r+0x9d2>
   820fe:	f01a 0f01 	tst.w	sl, #1
   82102:	f000 83bc 	beq.w	8287e <_vfiprintf_r+0x9d2>
   82106:	2330      	movs	r3, #48	; 0x30
   82108:	af30      	add	r7, sp, #192	; 0xc0
   8210a:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8210e:	ebc7 0409 	rsb	r4, r7, r9
   82112:	9405      	str	r4, [sp, #20]
   82114:	f8dd b014 	ldr.w	fp, [sp, #20]
   82118:	9c07      	ldr	r4, [sp, #28]
   8211a:	45e3      	cmp	fp, ip
   8211c:	bfb8      	it	lt
   8211e:	46e3      	movlt	fp, ip
   82120:	f8cd b00c 	str.w	fp, [sp, #12]
   82124:	b11c      	cbz	r4, 8212e <_vfiprintf_r+0x282>
   82126:	f10b 0b01 	add.w	fp, fp, #1
   8212a:	f8cd b00c 	str.w	fp, [sp, #12]
   8212e:	f01a 0502 	ands.w	r5, sl, #2
   82132:	9507      	str	r5, [sp, #28]
   82134:	d005      	beq.n	82142 <_vfiprintf_r+0x296>
   82136:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8213a:	f10b 0b02 	add.w	fp, fp, #2
   8213e:	f8cd b00c 	str.w	fp, [sp, #12]
   82142:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   82146:	930b      	str	r3, [sp, #44]	; 0x2c
   82148:	f040 821b 	bne.w	82582 <_vfiprintf_r+0x6d6>
   8214c:	9d04      	ldr	r5, [sp, #16]
   8214e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82152:	ebcb 0405 	rsb	r4, fp, r5
   82156:	2c00      	cmp	r4, #0
   82158:	f340 8213 	ble.w	82582 <_vfiprintf_r+0x6d6>
   8215c:	2c10      	cmp	r4, #16
   8215e:	f340 8489 	ble.w	82a74 <_vfiprintf_r+0xbc8>
   82162:	4dbe      	ldr	r5, [pc, #760]	; (8245c <_vfiprintf_r+0x5b0>)
   82164:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82166:	462b      	mov	r3, r5
   82168:	9814      	ldr	r0, [sp, #80]	; 0x50
   8216a:	4625      	mov	r5, r4
   8216c:	f04f 0b10 	mov.w	fp, #16
   82170:	4664      	mov	r4, ip
   82172:	46b4      	mov	ip, r6
   82174:	461e      	mov	r6, r3
   82176:	e006      	b.n	82186 <_vfiprintf_r+0x2da>
   82178:	1c83      	adds	r3, r0, #2
   8217a:	f10c 0c08 	add.w	ip, ip, #8
   8217e:	4608      	mov	r0, r1
   82180:	3d10      	subs	r5, #16
   82182:	2d10      	cmp	r5, #16
   82184:	dd11      	ble.n	821aa <_vfiprintf_r+0x2fe>
   82186:	1c41      	adds	r1, r0, #1
   82188:	3210      	adds	r2, #16
   8218a:	2907      	cmp	r1, #7
   8218c:	9215      	str	r2, [sp, #84]	; 0x54
   8218e:	e88c 0840 	stmia.w	ip, {r6, fp}
   82192:	9114      	str	r1, [sp, #80]	; 0x50
   82194:	ddf0      	ble.n	82178 <_vfiprintf_r+0x2cc>
   82196:	2a00      	cmp	r2, #0
   82198:	f040 81e6 	bne.w	82568 <_vfiprintf_r+0x6bc>
   8219c:	3d10      	subs	r5, #16
   8219e:	2d10      	cmp	r5, #16
   821a0:	f04f 0301 	mov.w	r3, #1
   821a4:	4610      	mov	r0, r2
   821a6:	46cc      	mov	ip, r9
   821a8:	dced      	bgt.n	82186 <_vfiprintf_r+0x2da>
   821aa:	4631      	mov	r1, r6
   821ac:	4666      	mov	r6, ip
   821ae:	46a4      	mov	ip, r4
   821b0:	462c      	mov	r4, r5
   821b2:	460d      	mov	r5, r1
   821b4:	4422      	add	r2, r4
   821b6:	2b07      	cmp	r3, #7
   821b8:	9215      	str	r2, [sp, #84]	; 0x54
   821ba:	6035      	str	r5, [r6, #0]
   821bc:	6074      	str	r4, [r6, #4]
   821be:	9314      	str	r3, [sp, #80]	; 0x50
   821c0:	f300 836d 	bgt.w	8289e <_vfiprintf_r+0x9f2>
   821c4:	3608      	adds	r6, #8
   821c6:	1c59      	adds	r1, r3, #1
   821c8:	e1de      	b.n	82588 <_vfiprintf_r+0x6dc>
   821ca:	f01a 0f20 	tst.w	sl, #32
   821ce:	9004      	str	r0, [sp, #16]
   821d0:	46ac      	mov	ip, r5
   821d2:	f000 808d 	beq.w	822f0 <_vfiprintf_r+0x444>
   821d6:	9d08      	ldr	r5, [sp, #32]
   821d8:	1deb      	adds	r3, r5, #7
   821da:	f023 0307 	bic.w	r3, r3, #7
   821de:	f103 0b08 	add.w	fp, r3, #8
   821e2:	e9d3 4500 	ldrd	r4, r5, [r3]
   821e6:	f8cd b020 	str.w	fp, [sp, #32]
   821ea:	2301      	movs	r3, #1
   821ec:	e76f      	b.n	820ce <_vfiprintf_r+0x222>
   821ee:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   821f2:	f898 3000 	ldrb.w	r3, [r8]
   821f6:	e6c6      	b.n	81f86 <_vfiprintf_r+0xda>
   821f8:	f04a 0a10 	orr.w	sl, sl, #16
   821fc:	f01a 0f20 	tst.w	sl, #32
   82200:	9004      	str	r0, [sp, #16]
   82202:	46ac      	mov	ip, r5
   82204:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82208:	f000 80c8 	beq.w	8239c <_vfiprintf_r+0x4f0>
   8220c:	9c08      	ldr	r4, [sp, #32]
   8220e:	1de1      	adds	r1, r4, #7
   82210:	f021 0107 	bic.w	r1, r1, #7
   82214:	e9d1 2300 	ldrd	r2, r3, [r1]
   82218:	3108      	adds	r1, #8
   8221a:	9108      	str	r1, [sp, #32]
   8221c:	4614      	mov	r4, r2
   8221e:	461d      	mov	r5, r3
   82220:	2a00      	cmp	r2, #0
   82222:	f173 0b00 	sbcs.w	fp, r3, #0
   82226:	f2c0 83ce 	blt.w	829c6 <_vfiprintf_r+0xb1a>
   8222a:	f1bc 0f00 	cmp.w	ip, #0
   8222e:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   82232:	bfa8      	it	ge
   82234:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   82238:	ea54 0205 	orrs.w	r2, r4, r5
   8223c:	9007      	str	r0, [sp, #28]
   8223e:	f8cd c014 	str.w	ip, [sp, #20]
   82242:	f04f 0301 	mov.w	r3, #1
   82246:	f43f af53 	beq.w	820f0 <_vfiprintf_r+0x244>
   8224a:	2b01      	cmp	r3, #1
   8224c:	f000 8319 	beq.w	82882 <_vfiprintf_r+0x9d6>
   82250:	2b02      	cmp	r3, #2
   82252:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   82256:	f040 824c 	bne.w	826f2 <_vfiprintf_r+0x846>
   8225a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8225e:	4619      	mov	r1, r3
   82260:	f004 000f 	and.w	r0, r4, #15
   82264:	0922      	lsrs	r2, r4, #4
   82266:	f81b 0000 	ldrb.w	r0, [fp, r0]
   8226a:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8226e:	092b      	lsrs	r3, r5, #4
   82270:	7008      	strb	r0, [r1, #0]
   82272:	ea52 0003 	orrs.w	r0, r2, r3
   82276:	460f      	mov	r7, r1
   82278:	4614      	mov	r4, r2
   8227a:	461d      	mov	r5, r3
   8227c:	f101 31ff 	add.w	r1, r1, #4294967295
   82280:	d1ee      	bne.n	82260 <_vfiprintf_r+0x3b4>
   82282:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   82286:	ebc7 0309 	rsb	r3, r7, r9
   8228a:	9305      	str	r3, [sp, #20]
   8228c:	e742      	b.n	82114 <_vfiprintf_r+0x268>
   8228e:	f04a 0a10 	orr.w	sl, sl, #16
   82292:	f01a 0320 	ands.w	r3, sl, #32
   82296:	9004      	str	r0, [sp, #16]
   82298:	46ac      	mov	ip, r5
   8229a:	f47f af0c 	bne.w	820b6 <_vfiprintf_r+0x20a>
   8229e:	f01a 0210 	ands.w	r2, sl, #16
   822a2:	f040 8311 	bne.w	828c8 <_vfiprintf_r+0xa1c>
   822a6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   822aa:	f000 830d 	beq.w	828c8 <_vfiprintf_r+0xa1c>
   822ae:	f8dd b020 	ldr.w	fp, [sp, #32]
   822b2:	4613      	mov	r3, r2
   822b4:	f8bb 4000 	ldrh.w	r4, [fp]
   822b8:	f10b 0b04 	add.w	fp, fp, #4
   822bc:	2500      	movs	r5, #0
   822be:	f8cd b020 	str.w	fp, [sp, #32]
   822c2:	e704      	b.n	820ce <_vfiprintf_r+0x222>
   822c4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   822c8:	2000      	movs	r0, #0
   822ca:	f818 3b01 	ldrb.w	r3, [r8], #1
   822ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   822d2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   822d6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   822da:	2a09      	cmp	r2, #9
   822dc:	d9f5      	bls.n	822ca <_vfiprintf_r+0x41e>
   822de:	e654      	b.n	81f8a <_vfiprintf_r+0xde>
   822e0:	f04a 0a10 	orr.w	sl, sl, #16
   822e4:	f01a 0f20 	tst.w	sl, #32
   822e8:	9004      	str	r0, [sp, #16]
   822ea:	46ac      	mov	ip, r5
   822ec:	f47f af73 	bne.w	821d6 <_vfiprintf_r+0x32a>
   822f0:	f01a 0f10 	tst.w	sl, #16
   822f4:	f040 82ef 	bne.w	828d6 <_vfiprintf_r+0xa2a>
   822f8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   822fc:	f000 82eb 	beq.w	828d6 <_vfiprintf_r+0xa2a>
   82300:	f8dd b020 	ldr.w	fp, [sp, #32]
   82304:	2500      	movs	r5, #0
   82306:	f8bb 4000 	ldrh.w	r4, [fp]
   8230a:	f10b 0b04 	add.w	fp, fp, #4
   8230e:	2301      	movs	r3, #1
   82310:	f8cd b020 	str.w	fp, [sp, #32]
   82314:	e6db      	b.n	820ce <_vfiprintf_r+0x222>
   82316:	46ac      	mov	ip, r5
   82318:	4d51      	ldr	r5, [pc, #324]	; (82460 <_vfiprintf_r+0x5b4>)
   8231a:	f01a 0f20 	tst.w	sl, #32
   8231e:	9004      	str	r0, [sp, #16]
   82320:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82324:	950a      	str	r5, [sp, #40]	; 0x28
   82326:	f000 80f0 	beq.w	8250a <_vfiprintf_r+0x65e>
   8232a:	9d08      	ldr	r5, [sp, #32]
   8232c:	1dea      	adds	r2, r5, #7
   8232e:	f022 0207 	bic.w	r2, r2, #7
   82332:	f102 0b08 	add.w	fp, r2, #8
   82336:	f8cd b020 	str.w	fp, [sp, #32]
   8233a:	e9d2 4500 	ldrd	r4, r5, [r2]
   8233e:	f01a 0f01 	tst.w	sl, #1
   82342:	f000 82aa 	beq.w	8289a <_vfiprintf_r+0x9ee>
   82346:	ea54 0b05 	orrs.w	fp, r4, r5
   8234a:	f000 82a6 	beq.w	8289a <_vfiprintf_r+0x9ee>
   8234e:	2230      	movs	r2, #48	; 0x30
   82350:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   82354:	f04a 0a02 	orr.w	sl, sl, #2
   82358:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8235c:	2302      	movs	r3, #2
   8235e:	e6b6      	b.n	820ce <_vfiprintf_r+0x222>
   82360:	9b08      	ldr	r3, [sp, #32]
   82362:	f8dd b020 	ldr.w	fp, [sp, #32]
   82366:	681b      	ldr	r3, [r3, #0]
   82368:	2401      	movs	r4, #1
   8236a:	f04f 0500 	mov.w	r5, #0
   8236e:	f10b 0b04 	add.w	fp, fp, #4
   82372:	9004      	str	r0, [sp, #16]
   82374:	9403      	str	r4, [sp, #12]
   82376:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   8237a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8237e:	f8cd b020 	str.w	fp, [sp, #32]
   82382:	9405      	str	r4, [sp, #20]
   82384:	af16      	add	r7, sp, #88	; 0x58
   82386:	f04f 0c00 	mov.w	ip, #0
   8238a:	e6d0      	b.n	8212e <_vfiprintf_r+0x282>
   8238c:	f01a 0f20 	tst.w	sl, #32
   82390:	9004      	str	r0, [sp, #16]
   82392:	46ac      	mov	ip, r5
   82394:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82398:	f47f af38 	bne.w	8220c <_vfiprintf_r+0x360>
   8239c:	f01a 0f10 	tst.w	sl, #16
   823a0:	f040 82a7 	bne.w	828f2 <_vfiprintf_r+0xa46>
   823a4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   823a8:	f000 82a3 	beq.w	828f2 <_vfiprintf_r+0xa46>
   823ac:	f8dd b020 	ldr.w	fp, [sp, #32]
   823b0:	f9bb 4000 	ldrsh.w	r4, [fp]
   823b4:	f10b 0b04 	add.w	fp, fp, #4
   823b8:	17e5      	asrs	r5, r4, #31
   823ba:	4622      	mov	r2, r4
   823bc:	462b      	mov	r3, r5
   823be:	f8cd b020 	str.w	fp, [sp, #32]
   823c2:	e72d      	b.n	82220 <_vfiprintf_r+0x374>
   823c4:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   823c8:	f898 3000 	ldrb.w	r3, [r8]
   823cc:	e5db      	b.n	81f86 <_vfiprintf_r+0xda>
   823ce:	f898 3000 	ldrb.w	r3, [r8]
   823d2:	4642      	mov	r2, r8
   823d4:	2b6c      	cmp	r3, #108	; 0x6c
   823d6:	bf03      	ittte	eq
   823d8:	f108 0801 	addeq.w	r8, r8, #1
   823dc:	f04a 0a20 	orreq.w	sl, sl, #32
   823e0:	7853      	ldrbeq	r3, [r2, #1]
   823e2:	f04a 0a10 	orrne.w	sl, sl, #16
   823e6:	e5ce      	b.n	81f86 <_vfiprintf_r+0xda>
   823e8:	f01a 0f20 	tst.w	sl, #32
   823ec:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   823f0:	f000 82f7 	beq.w	829e2 <_vfiprintf_r+0xb36>
   823f4:	9c08      	ldr	r4, [sp, #32]
   823f6:	6821      	ldr	r1, [r4, #0]
   823f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   823fa:	17e5      	asrs	r5, r4, #31
   823fc:	462b      	mov	r3, r5
   823fe:	9d08      	ldr	r5, [sp, #32]
   82400:	4622      	mov	r2, r4
   82402:	3504      	adds	r5, #4
   82404:	9508      	str	r5, [sp, #32]
   82406:	e9c1 2300 	strd	r2, r3, [r1]
   8240a:	e582      	b.n	81f12 <_vfiprintf_r+0x66>
   8240c:	9c08      	ldr	r4, [sp, #32]
   8240e:	46ac      	mov	ip, r5
   82410:	6827      	ldr	r7, [r4, #0]
   82412:	f04f 0500 	mov.w	r5, #0
   82416:	9004      	str	r0, [sp, #16]
   82418:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   8241c:	3404      	adds	r4, #4
   8241e:	2f00      	cmp	r7, #0
   82420:	f000 8332 	beq.w	82a88 <_vfiprintf_r+0xbdc>
   82424:	f1bc 0f00 	cmp.w	ip, #0
   82428:	4638      	mov	r0, r7
   8242a:	f2c0 8307 	blt.w	82a3c <_vfiprintf_r+0xb90>
   8242e:	4662      	mov	r2, ip
   82430:	2100      	movs	r1, #0
   82432:	f8cd c004 	str.w	ip, [sp, #4]
   82436:	f001 fbb1 	bl	83b9c <memchr>
   8243a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8243e:	2800      	cmp	r0, #0
   82440:	f000 833a 	beq.w	82ab8 <_vfiprintf_r+0xc0c>
   82444:	1bc0      	subs	r0, r0, r7
   82446:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   8244a:	4560      	cmp	r0, ip
   8244c:	bfa8      	it	ge
   8244e:	4660      	movge	r0, ip
   82450:	9005      	str	r0, [sp, #20]
   82452:	9408      	str	r4, [sp, #32]
   82454:	9507      	str	r5, [sp, #28]
   82456:	f04f 0c00 	mov.w	ip, #0
   8245a:	e65b      	b.n	82114 <_vfiprintf_r+0x268>
   8245c:	00084c30 	.word	0x00084c30
   82460:	00084bf0 	.word	0x00084bf0
   82464:	9b08      	ldr	r3, [sp, #32]
   82466:	f8dd b020 	ldr.w	fp, [sp, #32]
   8246a:	9004      	str	r0, [sp, #16]
   8246c:	48b2      	ldr	r0, [pc, #712]	; (82738 <_vfiprintf_r+0x88c>)
   8246e:	681c      	ldr	r4, [r3, #0]
   82470:	2230      	movs	r2, #48	; 0x30
   82472:	2378      	movs	r3, #120	; 0x78
   82474:	f10b 0b04 	add.w	fp, fp, #4
   82478:	46ac      	mov	ip, r5
   8247a:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8247e:	f04a 0a02 	orr.w	sl, sl, #2
   82482:	f8cd b020 	str.w	fp, [sp, #32]
   82486:	2500      	movs	r5, #0
   82488:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8248c:	900a      	str	r0, [sp, #40]	; 0x28
   8248e:	2302      	movs	r3, #2
   82490:	e61d      	b.n	820ce <_vfiprintf_r+0x222>
   82492:	f04a 0a20 	orr.w	sl, sl, #32
   82496:	f898 3000 	ldrb.w	r3, [r8]
   8249a:	e574      	b.n	81f86 <_vfiprintf_r+0xda>
   8249c:	f8dd b020 	ldr.w	fp, [sp, #32]
   824a0:	f8db 0000 	ldr.w	r0, [fp]
   824a4:	f10b 0304 	add.w	r3, fp, #4
   824a8:	2800      	cmp	r0, #0
   824aa:	f6ff adf7 	blt.w	8209c <_vfiprintf_r+0x1f0>
   824ae:	9308      	str	r3, [sp, #32]
   824b0:	f898 3000 	ldrb.w	r3, [r8]
   824b4:	e567      	b.n	81f86 <_vfiprintf_r+0xda>
   824b6:	f898 3000 	ldrb.w	r3, [r8]
   824ba:	212b      	movs	r1, #43	; 0x2b
   824bc:	e563      	b.n	81f86 <_vfiprintf_r+0xda>
   824be:	f898 3000 	ldrb.w	r3, [r8]
   824c2:	f108 0401 	add.w	r4, r8, #1
   824c6:	2b2a      	cmp	r3, #42	; 0x2a
   824c8:	f000 8305 	beq.w	82ad6 <_vfiprintf_r+0xc2a>
   824cc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   824d0:	2a09      	cmp	r2, #9
   824d2:	bf98      	it	ls
   824d4:	2500      	movls	r5, #0
   824d6:	f200 82fa 	bhi.w	82ace <_vfiprintf_r+0xc22>
   824da:	f814 3b01 	ldrb.w	r3, [r4], #1
   824de:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   824e2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   824e6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   824ea:	2a09      	cmp	r2, #9
   824ec:	d9f5      	bls.n	824da <_vfiprintf_r+0x62e>
   824ee:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   824f2:	46a0      	mov	r8, r4
   824f4:	e549      	b.n	81f8a <_vfiprintf_r+0xde>
   824f6:	4c90      	ldr	r4, [pc, #576]	; (82738 <_vfiprintf_r+0x88c>)
   824f8:	f01a 0f20 	tst.w	sl, #32
   824fc:	9004      	str	r0, [sp, #16]
   824fe:	46ac      	mov	ip, r5
   82500:	940a      	str	r4, [sp, #40]	; 0x28
   82502:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82506:	f47f af10 	bne.w	8232a <_vfiprintf_r+0x47e>
   8250a:	f01a 0f10 	tst.w	sl, #16
   8250e:	f040 81ea 	bne.w	828e6 <_vfiprintf_r+0xa3a>
   82512:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82516:	f000 81e6 	beq.w	828e6 <_vfiprintf_r+0xa3a>
   8251a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8251e:	2500      	movs	r5, #0
   82520:	f8bb 4000 	ldrh.w	r4, [fp]
   82524:	f10b 0b04 	add.w	fp, fp, #4
   82528:	f8cd b020 	str.w	fp, [sp, #32]
   8252c:	e707      	b.n	8233e <_vfiprintf_r+0x492>
   8252e:	f898 3000 	ldrb.w	r3, [r8]
   82532:	2900      	cmp	r1, #0
   82534:	f47f ad27 	bne.w	81f86 <_vfiprintf_r+0xda>
   82538:	2120      	movs	r1, #32
   8253a:	e524      	b.n	81f86 <_vfiprintf_r+0xda>
   8253c:	f04a 0a01 	orr.w	sl, sl, #1
   82540:	f898 3000 	ldrb.w	r3, [r8]
   82544:	e51f      	b.n	81f86 <_vfiprintf_r+0xda>
   82546:	9004      	str	r0, [sp, #16]
   82548:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8254c:	2b00      	cmp	r3, #0
   8254e:	f000 80f9 	beq.w	82744 <_vfiprintf_r+0x898>
   82552:	2501      	movs	r5, #1
   82554:	f04f 0b00 	mov.w	fp, #0
   82558:	9503      	str	r5, [sp, #12]
   8255a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8255e:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82562:	9505      	str	r5, [sp, #20]
   82564:	af16      	add	r7, sp, #88	; 0x58
   82566:	e70e      	b.n	82386 <_vfiprintf_r+0x4da>
   82568:	9806      	ldr	r0, [sp, #24]
   8256a:	9902      	ldr	r1, [sp, #8]
   8256c:	aa13      	add	r2, sp, #76	; 0x4c
   8256e:	f7ff fc61 	bl	81e34 <__sprint_r.part.0>
   82572:	2800      	cmp	r0, #0
   82574:	f040 80ed 	bne.w	82752 <_vfiprintf_r+0x8a6>
   82578:	9814      	ldr	r0, [sp, #80]	; 0x50
   8257a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8257c:	1c43      	adds	r3, r0, #1
   8257e:	46cc      	mov	ip, r9
   82580:	e5fe      	b.n	82180 <_vfiprintf_r+0x2d4>
   82582:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82584:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82586:	1c59      	adds	r1, r3, #1
   82588:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8258c:	b168      	cbz	r0, 825aa <_vfiprintf_r+0x6fe>
   8258e:	3201      	adds	r2, #1
   82590:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   82594:	2301      	movs	r3, #1
   82596:	2907      	cmp	r1, #7
   82598:	9215      	str	r2, [sp, #84]	; 0x54
   8259a:	9114      	str	r1, [sp, #80]	; 0x50
   8259c:	e886 0009 	stmia.w	r6, {r0, r3}
   825a0:	f300 8160 	bgt.w	82864 <_vfiprintf_r+0x9b8>
   825a4:	460b      	mov	r3, r1
   825a6:	3608      	adds	r6, #8
   825a8:	3101      	adds	r1, #1
   825aa:	9c07      	ldr	r4, [sp, #28]
   825ac:	b164      	cbz	r4, 825c8 <_vfiprintf_r+0x71c>
   825ae:	3202      	adds	r2, #2
   825b0:	a812      	add	r0, sp, #72	; 0x48
   825b2:	2302      	movs	r3, #2
   825b4:	2907      	cmp	r1, #7
   825b6:	9215      	str	r2, [sp, #84]	; 0x54
   825b8:	9114      	str	r1, [sp, #80]	; 0x50
   825ba:	e886 0009 	stmia.w	r6, {r0, r3}
   825be:	f300 8157 	bgt.w	82870 <_vfiprintf_r+0x9c4>
   825c2:	460b      	mov	r3, r1
   825c4:	3608      	adds	r6, #8
   825c6:	3101      	adds	r1, #1
   825c8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   825ca:	2d80      	cmp	r5, #128	; 0x80
   825cc:	f000 8101 	beq.w	827d2 <_vfiprintf_r+0x926>
   825d0:	9d05      	ldr	r5, [sp, #20]
   825d2:	ebc5 040c 	rsb	r4, r5, ip
   825d6:	2c00      	cmp	r4, #0
   825d8:	dd2f      	ble.n	8263a <_vfiprintf_r+0x78e>
   825da:	2c10      	cmp	r4, #16
   825dc:	4d57      	ldr	r5, [pc, #348]	; (8273c <_vfiprintf_r+0x890>)
   825de:	dd22      	ble.n	82626 <_vfiprintf_r+0x77a>
   825e0:	4630      	mov	r0, r6
   825e2:	f04f 0b10 	mov.w	fp, #16
   825e6:	462e      	mov	r6, r5
   825e8:	4625      	mov	r5, r4
   825ea:	9c06      	ldr	r4, [sp, #24]
   825ec:	e006      	b.n	825fc <_vfiprintf_r+0x750>
   825ee:	f103 0c02 	add.w	ip, r3, #2
   825f2:	3008      	adds	r0, #8
   825f4:	460b      	mov	r3, r1
   825f6:	3d10      	subs	r5, #16
   825f8:	2d10      	cmp	r5, #16
   825fa:	dd10      	ble.n	8261e <_vfiprintf_r+0x772>
   825fc:	1c59      	adds	r1, r3, #1
   825fe:	3210      	adds	r2, #16
   82600:	2907      	cmp	r1, #7
   82602:	9215      	str	r2, [sp, #84]	; 0x54
   82604:	e880 0840 	stmia.w	r0, {r6, fp}
   82608:	9114      	str	r1, [sp, #80]	; 0x50
   8260a:	ddf0      	ble.n	825ee <_vfiprintf_r+0x742>
   8260c:	2a00      	cmp	r2, #0
   8260e:	d163      	bne.n	826d8 <_vfiprintf_r+0x82c>
   82610:	3d10      	subs	r5, #16
   82612:	2d10      	cmp	r5, #16
   82614:	f04f 0c01 	mov.w	ip, #1
   82618:	4613      	mov	r3, r2
   8261a:	4648      	mov	r0, r9
   8261c:	dcee      	bgt.n	825fc <_vfiprintf_r+0x750>
   8261e:	462c      	mov	r4, r5
   82620:	4661      	mov	r1, ip
   82622:	4635      	mov	r5, r6
   82624:	4606      	mov	r6, r0
   82626:	4422      	add	r2, r4
   82628:	2907      	cmp	r1, #7
   8262a:	9215      	str	r2, [sp, #84]	; 0x54
   8262c:	6035      	str	r5, [r6, #0]
   8262e:	6074      	str	r4, [r6, #4]
   82630:	9114      	str	r1, [sp, #80]	; 0x50
   82632:	f300 80c1 	bgt.w	827b8 <_vfiprintf_r+0x90c>
   82636:	3608      	adds	r6, #8
   82638:	3101      	adds	r1, #1
   8263a:	9d05      	ldr	r5, [sp, #20]
   8263c:	2907      	cmp	r1, #7
   8263e:	442a      	add	r2, r5
   82640:	9215      	str	r2, [sp, #84]	; 0x54
   82642:	6037      	str	r7, [r6, #0]
   82644:	6075      	str	r5, [r6, #4]
   82646:	9114      	str	r1, [sp, #80]	; 0x50
   82648:	f340 80c1 	ble.w	827ce <_vfiprintf_r+0x922>
   8264c:	2a00      	cmp	r2, #0
   8264e:	f040 8130 	bne.w	828b2 <_vfiprintf_r+0xa06>
   82652:	9214      	str	r2, [sp, #80]	; 0x50
   82654:	464e      	mov	r6, r9
   82656:	f01a 0f04 	tst.w	sl, #4
   8265a:	f000 808b 	beq.w	82774 <_vfiprintf_r+0x8c8>
   8265e:	9d04      	ldr	r5, [sp, #16]
   82660:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82664:	ebcb 0405 	rsb	r4, fp, r5
   82668:	2c00      	cmp	r4, #0
   8266a:	f340 8083 	ble.w	82774 <_vfiprintf_r+0x8c8>
   8266e:	2c10      	cmp	r4, #16
   82670:	f340 821e 	ble.w	82ab0 <_vfiprintf_r+0xc04>
   82674:	9914      	ldr	r1, [sp, #80]	; 0x50
   82676:	4d32      	ldr	r5, [pc, #200]	; (82740 <_vfiprintf_r+0x894>)
   82678:	2710      	movs	r7, #16
   8267a:	f8dd a018 	ldr.w	sl, [sp, #24]
   8267e:	f8dd b008 	ldr.w	fp, [sp, #8]
   82682:	e005      	b.n	82690 <_vfiprintf_r+0x7e4>
   82684:	1c88      	adds	r0, r1, #2
   82686:	3608      	adds	r6, #8
   82688:	4619      	mov	r1, r3
   8268a:	3c10      	subs	r4, #16
   8268c:	2c10      	cmp	r4, #16
   8268e:	dd10      	ble.n	826b2 <_vfiprintf_r+0x806>
   82690:	1c4b      	adds	r3, r1, #1
   82692:	3210      	adds	r2, #16
   82694:	2b07      	cmp	r3, #7
   82696:	9215      	str	r2, [sp, #84]	; 0x54
   82698:	e886 00a0 	stmia.w	r6, {r5, r7}
   8269c:	9314      	str	r3, [sp, #80]	; 0x50
   8269e:	ddf1      	ble.n	82684 <_vfiprintf_r+0x7d8>
   826a0:	2a00      	cmp	r2, #0
   826a2:	d17d      	bne.n	827a0 <_vfiprintf_r+0x8f4>
   826a4:	3c10      	subs	r4, #16
   826a6:	2c10      	cmp	r4, #16
   826a8:	f04f 0001 	mov.w	r0, #1
   826ac:	4611      	mov	r1, r2
   826ae:	464e      	mov	r6, r9
   826b0:	dcee      	bgt.n	82690 <_vfiprintf_r+0x7e4>
   826b2:	4422      	add	r2, r4
   826b4:	2807      	cmp	r0, #7
   826b6:	9215      	str	r2, [sp, #84]	; 0x54
   826b8:	6035      	str	r5, [r6, #0]
   826ba:	6074      	str	r4, [r6, #4]
   826bc:	9014      	str	r0, [sp, #80]	; 0x50
   826be:	dd59      	ble.n	82774 <_vfiprintf_r+0x8c8>
   826c0:	2a00      	cmp	r2, #0
   826c2:	d14f      	bne.n	82764 <_vfiprintf_r+0x8b8>
   826c4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   826c6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   826ca:	9d04      	ldr	r5, [sp, #16]
   826cc:	45ab      	cmp	fp, r5
   826ce:	bfac      	ite	ge
   826d0:	445c      	addge	r4, fp
   826d2:	1964      	addlt	r4, r4, r5
   826d4:	9409      	str	r4, [sp, #36]	; 0x24
   826d6:	e05e      	b.n	82796 <_vfiprintf_r+0x8ea>
   826d8:	4620      	mov	r0, r4
   826da:	9902      	ldr	r1, [sp, #8]
   826dc:	aa13      	add	r2, sp, #76	; 0x4c
   826de:	f7ff fba9 	bl	81e34 <__sprint_r.part.0>
   826e2:	2800      	cmp	r0, #0
   826e4:	d135      	bne.n	82752 <_vfiprintf_r+0x8a6>
   826e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   826e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   826ea:	f103 0c01 	add.w	ip, r3, #1
   826ee:	4648      	mov	r0, r9
   826f0:	e781      	b.n	825f6 <_vfiprintf_r+0x74a>
   826f2:	08e0      	lsrs	r0, r4, #3
   826f4:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   826f8:	f004 0207 	and.w	r2, r4, #7
   826fc:	08e9      	lsrs	r1, r5, #3
   826fe:	3230      	adds	r2, #48	; 0x30
   82700:	ea50 0b01 	orrs.w	fp, r0, r1
   82704:	461f      	mov	r7, r3
   82706:	701a      	strb	r2, [r3, #0]
   82708:	4604      	mov	r4, r0
   8270a:	460d      	mov	r5, r1
   8270c:	f103 33ff 	add.w	r3, r3, #4294967295
   82710:	d1ef      	bne.n	826f2 <_vfiprintf_r+0x846>
   82712:	f01a 0f01 	tst.w	sl, #1
   82716:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8271a:	4639      	mov	r1, r7
   8271c:	f000 80b9 	beq.w	82892 <_vfiprintf_r+0x9e6>
   82720:	2a30      	cmp	r2, #48	; 0x30
   82722:	f43f acf4 	beq.w	8210e <_vfiprintf_r+0x262>
   82726:	461f      	mov	r7, r3
   82728:	ebc7 0509 	rsb	r5, r7, r9
   8272c:	2330      	movs	r3, #48	; 0x30
   8272e:	9505      	str	r5, [sp, #20]
   82730:	f801 3c01 	strb.w	r3, [r1, #-1]
   82734:	e4ee      	b.n	82114 <_vfiprintf_r+0x268>
   82736:	bf00      	nop
   82738:	00084c04 	.word	0x00084c04
   8273c:	00084c20 	.word	0x00084c20
   82740:	00084c30 	.word	0x00084c30
   82744:	9b15      	ldr	r3, [sp, #84]	; 0x54
   82746:	b123      	cbz	r3, 82752 <_vfiprintf_r+0x8a6>
   82748:	9806      	ldr	r0, [sp, #24]
   8274a:	9902      	ldr	r1, [sp, #8]
   8274c:	aa13      	add	r2, sp, #76	; 0x4c
   8274e:	f7ff fb71 	bl	81e34 <__sprint_r.part.0>
   82752:	9c02      	ldr	r4, [sp, #8]
   82754:	89a3      	ldrh	r3, [r4, #12]
   82756:	065b      	lsls	r3, r3, #25
   82758:	f53f ac98 	bmi.w	8208c <_vfiprintf_r+0x1e0>
   8275c:	9809      	ldr	r0, [sp, #36]	; 0x24
   8275e:	b031      	add	sp, #196	; 0xc4
   82760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82764:	9806      	ldr	r0, [sp, #24]
   82766:	9902      	ldr	r1, [sp, #8]
   82768:	aa13      	add	r2, sp, #76	; 0x4c
   8276a:	f7ff fb63 	bl	81e34 <__sprint_r.part.0>
   8276e:	2800      	cmp	r0, #0
   82770:	d1ef      	bne.n	82752 <_vfiprintf_r+0x8a6>
   82772:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82774:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82776:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8277a:	9d04      	ldr	r5, [sp, #16]
   8277c:	45ab      	cmp	fp, r5
   8277e:	bfac      	ite	ge
   82780:	445c      	addge	r4, fp
   82782:	1964      	addlt	r4, r4, r5
   82784:	9409      	str	r4, [sp, #36]	; 0x24
   82786:	b132      	cbz	r2, 82796 <_vfiprintf_r+0x8ea>
   82788:	9806      	ldr	r0, [sp, #24]
   8278a:	9902      	ldr	r1, [sp, #8]
   8278c:	aa13      	add	r2, sp, #76	; 0x4c
   8278e:	f7ff fb51 	bl	81e34 <__sprint_r.part.0>
   82792:	2800      	cmp	r0, #0
   82794:	d1dd      	bne.n	82752 <_vfiprintf_r+0x8a6>
   82796:	2000      	movs	r0, #0
   82798:	9014      	str	r0, [sp, #80]	; 0x50
   8279a:	464e      	mov	r6, r9
   8279c:	f7ff bbb9 	b.w	81f12 <_vfiprintf_r+0x66>
   827a0:	4650      	mov	r0, sl
   827a2:	4659      	mov	r1, fp
   827a4:	aa13      	add	r2, sp, #76	; 0x4c
   827a6:	f7ff fb45 	bl	81e34 <__sprint_r.part.0>
   827aa:	2800      	cmp	r0, #0
   827ac:	d1d1      	bne.n	82752 <_vfiprintf_r+0x8a6>
   827ae:	9914      	ldr	r1, [sp, #80]	; 0x50
   827b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   827b2:	1c48      	adds	r0, r1, #1
   827b4:	464e      	mov	r6, r9
   827b6:	e768      	b.n	8268a <_vfiprintf_r+0x7de>
   827b8:	2a00      	cmp	r2, #0
   827ba:	f040 80f7 	bne.w	829ac <_vfiprintf_r+0xb00>
   827be:	9c05      	ldr	r4, [sp, #20]
   827c0:	2301      	movs	r3, #1
   827c2:	9720      	str	r7, [sp, #128]	; 0x80
   827c4:	9421      	str	r4, [sp, #132]	; 0x84
   827c6:	9415      	str	r4, [sp, #84]	; 0x54
   827c8:	4622      	mov	r2, r4
   827ca:	9314      	str	r3, [sp, #80]	; 0x50
   827cc:	464e      	mov	r6, r9
   827ce:	3608      	adds	r6, #8
   827d0:	e741      	b.n	82656 <_vfiprintf_r+0x7aa>
   827d2:	9d04      	ldr	r5, [sp, #16]
   827d4:	f8dd b00c 	ldr.w	fp, [sp, #12]
   827d8:	ebcb 0405 	rsb	r4, fp, r5
   827dc:	2c00      	cmp	r4, #0
   827de:	f77f aef7 	ble.w	825d0 <_vfiprintf_r+0x724>
   827e2:	2c10      	cmp	r4, #16
   827e4:	4da6      	ldr	r5, [pc, #664]	; (82a80 <_vfiprintf_r+0xbd4>)
   827e6:	f340 8170 	ble.w	82aca <_vfiprintf_r+0xc1e>
   827ea:	4629      	mov	r1, r5
   827ec:	f04f 0b10 	mov.w	fp, #16
   827f0:	4625      	mov	r5, r4
   827f2:	4664      	mov	r4, ip
   827f4:	46b4      	mov	ip, r6
   827f6:	460e      	mov	r6, r1
   827f8:	e006      	b.n	82808 <_vfiprintf_r+0x95c>
   827fa:	1c98      	adds	r0, r3, #2
   827fc:	f10c 0c08 	add.w	ip, ip, #8
   82800:	460b      	mov	r3, r1
   82802:	3d10      	subs	r5, #16
   82804:	2d10      	cmp	r5, #16
   82806:	dd0f      	ble.n	82828 <_vfiprintf_r+0x97c>
   82808:	1c59      	adds	r1, r3, #1
   8280a:	3210      	adds	r2, #16
   8280c:	2907      	cmp	r1, #7
   8280e:	9215      	str	r2, [sp, #84]	; 0x54
   82810:	e88c 0840 	stmia.w	ip, {r6, fp}
   82814:	9114      	str	r1, [sp, #80]	; 0x50
   82816:	ddf0      	ble.n	827fa <_vfiprintf_r+0x94e>
   82818:	b9ba      	cbnz	r2, 8284a <_vfiprintf_r+0x99e>
   8281a:	3d10      	subs	r5, #16
   8281c:	2d10      	cmp	r5, #16
   8281e:	f04f 0001 	mov.w	r0, #1
   82822:	4613      	mov	r3, r2
   82824:	46cc      	mov	ip, r9
   82826:	dcef      	bgt.n	82808 <_vfiprintf_r+0x95c>
   82828:	4633      	mov	r3, r6
   8282a:	4666      	mov	r6, ip
   8282c:	46a4      	mov	ip, r4
   8282e:	462c      	mov	r4, r5
   82830:	461d      	mov	r5, r3
   82832:	4422      	add	r2, r4
   82834:	2807      	cmp	r0, #7
   82836:	9215      	str	r2, [sp, #84]	; 0x54
   82838:	6035      	str	r5, [r6, #0]
   8283a:	6074      	str	r4, [r6, #4]
   8283c:	9014      	str	r0, [sp, #80]	; 0x50
   8283e:	f300 80af 	bgt.w	829a0 <_vfiprintf_r+0xaf4>
   82842:	3608      	adds	r6, #8
   82844:	1c41      	adds	r1, r0, #1
   82846:	4603      	mov	r3, r0
   82848:	e6c2      	b.n	825d0 <_vfiprintf_r+0x724>
   8284a:	9806      	ldr	r0, [sp, #24]
   8284c:	9902      	ldr	r1, [sp, #8]
   8284e:	aa13      	add	r2, sp, #76	; 0x4c
   82850:	f7ff faf0 	bl	81e34 <__sprint_r.part.0>
   82854:	2800      	cmp	r0, #0
   82856:	f47f af7c 	bne.w	82752 <_vfiprintf_r+0x8a6>
   8285a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8285c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8285e:	1c58      	adds	r0, r3, #1
   82860:	46cc      	mov	ip, r9
   82862:	e7ce      	b.n	82802 <_vfiprintf_r+0x956>
   82864:	2a00      	cmp	r2, #0
   82866:	d179      	bne.n	8295c <_vfiprintf_r+0xab0>
   82868:	4619      	mov	r1, r3
   8286a:	464e      	mov	r6, r9
   8286c:	4613      	mov	r3, r2
   8286e:	e69c      	b.n	825aa <_vfiprintf_r+0x6fe>
   82870:	2a00      	cmp	r2, #0
   82872:	f040 8084 	bne.w	8297e <_vfiprintf_r+0xad2>
   82876:	2101      	movs	r1, #1
   82878:	4613      	mov	r3, r2
   8287a:	464e      	mov	r6, r9
   8287c:	e6a4      	b.n	825c8 <_vfiprintf_r+0x71c>
   8287e:	464f      	mov	r7, r9
   82880:	e448      	b.n	82114 <_vfiprintf_r+0x268>
   82882:	2d00      	cmp	r5, #0
   82884:	bf08      	it	eq
   82886:	2c0a      	cmpeq	r4, #10
   82888:	d246      	bcs.n	82918 <_vfiprintf_r+0xa6c>
   8288a:	3430      	adds	r4, #48	; 0x30
   8288c:	af30      	add	r7, sp, #192	; 0xc0
   8288e:	f807 4d41 	strb.w	r4, [r7, #-65]!
   82892:	ebc7 0309 	rsb	r3, r7, r9
   82896:	9305      	str	r3, [sp, #20]
   82898:	e43c      	b.n	82114 <_vfiprintf_r+0x268>
   8289a:	2302      	movs	r3, #2
   8289c:	e417      	b.n	820ce <_vfiprintf_r+0x222>
   8289e:	2a00      	cmp	r2, #0
   828a0:	f040 80af 	bne.w	82a02 <_vfiprintf_r+0xb56>
   828a4:	4613      	mov	r3, r2
   828a6:	2101      	movs	r1, #1
   828a8:	464e      	mov	r6, r9
   828aa:	e66d      	b.n	82588 <_vfiprintf_r+0x6dc>
   828ac:	4644      	mov	r4, r8
   828ae:	f7ff bb58 	b.w	81f62 <_vfiprintf_r+0xb6>
   828b2:	9806      	ldr	r0, [sp, #24]
   828b4:	9902      	ldr	r1, [sp, #8]
   828b6:	aa13      	add	r2, sp, #76	; 0x4c
   828b8:	f7ff fabc 	bl	81e34 <__sprint_r.part.0>
   828bc:	2800      	cmp	r0, #0
   828be:	f47f af48 	bne.w	82752 <_vfiprintf_r+0x8a6>
   828c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   828c4:	464e      	mov	r6, r9
   828c6:	e6c6      	b.n	82656 <_vfiprintf_r+0x7aa>
   828c8:	9d08      	ldr	r5, [sp, #32]
   828ca:	682c      	ldr	r4, [r5, #0]
   828cc:	3504      	adds	r5, #4
   828ce:	9508      	str	r5, [sp, #32]
   828d0:	2500      	movs	r5, #0
   828d2:	f7ff bbfc 	b.w	820ce <_vfiprintf_r+0x222>
   828d6:	9d08      	ldr	r5, [sp, #32]
   828d8:	2301      	movs	r3, #1
   828da:	682c      	ldr	r4, [r5, #0]
   828dc:	3504      	adds	r5, #4
   828de:	9508      	str	r5, [sp, #32]
   828e0:	2500      	movs	r5, #0
   828e2:	f7ff bbf4 	b.w	820ce <_vfiprintf_r+0x222>
   828e6:	9d08      	ldr	r5, [sp, #32]
   828e8:	682c      	ldr	r4, [r5, #0]
   828ea:	3504      	adds	r5, #4
   828ec:	9508      	str	r5, [sp, #32]
   828ee:	2500      	movs	r5, #0
   828f0:	e525      	b.n	8233e <_vfiprintf_r+0x492>
   828f2:	9d08      	ldr	r5, [sp, #32]
   828f4:	682c      	ldr	r4, [r5, #0]
   828f6:	3504      	adds	r5, #4
   828f8:	9508      	str	r5, [sp, #32]
   828fa:	17e5      	asrs	r5, r4, #31
   828fc:	4622      	mov	r2, r4
   828fe:	462b      	mov	r3, r5
   82900:	e48e      	b.n	82220 <_vfiprintf_r+0x374>
   82902:	9806      	ldr	r0, [sp, #24]
   82904:	9902      	ldr	r1, [sp, #8]
   82906:	aa13      	add	r2, sp, #76	; 0x4c
   82908:	f7ff fa94 	bl	81e34 <__sprint_r.part.0>
   8290c:	2800      	cmp	r0, #0
   8290e:	f47f af20 	bne.w	82752 <_vfiprintf_r+0x8a6>
   82912:	464e      	mov	r6, r9
   82914:	f7ff bb9a 	b.w	8204c <_vfiprintf_r+0x1a0>
   82918:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   8291c:	9603      	str	r6, [sp, #12]
   8291e:	465e      	mov	r6, fp
   82920:	46e3      	mov	fp, ip
   82922:	4620      	mov	r0, r4
   82924:	4629      	mov	r1, r5
   82926:	220a      	movs	r2, #10
   82928:	2300      	movs	r3, #0
   8292a:	f001 fe5f 	bl	845ec <__aeabi_uldivmod>
   8292e:	3230      	adds	r2, #48	; 0x30
   82930:	7032      	strb	r2, [r6, #0]
   82932:	4620      	mov	r0, r4
   82934:	4629      	mov	r1, r5
   82936:	220a      	movs	r2, #10
   82938:	2300      	movs	r3, #0
   8293a:	f001 fe57 	bl	845ec <__aeabi_uldivmod>
   8293e:	4604      	mov	r4, r0
   82940:	460d      	mov	r5, r1
   82942:	ea54 0005 	orrs.w	r0, r4, r5
   82946:	4637      	mov	r7, r6
   82948:	f106 36ff 	add.w	r6, r6, #4294967295
   8294c:	d1e9      	bne.n	82922 <_vfiprintf_r+0xa76>
   8294e:	ebc7 0309 	rsb	r3, r7, r9
   82952:	46dc      	mov	ip, fp
   82954:	9e03      	ldr	r6, [sp, #12]
   82956:	9305      	str	r3, [sp, #20]
   82958:	f7ff bbdc 	b.w	82114 <_vfiprintf_r+0x268>
   8295c:	9806      	ldr	r0, [sp, #24]
   8295e:	9902      	ldr	r1, [sp, #8]
   82960:	aa13      	add	r2, sp, #76	; 0x4c
   82962:	f8cd c004 	str.w	ip, [sp, #4]
   82966:	f7ff fa65 	bl	81e34 <__sprint_r.part.0>
   8296a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8296e:	2800      	cmp	r0, #0
   82970:	f47f aeef 	bne.w	82752 <_vfiprintf_r+0x8a6>
   82974:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82976:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82978:	1c59      	adds	r1, r3, #1
   8297a:	464e      	mov	r6, r9
   8297c:	e615      	b.n	825aa <_vfiprintf_r+0x6fe>
   8297e:	9806      	ldr	r0, [sp, #24]
   82980:	9902      	ldr	r1, [sp, #8]
   82982:	aa13      	add	r2, sp, #76	; 0x4c
   82984:	f8cd c004 	str.w	ip, [sp, #4]
   82988:	f7ff fa54 	bl	81e34 <__sprint_r.part.0>
   8298c:	f8dd c004 	ldr.w	ip, [sp, #4]
   82990:	2800      	cmp	r0, #0
   82992:	f47f aede 	bne.w	82752 <_vfiprintf_r+0x8a6>
   82996:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82998:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8299a:	1c59      	adds	r1, r3, #1
   8299c:	464e      	mov	r6, r9
   8299e:	e613      	b.n	825c8 <_vfiprintf_r+0x71c>
   829a0:	2a00      	cmp	r2, #0
   829a2:	d156      	bne.n	82a52 <_vfiprintf_r+0xba6>
   829a4:	2101      	movs	r1, #1
   829a6:	4613      	mov	r3, r2
   829a8:	464e      	mov	r6, r9
   829aa:	e611      	b.n	825d0 <_vfiprintf_r+0x724>
   829ac:	9806      	ldr	r0, [sp, #24]
   829ae:	9902      	ldr	r1, [sp, #8]
   829b0:	aa13      	add	r2, sp, #76	; 0x4c
   829b2:	f7ff fa3f 	bl	81e34 <__sprint_r.part.0>
   829b6:	2800      	cmp	r0, #0
   829b8:	f47f aecb 	bne.w	82752 <_vfiprintf_r+0x8a6>
   829bc:	9914      	ldr	r1, [sp, #80]	; 0x50
   829be:	9a15      	ldr	r2, [sp, #84]	; 0x54
   829c0:	3101      	adds	r1, #1
   829c2:	464e      	mov	r6, r9
   829c4:	e639      	b.n	8263a <_vfiprintf_r+0x78e>
   829c6:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   829ca:	4264      	negs	r4, r4
   829cc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   829d0:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   829d4:	f8cd b01c 	str.w	fp, [sp, #28]
   829d8:	f8cd c014 	str.w	ip, [sp, #20]
   829dc:	2301      	movs	r3, #1
   829de:	f7ff bb7e 	b.w	820de <_vfiprintf_r+0x232>
   829e2:	f01a 0f10 	tst.w	sl, #16
   829e6:	d11d      	bne.n	82a24 <_vfiprintf_r+0xb78>
   829e8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   829ec:	d058      	beq.n	82aa0 <_vfiprintf_r+0xbf4>
   829ee:	9d08      	ldr	r5, [sp, #32]
   829f0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   829f4:	682b      	ldr	r3, [r5, #0]
   829f6:	3504      	adds	r5, #4
   829f8:	9508      	str	r5, [sp, #32]
   829fa:	f8a3 b000 	strh.w	fp, [r3]
   829fe:	f7ff ba88 	b.w	81f12 <_vfiprintf_r+0x66>
   82a02:	9806      	ldr	r0, [sp, #24]
   82a04:	9902      	ldr	r1, [sp, #8]
   82a06:	aa13      	add	r2, sp, #76	; 0x4c
   82a08:	f8cd c004 	str.w	ip, [sp, #4]
   82a0c:	f7ff fa12 	bl	81e34 <__sprint_r.part.0>
   82a10:	f8dd c004 	ldr.w	ip, [sp, #4]
   82a14:	2800      	cmp	r0, #0
   82a16:	f47f ae9c 	bne.w	82752 <_vfiprintf_r+0x8a6>
   82a1a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82a1c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82a1e:	1c59      	adds	r1, r3, #1
   82a20:	464e      	mov	r6, r9
   82a22:	e5b1      	b.n	82588 <_vfiprintf_r+0x6dc>
   82a24:	f8dd b020 	ldr.w	fp, [sp, #32]
   82a28:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82a2a:	f8db 3000 	ldr.w	r3, [fp]
   82a2e:	f10b 0b04 	add.w	fp, fp, #4
   82a32:	f8cd b020 	str.w	fp, [sp, #32]
   82a36:	601c      	str	r4, [r3, #0]
   82a38:	f7ff ba6b 	b.w	81f12 <_vfiprintf_r+0x66>
   82a3c:	9408      	str	r4, [sp, #32]
   82a3e:	f001 fc0b 	bl	84258 <strlen>
   82a42:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   82a46:	9005      	str	r0, [sp, #20]
   82a48:	9407      	str	r4, [sp, #28]
   82a4a:	f04f 0c00 	mov.w	ip, #0
   82a4e:	f7ff bb61 	b.w	82114 <_vfiprintf_r+0x268>
   82a52:	9806      	ldr	r0, [sp, #24]
   82a54:	9902      	ldr	r1, [sp, #8]
   82a56:	aa13      	add	r2, sp, #76	; 0x4c
   82a58:	f8cd c004 	str.w	ip, [sp, #4]
   82a5c:	f7ff f9ea 	bl	81e34 <__sprint_r.part.0>
   82a60:	f8dd c004 	ldr.w	ip, [sp, #4]
   82a64:	2800      	cmp	r0, #0
   82a66:	f47f ae74 	bne.w	82752 <_vfiprintf_r+0x8a6>
   82a6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82a6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82a6e:	1c59      	adds	r1, r3, #1
   82a70:	464e      	mov	r6, r9
   82a72:	e5ad      	b.n	825d0 <_vfiprintf_r+0x724>
   82a74:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82a76:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82a78:	3301      	adds	r3, #1
   82a7a:	4d02      	ldr	r5, [pc, #8]	; (82a84 <_vfiprintf_r+0xbd8>)
   82a7c:	f7ff bb9a 	b.w	821b4 <_vfiprintf_r+0x308>
   82a80:	00084c20 	.word	0x00084c20
   82a84:	00084c30 	.word	0x00084c30
   82a88:	f1bc 0f06 	cmp.w	ip, #6
   82a8c:	bf34      	ite	cc
   82a8e:	4663      	movcc	r3, ip
   82a90:	2306      	movcs	r3, #6
   82a92:	9408      	str	r4, [sp, #32]
   82a94:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   82a98:	9305      	str	r3, [sp, #20]
   82a9a:	9403      	str	r4, [sp, #12]
   82a9c:	4f16      	ldr	r7, [pc, #88]	; (82af8 <_vfiprintf_r+0xc4c>)
   82a9e:	e472      	b.n	82386 <_vfiprintf_r+0x4da>
   82aa0:	9c08      	ldr	r4, [sp, #32]
   82aa2:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82aa4:	6823      	ldr	r3, [r4, #0]
   82aa6:	3404      	adds	r4, #4
   82aa8:	9408      	str	r4, [sp, #32]
   82aaa:	601d      	str	r5, [r3, #0]
   82aac:	f7ff ba31 	b.w	81f12 <_vfiprintf_r+0x66>
   82ab0:	9814      	ldr	r0, [sp, #80]	; 0x50
   82ab2:	4d12      	ldr	r5, [pc, #72]	; (82afc <_vfiprintf_r+0xc50>)
   82ab4:	3001      	adds	r0, #1
   82ab6:	e5fc      	b.n	826b2 <_vfiprintf_r+0x806>
   82ab8:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   82abc:	f8cd c014 	str.w	ip, [sp, #20]
   82ac0:	9507      	str	r5, [sp, #28]
   82ac2:	9408      	str	r4, [sp, #32]
   82ac4:	4684      	mov	ip, r0
   82ac6:	f7ff bb25 	b.w	82114 <_vfiprintf_r+0x268>
   82aca:	4608      	mov	r0, r1
   82acc:	e6b1      	b.n	82832 <_vfiprintf_r+0x986>
   82ace:	46a0      	mov	r8, r4
   82ad0:	2500      	movs	r5, #0
   82ad2:	f7ff ba5a 	b.w	81f8a <_vfiprintf_r+0xde>
   82ad6:	f8dd b020 	ldr.w	fp, [sp, #32]
   82ada:	f898 3001 	ldrb.w	r3, [r8, #1]
   82ade:	f8db 5000 	ldr.w	r5, [fp]
   82ae2:	f10b 0204 	add.w	r2, fp, #4
   82ae6:	2d00      	cmp	r5, #0
   82ae8:	9208      	str	r2, [sp, #32]
   82aea:	46a0      	mov	r8, r4
   82aec:	f6bf aa4b 	bge.w	81f86 <_vfiprintf_r+0xda>
   82af0:	f04f 35ff 	mov.w	r5, #4294967295
   82af4:	f7ff ba47 	b.w	81f86 <_vfiprintf_r+0xda>
   82af8:	00084c18 	.word	0x00084c18
   82afc:	00084c30 	.word	0x00084c30

00082b00 <__sbprintf>:
   82b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82b04:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   82b06:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82b0a:	4688      	mov	r8, r1
   82b0c:	9719      	str	r7, [sp, #100]	; 0x64
   82b0e:	f8d8 701c 	ldr.w	r7, [r8, #28]
   82b12:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   82b16:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   82b1a:	9707      	str	r7, [sp, #28]
   82b1c:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   82b20:	ac1a      	add	r4, sp, #104	; 0x68
   82b22:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82b26:	f02a 0a02 	bic.w	sl, sl, #2
   82b2a:	2600      	movs	r6, #0
   82b2c:	4669      	mov	r1, sp
   82b2e:	9400      	str	r4, [sp, #0]
   82b30:	9404      	str	r4, [sp, #16]
   82b32:	9502      	str	r5, [sp, #8]
   82b34:	9505      	str	r5, [sp, #20]
   82b36:	f8ad a00c 	strh.w	sl, [sp, #12]
   82b3a:	f8ad 900e 	strh.w	r9, [sp, #14]
   82b3e:	9709      	str	r7, [sp, #36]	; 0x24
   82b40:	9606      	str	r6, [sp, #24]
   82b42:	4605      	mov	r5, r0
   82b44:	f7ff f9b2 	bl	81eac <_vfiprintf_r>
   82b48:	1e04      	subs	r4, r0, #0
   82b4a:	db07      	blt.n	82b5c <__sbprintf+0x5c>
   82b4c:	4628      	mov	r0, r5
   82b4e:	4669      	mov	r1, sp
   82b50:	f000 f92a 	bl	82da8 <_fflush_r>
   82b54:	42b0      	cmp	r0, r6
   82b56:	bf18      	it	ne
   82b58:	f04f 34ff 	movne.w	r4, #4294967295
   82b5c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82b60:	065b      	lsls	r3, r3, #25
   82b62:	d505      	bpl.n	82b70 <__sbprintf+0x70>
   82b64:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   82b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82b6c:	f8a8 300c 	strh.w	r3, [r8, #12]
   82b70:	4620      	mov	r0, r4
   82b72:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82b7a:	bf00      	nop

00082b7c <__swsetup_r>:
   82b7c:	4b2f      	ldr	r3, [pc, #188]	; (82c3c <__swsetup_r+0xc0>)
   82b7e:	b570      	push	{r4, r5, r6, lr}
   82b80:	4606      	mov	r6, r0
   82b82:	6818      	ldr	r0, [r3, #0]
   82b84:	460c      	mov	r4, r1
   82b86:	b110      	cbz	r0, 82b8e <__swsetup_r+0x12>
   82b88:	6b82      	ldr	r2, [r0, #56]	; 0x38
   82b8a:	2a00      	cmp	r2, #0
   82b8c:	d036      	beq.n	82bfc <__swsetup_r+0x80>
   82b8e:	89a5      	ldrh	r5, [r4, #12]
   82b90:	b2ab      	uxth	r3, r5
   82b92:	0719      	lsls	r1, r3, #28
   82b94:	d50c      	bpl.n	82bb0 <__swsetup_r+0x34>
   82b96:	6922      	ldr	r2, [r4, #16]
   82b98:	b1aa      	cbz	r2, 82bc6 <__swsetup_r+0x4a>
   82b9a:	f013 0101 	ands.w	r1, r3, #1
   82b9e:	d01e      	beq.n	82bde <__swsetup_r+0x62>
   82ba0:	6963      	ldr	r3, [r4, #20]
   82ba2:	2100      	movs	r1, #0
   82ba4:	425b      	negs	r3, r3
   82ba6:	61a3      	str	r3, [r4, #24]
   82ba8:	60a1      	str	r1, [r4, #8]
   82baa:	b1f2      	cbz	r2, 82bea <__swsetup_r+0x6e>
   82bac:	2000      	movs	r0, #0
   82bae:	bd70      	pop	{r4, r5, r6, pc}
   82bb0:	06da      	lsls	r2, r3, #27
   82bb2:	d53a      	bpl.n	82c2a <__swsetup_r+0xae>
   82bb4:	075b      	lsls	r3, r3, #29
   82bb6:	d424      	bmi.n	82c02 <__swsetup_r+0x86>
   82bb8:	6922      	ldr	r2, [r4, #16]
   82bba:	f045 0308 	orr.w	r3, r5, #8
   82bbe:	81a3      	strh	r3, [r4, #12]
   82bc0:	b29b      	uxth	r3, r3
   82bc2:	2a00      	cmp	r2, #0
   82bc4:	d1e9      	bne.n	82b9a <__swsetup_r+0x1e>
   82bc6:	f403 7120 	and.w	r1, r3, #640	; 0x280
   82bca:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82bce:	d0e4      	beq.n	82b9a <__swsetup_r+0x1e>
   82bd0:	4630      	mov	r0, r6
   82bd2:	4621      	mov	r1, r4
   82bd4:	f000 fcce 	bl	83574 <__smakebuf_r>
   82bd8:	89a3      	ldrh	r3, [r4, #12]
   82bda:	6922      	ldr	r2, [r4, #16]
   82bdc:	e7dd      	b.n	82b9a <__swsetup_r+0x1e>
   82bde:	0798      	lsls	r0, r3, #30
   82be0:	bf58      	it	pl
   82be2:	6961      	ldrpl	r1, [r4, #20]
   82be4:	60a1      	str	r1, [r4, #8]
   82be6:	2a00      	cmp	r2, #0
   82be8:	d1e0      	bne.n	82bac <__swsetup_r+0x30>
   82bea:	89a3      	ldrh	r3, [r4, #12]
   82bec:	061a      	lsls	r2, r3, #24
   82bee:	d5dd      	bpl.n	82bac <__swsetup_r+0x30>
   82bf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82bf4:	81a3      	strh	r3, [r4, #12]
   82bf6:	f04f 30ff 	mov.w	r0, #4294967295
   82bfa:	bd70      	pop	{r4, r5, r6, pc}
   82bfc:	f000 f8f0 	bl	82de0 <__sinit>
   82c00:	e7c5      	b.n	82b8e <__swsetup_r+0x12>
   82c02:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82c04:	b149      	cbz	r1, 82c1a <__swsetup_r+0x9e>
   82c06:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82c0a:	4299      	cmp	r1, r3
   82c0c:	d003      	beq.n	82c16 <__swsetup_r+0x9a>
   82c0e:	4630      	mov	r0, r6
   82c10:	f000 fa2a 	bl	83068 <_free_r>
   82c14:	89a5      	ldrh	r5, [r4, #12]
   82c16:	2300      	movs	r3, #0
   82c18:	6323      	str	r3, [r4, #48]	; 0x30
   82c1a:	6922      	ldr	r2, [r4, #16]
   82c1c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   82c20:	2100      	movs	r1, #0
   82c22:	b2ad      	uxth	r5, r5
   82c24:	6022      	str	r2, [r4, #0]
   82c26:	6061      	str	r1, [r4, #4]
   82c28:	e7c7      	b.n	82bba <__swsetup_r+0x3e>
   82c2a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   82c2e:	2309      	movs	r3, #9
   82c30:	6033      	str	r3, [r6, #0]
   82c32:	f04f 30ff 	mov.w	r0, #4294967295
   82c36:	81a5      	strh	r5, [r4, #12]
   82c38:	bd70      	pop	{r4, r5, r6, pc}
   82c3a:	bf00      	nop
   82c3c:	20070630 	.word	0x20070630

00082c40 <register_fini>:
   82c40:	4b02      	ldr	r3, [pc, #8]	; (82c4c <register_fini+0xc>)
   82c42:	b113      	cbz	r3, 82c4a <register_fini+0xa>
   82c44:	4802      	ldr	r0, [pc, #8]	; (82c50 <register_fini+0x10>)
   82c46:	f000 b805 	b.w	82c54 <atexit>
   82c4a:	4770      	bx	lr
   82c4c:	00000000 	.word	0x00000000
   82c50:	00082edd 	.word	0x00082edd

00082c54 <atexit>:
   82c54:	4601      	mov	r1, r0
   82c56:	2000      	movs	r0, #0
   82c58:	4602      	mov	r2, r0
   82c5a:	4603      	mov	r3, r0
   82c5c:	f001 bbca 	b.w	843f4 <__register_exitproc>

00082c60 <__sflush_r>:
   82c60:	898b      	ldrh	r3, [r1, #12]
   82c62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82c66:	b29a      	uxth	r2, r3
   82c68:	460d      	mov	r5, r1
   82c6a:	0711      	lsls	r1, r2, #28
   82c6c:	4680      	mov	r8, r0
   82c6e:	d43c      	bmi.n	82cea <__sflush_r+0x8a>
   82c70:	686a      	ldr	r2, [r5, #4]
   82c72:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82c76:	2a00      	cmp	r2, #0
   82c78:	81ab      	strh	r3, [r5, #12]
   82c7a:	dd59      	ble.n	82d30 <__sflush_r+0xd0>
   82c7c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82c7e:	2c00      	cmp	r4, #0
   82c80:	d04b      	beq.n	82d1a <__sflush_r+0xba>
   82c82:	b29b      	uxth	r3, r3
   82c84:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82c88:	2100      	movs	r1, #0
   82c8a:	b292      	uxth	r2, r2
   82c8c:	f8d8 6000 	ldr.w	r6, [r8]
   82c90:	f8c8 1000 	str.w	r1, [r8]
   82c94:	2a00      	cmp	r2, #0
   82c96:	d04f      	beq.n	82d38 <__sflush_r+0xd8>
   82c98:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82c9a:	075f      	lsls	r7, r3, #29
   82c9c:	d505      	bpl.n	82caa <__sflush_r+0x4a>
   82c9e:	6869      	ldr	r1, [r5, #4]
   82ca0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82ca2:	1a52      	subs	r2, r2, r1
   82ca4:	b10b      	cbz	r3, 82caa <__sflush_r+0x4a>
   82ca6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82ca8:	1ad2      	subs	r2, r2, r3
   82caa:	4640      	mov	r0, r8
   82cac:	69e9      	ldr	r1, [r5, #28]
   82cae:	2300      	movs	r3, #0
   82cb0:	47a0      	blx	r4
   82cb2:	1c44      	adds	r4, r0, #1
   82cb4:	d04a      	beq.n	82d4c <__sflush_r+0xec>
   82cb6:	89ab      	ldrh	r3, [r5, #12]
   82cb8:	692a      	ldr	r2, [r5, #16]
   82cba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82cbe:	b29b      	uxth	r3, r3
   82cc0:	2100      	movs	r1, #0
   82cc2:	602a      	str	r2, [r5, #0]
   82cc4:	04da      	lsls	r2, r3, #19
   82cc6:	81ab      	strh	r3, [r5, #12]
   82cc8:	6069      	str	r1, [r5, #4]
   82cca:	d44c      	bmi.n	82d66 <__sflush_r+0x106>
   82ccc:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82cce:	f8c8 6000 	str.w	r6, [r8]
   82cd2:	b311      	cbz	r1, 82d1a <__sflush_r+0xba>
   82cd4:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82cd8:	4299      	cmp	r1, r3
   82cda:	d002      	beq.n	82ce2 <__sflush_r+0x82>
   82cdc:	4640      	mov	r0, r8
   82cde:	f000 f9c3 	bl	83068 <_free_r>
   82ce2:	2000      	movs	r0, #0
   82ce4:	6328      	str	r0, [r5, #48]	; 0x30
   82ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82cea:	692e      	ldr	r6, [r5, #16]
   82cec:	b1ae      	cbz	r6, 82d1a <__sflush_r+0xba>
   82cee:	0791      	lsls	r1, r2, #30
   82cf0:	682c      	ldr	r4, [r5, #0]
   82cf2:	bf0c      	ite	eq
   82cf4:	696b      	ldreq	r3, [r5, #20]
   82cf6:	2300      	movne	r3, #0
   82cf8:	602e      	str	r6, [r5, #0]
   82cfa:	1ba4      	subs	r4, r4, r6
   82cfc:	60ab      	str	r3, [r5, #8]
   82cfe:	e00a      	b.n	82d16 <__sflush_r+0xb6>
   82d00:	4632      	mov	r2, r6
   82d02:	4623      	mov	r3, r4
   82d04:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82d06:	4640      	mov	r0, r8
   82d08:	69e9      	ldr	r1, [r5, #28]
   82d0a:	47b8      	blx	r7
   82d0c:	2800      	cmp	r0, #0
   82d0e:	ebc0 0404 	rsb	r4, r0, r4
   82d12:	4406      	add	r6, r0
   82d14:	dd04      	ble.n	82d20 <__sflush_r+0xc0>
   82d16:	2c00      	cmp	r4, #0
   82d18:	dcf2      	bgt.n	82d00 <__sflush_r+0xa0>
   82d1a:	2000      	movs	r0, #0
   82d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82d20:	89ab      	ldrh	r3, [r5, #12]
   82d22:	f04f 30ff 	mov.w	r0, #4294967295
   82d26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82d2a:	81ab      	strh	r3, [r5, #12]
   82d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82d30:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82d32:	2a00      	cmp	r2, #0
   82d34:	dca2      	bgt.n	82c7c <__sflush_r+0x1c>
   82d36:	e7f0      	b.n	82d1a <__sflush_r+0xba>
   82d38:	2301      	movs	r3, #1
   82d3a:	4640      	mov	r0, r8
   82d3c:	69e9      	ldr	r1, [r5, #28]
   82d3e:	47a0      	blx	r4
   82d40:	1c43      	adds	r3, r0, #1
   82d42:	4602      	mov	r2, r0
   82d44:	d01e      	beq.n	82d84 <__sflush_r+0x124>
   82d46:	89ab      	ldrh	r3, [r5, #12]
   82d48:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82d4a:	e7a6      	b.n	82c9a <__sflush_r+0x3a>
   82d4c:	f8d8 3000 	ldr.w	r3, [r8]
   82d50:	b95b      	cbnz	r3, 82d6a <__sflush_r+0x10a>
   82d52:	89aa      	ldrh	r2, [r5, #12]
   82d54:	6929      	ldr	r1, [r5, #16]
   82d56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82d5a:	b292      	uxth	r2, r2
   82d5c:	606b      	str	r3, [r5, #4]
   82d5e:	04d3      	lsls	r3, r2, #19
   82d60:	81aa      	strh	r2, [r5, #12]
   82d62:	6029      	str	r1, [r5, #0]
   82d64:	d5b2      	bpl.n	82ccc <__sflush_r+0x6c>
   82d66:	6528      	str	r0, [r5, #80]	; 0x50
   82d68:	e7b0      	b.n	82ccc <__sflush_r+0x6c>
   82d6a:	2b1d      	cmp	r3, #29
   82d6c:	d001      	beq.n	82d72 <__sflush_r+0x112>
   82d6e:	2b16      	cmp	r3, #22
   82d70:	d113      	bne.n	82d9a <__sflush_r+0x13a>
   82d72:	89a9      	ldrh	r1, [r5, #12]
   82d74:	692b      	ldr	r3, [r5, #16]
   82d76:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82d7a:	2200      	movs	r2, #0
   82d7c:	81a9      	strh	r1, [r5, #12]
   82d7e:	602b      	str	r3, [r5, #0]
   82d80:	606a      	str	r2, [r5, #4]
   82d82:	e7a3      	b.n	82ccc <__sflush_r+0x6c>
   82d84:	f8d8 3000 	ldr.w	r3, [r8]
   82d88:	2b00      	cmp	r3, #0
   82d8a:	d0dc      	beq.n	82d46 <__sflush_r+0xe6>
   82d8c:	2b1d      	cmp	r3, #29
   82d8e:	d001      	beq.n	82d94 <__sflush_r+0x134>
   82d90:	2b16      	cmp	r3, #22
   82d92:	d1c5      	bne.n	82d20 <__sflush_r+0xc0>
   82d94:	f8c8 6000 	str.w	r6, [r8]
   82d98:	e7bf      	b.n	82d1a <__sflush_r+0xba>
   82d9a:	89ab      	ldrh	r3, [r5, #12]
   82d9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82da0:	81ab      	strh	r3, [r5, #12]
   82da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82da6:	bf00      	nop

00082da8 <_fflush_r>:
   82da8:	b510      	push	{r4, lr}
   82daa:	4604      	mov	r4, r0
   82dac:	b082      	sub	sp, #8
   82dae:	b108      	cbz	r0, 82db4 <_fflush_r+0xc>
   82db0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82db2:	b153      	cbz	r3, 82dca <_fflush_r+0x22>
   82db4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82db8:	b908      	cbnz	r0, 82dbe <_fflush_r+0x16>
   82dba:	b002      	add	sp, #8
   82dbc:	bd10      	pop	{r4, pc}
   82dbe:	4620      	mov	r0, r4
   82dc0:	b002      	add	sp, #8
   82dc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82dc6:	f7ff bf4b 	b.w	82c60 <__sflush_r>
   82dca:	9101      	str	r1, [sp, #4]
   82dcc:	f000 f808 	bl	82de0 <__sinit>
   82dd0:	9901      	ldr	r1, [sp, #4]
   82dd2:	e7ef      	b.n	82db4 <_fflush_r+0xc>

00082dd4 <_cleanup_r>:
   82dd4:	4901      	ldr	r1, [pc, #4]	; (82ddc <_cleanup_r+0x8>)
   82dd6:	f000 bb9f 	b.w	83518 <_fwalk>
   82dda:	bf00      	nop
   82ddc:	00084541 	.word	0x00084541

00082de0 <__sinit>:
   82de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82de4:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82de6:	b083      	sub	sp, #12
   82de8:	4607      	mov	r7, r0
   82dea:	2c00      	cmp	r4, #0
   82dec:	d165      	bne.n	82eba <__sinit+0xda>
   82dee:	687d      	ldr	r5, [r7, #4]
   82df0:	4833      	ldr	r0, [pc, #204]	; (82ec0 <__sinit+0xe0>)
   82df2:	2304      	movs	r3, #4
   82df4:	2103      	movs	r1, #3
   82df6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82dfa:	63f8      	str	r0, [r7, #60]	; 0x3c
   82dfc:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   82e00:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82e04:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82e08:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82e0c:	81ab      	strh	r3, [r5, #12]
   82e0e:	602c      	str	r4, [r5, #0]
   82e10:	606c      	str	r4, [r5, #4]
   82e12:	60ac      	str	r4, [r5, #8]
   82e14:	666c      	str	r4, [r5, #100]	; 0x64
   82e16:	81ec      	strh	r4, [r5, #14]
   82e18:	612c      	str	r4, [r5, #16]
   82e1a:	616c      	str	r4, [r5, #20]
   82e1c:	61ac      	str	r4, [r5, #24]
   82e1e:	4621      	mov	r1, r4
   82e20:	2208      	movs	r2, #8
   82e22:	f7fe ff35 	bl	81c90 <memset>
   82e26:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82ec4 <__sinit+0xe4>
   82e2a:	68be      	ldr	r6, [r7, #8]
   82e2c:	f8df a098 	ldr.w	sl, [pc, #152]	; 82ec8 <__sinit+0xe8>
   82e30:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82ecc <__sinit+0xec>
   82e34:	f8df 8098 	ldr.w	r8, [pc, #152]	; 82ed0 <__sinit+0xf0>
   82e38:	2301      	movs	r3, #1
   82e3a:	2209      	movs	r2, #9
   82e3c:	61ed      	str	r5, [r5, #28]
   82e3e:	f8c5 b020 	str.w	fp, [r5, #32]
   82e42:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82e46:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82e4a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82e4e:	4621      	mov	r1, r4
   82e50:	81f3      	strh	r3, [r6, #14]
   82e52:	81b2      	strh	r2, [r6, #12]
   82e54:	6034      	str	r4, [r6, #0]
   82e56:	6074      	str	r4, [r6, #4]
   82e58:	60b4      	str	r4, [r6, #8]
   82e5a:	6674      	str	r4, [r6, #100]	; 0x64
   82e5c:	6134      	str	r4, [r6, #16]
   82e5e:	6174      	str	r4, [r6, #20]
   82e60:	61b4      	str	r4, [r6, #24]
   82e62:	2208      	movs	r2, #8
   82e64:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82e68:	9301      	str	r3, [sp, #4]
   82e6a:	f7fe ff11 	bl	81c90 <memset>
   82e6e:	68fd      	ldr	r5, [r7, #12]
   82e70:	2012      	movs	r0, #18
   82e72:	2202      	movs	r2, #2
   82e74:	61f6      	str	r6, [r6, #28]
   82e76:	f8c6 b020 	str.w	fp, [r6, #32]
   82e7a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   82e7e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   82e82:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   82e86:	4621      	mov	r1, r4
   82e88:	81a8      	strh	r0, [r5, #12]
   82e8a:	81ea      	strh	r2, [r5, #14]
   82e8c:	602c      	str	r4, [r5, #0]
   82e8e:	606c      	str	r4, [r5, #4]
   82e90:	60ac      	str	r4, [r5, #8]
   82e92:	666c      	str	r4, [r5, #100]	; 0x64
   82e94:	612c      	str	r4, [r5, #16]
   82e96:	616c      	str	r4, [r5, #20]
   82e98:	61ac      	str	r4, [r5, #24]
   82e9a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82e9e:	2208      	movs	r2, #8
   82ea0:	f7fe fef6 	bl	81c90 <memset>
   82ea4:	9b01      	ldr	r3, [sp, #4]
   82ea6:	61ed      	str	r5, [r5, #28]
   82ea8:	f8c5 b020 	str.w	fp, [r5, #32]
   82eac:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82eb0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82eb4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82eb8:	63bb      	str	r3, [r7, #56]	; 0x38
   82eba:	b003      	add	sp, #12
   82ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ec0:	00082dd5 	.word	0x00082dd5
   82ec4:	000841d5 	.word	0x000841d5
   82ec8:	000841f9 	.word	0x000841f9
   82ecc:	00084231 	.word	0x00084231
   82ed0:	00084251 	.word	0x00084251

00082ed4 <__sfp_lock_acquire>:
   82ed4:	4770      	bx	lr
   82ed6:	bf00      	nop

00082ed8 <__sfp_lock_release>:
   82ed8:	4770      	bx	lr
   82eda:	bf00      	nop

00082edc <__libc_fini_array>:
   82edc:	b538      	push	{r3, r4, r5, lr}
   82ede:	4d09      	ldr	r5, [pc, #36]	; (82f04 <__libc_fini_array+0x28>)
   82ee0:	4c09      	ldr	r4, [pc, #36]	; (82f08 <__libc_fini_array+0x2c>)
   82ee2:	1b64      	subs	r4, r4, r5
   82ee4:	10a4      	asrs	r4, r4, #2
   82ee6:	bf18      	it	ne
   82ee8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82eec:	d005      	beq.n	82efa <__libc_fini_array+0x1e>
   82eee:	3c01      	subs	r4, #1
   82ef0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82ef4:	4798      	blx	r3
   82ef6:	2c00      	cmp	r4, #0
   82ef8:	d1f9      	bne.n	82eee <__libc_fini_array+0x12>
   82efa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82efe:	f001 bea9 	b.w	84c54 <_fini>
   82f02:	bf00      	nop
   82f04:	00084c60 	.word	0x00084c60
   82f08:	00084c64 	.word	0x00084c64

00082f0c <_fputwc_r>:
   82f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82f10:	8993      	ldrh	r3, [r2, #12]
   82f12:	460f      	mov	r7, r1
   82f14:	0499      	lsls	r1, r3, #18
   82f16:	b082      	sub	sp, #8
   82f18:	4614      	mov	r4, r2
   82f1a:	4680      	mov	r8, r0
   82f1c:	d406      	bmi.n	82f2c <_fputwc_r+0x20>
   82f1e:	6e52      	ldr	r2, [r2, #100]	; 0x64
   82f20:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82f24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82f28:	81a3      	strh	r3, [r4, #12]
   82f2a:	6662      	str	r2, [r4, #100]	; 0x64
   82f2c:	f000 fb1c 	bl	83568 <__locale_mb_cur_max>
   82f30:	2801      	cmp	r0, #1
   82f32:	d03e      	beq.n	82fb2 <_fputwc_r+0xa6>
   82f34:	463a      	mov	r2, r7
   82f36:	4640      	mov	r0, r8
   82f38:	a901      	add	r1, sp, #4
   82f3a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82f3e:	f001 fa0f 	bl	84360 <_wcrtomb_r>
   82f42:	1c42      	adds	r2, r0, #1
   82f44:	4606      	mov	r6, r0
   82f46:	d02d      	beq.n	82fa4 <_fputwc_r+0x98>
   82f48:	2800      	cmp	r0, #0
   82f4a:	d03a      	beq.n	82fc2 <_fputwc_r+0xb6>
   82f4c:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82f50:	2500      	movs	r5, #0
   82f52:	e009      	b.n	82f68 <_fputwc_r+0x5c>
   82f54:	6823      	ldr	r3, [r4, #0]
   82f56:	7019      	strb	r1, [r3, #0]
   82f58:	6823      	ldr	r3, [r4, #0]
   82f5a:	3301      	adds	r3, #1
   82f5c:	6023      	str	r3, [r4, #0]
   82f5e:	3501      	adds	r5, #1
   82f60:	42b5      	cmp	r5, r6
   82f62:	d22e      	bcs.n	82fc2 <_fputwc_r+0xb6>
   82f64:	ab01      	add	r3, sp, #4
   82f66:	5ce9      	ldrb	r1, [r5, r3]
   82f68:	68a3      	ldr	r3, [r4, #8]
   82f6a:	3b01      	subs	r3, #1
   82f6c:	2b00      	cmp	r3, #0
   82f6e:	60a3      	str	r3, [r4, #8]
   82f70:	daf0      	bge.n	82f54 <_fputwc_r+0x48>
   82f72:	69a2      	ldr	r2, [r4, #24]
   82f74:	4293      	cmp	r3, r2
   82f76:	db06      	blt.n	82f86 <_fputwc_r+0x7a>
   82f78:	6823      	ldr	r3, [r4, #0]
   82f7a:	7019      	strb	r1, [r3, #0]
   82f7c:	6823      	ldr	r3, [r4, #0]
   82f7e:	7819      	ldrb	r1, [r3, #0]
   82f80:	3301      	adds	r3, #1
   82f82:	290a      	cmp	r1, #10
   82f84:	d1ea      	bne.n	82f5c <_fputwc_r+0x50>
   82f86:	4640      	mov	r0, r8
   82f88:	4622      	mov	r2, r4
   82f8a:	f001 f995 	bl	842b8 <__swbuf_r>
   82f8e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   82f92:	4258      	negs	r0, r3
   82f94:	4158      	adcs	r0, r3
   82f96:	2800      	cmp	r0, #0
   82f98:	d0e1      	beq.n	82f5e <_fputwc_r+0x52>
   82f9a:	f04f 30ff 	mov.w	r0, #4294967295
   82f9e:	b002      	add	sp, #8
   82fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82fa4:	89a3      	ldrh	r3, [r4, #12]
   82fa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82faa:	81a3      	strh	r3, [r4, #12]
   82fac:	b002      	add	sp, #8
   82fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82fb2:	1e7b      	subs	r3, r7, #1
   82fb4:	2bfe      	cmp	r3, #254	; 0xfe
   82fb6:	d8bd      	bhi.n	82f34 <_fputwc_r+0x28>
   82fb8:	b2f9      	uxtb	r1, r7
   82fba:	4606      	mov	r6, r0
   82fbc:	f88d 1004 	strb.w	r1, [sp, #4]
   82fc0:	e7c6      	b.n	82f50 <_fputwc_r+0x44>
   82fc2:	4638      	mov	r0, r7
   82fc4:	b002      	add	sp, #8
   82fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82fca:	bf00      	nop

00082fcc <_malloc_trim_r>:
   82fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82fce:	4d23      	ldr	r5, [pc, #140]	; (8305c <_malloc_trim_r+0x90>)
   82fd0:	460f      	mov	r7, r1
   82fd2:	4604      	mov	r4, r0
   82fd4:	f000 ff08 	bl	83de8 <__malloc_lock>
   82fd8:	68ab      	ldr	r3, [r5, #8]
   82fda:	685e      	ldr	r6, [r3, #4]
   82fdc:	f026 0603 	bic.w	r6, r6, #3
   82fe0:	1bf1      	subs	r1, r6, r7
   82fe2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82fe6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82fea:	f021 010f 	bic.w	r1, r1, #15
   82fee:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   82ff2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   82ff6:	db07      	blt.n	83008 <_malloc_trim_r+0x3c>
   82ff8:	4620      	mov	r0, r4
   82ffa:	2100      	movs	r1, #0
   82ffc:	f001 f8d8 	bl	841b0 <_sbrk_r>
   83000:	68ab      	ldr	r3, [r5, #8]
   83002:	4433      	add	r3, r6
   83004:	4298      	cmp	r0, r3
   83006:	d004      	beq.n	83012 <_malloc_trim_r+0x46>
   83008:	4620      	mov	r0, r4
   8300a:	f000 feef 	bl	83dec <__malloc_unlock>
   8300e:	2000      	movs	r0, #0
   83010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83012:	4620      	mov	r0, r4
   83014:	4279      	negs	r1, r7
   83016:	f001 f8cb 	bl	841b0 <_sbrk_r>
   8301a:	3001      	adds	r0, #1
   8301c:	d00d      	beq.n	8303a <_malloc_trim_r+0x6e>
   8301e:	4b10      	ldr	r3, [pc, #64]	; (83060 <_malloc_trim_r+0x94>)
   83020:	68aa      	ldr	r2, [r5, #8]
   83022:	6819      	ldr	r1, [r3, #0]
   83024:	1bf6      	subs	r6, r6, r7
   83026:	f046 0601 	orr.w	r6, r6, #1
   8302a:	4620      	mov	r0, r4
   8302c:	1bc9      	subs	r1, r1, r7
   8302e:	6056      	str	r6, [r2, #4]
   83030:	6019      	str	r1, [r3, #0]
   83032:	f000 fedb 	bl	83dec <__malloc_unlock>
   83036:	2001      	movs	r0, #1
   83038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8303a:	4620      	mov	r0, r4
   8303c:	2100      	movs	r1, #0
   8303e:	f001 f8b7 	bl	841b0 <_sbrk_r>
   83042:	68ab      	ldr	r3, [r5, #8]
   83044:	1ac2      	subs	r2, r0, r3
   83046:	2a0f      	cmp	r2, #15
   83048:	ddde      	ble.n	83008 <_malloc_trim_r+0x3c>
   8304a:	4d06      	ldr	r5, [pc, #24]	; (83064 <_malloc_trim_r+0x98>)
   8304c:	4904      	ldr	r1, [pc, #16]	; (83060 <_malloc_trim_r+0x94>)
   8304e:	682d      	ldr	r5, [r5, #0]
   83050:	f042 0201 	orr.w	r2, r2, #1
   83054:	1b40      	subs	r0, r0, r5
   83056:	605a      	str	r2, [r3, #4]
   83058:	6008      	str	r0, [r1, #0]
   8305a:	e7d5      	b.n	83008 <_malloc_trim_r+0x3c>
   8305c:	20070658 	.word	0x20070658
   83060:	20070b14 	.word	0x20070b14
   83064:	20070a64 	.word	0x20070a64

00083068 <_free_r>:
   83068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8306c:	460d      	mov	r5, r1
   8306e:	4606      	mov	r6, r0
   83070:	2900      	cmp	r1, #0
   83072:	d055      	beq.n	83120 <_free_r+0xb8>
   83074:	f000 feb8 	bl	83de8 <__malloc_lock>
   83078:	f855 1c04 	ldr.w	r1, [r5, #-4]
   8307c:	f8df c170 	ldr.w	ip, [pc, #368]	; 831f0 <_free_r+0x188>
   83080:	f1a5 0408 	sub.w	r4, r5, #8
   83084:	f021 0301 	bic.w	r3, r1, #1
   83088:	18e2      	adds	r2, r4, r3
   8308a:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8308e:	6857      	ldr	r7, [r2, #4]
   83090:	4290      	cmp	r0, r2
   83092:	f027 0703 	bic.w	r7, r7, #3
   83096:	d068      	beq.n	8316a <_free_r+0x102>
   83098:	f011 0101 	ands.w	r1, r1, #1
   8309c:	6057      	str	r7, [r2, #4]
   8309e:	d032      	beq.n	83106 <_free_r+0x9e>
   830a0:	2100      	movs	r1, #0
   830a2:	19d0      	adds	r0, r2, r7
   830a4:	6840      	ldr	r0, [r0, #4]
   830a6:	07c0      	lsls	r0, r0, #31
   830a8:	d406      	bmi.n	830b8 <_free_r+0x50>
   830aa:	443b      	add	r3, r7
   830ac:	6890      	ldr	r0, [r2, #8]
   830ae:	2900      	cmp	r1, #0
   830b0:	d04d      	beq.n	8314e <_free_r+0xe6>
   830b2:	68d2      	ldr	r2, [r2, #12]
   830b4:	60c2      	str	r2, [r0, #12]
   830b6:	6090      	str	r0, [r2, #8]
   830b8:	f043 0201 	orr.w	r2, r3, #1
   830bc:	6062      	str	r2, [r4, #4]
   830be:	50e3      	str	r3, [r4, r3]
   830c0:	b9e1      	cbnz	r1, 830fc <_free_r+0x94>
   830c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   830c6:	d32d      	bcc.n	83124 <_free_r+0xbc>
   830c8:	0a5a      	lsrs	r2, r3, #9
   830ca:	2a04      	cmp	r2, #4
   830cc:	d869      	bhi.n	831a2 <_free_r+0x13a>
   830ce:	0998      	lsrs	r0, r3, #6
   830d0:	3038      	adds	r0, #56	; 0x38
   830d2:	0041      	lsls	r1, r0, #1
   830d4:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   830d8:	f8dc 2008 	ldr.w	r2, [ip, #8]
   830dc:	4944      	ldr	r1, [pc, #272]	; (831f0 <_free_r+0x188>)
   830de:	4562      	cmp	r2, ip
   830e0:	d065      	beq.n	831ae <_free_r+0x146>
   830e2:	6851      	ldr	r1, [r2, #4]
   830e4:	f021 0103 	bic.w	r1, r1, #3
   830e8:	428b      	cmp	r3, r1
   830ea:	d202      	bcs.n	830f2 <_free_r+0x8a>
   830ec:	6892      	ldr	r2, [r2, #8]
   830ee:	4594      	cmp	ip, r2
   830f0:	d1f7      	bne.n	830e2 <_free_r+0x7a>
   830f2:	68d3      	ldr	r3, [r2, #12]
   830f4:	60e3      	str	r3, [r4, #12]
   830f6:	60a2      	str	r2, [r4, #8]
   830f8:	609c      	str	r4, [r3, #8]
   830fa:	60d4      	str	r4, [r2, #12]
   830fc:	4630      	mov	r0, r6
   830fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83102:	f000 be73 	b.w	83dec <__malloc_unlock>
   83106:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8310a:	f10c 0808 	add.w	r8, ip, #8
   8310e:	1b64      	subs	r4, r4, r5
   83110:	68a0      	ldr	r0, [r4, #8]
   83112:	442b      	add	r3, r5
   83114:	4540      	cmp	r0, r8
   83116:	d042      	beq.n	8319e <_free_r+0x136>
   83118:	68e5      	ldr	r5, [r4, #12]
   8311a:	60c5      	str	r5, [r0, #12]
   8311c:	60a8      	str	r0, [r5, #8]
   8311e:	e7c0      	b.n	830a2 <_free_r+0x3a>
   83120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83124:	08db      	lsrs	r3, r3, #3
   83126:	109a      	asrs	r2, r3, #2
   83128:	2001      	movs	r0, #1
   8312a:	4090      	lsls	r0, r2
   8312c:	f8dc 1004 	ldr.w	r1, [ip, #4]
   83130:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   83134:	689a      	ldr	r2, [r3, #8]
   83136:	4301      	orrs	r1, r0
   83138:	60a2      	str	r2, [r4, #8]
   8313a:	60e3      	str	r3, [r4, #12]
   8313c:	f8cc 1004 	str.w	r1, [ip, #4]
   83140:	4630      	mov	r0, r6
   83142:	609c      	str	r4, [r3, #8]
   83144:	60d4      	str	r4, [r2, #12]
   83146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8314a:	f000 be4f 	b.w	83dec <__malloc_unlock>
   8314e:	4d29      	ldr	r5, [pc, #164]	; (831f4 <_free_r+0x18c>)
   83150:	42a8      	cmp	r0, r5
   83152:	d1ae      	bne.n	830b2 <_free_r+0x4a>
   83154:	f043 0201 	orr.w	r2, r3, #1
   83158:	f8cc 4014 	str.w	r4, [ip, #20]
   8315c:	f8cc 4010 	str.w	r4, [ip, #16]
   83160:	60e0      	str	r0, [r4, #12]
   83162:	60a0      	str	r0, [r4, #8]
   83164:	6062      	str	r2, [r4, #4]
   83166:	50e3      	str	r3, [r4, r3]
   83168:	e7c8      	b.n	830fc <_free_r+0x94>
   8316a:	441f      	add	r7, r3
   8316c:	07cb      	lsls	r3, r1, #31
   8316e:	d407      	bmi.n	83180 <_free_r+0x118>
   83170:	f855 1c08 	ldr.w	r1, [r5, #-8]
   83174:	1a64      	subs	r4, r4, r1
   83176:	68e3      	ldr	r3, [r4, #12]
   83178:	68a2      	ldr	r2, [r4, #8]
   8317a:	440f      	add	r7, r1
   8317c:	60d3      	str	r3, [r2, #12]
   8317e:	609a      	str	r2, [r3, #8]
   83180:	4b1d      	ldr	r3, [pc, #116]	; (831f8 <_free_r+0x190>)
   83182:	f047 0201 	orr.w	r2, r7, #1
   83186:	681b      	ldr	r3, [r3, #0]
   83188:	6062      	str	r2, [r4, #4]
   8318a:	429f      	cmp	r7, r3
   8318c:	f8cc 4008 	str.w	r4, [ip, #8]
   83190:	d3b4      	bcc.n	830fc <_free_r+0x94>
   83192:	4b1a      	ldr	r3, [pc, #104]	; (831fc <_free_r+0x194>)
   83194:	4630      	mov	r0, r6
   83196:	6819      	ldr	r1, [r3, #0]
   83198:	f7ff ff18 	bl	82fcc <_malloc_trim_r>
   8319c:	e7ae      	b.n	830fc <_free_r+0x94>
   8319e:	2101      	movs	r1, #1
   831a0:	e77f      	b.n	830a2 <_free_r+0x3a>
   831a2:	2a14      	cmp	r2, #20
   831a4:	d80b      	bhi.n	831be <_free_r+0x156>
   831a6:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   831aa:	0041      	lsls	r1, r0, #1
   831ac:	e792      	b.n	830d4 <_free_r+0x6c>
   831ae:	1080      	asrs	r0, r0, #2
   831b0:	2501      	movs	r5, #1
   831b2:	4085      	lsls	r5, r0
   831b4:	6848      	ldr	r0, [r1, #4]
   831b6:	4613      	mov	r3, r2
   831b8:	4328      	orrs	r0, r5
   831ba:	6048      	str	r0, [r1, #4]
   831bc:	e79a      	b.n	830f4 <_free_r+0x8c>
   831be:	2a54      	cmp	r2, #84	; 0x54
   831c0:	d803      	bhi.n	831ca <_free_r+0x162>
   831c2:	0b18      	lsrs	r0, r3, #12
   831c4:	306e      	adds	r0, #110	; 0x6e
   831c6:	0041      	lsls	r1, r0, #1
   831c8:	e784      	b.n	830d4 <_free_r+0x6c>
   831ca:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   831ce:	d803      	bhi.n	831d8 <_free_r+0x170>
   831d0:	0bd8      	lsrs	r0, r3, #15
   831d2:	3077      	adds	r0, #119	; 0x77
   831d4:	0041      	lsls	r1, r0, #1
   831d6:	e77d      	b.n	830d4 <_free_r+0x6c>
   831d8:	f240 5154 	movw	r1, #1364	; 0x554
   831dc:	428a      	cmp	r2, r1
   831de:	d803      	bhi.n	831e8 <_free_r+0x180>
   831e0:	0c98      	lsrs	r0, r3, #18
   831e2:	307c      	adds	r0, #124	; 0x7c
   831e4:	0041      	lsls	r1, r0, #1
   831e6:	e775      	b.n	830d4 <_free_r+0x6c>
   831e8:	21fc      	movs	r1, #252	; 0xfc
   831ea:	207e      	movs	r0, #126	; 0x7e
   831ec:	e772      	b.n	830d4 <_free_r+0x6c>
   831ee:	bf00      	nop
   831f0:	20070658 	.word	0x20070658
   831f4:	20070660 	.word	0x20070660
   831f8:	20070a60 	.word	0x20070a60
   831fc:	20070b10 	.word	0x20070b10

00083200 <__sfvwrite_r>:
   83200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83204:	6893      	ldr	r3, [r2, #8]
   83206:	b083      	sub	sp, #12
   83208:	4616      	mov	r6, r2
   8320a:	4681      	mov	r9, r0
   8320c:	460c      	mov	r4, r1
   8320e:	b32b      	cbz	r3, 8325c <__sfvwrite_r+0x5c>
   83210:	898b      	ldrh	r3, [r1, #12]
   83212:	0719      	lsls	r1, r3, #28
   83214:	d526      	bpl.n	83264 <__sfvwrite_r+0x64>
   83216:	6922      	ldr	r2, [r4, #16]
   83218:	b322      	cbz	r2, 83264 <__sfvwrite_r+0x64>
   8321a:	f003 0202 	and.w	r2, r3, #2
   8321e:	b292      	uxth	r2, r2
   83220:	6835      	ldr	r5, [r6, #0]
   83222:	2a00      	cmp	r2, #0
   83224:	d02c      	beq.n	83280 <__sfvwrite_r+0x80>
   83226:	f04f 0a00 	mov.w	sl, #0
   8322a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 83514 <__sfvwrite_r+0x314>
   8322e:	46d0      	mov	r8, sl
   83230:	45d8      	cmp	r8, fp
   83232:	bf34      	ite	cc
   83234:	4643      	movcc	r3, r8
   83236:	465b      	movcs	r3, fp
   83238:	4652      	mov	r2, sl
   8323a:	4648      	mov	r0, r9
   8323c:	f1b8 0f00 	cmp.w	r8, #0
   83240:	d04f      	beq.n	832e2 <__sfvwrite_r+0xe2>
   83242:	69e1      	ldr	r1, [r4, #28]
   83244:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83246:	47b8      	blx	r7
   83248:	2800      	cmp	r0, #0
   8324a:	dd56      	ble.n	832fa <__sfvwrite_r+0xfa>
   8324c:	68b3      	ldr	r3, [r6, #8]
   8324e:	4482      	add	sl, r0
   83250:	1a1b      	subs	r3, r3, r0
   83252:	ebc0 0808 	rsb	r8, r0, r8
   83256:	60b3      	str	r3, [r6, #8]
   83258:	2b00      	cmp	r3, #0
   8325a:	d1e9      	bne.n	83230 <__sfvwrite_r+0x30>
   8325c:	2000      	movs	r0, #0
   8325e:	b003      	add	sp, #12
   83260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83264:	4648      	mov	r0, r9
   83266:	4621      	mov	r1, r4
   83268:	f7ff fc88 	bl	82b7c <__swsetup_r>
   8326c:	2800      	cmp	r0, #0
   8326e:	f040 8148 	bne.w	83502 <__sfvwrite_r+0x302>
   83272:	89a3      	ldrh	r3, [r4, #12]
   83274:	6835      	ldr	r5, [r6, #0]
   83276:	f003 0202 	and.w	r2, r3, #2
   8327a:	b292      	uxth	r2, r2
   8327c:	2a00      	cmp	r2, #0
   8327e:	d1d2      	bne.n	83226 <__sfvwrite_r+0x26>
   83280:	f013 0a01 	ands.w	sl, r3, #1
   83284:	d142      	bne.n	8330c <__sfvwrite_r+0x10c>
   83286:	46d0      	mov	r8, sl
   83288:	f1b8 0f00 	cmp.w	r8, #0
   8328c:	d023      	beq.n	832d6 <__sfvwrite_r+0xd6>
   8328e:	059a      	lsls	r2, r3, #22
   83290:	68a7      	ldr	r7, [r4, #8]
   83292:	d576      	bpl.n	83382 <__sfvwrite_r+0x182>
   83294:	45b8      	cmp	r8, r7
   83296:	f0c0 80a4 	bcc.w	833e2 <__sfvwrite_r+0x1e2>
   8329a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8329e:	f040 80b2 	bne.w	83406 <__sfvwrite_r+0x206>
   832a2:	6820      	ldr	r0, [r4, #0]
   832a4:	46bb      	mov	fp, r7
   832a6:	4651      	mov	r1, sl
   832a8:	465a      	mov	r2, fp
   832aa:	f000 fd37 	bl	83d1c <memmove>
   832ae:	68a2      	ldr	r2, [r4, #8]
   832b0:	6821      	ldr	r1, [r4, #0]
   832b2:	1bd2      	subs	r2, r2, r7
   832b4:	eb01 030b 	add.w	r3, r1, fp
   832b8:	60a2      	str	r2, [r4, #8]
   832ba:	6023      	str	r3, [r4, #0]
   832bc:	4642      	mov	r2, r8
   832be:	68b3      	ldr	r3, [r6, #8]
   832c0:	4492      	add	sl, r2
   832c2:	1a9b      	subs	r3, r3, r2
   832c4:	ebc2 0808 	rsb	r8, r2, r8
   832c8:	60b3      	str	r3, [r6, #8]
   832ca:	2b00      	cmp	r3, #0
   832cc:	d0c6      	beq.n	8325c <__sfvwrite_r+0x5c>
   832ce:	89a3      	ldrh	r3, [r4, #12]
   832d0:	f1b8 0f00 	cmp.w	r8, #0
   832d4:	d1db      	bne.n	8328e <__sfvwrite_r+0x8e>
   832d6:	f8d5 a000 	ldr.w	sl, [r5]
   832da:	f8d5 8004 	ldr.w	r8, [r5, #4]
   832de:	3508      	adds	r5, #8
   832e0:	e7d2      	b.n	83288 <__sfvwrite_r+0x88>
   832e2:	f8d5 a000 	ldr.w	sl, [r5]
   832e6:	f8d5 8004 	ldr.w	r8, [r5, #4]
   832ea:	3508      	adds	r5, #8
   832ec:	e7a0      	b.n	83230 <__sfvwrite_r+0x30>
   832ee:	4648      	mov	r0, r9
   832f0:	4621      	mov	r1, r4
   832f2:	f7ff fd59 	bl	82da8 <_fflush_r>
   832f6:	2800      	cmp	r0, #0
   832f8:	d059      	beq.n	833ae <__sfvwrite_r+0x1ae>
   832fa:	89a3      	ldrh	r3, [r4, #12]
   832fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83300:	f04f 30ff 	mov.w	r0, #4294967295
   83304:	81a3      	strh	r3, [r4, #12]
   83306:	b003      	add	sp, #12
   83308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8330c:	4692      	mov	sl, r2
   8330e:	9201      	str	r2, [sp, #4]
   83310:	4693      	mov	fp, r2
   83312:	4690      	mov	r8, r2
   83314:	f1b8 0f00 	cmp.w	r8, #0
   83318:	d02b      	beq.n	83372 <__sfvwrite_r+0x172>
   8331a:	9f01      	ldr	r7, [sp, #4]
   8331c:	2f00      	cmp	r7, #0
   8331e:	d064      	beq.n	833ea <__sfvwrite_r+0x1ea>
   83320:	6820      	ldr	r0, [r4, #0]
   83322:	6921      	ldr	r1, [r4, #16]
   83324:	45c2      	cmp	sl, r8
   83326:	bf34      	ite	cc
   83328:	4653      	movcc	r3, sl
   8332a:	4643      	movcs	r3, r8
   8332c:	4288      	cmp	r0, r1
   8332e:	461f      	mov	r7, r3
   83330:	f8d4 c008 	ldr.w	ip, [r4, #8]
   83334:	6962      	ldr	r2, [r4, #20]
   83336:	d903      	bls.n	83340 <__sfvwrite_r+0x140>
   83338:	4494      	add	ip, r2
   8333a:	4563      	cmp	r3, ip
   8333c:	f300 80ae 	bgt.w	8349c <__sfvwrite_r+0x29c>
   83340:	4293      	cmp	r3, r2
   83342:	db36      	blt.n	833b2 <__sfvwrite_r+0x1b2>
   83344:	4613      	mov	r3, r2
   83346:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83348:	4648      	mov	r0, r9
   8334a:	69e1      	ldr	r1, [r4, #28]
   8334c:	465a      	mov	r2, fp
   8334e:	47b8      	blx	r7
   83350:	1e07      	subs	r7, r0, #0
   83352:	ddd2      	ble.n	832fa <__sfvwrite_r+0xfa>
   83354:	ebba 0a07 	subs.w	sl, sl, r7
   83358:	d03a      	beq.n	833d0 <__sfvwrite_r+0x1d0>
   8335a:	68b3      	ldr	r3, [r6, #8]
   8335c:	44bb      	add	fp, r7
   8335e:	1bdb      	subs	r3, r3, r7
   83360:	ebc7 0808 	rsb	r8, r7, r8
   83364:	60b3      	str	r3, [r6, #8]
   83366:	2b00      	cmp	r3, #0
   83368:	f43f af78 	beq.w	8325c <__sfvwrite_r+0x5c>
   8336c:	f1b8 0f00 	cmp.w	r8, #0
   83370:	d1d3      	bne.n	8331a <__sfvwrite_r+0x11a>
   83372:	2700      	movs	r7, #0
   83374:	f8d5 b000 	ldr.w	fp, [r5]
   83378:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8337c:	9701      	str	r7, [sp, #4]
   8337e:	3508      	adds	r5, #8
   83380:	e7c8      	b.n	83314 <__sfvwrite_r+0x114>
   83382:	6820      	ldr	r0, [r4, #0]
   83384:	6923      	ldr	r3, [r4, #16]
   83386:	4298      	cmp	r0, r3
   83388:	d802      	bhi.n	83390 <__sfvwrite_r+0x190>
   8338a:	6963      	ldr	r3, [r4, #20]
   8338c:	4598      	cmp	r8, r3
   8338e:	d272      	bcs.n	83476 <__sfvwrite_r+0x276>
   83390:	45b8      	cmp	r8, r7
   83392:	bf38      	it	cc
   83394:	4647      	movcc	r7, r8
   83396:	463a      	mov	r2, r7
   83398:	4651      	mov	r1, sl
   8339a:	f000 fcbf 	bl	83d1c <memmove>
   8339e:	68a3      	ldr	r3, [r4, #8]
   833a0:	6822      	ldr	r2, [r4, #0]
   833a2:	1bdb      	subs	r3, r3, r7
   833a4:	443a      	add	r2, r7
   833a6:	60a3      	str	r3, [r4, #8]
   833a8:	6022      	str	r2, [r4, #0]
   833aa:	2b00      	cmp	r3, #0
   833ac:	d09f      	beq.n	832ee <__sfvwrite_r+0xee>
   833ae:	463a      	mov	r2, r7
   833b0:	e785      	b.n	832be <__sfvwrite_r+0xbe>
   833b2:	461a      	mov	r2, r3
   833b4:	4659      	mov	r1, fp
   833b6:	9300      	str	r3, [sp, #0]
   833b8:	f000 fcb0 	bl	83d1c <memmove>
   833bc:	9b00      	ldr	r3, [sp, #0]
   833be:	68a1      	ldr	r1, [r4, #8]
   833c0:	6822      	ldr	r2, [r4, #0]
   833c2:	1ac9      	subs	r1, r1, r3
   833c4:	ebba 0a07 	subs.w	sl, sl, r7
   833c8:	4413      	add	r3, r2
   833ca:	60a1      	str	r1, [r4, #8]
   833cc:	6023      	str	r3, [r4, #0]
   833ce:	d1c4      	bne.n	8335a <__sfvwrite_r+0x15a>
   833d0:	4648      	mov	r0, r9
   833d2:	4621      	mov	r1, r4
   833d4:	f7ff fce8 	bl	82da8 <_fflush_r>
   833d8:	2800      	cmp	r0, #0
   833da:	d18e      	bne.n	832fa <__sfvwrite_r+0xfa>
   833dc:	f8cd a004 	str.w	sl, [sp, #4]
   833e0:	e7bb      	b.n	8335a <__sfvwrite_r+0x15a>
   833e2:	6820      	ldr	r0, [r4, #0]
   833e4:	4647      	mov	r7, r8
   833e6:	46c3      	mov	fp, r8
   833e8:	e75d      	b.n	832a6 <__sfvwrite_r+0xa6>
   833ea:	4658      	mov	r0, fp
   833ec:	210a      	movs	r1, #10
   833ee:	4642      	mov	r2, r8
   833f0:	f000 fbd4 	bl	83b9c <memchr>
   833f4:	2800      	cmp	r0, #0
   833f6:	d07f      	beq.n	834f8 <__sfvwrite_r+0x2f8>
   833f8:	f100 0a01 	add.w	sl, r0, #1
   833fc:	2701      	movs	r7, #1
   833fe:	ebcb 0a0a 	rsb	sl, fp, sl
   83402:	9701      	str	r7, [sp, #4]
   83404:	e78c      	b.n	83320 <__sfvwrite_r+0x120>
   83406:	6822      	ldr	r2, [r4, #0]
   83408:	6921      	ldr	r1, [r4, #16]
   8340a:	6967      	ldr	r7, [r4, #20]
   8340c:	ebc1 0c02 	rsb	ip, r1, r2
   83410:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   83414:	f10c 0201 	add.w	r2, ip, #1
   83418:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   8341c:	4442      	add	r2, r8
   8341e:	107f      	asrs	r7, r7, #1
   83420:	4297      	cmp	r7, r2
   83422:	bf34      	ite	cc
   83424:	4617      	movcc	r7, r2
   83426:	463a      	movcs	r2, r7
   83428:	055b      	lsls	r3, r3, #21
   8342a:	d54f      	bpl.n	834cc <__sfvwrite_r+0x2cc>
   8342c:	4611      	mov	r1, r2
   8342e:	4648      	mov	r0, r9
   83430:	f8cd c000 	str.w	ip, [sp]
   83434:	f000 f916 	bl	83664 <_malloc_r>
   83438:	f8dd c000 	ldr.w	ip, [sp]
   8343c:	4683      	mov	fp, r0
   8343e:	2800      	cmp	r0, #0
   83440:	d062      	beq.n	83508 <__sfvwrite_r+0x308>
   83442:	4662      	mov	r2, ip
   83444:	6921      	ldr	r1, [r4, #16]
   83446:	f8cd c000 	str.w	ip, [sp]
   8344a:	f000 fbf1 	bl	83c30 <memcpy>
   8344e:	89a2      	ldrh	r2, [r4, #12]
   83450:	f8dd c000 	ldr.w	ip, [sp]
   83454:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   83458:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8345c:	81a2      	strh	r2, [r4, #12]
   8345e:	eb0b 000c 	add.w	r0, fp, ip
   83462:	ebcc 0207 	rsb	r2, ip, r7
   83466:	f8c4 b010 	str.w	fp, [r4, #16]
   8346a:	6167      	str	r7, [r4, #20]
   8346c:	6020      	str	r0, [r4, #0]
   8346e:	60a2      	str	r2, [r4, #8]
   83470:	4647      	mov	r7, r8
   83472:	46c3      	mov	fp, r8
   83474:	e717      	b.n	832a6 <__sfvwrite_r+0xa6>
   83476:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   8347a:	4590      	cmp	r8, r2
   8347c:	bf38      	it	cc
   8347e:	4642      	movcc	r2, r8
   83480:	fb92 f2f3 	sdiv	r2, r2, r3
   83484:	fb02 f303 	mul.w	r3, r2, r3
   83488:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8348a:	4648      	mov	r0, r9
   8348c:	69e1      	ldr	r1, [r4, #28]
   8348e:	4652      	mov	r2, sl
   83490:	47b8      	blx	r7
   83492:	2800      	cmp	r0, #0
   83494:	f77f af31 	ble.w	832fa <__sfvwrite_r+0xfa>
   83498:	4602      	mov	r2, r0
   8349a:	e710      	b.n	832be <__sfvwrite_r+0xbe>
   8349c:	4662      	mov	r2, ip
   8349e:	4659      	mov	r1, fp
   834a0:	f8cd c000 	str.w	ip, [sp]
   834a4:	f000 fc3a 	bl	83d1c <memmove>
   834a8:	f8dd c000 	ldr.w	ip, [sp]
   834ac:	6823      	ldr	r3, [r4, #0]
   834ae:	4648      	mov	r0, r9
   834b0:	4463      	add	r3, ip
   834b2:	6023      	str	r3, [r4, #0]
   834b4:	4621      	mov	r1, r4
   834b6:	f8cd c000 	str.w	ip, [sp]
   834ba:	f7ff fc75 	bl	82da8 <_fflush_r>
   834be:	f8dd c000 	ldr.w	ip, [sp]
   834c2:	2800      	cmp	r0, #0
   834c4:	f47f af19 	bne.w	832fa <__sfvwrite_r+0xfa>
   834c8:	4667      	mov	r7, ip
   834ca:	e743      	b.n	83354 <__sfvwrite_r+0x154>
   834cc:	4648      	mov	r0, r9
   834ce:	f8cd c000 	str.w	ip, [sp]
   834d2:	f000 fc8d 	bl	83df0 <_realloc_r>
   834d6:	f8dd c000 	ldr.w	ip, [sp]
   834da:	4683      	mov	fp, r0
   834dc:	2800      	cmp	r0, #0
   834de:	d1be      	bne.n	8345e <__sfvwrite_r+0x25e>
   834e0:	4648      	mov	r0, r9
   834e2:	6921      	ldr	r1, [r4, #16]
   834e4:	f7ff fdc0 	bl	83068 <_free_r>
   834e8:	89a3      	ldrh	r3, [r4, #12]
   834ea:	220c      	movs	r2, #12
   834ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   834f0:	b29b      	uxth	r3, r3
   834f2:	f8c9 2000 	str.w	r2, [r9]
   834f6:	e701      	b.n	832fc <__sfvwrite_r+0xfc>
   834f8:	2701      	movs	r7, #1
   834fa:	f108 0a01 	add.w	sl, r8, #1
   834fe:	9701      	str	r7, [sp, #4]
   83500:	e70e      	b.n	83320 <__sfvwrite_r+0x120>
   83502:	f04f 30ff 	mov.w	r0, #4294967295
   83506:	e6aa      	b.n	8325e <__sfvwrite_r+0x5e>
   83508:	230c      	movs	r3, #12
   8350a:	f8c9 3000 	str.w	r3, [r9]
   8350e:	89a3      	ldrh	r3, [r4, #12]
   83510:	e6f4      	b.n	832fc <__sfvwrite_r+0xfc>
   83512:	bf00      	nop
   83514:	7ffffc00 	.word	0x7ffffc00

00083518 <_fwalk>:
   83518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8351c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   83520:	4688      	mov	r8, r1
   83522:	d019      	beq.n	83558 <_fwalk+0x40>
   83524:	2600      	movs	r6, #0
   83526:	687d      	ldr	r5, [r7, #4]
   83528:	68bc      	ldr	r4, [r7, #8]
   8352a:	3d01      	subs	r5, #1
   8352c:	d40e      	bmi.n	8354c <_fwalk+0x34>
   8352e:	89a3      	ldrh	r3, [r4, #12]
   83530:	3d01      	subs	r5, #1
   83532:	2b01      	cmp	r3, #1
   83534:	d906      	bls.n	83544 <_fwalk+0x2c>
   83536:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   8353a:	4620      	mov	r0, r4
   8353c:	3301      	adds	r3, #1
   8353e:	d001      	beq.n	83544 <_fwalk+0x2c>
   83540:	47c0      	blx	r8
   83542:	4306      	orrs	r6, r0
   83544:	1c6b      	adds	r3, r5, #1
   83546:	f104 0468 	add.w	r4, r4, #104	; 0x68
   8354a:	d1f0      	bne.n	8352e <_fwalk+0x16>
   8354c:	683f      	ldr	r7, [r7, #0]
   8354e:	2f00      	cmp	r7, #0
   83550:	d1e9      	bne.n	83526 <_fwalk+0xe>
   83552:	4630      	mov	r0, r6
   83554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83558:	463e      	mov	r6, r7
   8355a:	4630      	mov	r0, r6
   8355c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00083560 <__locale_charset>:
   83560:	4800      	ldr	r0, [pc, #0]	; (83564 <__locale_charset+0x4>)
   83562:	4770      	bx	lr
   83564:	20070634 	.word	0x20070634

00083568 <__locale_mb_cur_max>:
   83568:	4b01      	ldr	r3, [pc, #4]	; (83570 <__locale_mb_cur_max+0x8>)
   8356a:	6818      	ldr	r0, [r3, #0]
   8356c:	4770      	bx	lr
   8356e:	bf00      	nop
   83570:	20070654 	.word	0x20070654

00083574 <__smakebuf_r>:
   83574:	b5f0      	push	{r4, r5, r6, r7, lr}
   83576:	898b      	ldrh	r3, [r1, #12]
   83578:	b091      	sub	sp, #68	; 0x44
   8357a:	b29a      	uxth	r2, r3
   8357c:	0796      	lsls	r6, r2, #30
   8357e:	460c      	mov	r4, r1
   83580:	4605      	mov	r5, r0
   83582:	d437      	bmi.n	835f4 <__smakebuf_r+0x80>
   83584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83588:	2900      	cmp	r1, #0
   8358a:	db17      	blt.n	835bc <__smakebuf_r+0x48>
   8358c:	aa01      	add	r2, sp, #4
   8358e:	f000 ffdf 	bl	84550 <_fstat_r>
   83592:	2800      	cmp	r0, #0
   83594:	db10      	blt.n	835b8 <__smakebuf_r+0x44>
   83596:	9b02      	ldr	r3, [sp, #8]
   83598:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   8359c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   835a0:	424f      	negs	r7, r1
   835a2:	414f      	adcs	r7, r1
   835a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   835a8:	d02c      	beq.n	83604 <__smakebuf_r+0x90>
   835aa:	89a3      	ldrh	r3, [r4, #12]
   835ac:	f44f 6680 	mov.w	r6, #1024	; 0x400
   835b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   835b4:	81a3      	strh	r3, [r4, #12]
   835b6:	e00b      	b.n	835d0 <__smakebuf_r+0x5c>
   835b8:	89a3      	ldrh	r3, [r4, #12]
   835ba:	b29a      	uxth	r2, r3
   835bc:	f012 0f80 	tst.w	r2, #128	; 0x80
   835c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   835c4:	81a3      	strh	r3, [r4, #12]
   835c6:	bf14      	ite	ne
   835c8:	2640      	movne	r6, #64	; 0x40
   835ca:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   835ce:	2700      	movs	r7, #0
   835d0:	4628      	mov	r0, r5
   835d2:	4631      	mov	r1, r6
   835d4:	f000 f846 	bl	83664 <_malloc_r>
   835d8:	89a3      	ldrh	r3, [r4, #12]
   835da:	2800      	cmp	r0, #0
   835dc:	d029      	beq.n	83632 <__smakebuf_r+0xbe>
   835de:	4a1b      	ldr	r2, [pc, #108]	; (8364c <__smakebuf_r+0xd8>)
   835e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   835e4:	63ea      	str	r2, [r5, #60]	; 0x3c
   835e6:	81a3      	strh	r3, [r4, #12]
   835e8:	6020      	str	r0, [r4, #0]
   835ea:	6120      	str	r0, [r4, #16]
   835ec:	6166      	str	r6, [r4, #20]
   835ee:	b9a7      	cbnz	r7, 8361a <__smakebuf_r+0xa6>
   835f0:	b011      	add	sp, #68	; 0x44
   835f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   835f4:	f101 0343 	add.w	r3, r1, #67	; 0x43
   835f8:	2201      	movs	r2, #1
   835fa:	600b      	str	r3, [r1, #0]
   835fc:	610b      	str	r3, [r1, #16]
   835fe:	614a      	str	r2, [r1, #20]
   83600:	b011      	add	sp, #68	; 0x44
   83602:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83604:	4a12      	ldr	r2, [pc, #72]	; (83650 <__smakebuf_r+0xdc>)
   83606:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   83608:	4293      	cmp	r3, r2
   8360a:	d1ce      	bne.n	835aa <__smakebuf_r+0x36>
   8360c:	89a3      	ldrh	r3, [r4, #12]
   8360e:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83612:	4333      	orrs	r3, r6
   83614:	81a3      	strh	r3, [r4, #12]
   83616:	64e6      	str	r6, [r4, #76]	; 0x4c
   83618:	e7da      	b.n	835d0 <__smakebuf_r+0x5c>
   8361a:	4628      	mov	r0, r5
   8361c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83620:	f000 ffaa 	bl	84578 <_isatty_r>
   83624:	2800      	cmp	r0, #0
   83626:	d0e3      	beq.n	835f0 <__smakebuf_r+0x7c>
   83628:	89a3      	ldrh	r3, [r4, #12]
   8362a:	f043 0301 	orr.w	r3, r3, #1
   8362e:	81a3      	strh	r3, [r4, #12]
   83630:	e7de      	b.n	835f0 <__smakebuf_r+0x7c>
   83632:	059a      	lsls	r2, r3, #22
   83634:	d4dc      	bmi.n	835f0 <__smakebuf_r+0x7c>
   83636:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8363a:	f043 0302 	orr.w	r3, r3, #2
   8363e:	2101      	movs	r1, #1
   83640:	81a3      	strh	r3, [r4, #12]
   83642:	6022      	str	r2, [r4, #0]
   83644:	6122      	str	r2, [r4, #16]
   83646:	6161      	str	r1, [r4, #20]
   83648:	e7d2      	b.n	835f0 <__smakebuf_r+0x7c>
   8364a:	bf00      	nop
   8364c:	00082dd5 	.word	0x00082dd5
   83650:	00084231 	.word	0x00084231

00083654 <malloc>:
   83654:	4b02      	ldr	r3, [pc, #8]	; (83660 <malloc+0xc>)
   83656:	4601      	mov	r1, r0
   83658:	6818      	ldr	r0, [r3, #0]
   8365a:	f000 b803 	b.w	83664 <_malloc_r>
   8365e:	bf00      	nop
   83660:	20070630 	.word	0x20070630

00083664 <_malloc_r>:
   83664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83668:	f101 050b 	add.w	r5, r1, #11
   8366c:	2d16      	cmp	r5, #22
   8366e:	b083      	sub	sp, #12
   83670:	4606      	mov	r6, r0
   83672:	d927      	bls.n	836c4 <_malloc_r+0x60>
   83674:	f035 0507 	bics.w	r5, r5, #7
   83678:	d427      	bmi.n	836ca <_malloc_r+0x66>
   8367a:	42a9      	cmp	r1, r5
   8367c:	d825      	bhi.n	836ca <_malloc_r+0x66>
   8367e:	4630      	mov	r0, r6
   83680:	f000 fbb2 	bl	83de8 <__malloc_lock>
   83684:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   83688:	d226      	bcs.n	836d8 <_malloc_r+0x74>
   8368a:	4fc1      	ldr	r7, [pc, #772]	; (83990 <_malloc_r+0x32c>)
   8368c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   83690:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   83694:	68dc      	ldr	r4, [r3, #12]
   83696:	429c      	cmp	r4, r3
   83698:	f000 81d2 	beq.w	83a40 <_malloc_r+0x3dc>
   8369c:	6863      	ldr	r3, [r4, #4]
   8369e:	68e2      	ldr	r2, [r4, #12]
   836a0:	f023 0303 	bic.w	r3, r3, #3
   836a4:	4423      	add	r3, r4
   836a6:	6858      	ldr	r0, [r3, #4]
   836a8:	68a1      	ldr	r1, [r4, #8]
   836aa:	f040 0501 	orr.w	r5, r0, #1
   836ae:	60ca      	str	r2, [r1, #12]
   836b0:	4630      	mov	r0, r6
   836b2:	6091      	str	r1, [r2, #8]
   836b4:	605d      	str	r5, [r3, #4]
   836b6:	f000 fb99 	bl	83dec <__malloc_unlock>
   836ba:	3408      	adds	r4, #8
   836bc:	4620      	mov	r0, r4
   836be:	b003      	add	sp, #12
   836c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   836c4:	2510      	movs	r5, #16
   836c6:	42a9      	cmp	r1, r5
   836c8:	d9d9      	bls.n	8367e <_malloc_r+0x1a>
   836ca:	2400      	movs	r4, #0
   836cc:	230c      	movs	r3, #12
   836ce:	4620      	mov	r0, r4
   836d0:	6033      	str	r3, [r6, #0]
   836d2:	b003      	add	sp, #12
   836d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   836d8:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   836dc:	f000 8089 	beq.w	837f2 <_malloc_r+0x18e>
   836e0:	f1bc 0f04 	cmp.w	ip, #4
   836e4:	f200 8160 	bhi.w	839a8 <_malloc_r+0x344>
   836e8:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   836ec:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   836f0:	ea4f 014c 	mov.w	r1, ip, lsl #1
   836f4:	4fa6      	ldr	r7, [pc, #664]	; (83990 <_malloc_r+0x32c>)
   836f6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   836fa:	68cc      	ldr	r4, [r1, #12]
   836fc:	42a1      	cmp	r1, r4
   836fe:	d105      	bne.n	8370c <_malloc_r+0xa8>
   83700:	e00c      	b.n	8371c <_malloc_r+0xb8>
   83702:	2b00      	cmp	r3, #0
   83704:	da79      	bge.n	837fa <_malloc_r+0x196>
   83706:	68e4      	ldr	r4, [r4, #12]
   83708:	42a1      	cmp	r1, r4
   8370a:	d007      	beq.n	8371c <_malloc_r+0xb8>
   8370c:	6862      	ldr	r2, [r4, #4]
   8370e:	f022 0203 	bic.w	r2, r2, #3
   83712:	1b53      	subs	r3, r2, r5
   83714:	2b0f      	cmp	r3, #15
   83716:	ddf4      	ble.n	83702 <_malloc_r+0x9e>
   83718:	f10c 3cff 	add.w	ip, ip, #4294967295
   8371c:	f10c 0c01 	add.w	ip, ip, #1
   83720:	4b9b      	ldr	r3, [pc, #620]	; (83990 <_malloc_r+0x32c>)
   83722:	693c      	ldr	r4, [r7, #16]
   83724:	f103 0e08 	add.w	lr, r3, #8
   83728:	4574      	cmp	r4, lr
   8372a:	f000 817e 	beq.w	83a2a <_malloc_r+0x3c6>
   8372e:	6861      	ldr	r1, [r4, #4]
   83730:	f021 0103 	bic.w	r1, r1, #3
   83734:	1b4a      	subs	r2, r1, r5
   83736:	2a0f      	cmp	r2, #15
   83738:	f300 8164 	bgt.w	83a04 <_malloc_r+0x3a0>
   8373c:	2a00      	cmp	r2, #0
   8373e:	f8c3 e014 	str.w	lr, [r3, #20]
   83742:	f8c3 e010 	str.w	lr, [r3, #16]
   83746:	da69      	bge.n	8381c <_malloc_r+0x1b8>
   83748:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8374c:	f080 813a 	bcs.w	839c4 <_malloc_r+0x360>
   83750:	08c9      	lsrs	r1, r1, #3
   83752:	108a      	asrs	r2, r1, #2
   83754:	f04f 0801 	mov.w	r8, #1
   83758:	fa08 f802 	lsl.w	r8, r8, r2
   8375c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   83760:	685a      	ldr	r2, [r3, #4]
   83762:	6888      	ldr	r0, [r1, #8]
   83764:	ea48 0202 	orr.w	r2, r8, r2
   83768:	60a0      	str	r0, [r4, #8]
   8376a:	60e1      	str	r1, [r4, #12]
   8376c:	605a      	str	r2, [r3, #4]
   8376e:	608c      	str	r4, [r1, #8]
   83770:	60c4      	str	r4, [r0, #12]
   83772:	ea4f 03ac 	mov.w	r3, ip, asr #2
   83776:	2001      	movs	r0, #1
   83778:	4098      	lsls	r0, r3
   8377a:	4290      	cmp	r0, r2
   8377c:	d85b      	bhi.n	83836 <_malloc_r+0x1d2>
   8377e:	4202      	tst	r2, r0
   83780:	d106      	bne.n	83790 <_malloc_r+0x12c>
   83782:	f02c 0c03 	bic.w	ip, ip, #3
   83786:	0040      	lsls	r0, r0, #1
   83788:	4202      	tst	r2, r0
   8378a:	f10c 0c04 	add.w	ip, ip, #4
   8378e:	d0fa      	beq.n	83786 <_malloc_r+0x122>
   83790:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   83794:	4644      	mov	r4, r8
   83796:	46e1      	mov	r9, ip
   83798:	68e3      	ldr	r3, [r4, #12]
   8379a:	429c      	cmp	r4, r3
   8379c:	d107      	bne.n	837ae <_malloc_r+0x14a>
   8379e:	e146      	b.n	83a2e <_malloc_r+0x3ca>
   837a0:	2a00      	cmp	r2, #0
   837a2:	f280 8157 	bge.w	83a54 <_malloc_r+0x3f0>
   837a6:	68db      	ldr	r3, [r3, #12]
   837a8:	429c      	cmp	r4, r3
   837aa:	f000 8140 	beq.w	83a2e <_malloc_r+0x3ca>
   837ae:	6859      	ldr	r1, [r3, #4]
   837b0:	f021 0103 	bic.w	r1, r1, #3
   837b4:	1b4a      	subs	r2, r1, r5
   837b6:	2a0f      	cmp	r2, #15
   837b8:	ddf2      	ble.n	837a0 <_malloc_r+0x13c>
   837ba:	461c      	mov	r4, r3
   837bc:	f854 cf08 	ldr.w	ip, [r4, #8]!
   837c0:	68d9      	ldr	r1, [r3, #12]
   837c2:	f045 0901 	orr.w	r9, r5, #1
   837c6:	f042 0801 	orr.w	r8, r2, #1
   837ca:	441d      	add	r5, r3
   837cc:	f8c3 9004 	str.w	r9, [r3, #4]
   837d0:	4630      	mov	r0, r6
   837d2:	f8cc 100c 	str.w	r1, [ip, #12]
   837d6:	f8c1 c008 	str.w	ip, [r1, #8]
   837da:	617d      	str	r5, [r7, #20]
   837dc:	613d      	str	r5, [r7, #16]
   837de:	f8c5 e00c 	str.w	lr, [r5, #12]
   837e2:	f8c5 e008 	str.w	lr, [r5, #8]
   837e6:	f8c5 8004 	str.w	r8, [r5, #4]
   837ea:	50aa      	str	r2, [r5, r2]
   837ec:	f000 fafe 	bl	83dec <__malloc_unlock>
   837f0:	e764      	b.n	836bc <_malloc_r+0x58>
   837f2:	217e      	movs	r1, #126	; 0x7e
   837f4:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   837f8:	e77c      	b.n	836f4 <_malloc_r+0x90>
   837fa:	4422      	add	r2, r4
   837fc:	6850      	ldr	r0, [r2, #4]
   837fe:	68e3      	ldr	r3, [r4, #12]
   83800:	68a1      	ldr	r1, [r4, #8]
   83802:	f040 0501 	orr.w	r5, r0, #1
   83806:	60cb      	str	r3, [r1, #12]
   83808:	4630      	mov	r0, r6
   8380a:	6099      	str	r1, [r3, #8]
   8380c:	6055      	str	r5, [r2, #4]
   8380e:	f000 faed 	bl	83dec <__malloc_unlock>
   83812:	3408      	adds	r4, #8
   83814:	4620      	mov	r0, r4
   83816:	b003      	add	sp, #12
   83818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8381c:	4421      	add	r1, r4
   8381e:	684b      	ldr	r3, [r1, #4]
   83820:	4630      	mov	r0, r6
   83822:	f043 0301 	orr.w	r3, r3, #1
   83826:	604b      	str	r3, [r1, #4]
   83828:	f000 fae0 	bl	83dec <__malloc_unlock>
   8382c:	3408      	adds	r4, #8
   8382e:	4620      	mov	r0, r4
   83830:	b003      	add	sp, #12
   83832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83836:	68bc      	ldr	r4, [r7, #8]
   83838:	6863      	ldr	r3, [r4, #4]
   8383a:	f023 0903 	bic.w	r9, r3, #3
   8383e:	45a9      	cmp	r9, r5
   83840:	d304      	bcc.n	8384c <_malloc_r+0x1e8>
   83842:	ebc5 0309 	rsb	r3, r5, r9
   83846:	2b0f      	cmp	r3, #15
   83848:	f300 8091 	bgt.w	8396e <_malloc_r+0x30a>
   8384c:	4b51      	ldr	r3, [pc, #324]	; (83994 <_malloc_r+0x330>)
   8384e:	4a52      	ldr	r2, [pc, #328]	; (83998 <_malloc_r+0x334>)
   83850:	6819      	ldr	r1, [r3, #0]
   83852:	6813      	ldr	r3, [r2, #0]
   83854:	eb05 0a01 	add.w	sl, r5, r1
   83858:	3301      	adds	r3, #1
   8385a:	eb04 0b09 	add.w	fp, r4, r9
   8385e:	f000 8161 	beq.w	83b24 <_malloc_r+0x4c0>
   83862:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   83866:	f10a 0a0f 	add.w	sl, sl, #15
   8386a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   8386e:	f02a 0a0f 	bic.w	sl, sl, #15
   83872:	4630      	mov	r0, r6
   83874:	4651      	mov	r1, sl
   83876:	9201      	str	r2, [sp, #4]
   83878:	f000 fc9a 	bl	841b0 <_sbrk_r>
   8387c:	f1b0 3fff 	cmp.w	r0, #4294967295
   83880:	4680      	mov	r8, r0
   83882:	9a01      	ldr	r2, [sp, #4]
   83884:	f000 8101 	beq.w	83a8a <_malloc_r+0x426>
   83888:	4583      	cmp	fp, r0
   8388a:	f200 80fb 	bhi.w	83a84 <_malloc_r+0x420>
   8388e:	f8df c114 	ldr.w	ip, [pc, #276]	; 839a4 <_malloc_r+0x340>
   83892:	45c3      	cmp	fp, r8
   83894:	f8dc 3000 	ldr.w	r3, [ip]
   83898:	4453      	add	r3, sl
   8389a:	f8cc 3000 	str.w	r3, [ip]
   8389e:	f000 814a 	beq.w	83b36 <_malloc_r+0x4d2>
   838a2:	6812      	ldr	r2, [r2, #0]
   838a4:	493c      	ldr	r1, [pc, #240]	; (83998 <_malloc_r+0x334>)
   838a6:	3201      	adds	r2, #1
   838a8:	bf1b      	ittet	ne
   838aa:	ebcb 0b08 	rsbne	fp, fp, r8
   838ae:	445b      	addne	r3, fp
   838b0:	f8c1 8000 	streq.w	r8, [r1]
   838b4:	f8cc 3000 	strne.w	r3, [ip]
   838b8:	f018 0307 	ands.w	r3, r8, #7
   838bc:	f000 8114 	beq.w	83ae8 <_malloc_r+0x484>
   838c0:	f1c3 0208 	rsb	r2, r3, #8
   838c4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   838c8:	4490      	add	r8, r2
   838ca:	3308      	adds	r3, #8
   838cc:	44c2      	add	sl, r8
   838ce:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   838d2:	ebca 0a03 	rsb	sl, sl, r3
   838d6:	4651      	mov	r1, sl
   838d8:	4630      	mov	r0, r6
   838da:	f8cd c004 	str.w	ip, [sp, #4]
   838de:	f000 fc67 	bl	841b0 <_sbrk_r>
   838e2:	1c43      	adds	r3, r0, #1
   838e4:	f8dd c004 	ldr.w	ip, [sp, #4]
   838e8:	f000 8135 	beq.w	83b56 <_malloc_r+0x4f2>
   838ec:	ebc8 0200 	rsb	r2, r8, r0
   838f0:	4452      	add	r2, sl
   838f2:	f042 0201 	orr.w	r2, r2, #1
   838f6:	f8dc 3000 	ldr.w	r3, [ip]
   838fa:	42bc      	cmp	r4, r7
   838fc:	4453      	add	r3, sl
   838fe:	f8c7 8008 	str.w	r8, [r7, #8]
   83902:	f8cc 3000 	str.w	r3, [ip]
   83906:	f8c8 2004 	str.w	r2, [r8, #4]
   8390a:	f8df a098 	ldr.w	sl, [pc, #152]	; 839a4 <_malloc_r+0x340>
   8390e:	d015      	beq.n	8393c <_malloc_r+0x2d8>
   83910:	f1b9 0f0f 	cmp.w	r9, #15
   83914:	f240 80eb 	bls.w	83aee <_malloc_r+0x48a>
   83918:	6861      	ldr	r1, [r4, #4]
   8391a:	f1a9 020c 	sub.w	r2, r9, #12
   8391e:	f022 0207 	bic.w	r2, r2, #7
   83922:	f001 0101 	and.w	r1, r1, #1
   83926:	ea42 0e01 	orr.w	lr, r2, r1
   8392a:	2005      	movs	r0, #5
   8392c:	18a1      	adds	r1, r4, r2
   8392e:	2a0f      	cmp	r2, #15
   83930:	f8c4 e004 	str.w	lr, [r4, #4]
   83934:	6048      	str	r0, [r1, #4]
   83936:	6088      	str	r0, [r1, #8]
   83938:	f200 8111 	bhi.w	83b5e <_malloc_r+0x4fa>
   8393c:	4a17      	ldr	r2, [pc, #92]	; (8399c <_malloc_r+0x338>)
   8393e:	68bc      	ldr	r4, [r7, #8]
   83940:	6811      	ldr	r1, [r2, #0]
   83942:	428b      	cmp	r3, r1
   83944:	bf88      	it	hi
   83946:	6013      	strhi	r3, [r2, #0]
   83948:	4a15      	ldr	r2, [pc, #84]	; (839a0 <_malloc_r+0x33c>)
   8394a:	6811      	ldr	r1, [r2, #0]
   8394c:	428b      	cmp	r3, r1
   8394e:	bf88      	it	hi
   83950:	6013      	strhi	r3, [r2, #0]
   83952:	6862      	ldr	r2, [r4, #4]
   83954:	f022 0203 	bic.w	r2, r2, #3
   83958:	4295      	cmp	r5, r2
   8395a:	ebc5 0302 	rsb	r3, r5, r2
   8395e:	d801      	bhi.n	83964 <_malloc_r+0x300>
   83960:	2b0f      	cmp	r3, #15
   83962:	dc04      	bgt.n	8396e <_malloc_r+0x30a>
   83964:	4630      	mov	r0, r6
   83966:	f000 fa41 	bl	83dec <__malloc_unlock>
   8396a:	2400      	movs	r4, #0
   8396c:	e6a6      	b.n	836bc <_malloc_r+0x58>
   8396e:	f045 0201 	orr.w	r2, r5, #1
   83972:	f043 0301 	orr.w	r3, r3, #1
   83976:	4425      	add	r5, r4
   83978:	6062      	str	r2, [r4, #4]
   8397a:	4630      	mov	r0, r6
   8397c:	60bd      	str	r5, [r7, #8]
   8397e:	606b      	str	r3, [r5, #4]
   83980:	f000 fa34 	bl	83dec <__malloc_unlock>
   83984:	3408      	adds	r4, #8
   83986:	4620      	mov	r0, r4
   83988:	b003      	add	sp, #12
   8398a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8398e:	bf00      	nop
   83990:	20070658 	.word	0x20070658
   83994:	20070b10 	.word	0x20070b10
   83998:	20070a64 	.word	0x20070a64
   8399c:	20070b0c 	.word	0x20070b0c
   839a0:	20070b08 	.word	0x20070b08
   839a4:	20070b14 	.word	0x20070b14
   839a8:	f1bc 0f14 	cmp.w	ip, #20
   839ac:	d961      	bls.n	83a72 <_malloc_r+0x40e>
   839ae:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   839b2:	f200 808f 	bhi.w	83ad4 <_malloc_r+0x470>
   839b6:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   839ba:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   839be:	ea4f 014c 	mov.w	r1, ip, lsl #1
   839c2:	e697      	b.n	836f4 <_malloc_r+0x90>
   839c4:	0a4b      	lsrs	r3, r1, #9
   839c6:	2b04      	cmp	r3, #4
   839c8:	d958      	bls.n	83a7c <_malloc_r+0x418>
   839ca:	2b14      	cmp	r3, #20
   839cc:	f200 80ad 	bhi.w	83b2a <_malloc_r+0x4c6>
   839d0:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   839d4:	0050      	lsls	r0, r2, #1
   839d6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   839da:	6883      	ldr	r3, [r0, #8]
   839dc:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 83b98 <_malloc_r+0x534>
   839e0:	4283      	cmp	r3, r0
   839e2:	f000 808a 	beq.w	83afa <_malloc_r+0x496>
   839e6:	685a      	ldr	r2, [r3, #4]
   839e8:	f022 0203 	bic.w	r2, r2, #3
   839ec:	4291      	cmp	r1, r2
   839ee:	d202      	bcs.n	839f6 <_malloc_r+0x392>
   839f0:	689b      	ldr	r3, [r3, #8]
   839f2:	4298      	cmp	r0, r3
   839f4:	d1f7      	bne.n	839e6 <_malloc_r+0x382>
   839f6:	68d9      	ldr	r1, [r3, #12]
   839f8:	687a      	ldr	r2, [r7, #4]
   839fa:	60e1      	str	r1, [r4, #12]
   839fc:	60a3      	str	r3, [r4, #8]
   839fe:	608c      	str	r4, [r1, #8]
   83a00:	60dc      	str	r4, [r3, #12]
   83a02:	e6b6      	b.n	83772 <_malloc_r+0x10e>
   83a04:	f045 0701 	orr.w	r7, r5, #1
   83a08:	f042 0101 	orr.w	r1, r2, #1
   83a0c:	4425      	add	r5, r4
   83a0e:	6067      	str	r7, [r4, #4]
   83a10:	4630      	mov	r0, r6
   83a12:	615d      	str	r5, [r3, #20]
   83a14:	611d      	str	r5, [r3, #16]
   83a16:	f8c5 e00c 	str.w	lr, [r5, #12]
   83a1a:	f8c5 e008 	str.w	lr, [r5, #8]
   83a1e:	6069      	str	r1, [r5, #4]
   83a20:	50aa      	str	r2, [r5, r2]
   83a22:	3408      	adds	r4, #8
   83a24:	f000 f9e2 	bl	83dec <__malloc_unlock>
   83a28:	e648      	b.n	836bc <_malloc_r+0x58>
   83a2a:	685a      	ldr	r2, [r3, #4]
   83a2c:	e6a1      	b.n	83772 <_malloc_r+0x10e>
   83a2e:	f109 0901 	add.w	r9, r9, #1
   83a32:	f019 0f03 	tst.w	r9, #3
   83a36:	f104 0408 	add.w	r4, r4, #8
   83a3a:	f47f aead 	bne.w	83798 <_malloc_r+0x134>
   83a3e:	e02d      	b.n	83a9c <_malloc_r+0x438>
   83a40:	f104 0308 	add.w	r3, r4, #8
   83a44:	6964      	ldr	r4, [r4, #20]
   83a46:	42a3      	cmp	r3, r4
   83a48:	bf08      	it	eq
   83a4a:	f10c 0c02 	addeq.w	ip, ip, #2
   83a4e:	f43f ae67 	beq.w	83720 <_malloc_r+0xbc>
   83a52:	e623      	b.n	8369c <_malloc_r+0x38>
   83a54:	4419      	add	r1, r3
   83a56:	6848      	ldr	r0, [r1, #4]
   83a58:	461c      	mov	r4, r3
   83a5a:	f854 2f08 	ldr.w	r2, [r4, #8]!
   83a5e:	68db      	ldr	r3, [r3, #12]
   83a60:	f040 0501 	orr.w	r5, r0, #1
   83a64:	604d      	str	r5, [r1, #4]
   83a66:	4630      	mov	r0, r6
   83a68:	60d3      	str	r3, [r2, #12]
   83a6a:	609a      	str	r2, [r3, #8]
   83a6c:	f000 f9be 	bl	83dec <__malloc_unlock>
   83a70:	e624      	b.n	836bc <_malloc_r+0x58>
   83a72:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   83a76:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83a7a:	e63b      	b.n	836f4 <_malloc_r+0x90>
   83a7c:	098a      	lsrs	r2, r1, #6
   83a7e:	3238      	adds	r2, #56	; 0x38
   83a80:	0050      	lsls	r0, r2, #1
   83a82:	e7a8      	b.n	839d6 <_malloc_r+0x372>
   83a84:	42bc      	cmp	r4, r7
   83a86:	f43f af02 	beq.w	8388e <_malloc_r+0x22a>
   83a8a:	68bc      	ldr	r4, [r7, #8]
   83a8c:	6862      	ldr	r2, [r4, #4]
   83a8e:	f022 0203 	bic.w	r2, r2, #3
   83a92:	e761      	b.n	83958 <_malloc_r+0x2f4>
   83a94:	f8d8 8000 	ldr.w	r8, [r8]
   83a98:	4598      	cmp	r8, r3
   83a9a:	d17a      	bne.n	83b92 <_malloc_r+0x52e>
   83a9c:	f01c 0f03 	tst.w	ip, #3
   83aa0:	f1a8 0308 	sub.w	r3, r8, #8
   83aa4:	f10c 3cff 	add.w	ip, ip, #4294967295
   83aa8:	d1f4      	bne.n	83a94 <_malloc_r+0x430>
   83aaa:	687b      	ldr	r3, [r7, #4]
   83aac:	ea23 0300 	bic.w	r3, r3, r0
   83ab0:	607b      	str	r3, [r7, #4]
   83ab2:	0040      	lsls	r0, r0, #1
   83ab4:	4298      	cmp	r0, r3
   83ab6:	f63f aebe 	bhi.w	83836 <_malloc_r+0x1d2>
   83aba:	2800      	cmp	r0, #0
   83abc:	f43f aebb 	beq.w	83836 <_malloc_r+0x1d2>
   83ac0:	4203      	tst	r3, r0
   83ac2:	46cc      	mov	ip, r9
   83ac4:	f47f ae64 	bne.w	83790 <_malloc_r+0x12c>
   83ac8:	0040      	lsls	r0, r0, #1
   83aca:	4203      	tst	r3, r0
   83acc:	f10c 0c04 	add.w	ip, ip, #4
   83ad0:	d0fa      	beq.n	83ac8 <_malloc_r+0x464>
   83ad2:	e65d      	b.n	83790 <_malloc_r+0x12c>
   83ad4:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83ad8:	d819      	bhi.n	83b0e <_malloc_r+0x4aa>
   83ada:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   83ade:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   83ae2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83ae6:	e605      	b.n	836f4 <_malloc_r+0x90>
   83ae8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83aec:	e6ee      	b.n	838cc <_malloc_r+0x268>
   83aee:	2301      	movs	r3, #1
   83af0:	f8c8 3004 	str.w	r3, [r8, #4]
   83af4:	4644      	mov	r4, r8
   83af6:	2200      	movs	r2, #0
   83af8:	e72e      	b.n	83958 <_malloc_r+0x2f4>
   83afa:	1092      	asrs	r2, r2, #2
   83afc:	2001      	movs	r0, #1
   83afe:	4090      	lsls	r0, r2
   83b00:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83b04:	4619      	mov	r1, r3
   83b06:	4302      	orrs	r2, r0
   83b08:	f8c8 2004 	str.w	r2, [r8, #4]
   83b0c:	e775      	b.n	839fa <_malloc_r+0x396>
   83b0e:	f240 5354 	movw	r3, #1364	; 0x554
   83b12:	459c      	cmp	ip, r3
   83b14:	d81b      	bhi.n	83b4e <_malloc_r+0x4ea>
   83b16:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83b1a:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   83b1e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83b22:	e5e7      	b.n	836f4 <_malloc_r+0x90>
   83b24:	f10a 0a10 	add.w	sl, sl, #16
   83b28:	e6a3      	b.n	83872 <_malloc_r+0x20e>
   83b2a:	2b54      	cmp	r3, #84	; 0x54
   83b2c:	d81f      	bhi.n	83b6e <_malloc_r+0x50a>
   83b2e:	0b0a      	lsrs	r2, r1, #12
   83b30:	326e      	adds	r2, #110	; 0x6e
   83b32:	0050      	lsls	r0, r2, #1
   83b34:	e74f      	b.n	839d6 <_malloc_r+0x372>
   83b36:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83b3a:	2900      	cmp	r1, #0
   83b3c:	f47f aeb1 	bne.w	838a2 <_malloc_r+0x23e>
   83b40:	eb0a 0109 	add.w	r1, sl, r9
   83b44:	68ba      	ldr	r2, [r7, #8]
   83b46:	f041 0101 	orr.w	r1, r1, #1
   83b4a:	6051      	str	r1, [r2, #4]
   83b4c:	e6f6      	b.n	8393c <_malloc_r+0x2d8>
   83b4e:	21fc      	movs	r1, #252	; 0xfc
   83b50:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   83b54:	e5ce      	b.n	836f4 <_malloc_r+0x90>
   83b56:	2201      	movs	r2, #1
   83b58:	f04f 0a00 	mov.w	sl, #0
   83b5c:	e6cb      	b.n	838f6 <_malloc_r+0x292>
   83b5e:	f104 0108 	add.w	r1, r4, #8
   83b62:	4630      	mov	r0, r6
   83b64:	f7ff fa80 	bl	83068 <_free_r>
   83b68:	f8da 3000 	ldr.w	r3, [sl]
   83b6c:	e6e6      	b.n	8393c <_malloc_r+0x2d8>
   83b6e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83b72:	d803      	bhi.n	83b7c <_malloc_r+0x518>
   83b74:	0bca      	lsrs	r2, r1, #15
   83b76:	3277      	adds	r2, #119	; 0x77
   83b78:	0050      	lsls	r0, r2, #1
   83b7a:	e72c      	b.n	839d6 <_malloc_r+0x372>
   83b7c:	f240 5254 	movw	r2, #1364	; 0x554
   83b80:	4293      	cmp	r3, r2
   83b82:	d803      	bhi.n	83b8c <_malloc_r+0x528>
   83b84:	0c8a      	lsrs	r2, r1, #18
   83b86:	327c      	adds	r2, #124	; 0x7c
   83b88:	0050      	lsls	r0, r2, #1
   83b8a:	e724      	b.n	839d6 <_malloc_r+0x372>
   83b8c:	20fc      	movs	r0, #252	; 0xfc
   83b8e:	227e      	movs	r2, #126	; 0x7e
   83b90:	e721      	b.n	839d6 <_malloc_r+0x372>
   83b92:	687b      	ldr	r3, [r7, #4]
   83b94:	e78d      	b.n	83ab2 <_malloc_r+0x44e>
   83b96:	bf00      	nop
   83b98:	20070658 	.word	0x20070658

00083b9c <memchr>:
   83b9c:	0783      	lsls	r3, r0, #30
   83b9e:	b470      	push	{r4, r5, r6}
   83ba0:	b2c9      	uxtb	r1, r1
   83ba2:	d040      	beq.n	83c26 <memchr+0x8a>
   83ba4:	1e54      	subs	r4, r2, #1
   83ba6:	b32a      	cbz	r2, 83bf4 <memchr+0x58>
   83ba8:	7803      	ldrb	r3, [r0, #0]
   83baa:	428b      	cmp	r3, r1
   83bac:	d023      	beq.n	83bf6 <memchr+0x5a>
   83bae:	1c43      	adds	r3, r0, #1
   83bb0:	e004      	b.n	83bbc <memchr+0x20>
   83bb2:	b1fc      	cbz	r4, 83bf4 <memchr+0x58>
   83bb4:	7805      	ldrb	r5, [r0, #0]
   83bb6:	4614      	mov	r4, r2
   83bb8:	428d      	cmp	r5, r1
   83bba:	d01c      	beq.n	83bf6 <memchr+0x5a>
   83bbc:	f013 0f03 	tst.w	r3, #3
   83bc0:	4618      	mov	r0, r3
   83bc2:	f104 32ff 	add.w	r2, r4, #4294967295
   83bc6:	f103 0301 	add.w	r3, r3, #1
   83bca:	d1f2      	bne.n	83bb2 <memchr+0x16>
   83bcc:	2c03      	cmp	r4, #3
   83bce:	d814      	bhi.n	83bfa <memchr+0x5e>
   83bd0:	1e65      	subs	r5, r4, #1
   83bd2:	b354      	cbz	r4, 83c2a <memchr+0x8e>
   83bd4:	7803      	ldrb	r3, [r0, #0]
   83bd6:	428b      	cmp	r3, r1
   83bd8:	d00d      	beq.n	83bf6 <memchr+0x5a>
   83bda:	1c42      	adds	r2, r0, #1
   83bdc:	2300      	movs	r3, #0
   83bde:	e002      	b.n	83be6 <memchr+0x4a>
   83be0:	7804      	ldrb	r4, [r0, #0]
   83be2:	428c      	cmp	r4, r1
   83be4:	d007      	beq.n	83bf6 <memchr+0x5a>
   83be6:	42ab      	cmp	r3, r5
   83be8:	4610      	mov	r0, r2
   83bea:	f103 0301 	add.w	r3, r3, #1
   83bee:	f102 0201 	add.w	r2, r2, #1
   83bf2:	d1f5      	bne.n	83be0 <memchr+0x44>
   83bf4:	2000      	movs	r0, #0
   83bf6:	bc70      	pop	{r4, r5, r6}
   83bf8:	4770      	bx	lr
   83bfa:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   83bfe:	4603      	mov	r3, r0
   83c00:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83c04:	681a      	ldr	r2, [r3, #0]
   83c06:	4618      	mov	r0, r3
   83c08:	4072      	eors	r2, r6
   83c0a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   83c0e:	ea25 0202 	bic.w	r2, r5, r2
   83c12:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83c16:	f103 0304 	add.w	r3, r3, #4
   83c1a:	d1d9      	bne.n	83bd0 <memchr+0x34>
   83c1c:	3c04      	subs	r4, #4
   83c1e:	2c03      	cmp	r4, #3
   83c20:	4618      	mov	r0, r3
   83c22:	d8ef      	bhi.n	83c04 <memchr+0x68>
   83c24:	e7d4      	b.n	83bd0 <memchr+0x34>
   83c26:	4614      	mov	r4, r2
   83c28:	e7d0      	b.n	83bcc <memchr+0x30>
   83c2a:	4620      	mov	r0, r4
   83c2c:	e7e3      	b.n	83bf6 <memchr+0x5a>
   83c2e:	bf00      	nop

00083c30 <memcpy>:
   83c30:	4684      	mov	ip, r0
   83c32:	ea41 0300 	orr.w	r3, r1, r0
   83c36:	f013 0303 	ands.w	r3, r3, #3
   83c3a:	d149      	bne.n	83cd0 <memcpy+0xa0>
   83c3c:	3a40      	subs	r2, #64	; 0x40
   83c3e:	d323      	bcc.n	83c88 <memcpy+0x58>
   83c40:	680b      	ldr	r3, [r1, #0]
   83c42:	6003      	str	r3, [r0, #0]
   83c44:	684b      	ldr	r3, [r1, #4]
   83c46:	6043      	str	r3, [r0, #4]
   83c48:	688b      	ldr	r3, [r1, #8]
   83c4a:	6083      	str	r3, [r0, #8]
   83c4c:	68cb      	ldr	r3, [r1, #12]
   83c4e:	60c3      	str	r3, [r0, #12]
   83c50:	690b      	ldr	r3, [r1, #16]
   83c52:	6103      	str	r3, [r0, #16]
   83c54:	694b      	ldr	r3, [r1, #20]
   83c56:	6143      	str	r3, [r0, #20]
   83c58:	698b      	ldr	r3, [r1, #24]
   83c5a:	6183      	str	r3, [r0, #24]
   83c5c:	69cb      	ldr	r3, [r1, #28]
   83c5e:	61c3      	str	r3, [r0, #28]
   83c60:	6a0b      	ldr	r3, [r1, #32]
   83c62:	6203      	str	r3, [r0, #32]
   83c64:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83c66:	6243      	str	r3, [r0, #36]	; 0x24
   83c68:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83c6a:	6283      	str	r3, [r0, #40]	; 0x28
   83c6c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83c6e:	62c3      	str	r3, [r0, #44]	; 0x2c
   83c70:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83c72:	6303      	str	r3, [r0, #48]	; 0x30
   83c74:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83c76:	6343      	str	r3, [r0, #52]	; 0x34
   83c78:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83c7a:	6383      	str	r3, [r0, #56]	; 0x38
   83c7c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83c7e:	63c3      	str	r3, [r0, #60]	; 0x3c
   83c80:	3040      	adds	r0, #64	; 0x40
   83c82:	3140      	adds	r1, #64	; 0x40
   83c84:	3a40      	subs	r2, #64	; 0x40
   83c86:	d2db      	bcs.n	83c40 <memcpy+0x10>
   83c88:	3230      	adds	r2, #48	; 0x30
   83c8a:	d30b      	bcc.n	83ca4 <memcpy+0x74>
   83c8c:	680b      	ldr	r3, [r1, #0]
   83c8e:	6003      	str	r3, [r0, #0]
   83c90:	684b      	ldr	r3, [r1, #4]
   83c92:	6043      	str	r3, [r0, #4]
   83c94:	688b      	ldr	r3, [r1, #8]
   83c96:	6083      	str	r3, [r0, #8]
   83c98:	68cb      	ldr	r3, [r1, #12]
   83c9a:	60c3      	str	r3, [r0, #12]
   83c9c:	3010      	adds	r0, #16
   83c9e:	3110      	adds	r1, #16
   83ca0:	3a10      	subs	r2, #16
   83ca2:	d2f3      	bcs.n	83c8c <memcpy+0x5c>
   83ca4:	320c      	adds	r2, #12
   83ca6:	d305      	bcc.n	83cb4 <memcpy+0x84>
   83ca8:	f851 3b04 	ldr.w	r3, [r1], #4
   83cac:	f840 3b04 	str.w	r3, [r0], #4
   83cb0:	3a04      	subs	r2, #4
   83cb2:	d2f9      	bcs.n	83ca8 <memcpy+0x78>
   83cb4:	3204      	adds	r2, #4
   83cb6:	d008      	beq.n	83cca <memcpy+0x9a>
   83cb8:	07d2      	lsls	r2, r2, #31
   83cba:	bf1c      	itt	ne
   83cbc:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83cc0:	f800 3b01 	strbne.w	r3, [r0], #1
   83cc4:	d301      	bcc.n	83cca <memcpy+0x9a>
   83cc6:	880b      	ldrh	r3, [r1, #0]
   83cc8:	8003      	strh	r3, [r0, #0]
   83cca:	4660      	mov	r0, ip
   83ccc:	4770      	bx	lr
   83cce:	bf00      	nop
   83cd0:	2a08      	cmp	r2, #8
   83cd2:	d313      	bcc.n	83cfc <memcpy+0xcc>
   83cd4:	078b      	lsls	r3, r1, #30
   83cd6:	d0b1      	beq.n	83c3c <memcpy+0xc>
   83cd8:	f010 0303 	ands.w	r3, r0, #3
   83cdc:	d0ae      	beq.n	83c3c <memcpy+0xc>
   83cde:	f1c3 0304 	rsb	r3, r3, #4
   83ce2:	1ad2      	subs	r2, r2, r3
   83ce4:	07db      	lsls	r3, r3, #31
   83ce6:	bf1c      	itt	ne
   83ce8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83cec:	f800 3b01 	strbne.w	r3, [r0], #1
   83cf0:	d3a4      	bcc.n	83c3c <memcpy+0xc>
   83cf2:	f831 3b02 	ldrh.w	r3, [r1], #2
   83cf6:	f820 3b02 	strh.w	r3, [r0], #2
   83cfa:	e79f      	b.n	83c3c <memcpy+0xc>
   83cfc:	3a04      	subs	r2, #4
   83cfe:	d3d9      	bcc.n	83cb4 <memcpy+0x84>
   83d00:	3a01      	subs	r2, #1
   83d02:	f811 3b01 	ldrb.w	r3, [r1], #1
   83d06:	f800 3b01 	strb.w	r3, [r0], #1
   83d0a:	d2f9      	bcs.n	83d00 <memcpy+0xd0>
   83d0c:	780b      	ldrb	r3, [r1, #0]
   83d0e:	7003      	strb	r3, [r0, #0]
   83d10:	784b      	ldrb	r3, [r1, #1]
   83d12:	7043      	strb	r3, [r0, #1]
   83d14:	788b      	ldrb	r3, [r1, #2]
   83d16:	7083      	strb	r3, [r0, #2]
   83d18:	4660      	mov	r0, ip
   83d1a:	4770      	bx	lr

00083d1c <memmove>:
   83d1c:	4288      	cmp	r0, r1
   83d1e:	b4f0      	push	{r4, r5, r6, r7}
   83d20:	d910      	bls.n	83d44 <memmove+0x28>
   83d22:	188c      	adds	r4, r1, r2
   83d24:	42a0      	cmp	r0, r4
   83d26:	d20d      	bcs.n	83d44 <memmove+0x28>
   83d28:	1885      	adds	r5, r0, r2
   83d2a:	1e53      	subs	r3, r2, #1
   83d2c:	b142      	cbz	r2, 83d40 <memmove+0x24>
   83d2e:	4621      	mov	r1, r4
   83d30:	462a      	mov	r2, r5
   83d32:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83d36:	3b01      	subs	r3, #1
   83d38:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83d3c:	1c5c      	adds	r4, r3, #1
   83d3e:	d1f8      	bne.n	83d32 <memmove+0x16>
   83d40:	bcf0      	pop	{r4, r5, r6, r7}
   83d42:	4770      	bx	lr
   83d44:	2a0f      	cmp	r2, #15
   83d46:	d944      	bls.n	83dd2 <memmove+0xb6>
   83d48:	ea40 0301 	orr.w	r3, r0, r1
   83d4c:	079b      	lsls	r3, r3, #30
   83d4e:	d144      	bne.n	83dda <memmove+0xbe>
   83d50:	f1a2 0710 	sub.w	r7, r2, #16
   83d54:	093f      	lsrs	r7, r7, #4
   83d56:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83d5a:	3610      	adds	r6, #16
   83d5c:	460c      	mov	r4, r1
   83d5e:	4603      	mov	r3, r0
   83d60:	6825      	ldr	r5, [r4, #0]
   83d62:	3310      	adds	r3, #16
   83d64:	f843 5c10 	str.w	r5, [r3, #-16]
   83d68:	6865      	ldr	r5, [r4, #4]
   83d6a:	3410      	adds	r4, #16
   83d6c:	f843 5c0c 	str.w	r5, [r3, #-12]
   83d70:	f854 5c08 	ldr.w	r5, [r4, #-8]
   83d74:	f843 5c08 	str.w	r5, [r3, #-8]
   83d78:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83d7c:	f843 5c04 	str.w	r5, [r3, #-4]
   83d80:	42b3      	cmp	r3, r6
   83d82:	d1ed      	bne.n	83d60 <memmove+0x44>
   83d84:	1c7b      	adds	r3, r7, #1
   83d86:	f002 0c0f 	and.w	ip, r2, #15
   83d8a:	011b      	lsls	r3, r3, #4
   83d8c:	f1bc 0f03 	cmp.w	ip, #3
   83d90:	4419      	add	r1, r3
   83d92:	4403      	add	r3, r0
   83d94:	d923      	bls.n	83dde <memmove+0xc2>
   83d96:	460e      	mov	r6, r1
   83d98:	461d      	mov	r5, r3
   83d9a:	4664      	mov	r4, ip
   83d9c:	f856 7b04 	ldr.w	r7, [r6], #4
   83da0:	3c04      	subs	r4, #4
   83da2:	2c03      	cmp	r4, #3
   83da4:	f845 7b04 	str.w	r7, [r5], #4
   83da8:	d8f8      	bhi.n	83d9c <memmove+0x80>
   83daa:	f1ac 0404 	sub.w	r4, ip, #4
   83dae:	f024 0403 	bic.w	r4, r4, #3
   83db2:	3404      	adds	r4, #4
   83db4:	f002 0203 	and.w	r2, r2, #3
   83db8:	4423      	add	r3, r4
   83dba:	4421      	add	r1, r4
   83dbc:	2a00      	cmp	r2, #0
   83dbe:	d0bf      	beq.n	83d40 <memmove+0x24>
   83dc0:	441a      	add	r2, r3
   83dc2:	f811 4b01 	ldrb.w	r4, [r1], #1
   83dc6:	f803 4b01 	strb.w	r4, [r3], #1
   83dca:	4293      	cmp	r3, r2
   83dcc:	d1f9      	bne.n	83dc2 <memmove+0xa6>
   83dce:	bcf0      	pop	{r4, r5, r6, r7}
   83dd0:	4770      	bx	lr
   83dd2:	4603      	mov	r3, r0
   83dd4:	2a00      	cmp	r2, #0
   83dd6:	d1f3      	bne.n	83dc0 <memmove+0xa4>
   83dd8:	e7b2      	b.n	83d40 <memmove+0x24>
   83dda:	4603      	mov	r3, r0
   83ddc:	e7f0      	b.n	83dc0 <memmove+0xa4>
   83dde:	4662      	mov	r2, ip
   83de0:	2a00      	cmp	r2, #0
   83de2:	d1ed      	bne.n	83dc0 <memmove+0xa4>
   83de4:	e7ac      	b.n	83d40 <memmove+0x24>
   83de6:	bf00      	nop

00083de8 <__malloc_lock>:
   83de8:	4770      	bx	lr
   83dea:	bf00      	nop

00083dec <__malloc_unlock>:
   83dec:	4770      	bx	lr
   83dee:	bf00      	nop

00083df0 <_realloc_r>:
   83df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83df4:	460c      	mov	r4, r1
   83df6:	b083      	sub	sp, #12
   83df8:	4690      	mov	r8, r2
   83dfa:	4681      	mov	r9, r0
   83dfc:	2900      	cmp	r1, #0
   83dfe:	f000 80ba 	beq.w	83f76 <_realloc_r+0x186>
   83e02:	f7ff fff1 	bl	83de8 <__malloc_lock>
   83e06:	f108 060b 	add.w	r6, r8, #11
   83e0a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83e0e:	2e16      	cmp	r6, #22
   83e10:	f023 0503 	bic.w	r5, r3, #3
   83e14:	f1a4 0708 	sub.w	r7, r4, #8
   83e18:	d84b      	bhi.n	83eb2 <_realloc_r+0xc2>
   83e1a:	2110      	movs	r1, #16
   83e1c:	460e      	mov	r6, r1
   83e1e:	45b0      	cmp	r8, r6
   83e20:	d84c      	bhi.n	83ebc <_realloc_r+0xcc>
   83e22:	428d      	cmp	r5, r1
   83e24:	da51      	bge.n	83eca <_realloc_r+0xda>
   83e26:	f8df b384 	ldr.w	fp, [pc, #900]	; 841ac <_realloc_r+0x3bc>
   83e2a:	1978      	adds	r0, r7, r5
   83e2c:	f8db e008 	ldr.w	lr, [fp, #8]
   83e30:	4586      	cmp	lr, r0
   83e32:	f000 80a6 	beq.w	83f82 <_realloc_r+0x192>
   83e36:	6842      	ldr	r2, [r0, #4]
   83e38:	f022 0c01 	bic.w	ip, r2, #1
   83e3c:	4484      	add	ip, r0
   83e3e:	f8dc c004 	ldr.w	ip, [ip, #4]
   83e42:	f01c 0f01 	tst.w	ip, #1
   83e46:	d054      	beq.n	83ef2 <_realloc_r+0x102>
   83e48:	2200      	movs	r2, #0
   83e4a:	4610      	mov	r0, r2
   83e4c:	07db      	lsls	r3, r3, #31
   83e4e:	d46f      	bmi.n	83f30 <_realloc_r+0x140>
   83e50:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83e54:	ebc3 0a07 	rsb	sl, r3, r7
   83e58:	f8da 3004 	ldr.w	r3, [sl, #4]
   83e5c:	f023 0303 	bic.w	r3, r3, #3
   83e60:	442b      	add	r3, r5
   83e62:	2800      	cmp	r0, #0
   83e64:	d062      	beq.n	83f2c <_realloc_r+0x13c>
   83e66:	4570      	cmp	r0, lr
   83e68:	f000 80e9 	beq.w	8403e <_realloc_r+0x24e>
   83e6c:	eb02 0e03 	add.w	lr, r2, r3
   83e70:	458e      	cmp	lr, r1
   83e72:	db5b      	blt.n	83f2c <_realloc_r+0x13c>
   83e74:	68c3      	ldr	r3, [r0, #12]
   83e76:	6882      	ldr	r2, [r0, #8]
   83e78:	46d0      	mov	r8, sl
   83e7a:	60d3      	str	r3, [r2, #12]
   83e7c:	609a      	str	r2, [r3, #8]
   83e7e:	f858 1f08 	ldr.w	r1, [r8, #8]!
   83e82:	f8da 300c 	ldr.w	r3, [sl, #12]
   83e86:	1f2a      	subs	r2, r5, #4
   83e88:	2a24      	cmp	r2, #36	; 0x24
   83e8a:	60cb      	str	r3, [r1, #12]
   83e8c:	6099      	str	r1, [r3, #8]
   83e8e:	f200 8123 	bhi.w	840d8 <_realloc_r+0x2e8>
   83e92:	2a13      	cmp	r2, #19
   83e94:	f240 80b0 	bls.w	83ff8 <_realloc_r+0x208>
   83e98:	6823      	ldr	r3, [r4, #0]
   83e9a:	2a1b      	cmp	r2, #27
   83e9c:	f8ca 3008 	str.w	r3, [sl, #8]
   83ea0:	6863      	ldr	r3, [r4, #4]
   83ea2:	f8ca 300c 	str.w	r3, [sl, #12]
   83ea6:	f200 812b 	bhi.w	84100 <_realloc_r+0x310>
   83eaa:	3408      	adds	r4, #8
   83eac:	f10a 0310 	add.w	r3, sl, #16
   83eb0:	e0a3      	b.n	83ffa <_realloc_r+0x20a>
   83eb2:	f026 0607 	bic.w	r6, r6, #7
   83eb6:	2e00      	cmp	r6, #0
   83eb8:	4631      	mov	r1, r6
   83eba:	dab0      	bge.n	83e1e <_realloc_r+0x2e>
   83ebc:	230c      	movs	r3, #12
   83ebe:	2000      	movs	r0, #0
   83ec0:	f8c9 3000 	str.w	r3, [r9]
   83ec4:	b003      	add	sp, #12
   83ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83eca:	46a0      	mov	r8, r4
   83ecc:	1baa      	subs	r2, r5, r6
   83ece:	2a0f      	cmp	r2, #15
   83ed0:	f003 0301 	and.w	r3, r3, #1
   83ed4:	d81a      	bhi.n	83f0c <_realloc_r+0x11c>
   83ed6:	432b      	orrs	r3, r5
   83ed8:	607b      	str	r3, [r7, #4]
   83eda:	443d      	add	r5, r7
   83edc:	686b      	ldr	r3, [r5, #4]
   83ede:	f043 0301 	orr.w	r3, r3, #1
   83ee2:	606b      	str	r3, [r5, #4]
   83ee4:	4648      	mov	r0, r9
   83ee6:	f7ff ff81 	bl	83dec <__malloc_unlock>
   83eea:	4640      	mov	r0, r8
   83eec:	b003      	add	sp, #12
   83eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83ef2:	f022 0203 	bic.w	r2, r2, #3
   83ef6:	eb02 0c05 	add.w	ip, r2, r5
   83efa:	458c      	cmp	ip, r1
   83efc:	dba6      	blt.n	83e4c <_realloc_r+0x5c>
   83efe:	68c2      	ldr	r2, [r0, #12]
   83f00:	6881      	ldr	r1, [r0, #8]
   83f02:	46a0      	mov	r8, r4
   83f04:	60ca      	str	r2, [r1, #12]
   83f06:	4665      	mov	r5, ip
   83f08:	6091      	str	r1, [r2, #8]
   83f0a:	e7df      	b.n	83ecc <_realloc_r+0xdc>
   83f0c:	19b9      	adds	r1, r7, r6
   83f0e:	4333      	orrs	r3, r6
   83f10:	f042 0001 	orr.w	r0, r2, #1
   83f14:	607b      	str	r3, [r7, #4]
   83f16:	440a      	add	r2, r1
   83f18:	6048      	str	r0, [r1, #4]
   83f1a:	6853      	ldr	r3, [r2, #4]
   83f1c:	3108      	adds	r1, #8
   83f1e:	f043 0301 	orr.w	r3, r3, #1
   83f22:	6053      	str	r3, [r2, #4]
   83f24:	4648      	mov	r0, r9
   83f26:	f7ff f89f 	bl	83068 <_free_r>
   83f2a:	e7db      	b.n	83ee4 <_realloc_r+0xf4>
   83f2c:	428b      	cmp	r3, r1
   83f2e:	da33      	bge.n	83f98 <_realloc_r+0x1a8>
   83f30:	4641      	mov	r1, r8
   83f32:	4648      	mov	r0, r9
   83f34:	f7ff fb96 	bl	83664 <_malloc_r>
   83f38:	4680      	mov	r8, r0
   83f3a:	2800      	cmp	r0, #0
   83f3c:	d0d2      	beq.n	83ee4 <_realloc_r+0xf4>
   83f3e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83f42:	f1a0 0108 	sub.w	r1, r0, #8
   83f46:	f023 0201 	bic.w	r2, r3, #1
   83f4a:	443a      	add	r2, r7
   83f4c:	4291      	cmp	r1, r2
   83f4e:	f000 80bc 	beq.w	840ca <_realloc_r+0x2da>
   83f52:	1f2a      	subs	r2, r5, #4
   83f54:	2a24      	cmp	r2, #36	; 0x24
   83f56:	d86e      	bhi.n	84036 <_realloc_r+0x246>
   83f58:	2a13      	cmp	r2, #19
   83f5a:	d842      	bhi.n	83fe2 <_realloc_r+0x1f2>
   83f5c:	4603      	mov	r3, r0
   83f5e:	4622      	mov	r2, r4
   83f60:	6811      	ldr	r1, [r2, #0]
   83f62:	6019      	str	r1, [r3, #0]
   83f64:	6851      	ldr	r1, [r2, #4]
   83f66:	6059      	str	r1, [r3, #4]
   83f68:	6892      	ldr	r2, [r2, #8]
   83f6a:	609a      	str	r2, [r3, #8]
   83f6c:	4621      	mov	r1, r4
   83f6e:	4648      	mov	r0, r9
   83f70:	f7ff f87a 	bl	83068 <_free_r>
   83f74:	e7b6      	b.n	83ee4 <_realloc_r+0xf4>
   83f76:	4611      	mov	r1, r2
   83f78:	b003      	add	sp, #12
   83f7a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83f7e:	f7ff bb71 	b.w	83664 <_malloc_r>
   83f82:	f8de 2004 	ldr.w	r2, [lr, #4]
   83f86:	f106 0c10 	add.w	ip, r6, #16
   83f8a:	f022 0203 	bic.w	r2, r2, #3
   83f8e:	1950      	adds	r0, r2, r5
   83f90:	4560      	cmp	r0, ip
   83f92:	da3d      	bge.n	84010 <_realloc_r+0x220>
   83f94:	4670      	mov	r0, lr
   83f96:	e759      	b.n	83e4c <_realloc_r+0x5c>
   83f98:	46d0      	mov	r8, sl
   83f9a:	f858 0f08 	ldr.w	r0, [r8, #8]!
   83f9e:	f8da 100c 	ldr.w	r1, [sl, #12]
   83fa2:	1f2a      	subs	r2, r5, #4
   83fa4:	2a24      	cmp	r2, #36	; 0x24
   83fa6:	60c1      	str	r1, [r0, #12]
   83fa8:	6088      	str	r0, [r1, #8]
   83faa:	f200 80a0 	bhi.w	840ee <_realloc_r+0x2fe>
   83fae:	2a13      	cmp	r2, #19
   83fb0:	f240 809b 	bls.w	840ea <_realloc_r+0x2fa>
   83fb4:	6821      	ldr	r1, [r4, #0]
   83fb6:	2a1b      	cmp	r2, #27
   83fb8:	f8ca 1008 	str.w	r1, [sl, #8]
   83fbc:	6861      	ldr	r1, [r4, #4]
   83fbe:	f8ca 100c 	str.w	r1, [sl, #12]
   83fc2:	f200 80b2 	bhi.w	8412a <_realloc_r+0x33a>
   83fc6:	3408      	adds	r4, #8
   83fc8:	f10a 0210 	add.w	r2, sl, #16
   83fcc:	6821      	ldr	r1, [r4, #0]
   83fce:	461d      	mov	r5, r3
   83fd0:	6011      	str	r1, [r2, #0]
   83fd2:	6861      	ldr	r1, [r4, #4]
   83fd4:	4657      	mov	r7, sl
   83fd6:	6051      	str	r1, [r2, #4]
   83fd8:	68a3      	ldr	r3, [r4, #8]
   83fda:	6093      	str	r3, [r2, #8]
   83fdc:	f8da 3004 	ldr.w	r3, [sl, #4]
   83fe0:	e774      	b.n	83ecc <_realloc_r+0xdc>
   83fe2:	6823      	ldr	r3, [r4, #0]
   83fe4:	2a1b      	cmp	r2, #27
   83fe6:	6003      	str	r3, [r0, #0]
   83fe8:	6863      	ldr	r3, [r4, #4]
   83fea:	6043      	str	r3, [r0, #4]
   83fec:	d862      	bhi.n	840b4 <_realloc_r+0x2c4>
   83fee:	f100 0308 	add.w	r3, r0, #8
   83ff2:	f104 0208 	add.w	r2, r4, #8
   83ff6:	e7b3      	b.n	83f60 <_realloc_r+0x170>
   83ff8:	4643      	mov	r3, r8
   83ffa:	6822      	ldr	r2, [r4, #0]
   83ffc:	4675      	mov	r5, lr
   83ffe:	601a      	str	r2, [r3, #0]
   84000:	6862      	ldr	r2, [r4, #4]
   84002:	4657      	mov	r7, sl
   84004:	605a      	str	r2, [r3, #4]
   84006:	68a2      	ldr	r2, [r4, #8]
   84008:	609a      	str	r2, [r3, #8]
   8400a:	f8da 3004 	ldr.w	r3, [sl, #4]
   8400e:	e75d      	b.n	83ecc <_realloc_r+0xdc>
   84010:	1b83      	subs	r3, r0, r6
   84012:	4437      	add	r7, r6
   84014:	f043 0301 	orr.w	r3, r3, #1
   84018:	f8cb 7008 	str.w	r7, [fp, #8]
   8401c:	607b      	str	r3, [r7, #4]
   8401e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84022:	4648      	mov	r0, r9
   84024:	f003 0301 	and.w	r3, r3, #1
   84028:	431e      	orrs	r6, r3
   8402a:	f844 6c04 	str.w	r6, [r4, #-4]
   8402e:	f7ff fedd 	bl	83dec <__malloc_unlock>
   84032:	4620      	mov	r0, r4
   84034:	e75a      	b.n	83eec <_realloc_r+0xfc>
   84036:	4621      	mov	r1, r4
   84038:	f7ff fe70 	bl	83d1c <memmove>
   8403c:	e796      	b.n	83f6c <_realloc_r+0x17c>
   8403e:	eb02 0c03 	add.w	ip, r2, r3
   84042:	f106 0210 	add.w	r2, r6, #16
   84046:	4594      	cmp	ip, r2
   84048:	f6ff af70 	blt.w	83f2c <_realloc_r+0x13c>
   8404c:	4657      	mov	r7, sl
   8404e:	f857 1f08 	ldr.w	r1, [r7, #8]!
   84052:	f8da 300c 	ldr.w	r3, [sl, #12]
   84056:	1f2a      	subs	r2, r5, #4
   84058:	2a24      	cmp	r2, #36	; 0x24
   8405a:	60cb      	str	r3, [r1, #12]
   8405c:	6099      	str	r1, [r3, #8]
   8405e:	f200 8086 	bhi.w	8416e <_realloc_r+0x37e>
   84062:	2a13      	cmp	r2, #19
   84064:	d977      	bls.n	84156 <_realloc_r+0x366>
   84066:	6823      	ldr	r3, [r4, #0]
   84068:	2a1b      	cmp	r2, #27
   8406a:	f8ca 3008 	str.w	r3, [sl, #8]
   8406e:	6863      	ldr	r3, [r4, #4]
   84070:	f8ca 300c 	str.w	r3, [sl, #12]
   84074:	f200 8084 	bhi.w	84180 <_realloc_r+0x390>
   84078:	3408      	adds	r4, #8
   8407a:	f10a 0310 	add.w	r3, sl, #16
   8407e:	6822      	ldr	r2, [r4, #0]
   84080:	601a      	str	r2, [r3, #0]
   84082:	6862      	ldr	r2, [r4, #4]
   84084:	605a      	str	r2, [r3, #4]
   84086:	68a2      	ldr	r2, [r4, #8]
   84088:	609a      	str	r2, [r3, #8]
   8408a:	ebc6 020c 	rsb	r2, r6, ip
   8408e:	eb0a 0306 	add.w	r3, sl, r6
   84092:	f042 0201 	orr.w	r2, r2, #1
   84096:	f8cb 3008 	str.w	r3, [fp, #8]
   8409a:	605a      	str	r2, [r3, #4]
   8409c:	f8da 3004 	ldr.w	r3, [sl, #4]
   840a0:	4648      	mov	r0, r9
   840a2:	f003 0301 	and.w	r3, r3, #1
   840a6:	431e      	orrs	r6, r3
   840a8:	f8ca 6004 	str.w	r6, [sl, #4]
   840ac:	f7ff fe9e 	bl	83dec <__malloc_unlock>
   840b0:	4638      	mov	r0, r7
   840b2:	e71b      	b.n	83eec <_realloc_r+0xfc>
   840b4:	68a3      	ldr	r3, [r4, #8]
   840b6:	2a24      	cmp	r2, #36	; 0x24
   840b8:	6083      	str	r3, [r0, #8]
   840ba:	68e3      	ldr	r3, [r4, #12]
   840bc:	60c3      	str	r3, [r0, #12]
   840be:	d02b      	beq.n	84118 <_realloc_r+0x328>
   840c0:	f100 0310 	add.w	r3, r0, #16
   840c4:	f104 0210 	add.w	r2, r4, #16
   840c8:	e74a      	b.n	83f60 <_realloc_r+0x170>
   840ca:	f850 2c04 	ldr.w	r2, [r0, #-4]
   840ce:	46a0      	mov	r8, r4
   840d0:	f022 0203 	bic.w	r2, r2, #3
   840d4:	4415      	add	r5, r2
   840d6:	e6f9      	b.n	83ecc <_realloc_r+0xdc>
   840d8:	4621      	mov	r1, r4
   840da:	4640      	mov	r0, r8
   840dc:	4675      	mov	r5, lr
   840de:	4657      	mov	r7, sl
   840e0:	f7ff fe1c 	bl	83d1c <memmove>
   840e4:	f8da 3004 	ldr.w	r3, [sl, #4]
   840e8:	e6f0      	b.n	83ecc <_realloc_r+0xdc>
   840ea:	4642      	mov	r2, r8
   840ec:	e76e      	b.n	83fcc <_realloc_r+0x1dc>
   840ee:	4621      	mov	r1, r4
   840f0:	4640      	mov	r0, r8
   840f2:	461d      	mov	r5, r3
   840f4:	4657      	mov	r7, sl
   840f6:	f7ff fe11 	bl	83d1c <memmove>
   840fa:	f8da 3004 	ldr.w	r3, [sl, #4]
   840fe:	e6e5      	b.n	83ecc <_realloc_r+0xdc>
   84100:	68a3      	ldr	r3, [r4, #8]
   84102:	2a24      	cmp	r2, #36	; 0x24
   84104:	f8ca 3010 	str.w	r3, [sl, #16]
   84108:	68e3      	ldr	r3, [r4, #12]
   8410a:	f8ca 3014 	str.w	r3, [sl, #20]
   8410e:	d018      	beq.n	84142 <_realloc_r+0x352>
   84110:	3410      	adds	r4, #16
   84112:	f10a 0318 	add.w	r3, sl, #24
   84116:	e770      	b.n	83ffa <_realloc_r+0x20a>
   84118:	6922      	ldr	r2, [r4, #16]
   8411a:	f100 0318 	add.w	r3, r0, #24
   8411e:	6102      	str	r2, [r0, #16]
   84120:	6961      	ldr	r1, [r4, #20]
   84122:	f104 0218 	add.w	r2, r4, #24
   84126:	6141      	str	r1, [r0, #20]
   84128:	e71a      	b.n	83f60 <_realloc_r+0x170>
   8412a:	68a1      	ldr	r1, [r4, #8]
   8412c:	2a24      	cmp	r2, #36	; 0x24
   8412e:	f8ca 1010 	str.w	r1, [sl, #16]
   84132:	68e1      	ldr	r1, [r4, #12]
   84134:	f8ca 1014 	str.w	r1, [sl, #20]
   84138:	d00f      	beq.n	8415a <_realloc_r+0x36a>
   8413a:	3410      	adds	r4, #16
   8413c:	f10a 0218 	add.w	r2, sl, #24
   84140:	e744      	b.n	83fcc <_realloc_r+0x1dc>
   84142:	6922      	ldr	r2, [r4, #16]
   84144:	f10a 0320 	add.w	r3, sl, #32
   84148:	f8ca 2018 	str.w	r2, [sl, #24]
   8414c:	6962      	ldr	r2, [r4, #20]
   8414e:	3418      	adds	r4, #24
   84150:	f8ca 201c 	str.w	r2, [sl, #28]
   84154:	e751      	b.n	83ffa <_realloc_r+0x20a>
   84156:	463b      	mov	r3, r7
   84158:	e791      	b.n	8407e <_realloc_r+0x28e>
   8415a:	6921      	ldr	r1, [r4, #16]
   8415c:	f10a 0220 	add.w	r2, sl, #32
   84160:	f8ca 1018 	str.w	r1, [sl, #24]
   84164:	6961      	ldr	r1, [r4, #20]
   84166:	3418      	adds	r4, #24
   84168:	f8ca 101c 	str.w	r1, [sl, #28]
   8416c:	e72e      	b.n	83fcc <_realloc_r+0x1dc>
   8416e:	4621      	mov	r1, r4
   84170:	4638      	mov	r0, r7
   84172:	f8cd c004 	str.w	ip, [sp, #4]
   84176:	f7ff fdd1 	bl	83d1c <memmove>
   8417a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8417e:	e784      	b.n	8408a <_realloc_r+0x29a>
   84180:	68a3      	ldr	r3, [r4, #8]
   84182:	2a24      	cmp	r2, #36	; 0x24
   84184:	f8ca 3010 	str.w	r3, [sl, #16]
   84188:	68e3      	ldr	r3, [r4, #12]
   8418a:	f8ca 3014 	str.w	r3, [sl, #20]
   8418e:	d003      	beq.n	84198 <_realloc_r+0x3a8>
   84190:	3410      	adds	r4, #16
   84192:	f10a 0318 	add.w	r3, sl, #24
   84196:	e772      	b.n	8407e <_realloc_r+0x28e>
   84198:	6922      	ldr	r2, [r4, #16]
   8419a:	f10a 0320 	add.w	r3, sl, #32
   8419e:	f8ca 2018 	str.w	r2, [sl, #24]
   841a2:	6962      	ldr	r2, [r4, #20]
   841a4:	3418      	adds	r4, #24
   841a6:	f8ca 201c 	str.w	r2, [sl, #28]
   841aa:	e768      	b.n	8407e <_realloc_r+0x28e>
   841ac:	20070658 	.word	0x20070658

000841b0 <_sbrk_r>:
   841b0:	b538      	push	{r3, r4, r5, lr}
   841b2:	4c07      	ldr	r4, [pc, #28]	; (841d0 <_sbrk_r+0x20>)
   841b4:	2300      	movs	r3, #0
   841b6:	4605      	mov	r5, r0
   841b8:	4608      	mov	r0, r1
   841ba:	6023      	str	r3, [r4, #0]
   841bc:	f7fc ff6a 	bl	81094 <_sbrk>
   841c0:	1c43      	adds	r3, r0, #1
   841c2:	d000      	beq.n	841c6 <_sbrk_r+0x16>
   841c4:	bd38      	pop	{r3, r4, r5, pc}
   841c6:	6823      	ldr	r3, [r4, #0]
   841c8:	2b00      	cmp	r3, #0
   841ca:	d0fb      	beq.n	841c4 <_sbrk_r+0x14>
   841cc:	602b      	str	r3, [r5, #0]
   841ce:	bd38      	pop	{r3, r4, r5, pc}
   841d0:	20070b48 	.word	0x20070b48

000841d4 <__sread>:
   841d4:	b510      	push	{r4, lr}
   841d6:	460c      	mov	r4, r1
   841d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   841dc:	f000 f9f2 	bl	845c4 <_read_r>
   841e0:	2800      	cmp	r0, #0
   841e2:	db03      	blt.n	841ec <__sread+0x18>
   841e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
   841e6:	4403      	add	r3, r0
   841e8:	6523      	str	r3, [r4, #80]	; 0x50
   841ea:	bd10      	pop	{r4, pc}
   841ec:	89a3      	ldrh	r3, [r4, #12]
   841ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   841f2:	81a3      	strh	r3, [r4, #12]
   841f4:	bd10      	pop	{r4, pc}
   841f6:	bf00      	nop

000841f8 <__swrite>:
   841f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   841fc:	460c      	mov	r4, r1
   841fe:	8989      	ldrh	r1, [r1, #12]
   84200:	461d      	mov	r5, r3
   84202:	05cb      	lsls	r3, r1, #23
   84204:	4616      	mov	r6, r2
   84206:	4607      	mov	r7, r0
   84208:	d506      	bpl.n	84218 <__swrite+0x20>
   8420a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8420e:	2200      	movs	r2, #0
   84210:	2302      	movs	r3, #2
   84212:	f000 f9c3 	bl	8459c <_lseek_r>
   84216:	89a1      	ldrh	r1, [r4, #12]
   84218:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8421c:	81a1      	strh	r1, [r4, #12]
   8421e:	4638      	mov	r0, r7
   84220:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84224:	4632      	mov	r2, r6
   84226:	462b      	mov	r3, r5
   84228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8422c:	f000 b8ce 	b.w	843cc <_write_r>

00084230 <__sseek>:
   84230:	b510      	push	{r4, lr}
   84232:	460c      	mov	r4, r1
   84234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84238:	f000 f9b0 	bl	8459c <_lseek_r>
   8423c:	89a3      	ldrh	r3, [r4, #12]
   8423e:	1c42      	adds	r2, r0, #1
   84240:	bf0e      	itee	eq
   84242:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   84246:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8424a:	6520      	strne	r0, [r4, #80]	; 0x50
   8424c:	81a3      	strh	r3, [r4, #12]
   8424e:	bd10      	pop	{r4, pc}

00084250 <__sclose>:
   84250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84254:	f000 b922 	b.w	8449c <_close_r>

00084258 <strlen>:
   84258:	f020 0103 	bic.w	r1, r0, #3
   8425c:	f010 0003 	ands.w	r0, r0, #3
   84260:	f1c0 0000 	rsb	r0, r0, #0
   84264:	f851 3b04 	ldr.w	r3, [r1], #4
   84268:	f100 0c04 	add.w	ip, r0, #4
   8426c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   84270:	f06f 0200 	mvn.w	r2, #0
   84274:	bf1c      	itt	ne
   84276:	fa22 f20c 	lsrne.w	r2, r2, ip
   8427a:	4313      	orrne	r3, r2
   8427c:	f04f 0c01 	mov.w	ip, #1
   84280:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   84284:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   84288:	eba3 020c 	sub.w	r2, r3, ip
   8428c:	ea22 0203 	bic.w	r2, r2, r3
   84290:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   84294:	bf04      	itt	eq
   84296:	f851 3b04 	ldreq.w	r3, [r1], #4
   8429a:	3004      	addeq	r0, #4
   8429c:	d0f4      	beq.n	84288 <strlen+0x30>
   8429e:	f013 0fff 	tst.w	r3, #255	; 0xff
   842a2:	bf1f      	itttt	ne
   842a4:	3001      	addne	r0, #1
   842a6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   842aa:	3001      	addne	r0, #1
   842ac:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   842b0:	bf18      	it	ne
   842b2:	3001      	addne	r0, #1
   842b4:	4770      	bx	lr
   842b6:	bf00      	nop

000842b8 <__swbuf_r>:
   842b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   842ba:	460d      	mov	r5, r1
   842bc:	4614      	mov	r4, r2
   842be:	4607      	mov	r7, r0
   842c0:	b110      	cbz	r0, 842c8 <__swbuf_r+0x10>
   842c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   842c4:	2b00      	cmp	r3, #0
   842c6:	d048      	beq.n	8435a <__swbuf_r+0xa2>
   842c8:	89a2      	ldrh	r2, [r4, #12]
   842ca:	69a0      	ldr	r0, [r4, #24]
   842cc:	b293      	uxth	r3, r2
   842ce:	60a0      	str	r0, [r4, #8]
   842d0:	0718      	lsls	r0, r3, #28
   842d2:	d538      	bpl.n	84346 <__swbuf_r+0x8e>
   842d4:	6926      	ldr	r6, [r4, #16]
   842d6:	2e00      	cmp	r6, #0
   842d8:	d035      	beq.n	84346 <__swbuf_r+0x8e>
   842da:	0499      	lsls	r1, r3, #18
   842dc:	b2ed      	uxtb	r5, r5
   842de:	d515      	bpl.n	8430c <__swbuf_r+0x54>
   842e0:	6823      	ldr	r3, [r4, #0]
   842e2:	6962      	ldr	r2, [r4, #20]
   842e4:	1b9e      	subs	r6, r3, r6
   842e6:	4296      	cmp	r6, r2
   842e8:	da1c      	bge.n	84324 <__swbuf_r+0x6c>
   842ea:	3601      	adds	r6, #1
   842ec:	68a2      	ldr	r2, [r4, #8]
   842ee:	1c59      	adds	r1, r3, #1
   842f0:	3a01      	subs	r2, #1
   842f2:	60a2      	str	r2, [r4, #8]
   842f4:	6021      	str	r1, [r4, #0]
   842f6:	701d      	strb	r5, [r3, #0]
   842f8:	6963      	ldr	r3, [r4, #20]
   842fa:	42b3      	cmp	r3, r6
   842fc:	d01a      	beq.n	84334 <__swbuf_r+0x7c>
   842fe:	89a3      	ldrh	r3, [r4, #12]
   84300:	07db      	lsls	r3, r3, #31
   84302:	d501      	bpl.n	84308 <__swbuf_r+0x50>
   84304:	2d0a      	cmp	r5, #10
   84306:	d015      	beq.n	84334 <__swbuf_r+0x7c>
   84308:	4628      	mov	r0, r5
   8430a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8430c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8430e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84312:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   84316:	6663      	str	r3, [r4, #100]	; 0x64
   84318:	6823      	ldr	r3, [r4, #0]
   8431a:	81a2      	strh	r2, [r4, #12]
   8431c:	6962      	ldr	r2, [r4, #20]
   8431e:	1b9e      	subs	r6, r3, r6
   84320:	4296      	cmp	r6, r2
   84322:	dbe2      	blt.n	842ea <__swbuf_r+0x32>
   84324:	4638      	mov	r0, r7
   84326:	4621      	mov	r1, r4
   84328:	f7fe fd3e 	bl	82da8 <_fflush_r>
   8432c:	b940      	cbnz	r0, 84340 <__swbuf_r+0x88>
   8432e:	6823      	ldr	r3, [r4, #0]
   84330:	2601      	movs	r6, #1
   84332:	e7db      	b.n	842ec <__swbuf_r+0x34>
   84334:	4638      	mov	r0, r7
   84336:	4621      	mov	r1, r4
   84338:	f7fe fd36 	bl	82da8 <_fflush_r>
   8433c:	2800      	cmp	r0, #0
   8433e:	d0e3      	beq.n	84308 <__swbuf_r+0x50>
   84340:	f04f 30ff 	mov.w	r0, #4294967295
   84344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84346:	4638      	mov	r0, r7
   84348:	4621      	mov	r1, r4
   8434a:	f7fe fc17 	bl	82b7c <__swsetup_r>
   8434e:	2800      	cmp	r0, #0
   84350:	d1f6      	bne.n	84340 <__swbuf_r+0x88>
   84352:	89a2      	ldrh	r2, [r4, #12]
   84354:	6926      	ldr	r6, [r4, #16]
   84356:	b293      	uxth	r3, r2
   84358:	e7bf      	b.n	842da <__swbuf_r+0x22>
   8435a:	f7fe fd41 	bl	82de0 <__sinit>
   8435e:	e7b3      	b.n	842c8 <__swbuf_r+0x10>

00084360 <_wcrtomb_r>:
   84360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84364:	461e      	mov	r6, r3
   84366:	b086      	sub	sp, #24
   84368:	460c      	mov	r4, r1
   8436a:	4605      	mov	r5, r0
   8436c:	4617      	mov	r7, r2
   8436e:	4b0f      	ldr	r3, [pc, #60]	; (843ac <_wcrtomb_r+0x4c>)
   84370:	b191      	cbz	r1, 84398 <_wcrtomb_r+0x38>
   84372:	f8d3 8000 	ldr.w	r8, [r3]
   84376:	f7ff f8f3 	bl	83560 <__locale_charset>
   8437a:	9600      	str	r6, [sp, #0]
   8437c:	4603      	mov	r3, r0
   8437e:	4621      	mov	r1, r4
   84380:	463a      	mov	r2, r7
   84382:	4628      	mov	r0, r5
   84384:	47c0      	blx	r8
   84386:	1c43      	adds	r3, r0, #1
   84388:	d103      	bne.n	84392 <_wcrtomb_r+0x32>
   8438a:	2200      	movs	r2, #0
   8438c:	238a      	movs	r3, #138	; 0x8a
   8438e:	6032      	str	r2, [r6, #0]
   84390:	602b      	str	r3, [r5, #0]
   84392:	b006      	add	sp, #24
   84394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84398:	681f      	ldr	r7, [r3, #0]
   8439a:	f7ff f8e1 	bl	83560 <__locale_charset>
   8439e:	9600      	str	r6, [sp, #0]
   843a0:	4603      	mov	r3, r0
   843a2:	4622      	mov	r2, r4
   843a4:	4628      	mov	r0, r5
   843a6:	a903      	add	r1, sp, #12
   843a8:	47b8      	blx	r7
   843aa:	e7ec      	b.n	84386 <_wcrtomb_r+0x26>
   843ac:	20070a68 	.word	0x20070a68

000843b0 <__ascii_wctomb>:
   843b0:	b121      	cbz	r1, 843bc <__ascii_wctomb+0xc>
   843b2:	2aff      	cmp	r2, #255	; 0xff
   843b4:	d804      	bhi.n	843c0 <__ascii_wctomb+0x10>
   843b6:	700a      	strb	r2, [r1, #0]
   843b8:	2001      	movs	r0, #1
   843ba:	4770      	bx	lr
   843bc:	4608      	mov	r0, r1
   843be:	4770      	bx	lr
   843c0:	238a      	movs	r3, #138	; 0x8a
   843c2:	6003      	str	r3, [r0, #0]
   843c4:	f04f 30ff 	mov.w	r0, #4294967295
   843c8:	4770      	bx	lr
   843ca:	bf00      	nop

000843cc <_write_r>:
   843cc:	b570      	push	{r4, r5, r6, lr}
   843ce:	4c08      	ldr	r4, [pc, #32]	; (843f0 <_write_r+0x24>)
   843d0:	4606      	mov	r6, r0
   843d2:	2500      	movs	r5, #0
   843d4:	4608      	mov	r0, r1
   843d6:	4611      	mov	r1, r2
   843d8:	461a      	mov	r2, r3
   843da:	6025      	str	r5, [r4, #0]
   843dc:	f7fb ffe2 	bl	803a4 <_write>
   843e0:	1c43      	adds	r3, r0, #1
   843e2:	d000      	beq.n	843e6 <_write_r+0x1a>
   843e4:	bd70      	pop	{r4, r5, r6, pc}
   843e6:	6823      	ldr	r3, [r4, #0]
   843e8:	2b00      	cmp	r3, #0
   843ea:	d0fb      	beq.n	843e4 <_write_r+0x18>
   843ec:	6033      	str	r3, [r6, #0]
   843ee:	bd70      	pop	{r4, r5, r6, pc}
   843f0:	20070b48 	.word	0x20070b48

000843f4 <__register_exitproc>:
   843f4:	b5f0      	push	{r4, r5, r6, r7, lr}
   843f6:	4c27      	ldr	r4, [pc, #156]	; (84494 <__register_exitproc+0xa0>)
   843f8:	b085      	sub	sp, #20
   843fa:	6826      	ldr	r6, [r4, #0]
   843fc:	4607      	mov	r7, r0
   843fe:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   84402:	2c00      	cmp	r4, #0
   84404:	d040      	beq.n	84488 <__register_exitproc+0x94>
   84406:	6865      	ldr	r5, [r4, #4]
   84408:	2d1f      	cmp	r5, #31
   8440a:	dd1e      	ble.n	8444a <__register_exitproc+0x56>
   8440c:	4822      	ldr	r0, [pc, #136]	; (84498 <__register_exitproc+0xa4>)
   8440e:	b918      	cbnz	r0, 84418 <__register_exitproc+0x24>
   84410:	f04f 30ff 	mov.w	r0, #4294967295
   84414:	b005      	add	sp, #20
   84416:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84418:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8441c:	9103      	str	r1, [sp, #12]
   8441e:	9202      	str	r2, [sp, #8]
   84420:	9301      	str	r3, [sp, #4]
   84422:	f7ff f917 	bl	83654 <malloc>
   84426:	9903      	ldr	r1, [sp, #12]
   84428:	4604      	mov	r4, r0
   8442a:	9a02      	ldr	r2, [sp, #8]
   8442c:	9b01      	ldr	r3, [sp, #4]
   8442e:	2800      	cmp	r0, #0
   84430:	d0ee      	beq.n	84410 <__register_exitproc+0x1c>
   84432:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   84436:	2000      	movs	r0, #0
   84438:	6025      	str	r5, [r4, #0]
   8443a:	6060      	str	r0, [r4, #4]
   8443c:	4605      	mov	r5, r0
   8443e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84442:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   84446:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8444a:	b93f      	cbnz	r7, 8445c <__register_exitproc+0x68>
   8444c:	1c6b      	adds	r3, r5, #1
   8444e:	2000      	movs	r0, #0
   84450:	3502      	adds	r5, #2
   84452:	6063      	str	r3, [r4, #4]
   84454:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   84458:	b005      	add	sp, #20
   8445a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8445c:	2601      	movs	r6, #1
   8445e:	40ae      	lsls	r6, r5
   84460:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   84464:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   84468:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8446c:	2f02      	cmp	r7, #2
   8446e:	ea42 0206 	orr.w	r2, r2, r6
   84472:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   84476:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8447a:	d1e7      	bne.n	8444c <__register_exitproc+0x58>
   8447c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84480:	431e      	orrs	r6, r3
   84482:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   84486:	e7e1      	b.n	8444c <__register_exitproc+0x58>
   84488:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8448c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84490:	e7b9      	b.n	84406 <__register_exitproc+0x12>
   84492:	bf00      	nop
   84494:	00084bec 	.word	0x00084bec
   84498:	00083655 	.word	0x00083655

0008449c <_close_r>:
   8449c:	b538      	push	{r3, r4, r5, lr}
   8449e:	4c07      	ldr	r4, [pc, #28]	; (844bc <_close_r+0x20>)
   844a0:	2300      	movs	r3, #0
   844a2:	4605      	mov	r5, r0
   844a4:	4608      	mov	r0, r1
   844a6:	6023      	str	r3, [r4, #0]
   844a8:	f7fc fe0e 	bl	810c8 <_close>
   844ac:	1c43      	adds	r3, r0, #1
   844ae:	d000      	beq.n	844b2 <_close_r+0x16>
   844b0:	bd38      	pop	{r3, r4, r5, pc}
   844b2:	6823      	ldr	r3, [r4, #0]
   844b4:	2b00      	cmp	r3, #0
   844b6:	d0fb      	beq.n	844b0 <_close_r+0x14>
   844b8:	602b      	str	r3, [r5, #0]
   844ba:	bd38      	pop	{r3, r4, r5, pc}
   844bc:	20070b48 	.word	0x20070b48

000844c0 <_fclose_r>:
   844c0:	b570      	push	{r4, r5, r6, lr}
   844c2:	460c      	mov	r4, r1
   844c4:	4605      	mov	r5, r0
   844c6:	b131      	cbz	r1, 844d6 <_fclose_r+0x16>
   844c8:	b110      	cbz	r0, 844d0 <_fclose_r+0x10>
   844ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
   844cc:	2b00      	cmp	r3, #0
   844ce:	d02f      	beq.n	84530 <_fclose_r+0x70>
   844d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   844d4:	b90b      	cbnz	r3, 844da <_fclose_r+0x1a>
   844d6:	2000      	movs	r0, #0
   844d8:	bd70      	pop	{r4, r5, r6, pc}
   844da:	4628      	mov	r0, r5
   844dc:	4621      	mov	r1, r4
   844de:	f7fe fc63 	bl	82da8 <_fflush_r>
   844e2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   844e4:	4606      	mov	r6, r0
   844e6:	b133      	cbz	r3, 844f6 <_fclose_r+0x36>
   844e8:	4628      	mov	r0, r5
   844ea:	69e1      	ldr	r1, [r4, #28]
   844ec:	4798      	blx	r3
   844ee:	2800      	cmp	r0, #0
   844f0:	bfb8      	it	lt
   844f2:	f04f 36ff 	movlt.w	r6, #4294967295
   844f6:	89a3      	ldrh	r3, [r4, #12]
   844f8:	061b      	lsls	r3, r3, #24
   844fa:	d41c      	bmi.n	84536 <_fclose_r+0x76>
   844fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
   844fe:	b141      	cbz	r1, 84512 <_fclose_r+0x52>
   84500:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84504:	4299      	cmp	r1, r3
   84506:	d002      	beq.n	8450e <_fclose_r+0x4e>
   84508:	4628      	mov	r0, r5
   8450a:	f7fe fdad 	bl	83068 <_free_r>
   8450e:	2300      	movs	r3, #0
   84510:	6323      	str	r3, [r4, #48]	; 0x30
   84512:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84514:	b121      	cbz	r1, 84520 <_fclose_r+0x60>
   84516:	4628      	mov	r0, r5
   84518:	f7fe fda6 	bl	83068 <_free_r>
   8451c:	2300      	movs	r3, #0
   8451e:	6463      	str	r3, [r4, #68]	; 0x44
   84520:	f7fe fcd8 	bl	82ed4 <__sfp_lock_acquire>
   84524:	2300      	movs	r3, #0
   84526:	81a3      	strh	r3, [r4, #12]
   84528:	f7fe fcd6 	bl	82ed8 <__sfp_lock_release>
   8452c:	4630      	mov	r0, r6
   8452e:	bd70      	pop	{r4, r5, r6, pc}
   84530:	f7fe fc56 	bl	82de0 <__sinit>
   84534:	e7cc      	b.n	844d0 <_fclose_r+0x10>
   84536:	4628      	mov	r0, r5
   84538:	6921      	ldr	r1, [r4, #16]
   8453a:	f7fe fd95 	bl	83068 <_free_r>
   8453e:	e7dd      	b.n	844fc <_fclose_r+0x3c>

00084540 <fclose>:
   84540:	4b02      	ldr	r3, [pc, #8]	; (8454c <fclose+0xc>)
   84542:	4601      	mov	r1, r0
   84544:	6818      	ldr	r0, [r3, #0]
   84546:	f7ff bfbb 	b.w	844c0 <_fclose_r>
   8454a:	bf00      	nop
   8454c:	20070630 	.word	0x20070630

00084550 <_fstat_r>:
   84550:	b538      	push	{r3, r4, r5, lr}
   84552:	4c08      	ldr	r4, [pc, #32]	; (84574 <_fstat_r+0x24>)
   84554:	2300      	movs	r3, #0
   84556:	4605      	mov	r5, r0
   84558:	4608      	mov	r0, r1
   8455a:	4611      	mov	r1, r2
   8455c:	6023      	str	r3, [r4, #0]
   8455e:	f7fc fdb7 	bl	810d0 <_fstat>
   84562:	1c43      	adds	r3, r0, #1
   84564:	d000      	beq.n	84568 <_fstat_r+0x18>
   84566:	bd38      	pop	{r3, r4, r5, pc}
   84568:	6823      	ldr	r3, [r4, #0]
   8456a:	2b00      	cmp	r3, #0
   8456c:	d0fb      	beq.n	84566 <_fstat_r+0x16>
   8456e:	602b      	str	r3, [r5, #0]
   84570:	bd38      	pop	{r3, r4, r5, pc}
   84572:	bf00      	nop
   84574:	20070b48 	.word	0x20070b48

00084578 <_isatty_r>:
   84578:	b538      	push	{r3, r4, r5, lr}
   8457a:	4c07      	ldr	r4, [pc, #28]	; (84598 <_isatty_r+0x20>)
   8457c:	2300      	movs	r3, #0
   8457e:	4605      	mov	r5, r0
   84580:	4608      	mov	r0, r1
   84582:	6023      	str	r3, [r4, #0]
   84584:	f7fc fdaa 	bl	810dc <_isatty>
   84588:	1c43      	adds	r3, r0, #1
   8458a:	d000      	beq.n	8458e <_isatty_r+0x16>
   8458c:	bd38      	pop	{r3, r4, r5, pc}
   8458e:	6823      	ldr	r3, [r4, #0]
   84590:	2b00      	cmp	r3, #0
   84592:	d0fb      	beq.n	8458c <_isatty_r+0x14>
   84594:	602b      	str	r3, [r5, #0]
   84596:	bd38      	pop	{r3, r4, r5, pc}
   84598:	20070b48 	.word	0x20070b48

0008459c <_lseek_r>:
   8459c:	b570      	push	{r4, r5, r6, lr}
   8459e:	4c08      	ldr	r4, [pc, #32]	; (845c0 <_lseek_r+0x24>)
   845a0:	4606      	mov	r6, r0
   845a2:	2500      	movs	r5, #0
   845a4:	4608      	mov	r0, r1
   845a6:	4611      	mov	r1, r2
   845a8:	461a      	mov	r2, r3
   845aa:	6025      	str	r5, [r4, #0]
   845ac:	f7fc fd98 	bl	810e0 <_lseek>
   845b0:	1c43      	adds	r3, r0, #1
   845b2:	d000      	beq.n	845b6 <_lseek_r+0x1a>
   845b4:	bd70      	pop	{r4, r5, r6, pc}
   845b6:	6823      	ldr	r3, [r4, #0]
   845b8:	2b00      	cmp	r3, #0
   845ba:	d0fb      	beq.n	845b4 <_lseek_r+0x18>
   845bc:	6033      	str	r3, [r6, #0]
   845be:	bd70      	pop	{r4, r5, r6, pc}
   845c0:	20070b48 	.word	0x20070b48

000845c4 <_read_r>:
   845c4:	b570      	push	{r4, r5, r6, lr}
   845c6:	4c08      	ldr	r4, [pc, #32]	; (845e8 <_read_r+0x24>)
   845c8:	4606      	mov	r6, r0
   845ca:	2500      	movs	r5, #0
   845cc:	4608      	mov	r0, r1
   845ce:	4611      	mov	r1, r2
   845d0:	461a      	mov	r2, r3
   845d2:	6025      	str	r5, [r4, #0]
   845d4:	f7fb fec6 	bl	80364 <_read>
   845d8:	1c43      	adds	r3, r0, #1
   845da:	d000      	beq.n	845de <_read_r+0x1a>
   845dc:	bd70      	pop	{r4, r5, r6, pc}
   845de:	6823      	ldr	r3, [r4, #0]
   845e0:	2b00      	cmp	r3, #0
   845e2:	d0fb      	beq.n	845dc <_read_r+0x18>
   845e4:	6033      	str	r3, [r6, #0]
   845e6:	bd70      	pop	{r4, r5, r6, pc}
   845e8:	20070b48 	.word	0x20070b48

000845ec <__aeabi_uldivmod>:
   845ec:	b94b      	cbnz	r3, 84602 <__aeabi_uldivmod+0x16>
   845ee:	b942      	cbnz	r2, 84602 <__aeabi_uldivmod+0x16>
   845f0:	2900      	cmp	r1, #0
   845f2:	bf08      	it	eq
   845f4:	2800      	cmpeq	r0, #0
   845f6:	d002      	beq.n	845fe <__aeabi_uldivmod+0x12>
   845f8:	f04f 31ff 	mov.w	r1, #4294967295
   845fc:	4608      	mov	r0, r1
   845fe:	f000 b83b 	b.w	84678 <__aeabi_idiv0>
   84602:	b082      	sub	sp, #8
   84604:	46ec      	mov	ip, sp
   84606:	e92d 5000 	stmdb	sp!, {ip, lr}
   8460a:	f000 f81d 	bl	84648 <__gnu_uldivmod_helper>
   8460e:	f8dd e004 	ldr.w	lr, [sp, #4]
   84612:	b002      	add	sp, #8
   84614:	bc0c      	pop	{r2, r3}
   84616:	4770      	bx	lr

00084618 <__gnu_ldivmod_helper>:
   84618:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8461c:	9e08      	ldr	r6, [sp, #32]
   8461e:	4614      	mov	r4, r2
   84620:	461d      	mov	r5, r3
   84622:	4680      	mov	r8, r0
   84624:	4689      	mov	r9, r1
   84626:	f000 f829 	bl	8467c <__divdi3>
   8462a:	fb04 f301 	mul.w	r3, r4, r1
   8462e:	fba4 ab00 	umull	sl, fp, r4, r0
   84632:	fb00 3205 	mla	r2, r0, r5, r3
   84636:	4493      	add	fp, r2
   84638:	ebb8 080a 	subs.w	r8, r8, sl
   8463c:	eb69 090b 	sbc.w	r9, r9, fp
   84640:	e9c6 8900 	strd	r8, r9, [r6]
   84644:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00084648 <__gnu_uldivmod_helper>:
   84648:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8464c:	9e08      	ldr	r6, [sp, #32]
   8464e:	4614      	mov	r4, r2
   84650:	461d      	mov	r5, r3
   84652:	4680      	mov	r8, r0
   84654:	4689      	mov	r9, r1
   84656:	f000 f961 	bl	8491c <__udivdi3>
   8465a:	fb00 f505 	mul.w	r5, r0, r5
   8465e:	fba0 ab04 	umull	sl, fp, r0, r4
   84662:	fb04 5401 	mla	r4, r4, r1, r5
   84666:	44a3      	add	fp, r4
   84668:	ebb8 080a 	subs.w	r8, r8, sl
   8466c:	eb69 090b 	sbc.w	r9, r9, fp
   84670:	e9c6 8900 	strd	r8, r9, [r6]
   84674:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00084678 <__aeabi_idiv0>:
   84678:	4770      	bx	lr
   8467a:	bf00      	nop

0008467c <__divdi3>:
   8467c:	2900      	cmp	r1, #0
   8467e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84682:	f2c0 80a1 	blt.w	847c8 <__divdi3+0x14c>
   84686:	2400      	movs	r4, #0
   84688:	2b00      	cmp	r3, #0
   8468a:	f2c0 8098 	blt.w	847be <__divdi3+0x142>
   8468e:	4615      	mov	r5, r2
   84690:	4606      	mov	r6, r0
   84692:	460f      	mov	r7, r1
   84694:	2b00      	cmp	r3, #0
   84696:	d13f      	bne.n	84718 <__divdi3+0x9c>
   84698:	428a      	cmp	r2, r1
   8469a:	d958      	bls.n	8474e <__divdi3+0xd2>
   8469c:	fab2 f382 	clz	r3, r2
   846a0:	b14b      	cbz	r3, 846b6 <__divdi3+0x3a>
   846a2:	f1c3 0220 	rsb	r2, r3, #32
   846a6:	fa01 f703 	lsl.w	r7, r1, r3
   846aa:	fa20 f202 	lsr.w	r2, r0, r2
   846ae:	409d      	lsls	r5, r3
   846b0:	fa00 f603 	lsl.w	r6, r0, r3
   846b4:	4317      	orrs	r7, r2
   846b6:	0c29      	lsrs	r1, r5, #16
   846b8:	fbb7 f2f1 	udiv	r2, r7, r1
   846bc:	fb01 7712 	mls	r7, r1, r2, r7
   846c0:	b2a8      	uxth	r0, r5
   846c2:	fb00 f302 	mul.w	r3, r0, r2
   846c6:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   846ca:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   846ce:	42bb      	cmp	r3, r7
   846d0:	d909      	bls.n	846e6 <__divdi3+0x6a>
   846d2:	197f      	adds	r7, r7, r5
   846d4:	f102 3cff 	add.w	ip, r2, #4294967295
   846d8:	f080 8105 	bcs.w	848e6 <__divdi3+0x26a>
   846dc:	42bb      	cmp	r3, r7
   846de:	f240 8102 	bls.w	848e6 <__divdi3+0x26a>
   846e2:	3a02      	subs	r2, #2
   846e4:	442f      	add	r7, r5
   846e6:	1aff      	subs	r7, r7, r3
   846e8:	fbb7 f3f1 	udiv	r3, r7, r1
   846ec:	fb01 7113 	mls	r1, r1, r3, r7
   846f0:	fb00 f003 	mul.w	r0, r0, r3
   846f4:	b2b6      	uxth	r6, r6
   846f6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   846fa:	4288      	cmp	r0, r1
   846fc:	d908      	bls.n	84710 <__divdi3+0x94>
   846fe:	1949      	adds	r1, r1, r5
   84700:	f103 37ff 	add.w	r7, r3, #4294967295
   84704:	f080 80f1 	bcs.w	848ea <__divdi3+0x26e>
   84708:	4288      	cmp	r0, r1
   8470a:	f240 80ee 	bls.w	848ea <__divdi3+0x26e>
   8470e:	3b02      	subs	r3, #2
   84710:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   84714:	2300      	movs	r3, #0
   84716:	e003      	b.n	84720 <__divdi3+0xa4>
   84718:	428b      	cmp	r3, r1
   8471a:	d90a      	bls.n	84732 <__divdi3+0xb6>
   8471c:	2300      	movs	r3, #0
   8471e:	461a      	mov	r2, r3
   84720:	4610      	mov	r0, r2
   84722:	4619      	mov	r1, r3
   84724:	b114      	cbz	r4, 8472c <__divdi3+0xb0>
   84726:	4240      	negs	r0, r0
   84728:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8472c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84730:	4770      	bx	lr
   84732:	fab3 f883 	clz	r8, r3
   84736:	f1b8 0f00 	cmp.w	r8, #0
   8473a:	f040 8088 	bne.w	8484e <__divdi3+0x1d2>
   8473e:	428b      	cmp	r3, r1
   84740:	d302      	bcc.n	84748 <__divdi3+0xcc>
   84742:	4282      	cmp	r2, r0
   84744:	f200 80e2 	bhi.w	8490c <__divdi3+0x290>
   84748:	2300      	movs	r3, #0
   8474a:	2201      	movs	r2, #1
   8474c:	e7e8      	b.n	84720 <__divdi3+0xa4>
   8474e:	b912      	cbnz	r2, 84756 <__divdi3+0xda>
   84750:	2301      	movs	r3, #1
   84752:	fbb3 f5f2 	udiv	r5, r3, r2
   84756:	fab5 f285 	clz	r2, r5
   8475a:	2a00      	cmp	r2, #0
   8475c:	d13a      	bne.n	847d4 <__divdi3+0x158>
   8475e:	1b7f      	subs	r7, r7, r5
   84760:	0c28      	lsrs	r0, r5, #16
   84762:	fa1f fc85 	uxth.w	ip, r5
   84766:	2301      	movs	r3, #1
   84768:	fbb7 f1f0 	udiv	r1, r7, r0
   8476c:	fb00 7711 	mls	r7, r0, r1, r7
   84770:	fb0c f201 	mul.w	r2, ip, r1
   84774:	ea4f 4816 	mov.w	r8, r6, lsr #16
   84778:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   8477c:	42ba      	cmp	r2, r7
   8477e:	d907      	bls.n	84790 <__divdi3+0x114>
   84780:	197f      	adds	r7, r7, r5
   84782:	f101 38ff 	add.w	r8, r1, #4294967295
   84786:	d202      	bcs.n	8478e <__divdi3+0x112>
   84788:	42ba      	cmp	r2, r7
   8478a:	f200 80c4 	bhi.w	84916 <__divdi3+0x29a>
   8478e:	4641      	mov	r1, r8
   84790:	1abf      	subs	r7, r7, r2
   84792:	fbb7 f2f0 	udiv	r2, r7, r0
   84796:	fb00 7012 	mls	r0, r0, r2, r7
   8479a:	fb0c fc02 	mul.w	ip, ip, r2
   8479e:	b2b6      	uxth	r6, r6
   847a0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   847a4:	4584      	cmp	ip, r0
   847a6:	d907      	bls.n	847b8 <__divdi3+0x13c>
   847a8:	1940      	adds	r0, r0, r5
   847aa:	f102 37ff 	add.w	r7, r2, #4294967295
   847ae:	d202      	bcs.n	847b6 <__divdi3+0x13a>
   847b0:	4584      	cmp	ip, r0
   847b2:	f200 80ae 	bhi.w	84912 <__divdi3+0x296>
   847b6:	463a      	mov	r2, r7
   847b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   847bc:	e7b0      	b.n	84720 <__divdi3+0xa4>
   847be:	43e4      	mvns	r4, r4
   847c0:	4252      	negs	r2, r2
   847c2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   847c6:	e762      	b.n	8468e <__divdi3+0x12>
   847c8:	4240      	negs	r0, r0
   847ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   847ce:	f04f 34ff 	mov.w	r4, #4294967295
   847d2:	e759      	b.n	84688 <__divdi3+0xc>
   847d4:	4095      	lsls	r5, r2
   847d6:	f1c2 0920 	rsb	r9, r2, #32
   847da:	fa27 f109 	lsr.w	r1, r7, r9
   847de:	fa26 f909 	lsr.w	r9, r6, r9
   847e2:	4097      	lsls	r7, r2
   847e4:	0c28      	lsrs	r0, r5, #16
   847e6:	fbb1 f8f0 	udiv	r8, r1, r0
   847ea:	fb00 1118 	mls	r1, r0, r8, r1
   847ee:	fa1f fc85 	uxth.w	ip, r5
   847f2:	fb0c f308 	mul.w	r3, ip, r8
   847f6:	ea49 0907 	orr.w	r9, r9, r7
   847fa:	ea4f 4719 	mov.w	r7, r9, lsr #16
   847fe:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   84802:	428b      	cmp	r3, r1
   84804:	fa06 f602 	lsl.w	r6, r6, r2
   84808:	d908      	bls.n	8481c <__divdi3+0x1a0>
   8480a:	1949      	adds	r1, r1, r5
   8480c:	f108 32ff 	add.w	r2, r8, #4294967295
   84810:	d27a      	bcs.n	84908 <__divdi3+0x28c>
   84812:	428b      	cmp	r3, r1
   84814:	d978      	bls.n	84908 <__divdi3+0x28c>
   84816:	f1a8 0802 	sub.w	r8, r8, #2
   8481a:	4429      	add	r1, r5
   8481c:	1ac9      	subs	r1, r1, r3
   8481e:	fbb1 f3f0 	udiv	r3, r1, r0
   84822:	fb00 1713 	mls	r7, r0, r3, r1
   84826:	fb0c f203 	mul.w	r2, ip, r3
   8482a:	fa1f f989 	uxth.w	r9, r9
   8482e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   84832:	42ba      	cmp	r2, r7
   84834:	d907      	bls.n	84846 <__divdi3+0x1ca>
   84836:	197f      	adds	r7, r7, r5
   84838:	f103 31ff 	add.w	r1, r3, #4294967295
   8483c:	d260      	bcs.n	84900 <__divdi3+0x284>
   8483e:	42ba      	cmp	r2, r7
   84840:	d95e      	bls.n	84900 <__divdi3+0x284>
   84842:	3b02      	subs	r3, #2
   84844:	442f      	add	r7, r5
   84846:	1abf      	subs	r7, r7, r2
   84848:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8484c:	e78c      	b.n	84768 <__divdi3+0xec>
   8484e:	f1c8 0220 	rsb	r2, r8, #32
   84852:	fa25 f102 	lsr.w	r1, r5, r2
   84856:	fa03 fc08 	lsl.w	ip, r3, r8
   8485a:	fa27 f302 	lsr.w	r3, r7, r2
   8485e:	fa20 f202 	lsr.w	r2, r0, r2
   84862:	fa07 f708 	lsl.w	r7, r7, r8
   84866:	ea41 0c0c 	orr.w	ip, r1, ip
   8486a:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8486e:	fbb3 f1f9 	udiv	r1, r3, r9
   84872:	fb09 3311 	mls	r3, r9, r1, r3
   84876:	fa1f fa8c 	uxth.w	sl, ip
   8487a:	fb0a fb01 	mul.w	fp, sl, r1
   8487e:	4317      	orrs	r7, r2
   84880:	0c3a      	lsrs	r2, r7, #16
   84882:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   84886:	459b      	cmp	fp, r3
   84888:	fa05 f008 	lsl.w	r0, r5, r8
   8488c:	d908      	bls.n	848a0 <__divdi3+0x224>
   8488e:	eb13 030c 	adds.w	r3, r3, ip
   84892:	f101 32ff 	add.w	r2, r1, #4294967295
   84896:	d235      	bcs.n	84904 <__divdi3+0x288>
   84898:	459b      	cmp	fp, r3
   8489a:	d933      	bls.n	84904 <__divdi3+0x288>
   8489c:	3902      	subs	r1, #2
   8489e:	4463      	add	r3, ip
   848a0:	ebcb 0303 	rsb	r3, fp, r3
   848a4:	fbb3 f2f9 	udiv	r2, r3, r9
   848a8:	fb09 3312 	mls	r3, r9, r2, r3
   848ac:	fb0a fa02 	mul.w	sl, sl, r2
   848b0:	b2bf      	uxth	r7, r7
   848b2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   848b6:	45ba      	cmp	sl, r7
   848b8:	d908      	bls.n	848cc <__divdi3+0x250>
   848ba:	eb17 070c 	adds.w	r7, r7, ip
   848be:	f102 33ff 	add.w	r3, r2, #4294967295
   848c2:	d21b      	bcs.n	848fc <__divdi3+0x280>
   848c4:	45ba      	cmp	sl, r7
   848c6:	d919      	bls.n	848fc <__divdi3+0x280>
   848c8:	3a02      	subs	r2, #2
   848ca:	4467      	add	r7, ip
   848cc:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   848d0:	fba5 0100 	umull	r0, r1, r5, r0
   848d4:	ebca 0707 	rsb	r7, sl, r7
   848d8:	428f      	cmp	r7, r1
   848da:	f04f 0300 	mov.w	r3, #0
   848de:	d30a      	bcc.n	848f6 <__divdi3+0x27a>
   848e0:	d005      	beq.n	848ee <__divdi3+0x272>
   848e2:	462a      	mov	r2, r5
   848e4:	e71c      	b.n	84720 <__divdi3+0xa4>
   848e6:	4662      	mov	r2, ip
   848e8:	e6fd      	b.n	846e6 <__divdi3+0x6a>
   848ea:	463b      	mov	r3, r7
   848ec:	e710      	b.n	84710 <__divdi3+0x94>
   848ee:	fa06 f608 	lsl.w	r6, r6, r8
   848f2:	4286      	cmp	r6, r0
   848f4:	d2f5      	bcs.n	848e2 <__divdi3+0x266>
   848f6:	1e6a      	subs	r2, r5, #1
   848f8:	2300      	movs	r3, #0
   848fa:	e711      	b.n	84720 <__divdi3+0xa4>
   848fc:	461a      	mov	r2, r3
   848fe:	e7e5      	b.n	848cc <__divdi3+0x250>
   84900:	460b      	mov	r3, r1
   84902:	e7a0      	b.n	84846 <__divdi3+0x1ca>
   84904:	4611      	mov	r1, r2
   84906:	e7cb      	b.n	848a0 <__divdi3+0x224>
   84908:	4690      	mov	r8, r2
   8490a:	e787      	b.n	8481c <__divdi3+0x1a0>
   8490c:	4643      	mov	r3, r8
   8490e:	4642      	mov	r2, r8
   84910:	e706      	b.n	84720 <__divdi3+0xa4>
   84912:	3a02      	subs	r2, #2
   84914:	e750      	b.n	847b8 <__divdi3+0x13c>
   84916:	3902      	subs	r1, #2
   84918:	442f      	add	r7, r5
   8491a:	e739      	b.n	84790 <__divdi3+0x114>

0008491c <__udivdi3>:
   8491c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84920:	4614      	mov	r4, r2
   84922:	4605      	mov	r5, r0
   84924:	460e      	mov	r6, r1
   84926:	2b00      	cmp	r3, #0
   84928:	d143      	bne.n	849b2 <__udivdi3+0x96>
   8492a:	428a      	cmp	r2, r1
   8492c:	d953      	bls.n	849d6 <__udivdi3+0xba>
   8492e:	fab2 f782 	clz	r7, r2
   84932:	b157      	cbz	r7, 8494a <__udivdi3+0x2e>
   84934:	f1c7 0620 	rsb	r6, r7, #32
   84938:	fa20 f606 	lsr.w	r6, r0, r6
   8493c:	fa01 f307 	lsl.w	r3, r1, r7
   84940:	fa02 f407 	lsl.w	r4, r2, r7
   84944:	fa00 f507 	lsl.w	r5, r0, r7
   84948:	431e      	orrs	r6, r3
   8494a:	0c21      	lsrs	r1, r4, #16
   8494c:	fbb6 f2f1 	udiv	r2, r6, r1
   84950:	fb01 6612 	mls	r6, r1, r2, r6
   84954:	b2a0      	uxth	r0, r4
   84956:	fb00 f302 	mul.w	r3, r0, r2
   8495a:	0c2f      	lsrs	r7, r5, #16
   8495c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   84960:	42b3      	cmp	r3, r6
   84962:	d909      	bls.n	84978 <__udivdi3+0x5c>
   84964:	1936      	adds	r6, r6, r4
   84966:	f102 37ff 	add.w	r7, r2, #4294967295
   8496a:	f080 80fd 	bcs.w	84b68 <__udivdi3+0x24c>
   8496e:	42b3      	cmp	r3, r6
   84970:	f240 80fa 	bls.w	84b68 <__udivdi3+0x24c>
   84974:	3a02      	subs	r2, #2
   84976:	4426      	add	r6, r4
   84978:	1af6      	subs	r6, r6, r3
   8497a:	fbb6 f3f1 	udiv	r3, r6, r1
   8497e:	fb01 6113 	mls	r1, r1, r3, r6
   84982:	fb00 f003 	mul.w	r0, r0, r3
   84986:	b2ad      	uxth	r5, r5
   84988:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   8498c:	4288      	cmp	r0, r1
   8498e:	d908      	bls.n	849a2 <__udivdi3+0x86>
   84990:	1909      	adds	r1, r1, r4
   84992:	f103 36ff 	add.w	r6, r3, #4294967295
   84996:	f080 80e9 	bcs.w	84b6c <__udivdi3+0x250>
   8499a:	4288      	cmp	r0, r1
   8499c:	f240 80e6 	bls.w	84b6c <__udivdi3+0x250>
   849a0:	3b02      	subs	r3, #2
   849a2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   849a6:	2300      	movs	r3, #0
   849a8:	4610      	mov	r0, r2
   849aa:	4619      	mov	r1, r3
   849ac:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   849b0:	4770      	bx	lr
   849b2:	428b      	cmp	r3, r1
   849b4:	d84c      	bhi.n	84a50 <__udivdi3+0x134>
   849b6:	fab3 f683 	clz	r6, r3
   849ba:	2e00      	cmp	r6, #0
   849bc:	d14f      	bne.n	84a5e <__udivdi3+0x142>
   849be:	428b      	cmp	r3, r1
   849c0:	d302      	bcc.n	849c8 <__udivdi3+0xac>
   849c2:	4282      	cmp	r2, r0
   849c4:	f200 80dd 	bhi.w	84b82 <__udivdi3+0x266>
   849c8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   849cc:	2300      	movs	r3, #0
   849ce:	2201      	movs	r2, #1
   849d0:	4610      	mov	r0, r2
   849d2:	4619      	mov	r1, r3
   849d4:	4770      	bx	lr
   849d6:	b912      	cbnz	r2, 849de <__udivdi3+0xc2>
   849d8:	2401      	movs	r4, #1
   849da:	fbb4 f4f2 	udiv	r4, r4, r2
   849de:	fab4 f284 	clz	r2, r4
   849e2:	2a00      	cmp	r2, #0
   849e4:	f040 8082 	bne.w	84aec <__udivdi3+0x1d0>
   849e8:	1b09      	subs	r1, r1, r4
   849ea:	0c26      	lsrs	r6, r4, #16
   849ec:	b2a7      	uxth	r7, r4
   849ee:	2301      	movs	r3, #1
   849f0:	fbb1 f0f6 	udiv	r0, r1, r6
   849f4:	fb06 1110 	mls	r1, r6, r0, r1
   849f8:	fb07 f200 	mul.w	r2, r7, r0
   849fc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   84a00:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   84a04:	428a      	cmp	r2, r1
   84a06:	d907      	bls.n	84a18 <__udivdi3+0xfc>
   84a08:	1909      	adds	r1, r1, r4
   84a0a:	f100 3cff 	add.w	ip, r0, #4294967295
   84a0e:	d202      	bcs.n	84a16 <__udivdi3+0xfa>
   84a10:	428a      	cmp	r2, r1
   84a12:	f200 80c8 	bhi.w	84ba6 <__udivdi3+0x28a>
   84a16:	4660      	mov	r0, ip
   84a18:	1a89      	subs	r1, r1, r2
   84a1a:	fbb1 f2f6 	udiv	r2, r1, r6
   84a1e:	fb06 1112 	mls	r1, r6, r2, r1
   84a22:	fb07 f702 	mul.w	r7, r7, r2
   84a26:	b2ad      	uxth	r5, r5
   84a28:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   84a2c:	42af      	cmp	r7, r5
   84a2e:	d908      	bls.n	84a42 <__udivdi3+0x126>
   84a30:	192c      	adds	r4, r5, r4
   84a32:	f102 31ff 	add.w	r1, r2, #4294967295
   84a36:	f080 809b 	bcs.w	84b70 <__udivdi3+0x254>
   84a3a:	42a7      	cmp	r7, r4
   84a3c:	f240 8098 	bls.w	84b70 <__udivdi3+0x254>
   84a40:	3a02      	subs	r2, #2
   84a42:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   84a46:	4610      	mov	r0, r2
   84a48:	4619      	mov	r1, r3
   84a4a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84a4e:	4770      	bx	lr
   84a50:	2300      	movs	r3, #0
   84a52:	461a      	mov	r2, r3
   84a54:	4610      	mov	r0, r2
   84a56:	4619      	mov	r1, r3
   84a58:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84a5c:	4770      	bx	lr
   84a5e:	f1c6 0520 	rsb	r5, r6, #32
   84a62:	fa22 f705 	lsr.w	r7, r2, r5
   84a66:	fa03 f406 	lsl.w	r4, r3, r6
   84a6a:	fa21 f305 	lsr.w	r3, r1, r5
   84a6e:	fa01 fb06 	lsl.w	fp, r1, r6
   84a72:	fa20 f505 	lsr.w	r5, r0, r5
   84a76:	433c      	orrs	r4, r7
   84a78:	ea4f 4814 	mov.w	r8, r4, lsr #16
   84a7c:	fbb3 fcf8 	udiv	ip, r3, r8
   84a80:	fb08 331c 	mls	r3, r8, ip, r3
   84a84:	fa1f f984 	uxth.w	r9, r4
   84a88:	fb09 fa0c 	mul.w	sl, r9, ip
   84a8c:	ea45 0b0b 	orr.w	fp, r5, fp
   84a90:	ea4f 451b 	mov.w	r5, fp, lsr #16
   84a94:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   84a98:	459a      	cmp	sl, r3
   84a9a:	fa02 f206 	lsl.w	r2, r2, r6
   84a9e:	d904      	bls.n	84aaa <__udivdi3+0x18e>
   84aa0:	191b      	adds	r3, r3, r4
   84aa2:	f10c 35ff 	add.w	r5, ip, #4294967295
   84aa6:	d36f      	bcc.n	84b88 <__udivdi3+0x26c>
   84aa8:	46ac      	mov	ip, r5
   84aaa:	ebca 0303 	rsb	r3, sl, r3
   84aae:	fbb3 f5f8 	udiv	r5, r3, r8
   84ab2:	fb08 3315 	mls	r3, r8, r5, r3
   84ab6:	fb09 f905 	mul.w	r9, r9, r5
   84aba:	fa1f fb8b 	uxth.w	fp, fp
   84abe:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   84ac2:	45b9      	cmp	r9, r7
   84ac4:	d904      	bls.n	84ad0 <__udivdi3+0x1b4>
   84ac6:	193f      	adds	r7, r7, r4
   84ac8:	f105 33ff 	add.w	r3, r5, #4294967295
   84acc:	d362      	bcc.n	84b94 <__udivdi3+0x278>
   84ace:	461d      	mov	r5, r3
   84ad0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   84ad4:	fbac 2302 	umull	r2, r3, ip, r2
   84ad8:	ebc9 0707 	rsb	r7, r9, r7
   84adc:	429f      	cmp	r7, r3
   84ade:	f04f 0500 	mov.w	r5, #0
   84ae2:	d34a      	bcc.n	84b7a <__udivdi3+0x25e>
   84ae4:	d046      	beq.n	84b74 <__udivdi3+0x258>
   84ae6:	4662      	mov	r2, ip
   84ae8:	462b      	mov	r3, r5
   84aea:	e75d      	b.n	849a8 <__udivdi3+0x8c>
   84aec:	4094      	lsls	r4, r2
   84aee:	f1c2 0920 	rsb	r9, r2, #32
   84af2:	fa21 fc09 	lsr.w	ip, r1, r9
   84af6:	4091      	lsls	r1, r2
   84af8:	fa20 f909 	lsr.w	r9, r0, r9
   84afc:	0c26      	lsrs	r6, r4, #16
   84afe:	fbbc f8f6 	udiv	r8, ip, r6
   84b02:	fb06 cc18 	mls	ip, r6, r8, ip
   84b06:	b2a7      	uxth	r7, r4
   84b08:	fb07 f308 	mul.w	r3, r7, r8
   84b0c:	ea49 0901 	orr.w	r9, r9, r1
   84b10:	ea4f 4119 	mov.w	r1, r9, lsr #16
   84b14:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   84b18:	4563      	cmp	r3, ip
   84b1a:	fa00 f502 	lsl.w	r5, r0, r2
   84b1e:	d909      	bls.n	84b34 <__udivdi3+0x218>
   84b20:	eb1c 0c04 	adds.w	ip, ip, r4
   84b24:	f108 32ff 	add.w	r2, r8, #4294967295
   84b28:	d23b      	bcs.n	84ba2 <__udivdi3+0x286>
   84b2a:	4563      	cmp	r3, ip
   84b2c:	d939      	bls.n	84ba2 <__udivdi3+0x286>
   84b2e:	f1a8 0802 	sub.w	r8, r8, #2
   84b32:	44a4      	add	ip, r4
   84b34:	ebc3 0c0c 	rsb	ip, r3, ip
   84b38:	fbbc f3f6 	udiv	r3, ip, r6
   84b3c:	fb06 c113 	mls	r1, r6, r3, ip
   84b40:	fb07 f203 	mul.w	r2, r7, r3
   84b44:	fa1f f989 	uxth.w	r9, r9
   84b48:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   84b4c:	428a      	cmp	r2, r1
   84b4e:	d907      	bls.n	84b60 <__udivdi3+0x244>
   84b50:	1909      	adds	r1, r1, r4
   84b52:	f103 30ff 	add.w	r0, r3, #4294967295
   84b56:	d222      	bcs.n	84b9e <__udivdi3+0x282>
   84b58:	428a      	cmp	r2, r1
   84b5a:	d920      	bls.n	84b9e <__udivdi3+0x282>
   84b5c:	3b02      	subs	r3, #2
   84b5e:	4421      	add	r1, r4
   84b60:	1a89      	subs	r1, r1, r2
   84b62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   84b66:	e743      	b.n	849f0 <__udivdi3+0xd4>
   84b68:	463a      	mov	r2, r7
   84b6a:	e705      	b.n	84978 <__udivdi3+0x5c>
   84b6c:	4633      	mov	r3, r6
   84b6e:	e718      	b.n	849a2 <__udivdi3+0x86>
   84b70:	460a      	mov	r2, r1
   84b72:	e766      	b.n	84a42 <__udivdi3+0x126>
   84b74:	40b0      	lsls	r0, r6
   84b76:	4290      	cmp	r0, r2
   84b78:	d2b5      	bcs.n	84ae6 <__udivdi3+0x1ca>
   84b7a:	f10c 32ff 	add.w	r2, ip, #4294967295
   84b7e:	2300      	movs	r3, #0
   84b80:	e712      	b.n	849a8 <__udivdi3+0x8c>
   84b82:	4633      	mov	r3, r6
   84b84:	4632      	mov	r2, r6
   84b86:	e70f      	b.n	849a8 <__udivdi3+0x8c>
   84b88:	459a      	cmp	sl, r3
   84b8a:	d98d      	bls.n	84aa8 <__udivdi3+0x18c>
   84b8c:	f1ac 0c02 	sub.w	ip, ip, #2
   84b90:	4423      	add	r3, r4
   84b92:	e78a      	b.n	84aaa <__udivdi3+0x18e>
   84b94:	45b9      	cmp	r9, r7
   84b96:	d99a      	bls.n	84ace <__udivdi3+0x1b2>
   84b98:	3d02      	subs	r5, #2
   84b9a:	4427      	add	r7, r4
   84b9c:	e798      	b.n	84ad0 <__udivdi3+0x1b4>
   84b9e:	4603      	mov	r3, r0
   84ba0:	e7de      	b.n	84b60 <__udivdi3+0x244>
   84ba2:	4690      	mov	r8, r2
   84ba4:	e7c6      	b.n	84b34 <__udivdi3+0x218>
   84ba6:	3802      	subs	r0, #2
   84ba8:	4421      	add	r1, r4
   84baa:	e735      	b.n	84a18 <__udivdi3+0xfc>
   84bac:	00000001 	.word	0x00000001
   84bb0:	00000002 	.word	0x00000002
   84bb4:	00000004 	.word	0x00000004
   84bb8:	00000008 	.word	0x00000008
   84bbc:	00000010 	.word	0x00000010
   84bc0:	00000020 	.word	0x00000020
   84bc4:	00000040 	.word	0x00000040
   84bc8:	00000080 	.word	0x00000080
   84bcc:	00000100 	.word	0x00000100
   84bd0:	00000200 	.word	0x00000200
   84bd4:	00000400 	.word	0x00000400
   84bd8:	6c65480a 	.word	0x6c65480a
   84bdc:	202c6f6c 	.word	0x202c6f6c
   84be0:	6c726f57 	.word	0x6c726f57
   84be4:	00002164 	.word	0x00002164
   84be8:	00000043 	.word	0x00000043

00084bec <_global_impure_ptr>:
   84bec:	20070208 33323130 37363534 42413938     ... 0123456789AB
   84bfc:	46454443 00000000 33323130 37363534     CDEF....01234567
   84c0c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   84c1c:	0000296c                                l)..

00084c20 <zeroes.6721>:
   84c20:	30303030 30303030 30303030 30303030     0000000000000000

00084c30 <blanks.6720>:
   84c30:	20202020 20202020 20202020 20202020                     

00084c40 <_init>:
   84c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84c42:	bf00      	nop
   84c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84c46:	bc08      	pop	{r3}
   84c48:	469e      	mov	lr, r3
   84c4a:	4770      	bx	lr

00084c4c <__init_array_start>:
   84c4c:	00082c41 	.word	0x00082c41

00084c50 <__frame_dummy_init_array_entry>:
   84c50:	00080119                                ....

00084c54 <_fini>:
   84c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84c56:	bf00      	nop
   84c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84c5a:	bc08      	pop	{r3}
   84c5c:	469e      	mov	lr, r3
   84c5e:	4770      	bx	lr

00084c60 <__fini_array_start>:
   84c60:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070204 	.word	0x20070204

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <pulse_channels>:
20070138:	40094000 00000000 0000000b 00010000     .@.@............
20070148:	00000000 0000c350 00000000 00000000     ....P...........
	...
20070164:	00000024 00000043 00000001 000007d0     $...C...........
20070174:	40094000 00000001 0000000b 00010000     .@.@............
20070184:	00000000 0000c350 00000000 00000000     ....P...........
	...
200701a0:	00000024 00000045 00000001 000007d0     $...E...........

200701b0 <pulse_timers>:
200701b0:	40080000 00000001 0000001c 0000001c     ...@............
200701c0:	00090600 00000002 00000000 00000008     ................
200701d0:	00000002 40080000 00000000 0000001b     .......@........
200701e0:	0000001b 00090600 00000039 00000001     ........9.......
200701f0:	00000008 00000002                       ........

200701f8 <pulse_clock_setting>:
200701f8:	000f4240 00000000 0501bd00              @B..........

20070204 <SystemCoreClock>:
20070204:	003d0900                                ..=.

20070208 <impure_data>:
20070208:	00000000 200704f4 2007055c 200705c4     ....... \.. ... 
	...
2007023c:	00084be8 00000000 00000000 00000000     .K..............
	...
200702b0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200702c0:	0005deec 0000000b 00000000 00000000     ................
	...

20070630 <_impure_ptr>:
20070630:	20070208                                ... 

20070634 <lc_ctype_charset>:
20070634:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070654 <__mb_cur_max>:
20070654:	00000001                                ....

20070658 <__malloc_av_>:
	...
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 
200709c0:	200709b8 200709b8 200709c0 200709c0     ... ... ... ... 
200709d0:	200709c8 200709c8 200709d0 200709d0     ... ... ... ... 
200709e0:	200709d8 200709d8 200709e0 200709e0     ... ... ... ... 
200709f0:	200709e8 200709e8 200709f0 200709f0     ... ... ... ... 
20070a00:	200709f8 200709f8 20070a00 20070a00     ... ... ... ... 
20070a10:	20070a08 20070a08 20070a10 20070a10     ... ... ... ... 
20070a20:	20070a18 20070a18 20070a20 20070a20     ... ...  ..  .. 
20070a30:	20070a28 20070a28 20070a30 20070a30     (.. (.. 0.. 0.. 
20070a40:	20070a38 20070a38 20070a40 20070a40     8.. 8.. @.. @.. 
20070a50:	20070a48 20070a48 20070a50 20070a50     H.. H.. P.. P.. 

20070a60 <__malloc_trim_threshold>:
20070a60:	00020000                                ....

20070a64 <__malloc_sbrk_base>:
20070a64:	ffffffff                                ....

20070a68 <__wctomb>:
20070a68:	000843b1                                .C..
