PPA Report for Parametrized Width D Register
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 8
IO Count: 18
Cell Count: 50

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 396.98 MHz
Reg-to-Reg Critical Path Delay: 1.819 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
