

================================================================
== Vivado HLS Report for 'k2c_dense_1'
================================================================
* Date:           Mon Apr 22 22:21:19 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        WEB_MODEL_2
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_1_fu_186          |k2c_dot_1          |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_211  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_relu_func_fu_227      |k2c_relu_func      |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         7|          6|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	13  / (tmp)
2 --> 
	3  / true
3 --> 
	12  / (!tmp_i)
	4  / (tmp_i)
4 --> 
	11  / (exitcond_i)
	5  / (!exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	3  / true
12 --> 
	17  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 18 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 19 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 20 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 21 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 22 'read' 'input_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 23 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_2, 3" [WebModel.c:9]   --->   Operation 24 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %1" [WebModel.c:9]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.99ns)   --->   "%tmp_2 = add i64 %input_ndim_read_2, -1" [WebModel.c:29]   --->   Operation 26 'add' 'tmp_2' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_2)" [WebModel.c:34]   --->   Operation 27 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_59 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_2, i32 1, i32 63)" [WebModel.c:12]   --->   Operation 28 'partselect' 'tmp_59' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_59, 0" [WebModel.c:12]   --->   Operation 29 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [WebModel.c:13]   --->   Operation 30 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [WebModel.c:13]   --->   Operation 31 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [WebModel.c:18]   --->   Operation 32 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [WebModel.c:18]   --->   Operation 33 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_2)" [WebModel.c:34]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (1.35ns)   --->   "br label %2" [WebModel.c:228->WebModel.c:35]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %1 ], [ %i, %4 ]"   --->   Operation 36 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_1" [WebModel.c:228->WebModel.c:35]   --->   Operation 37 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %k2c_bias_add.exit" [WebModel.c:228->WebModel.c:35]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %i_i to i16" [WebModel.c:228->WebModel.c:35]   --->   Operation 39 'trunc' 'tmp_60' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.35ns)   --->   "br label %.preheader.i" [WebModel.c:230->WebModel.c:35]   --->   Operation 40 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 41 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 %output_numel_read_1)" [WebModel.c:37]   --->   Operation 41 'call' <Predicate = (!tmp_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.14>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %3 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 42 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %bias_numel_read_1" [WebModel.c:230->WebModel.c:35]   --->   Operation 43 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (2.99ns)   --->   "%j = add i64 %j_i, 1" [WebModel.c:230->WebModel.c:35]   --->   Operation 44 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %4, label %3" [WebModel.c:230->WebModel.c:35]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i64 %j_i to i16" [WebModel.c:230->WebModel.c:35]   --->   Operation 46 'trunc' 'tmp_61' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [26000 x float]* %bias_array, i64 0, i64 %j_i" [WebModel.c:232->WebModel.c:35]   --->   Operation 47 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 48 'load' 'bias_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 49 [1/1] (1.84ns)   --->   "%tmp_i_26 = add i16 %tmp_61, %tmp_60" [WebModel.c:232->WebModel.c:35]   --->   Operation 49 'add' 'tmp_i_26' <Predicate = (!exitcond_i)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i16 %tmp_i_26 to i64" [WebModel.c:232->WebModel.c:35]   --->   Operation 50 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [26000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [WebModel.c:232->WebModel.c:35]   --->   Operation 51 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 52 [1/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 52 'load' 'bias_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 53 [2/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 53 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 9.28>
ST_6 : Operation 54 [1/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 54 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 55 [5/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 55 'fadd' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 56 [4/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 56 'fadd' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 57 [3/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 57 'fadd' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 58 [2/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 58 'fadd' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 9.28>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [WebModel.c:230->WebModel.c:35]   --->   Operation 59 'specregionbegin' 'tmp_17_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [WebModel.c:231->WebModel.c:35]   --->   Operation 60 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_10 : Operation 61 [1/5] (6.51ns)   --->   "%tmp_4_i = fadd float %output_array_load, %bias_array_load" [WebModel.c:232->WebModel.c:35]   --->   Operation 61 'fadd' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (2.77ns)   --->   "store float %tmp_4_i, float* %output_array_addr, align 4" [WebModel.c:232->WebModel.c:35]   --->   Operation 62 'store' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_17_i)" [WebModel.c:233->WebModel.c:35]   --->   Operation 63 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader.i" [WebModel.c:230->WebModel.c:35]   --->   Operation 64 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.99>
ST_11 : Operation 65 [1/1] (2.99ns)   --->   "%i = add i64 %i_i, %bias_numel_read_1" [WebModel.c:228->WebModel.c:35]   --->   Operation 65 'add' 'i' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "br label %2" [WebModel.c:228->WebModel.c:35]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 %output_numel_read_1)" [WebModel.c:37]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 2.58>
ST_13 : Operation 69 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [WebModel.c:13]   --->   Operation 69 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 70 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [WebModel.c:12]   --->   Operation 70 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 71 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [WebModel.c:18]   --->   Operation 71 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [WebModel.c:19]   --->   Operation 72 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [WebModel.c:19]   --->   Operation 73 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 14 <SV = 2> <Delay = 8.60>
ST_14 : Operation 74 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [WebModel.c:19]   --->   Operation 74 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 75 [2/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [WebModel.c:20]   --->   Operation 75 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [WebModel.c:21]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 3> <Delay = 8.60>
ST_15 : Operation 77 [1/2] (8.60ns)   --->   "%outsize = mul i64 %outcols, %outrows1" [WebModel.c:20]   --->   Operation 77 'mul' 'outsize' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [WebModel.c:21]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 1.35>
ST_16 : Operation 79 [2/2] (1.35ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 %outsize)" [WebModel.c:24]   --->   Operation 79 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @k2c_relu_func([26000 x float]* %output_array, i64 %outsize)" [WebModel.c:24]   --->   Operation 80 'call' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "br label %5" [WebModel.c:27]   --->   Operation 81 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [WebModel.c:41]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_70_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_1   (read           ) [ 001111111111000000]
kernel_numel_read_1 (read           ) [ 001000000000000000]
kernel_ndim_read_1  (read           ) [ 001000000000000000]
input_numel_read_2  (read           ) [ 001000000000000000]
input_ndim_read_2   (read           ) [ 001000000000000000]
output_numel_read_1 (read           ) [ 001111111111100000]
tmp                 (icmp           ) [ 011111111111111111]
StgValue_25         (br             ) [ 000000000000000000]
tmp_2               (add            ) [ 001000000000000000]
tmp_59              (partselect     ) [ 000000000000000000]
icmp                (icmp           ) [ 000000000000010000]
input_shape_addr    (getelementptr  ) [ 000000000000010000]
kernel_shape_addr   (getelementptr  ) [ 000000000000010000]
StgValue_34         (call           ) [ 000000000000000000]
StgValue_35         (br             ) [ 001111111111000000]
i_i                 (phi            ) [ 000111111111000000]
tmp_i               (icmp           ) [ 000111111111000000]
StgValue_38         (br             ) [ 000000000000000000]
tmp_60              (trunc          ) [ 000011111110000000]
StgValue_40         (br             ) [ 000111111111000000]
j_i                 (phi            ) [ 000010000000000000]
exitcond_i          (icmp           ) [ 000111111111000000]
j                   (add            ) [ 000111111111000000]
StgValue_45         (br             ) [ 000000000000000000]
tmp_61              (trunc          ) [ 000000000000000000]
bias_array_addr     (getelementptr  ) [ 000001000000000000]
tmp_i_26            (add            ) [ 000000000000000000]
tmp_i_cast          (zext           ) [ 000000000000000000]
output_array_addr   (getelementptr  ) [ 000011111110000000]
bias_array_load     (load           ) [ 000010111110000000]
output_array_load   (load           ) [ 000010011110000000]
tmp_17_i            (specregionbegin) [ 000000000000000000]
StgValue_60         (specpipeline   ) [ 000000000000000000]
tmp_4_i             (fadd           ) [ 000000000000000000]
StgValue_62         (store          ) [ 000000000000000000]
empty               (specregionend  ) [ 000000000000000000]
StgValue_64         (br             ) [ 000111111111000000]
i                   (add            ) [ 001111111111000000]
StgValue_66         (br             ) [ 001111111111000000]
StgValue_67         (call           ) [ 000000000000000000]
StgValue_68         (br             ) [ 000000000000000000]
outrows             (load           ) [ 000000000000000000]
outrows1            (select         ) [ 000000000000001100]
outcols             (load           ) [ 000000000000001100]
kernel_shape_addr_1 (getelementptr  ) [ 000000000000001000]
innerdim            (load           ) [ 000000000000000100]
outsize             (mul            ) [ 000000000000000011]
StgValue_78         (call           ) [ 000000000000000000]
StgValue_80         (call           ) [ 000000000000000000]
StgValue_81         (br             ) [ 000000000000000000]
StgValue_82         (ret            ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_numel_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ndim_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_numel_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_shape">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_numel_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_70_fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_70_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_relu_func"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="bias_numel_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="kernel_numel_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="kernel_ndim_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_numel_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_ndim_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_numel_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_shape_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="kernel_shape_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/13 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bias_array_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="15" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="output_array_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load/5 StgValue_62/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="kernel_shape_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/13 "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="64" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="j_i_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_i_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_k2c_dot_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="64" slack="0"/>
<pin id="191" dir="0" index="4" bw="64" slack="0"/>
<pin id="192" dir="0" index="5" bw="64" slack="0"/>
<pin id="193" dir="0" index="6" bw="32" slack="0"/>
<pin id="194" dir="0" index="7" bw="64" slack="0"/>
<pin id="195" dir="0" index="8" bw="64" slack="0"/>
<pin id="196" dir="0" index="9" bw="64" slack="0"/>
<pin id="197" dir="0" index="10" bw="64" slack="0"/>
<pin id="198" dir="0" index="11" bw="32" slack="0"/>
<pin id="199" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_k2c_affine_matmul_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="32" slack="0"/>
<pin id="216" dir="0" index="4" bw="32" slack="0"/>
<pin id="217" dir="0" index="5" bw="64" slack="1"/>
<pin id="218" dir="0" index="6" bw="64" slack="1"/>
<pin id="219" dir="0" index="7" bw="64" slack="0"/>
<pin id="220" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_76/14 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_k2c_relu_func_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="64" slack="1"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_41/3 StgValue_79/16 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_4_i/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_59_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="63" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="63" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="2"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_60_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="3"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_61_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_i_26_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="16" slack="1"/>
<pin id="296" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_26/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_i_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="2"/>
<pin id="305" dir="0" index="1" bw="64" slack="4"/>
<pin id="306" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="outrows1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/13 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="0" index="1" bw="64" slack="1"/>
<pin id="318" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outsize/14 "/>
</bind>
</comp>

<comp id="319" class="1005" name="bias_numel_read_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="3"/>
<pin id="321" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="kernel_numel_read_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="kernel_ndim_read_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="input_numel_read_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="input_ndim_read_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="output_numel_read_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="2"/>
<pin id="347" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="5"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="365" class="1005" name="input_shape_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="kernel_shape_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="1"/>
<pin id="372" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_60_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="384" class="1005" name="exitcond_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="388" class="1005" name="j_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="393" class="1005" name="bias_array_addr_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="1"/>
<pin id="395" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="398" class="1005" name="output_array_addr_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="15" slack="1"/>
<pin id="400" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="bias_array_load_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="408" class="1005" name="output_array_load_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_array_load "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="418" class="1005" name="outrows1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="outcols_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="430" class="1005" name="kernel_shape_addr_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="1"/>
<pin id="432" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="innerdim_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="440" class="1005" name="outsize_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outsize "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="114" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="203"><net_src comp="88" pin="2"/><net_sink comp="186" pin=3"/></net>

<net id="204"><net_src comp="82" pin="2"/><net_sink comp="186" pin=4"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="207"><net_src comp="76" pin="2"/><net_sink comp="186" pin=7"/></net>

<net id="208"><net_src comp="70" pin="2"/><net_sink comp="186" pin=8"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="186" pin=9"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="186" pin=11"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="211" pin=4"/></net>

<net id="226"><net_src comp="122" pin="3"/><net_sink comp="211" pin=7"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="234" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="239"><net_src comp="148" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="88" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="88" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="246" pin="2"/><net_sink comp="186" pin=10"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="88" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="253" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="166" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="166" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="178" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="178" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="178" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="307"><net_src comp="162" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="108" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="322"><net_src comp="64" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="328"><net_src comp="70" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="186" pin=8"/></net>

<net id="333"><net_src comp="76" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="186" pin=7"/></net>

<net id="338"><net_src comp="82" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="343"><net_src comp="88" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="348"><net_src comp="94" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="354"><net_src comp="240" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="246" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="186" pin=10"/></net>

<net id="363"><net_src comp="263" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="368"><net_src comp="100" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="373"><net_src comp="114" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="378"><net_src comp="269" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="274" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="387"><net_src comp="278" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="283" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="396"><net_src comp="128" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="401"><net_src comp="141" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="406"><net_src comp="135" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="411"><net_src comp="148" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="416"><net_src comp="303" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="421"><net_src comp="308" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="211" pin=5"/></net>

<net id="427"><net_src comp="122" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="211" pin=6"/></net>

<net id="433"><net_src comp="153" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="438"><net_src comp="122" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="211" pin=7"/></net>

<net id="443"><net_src comp="315" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 3 10 12 14 15 16 17 }
	Port: dense_70_fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.1 : output_array | {1 2 3 5 6 12 14 15 16 17 }
	Port: k2c_dense.1 : output_numel_read | {1 }
	Port: k2c_dense.1 : input_array | {1 2 14 15 }
	Port: k2c_dense.1 : input_ndim_read | {1 }
	Port: k2c_dense.1 : input_numel_read | {1 }
	Port: k2c_dense.1 : input_shape | {1 2 13 }
	Port: k2c_dense.1 : kernel_array | {1 2 14 15 }
	Port: k2c_dense.1 : kernel_ndim_read | {1 }
	Port: k2c_dense.1 : kernel_numel_read | {1 }
	Port: k2c_dense.1 : kernel_shape | {1 2 13 14 }
	Port: k2c_dense.1 : bias_array | {4 5 14 15 }
	Port: k2c_dense.1 : bias_numel_read | {1 }
	Port: k2c_dense.1 : dense_70_fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_25 : 1
		StgValue_27 : 1
		icmp : 1
		outrows : 1
		outcols : 1
	State 2
	State 3
		tmp_i : 1
		StgValue_38 : 2
		tmp_60 : 1
	State 4
		exitcond_i : 1
		j : 1
		StgValue_45 : 2
		tmp_61 : 1
		bias_array_addr : 1
		bias_array_load : 2
		tmp_i_26 : 2
		tmp_i_cast : 3
		output_array_addr : 4
	State 5
	State 6
		tmp_4_i : 1
	State 7
	State 8
	State 9
	State 10
		StgValue_62 : 1
		empty : 1
	State 11
	State 12
	State 13
		outrows1 : 1
		innerdim : 1
	State 14
		StgValue_76 : 1
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |      grp_k2c_dot_1_fu_186      |    0    |    74   | 54.8885 |  13663  |   7086  |
|   call   |  grp_k2c_affine_matmul_fu_211  |    0    |    40   | 17.6517 |   2763  |   1503  |
|          |    grp_k2c_relu_func_fu_227    |    0    |    0    |   1.35  |   276   |   209   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    mul   |           grp_fu_315           |    0    |    16   |    0    |   361   |   195   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_234           |    0    |    2    |    0    |   205   |   203   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_2_fu_246          |    0    |    0    |    0    |    0    |    71   |
|    add   |            j_fu_283            |    0    |    0    |    0    |    0    |    71   |
|          |         tmp_i_26_fu_293        |    0    |    0    |    0    |    0    |    23   |
|          |            i_fu_303            |    0    |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_240           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |           icmp_fu_263          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_269          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_278       |    0    |    0    |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |         outrows1_fu_308        |    0    |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |  bias_numel_read_1_read_fu_64  |    0    |    0    |    0    |    0    |    0    |
|          | kernel_numel_read_1_read_fu_70 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_1_read_fu_76 |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_2_read_fu_82 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_2_read_fu_88  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_94 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_59_fu_253         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_60_fu_274         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_61_fu_289         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   zext   |        tmp_i_cast_fu_298       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |   132   | 73.8903 |  17268  |   9612  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_393  |   15   |
|  bias_array_load_reg_403  |   32   |
| bias_numel_read_1_reg_319 |   64   |
|     exitcond_i_reg_384    |    1   |
|        i_i_reg_162        |   64   |
|         i_reg_413         |   64   |
|        icmp_reg_360       |    1   |
|      innerdim_reg_435     |   64   |
| input_ndim_read_2_reg_340 |   64   |
| input_numel_read_2_reg_335|   64   |
|  input_shape_addr_reg_365 |    3   |
|        j_i_reg_174        |   64   |
|         j_reg_388         |   64   |
| kernel_ndim_read_1_reg_330|   64   |
|kernel_numel_read_1_reg_325|   64   |
|kernel_shape_addr_1_reg_430|    3   |
| kernel_shape_addr_reg_370 |    3   |
|      outcols_reg_424      |   64   |
| output_array_addr_reg_398 |   15   |
| output_array_load_reg_408 |   32   |
|output_numel_read_1_reg_345|   64   |
|      outrows1_reg_418     |   64   |
|      outsize_reg_440      |   64   |
|       tmp_2_reg_355       |   64   |
|       tmp_60_reg_379      |   16   |
|       tmp_i_reg_375       |    1   |
|        tmp_reg_351        |    1   |
+---------------------------+--------+
|           Total           |  1083  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_108      |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_122      |  p0  |   4  |   3  |   12   ||    21   |
|       grp_access_fu_135      |  p0  |   2  |  15  |   30   ||    9    |
|          i_i_reg_162         |  p0  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_186     |  p3  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_186     |  p4  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_186     |  p7  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_186     |  p8  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_1_fu_186     |  p10 |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_fu_211 |  p7  |   2  |  64  |   128  ||    9    |
|   grp_k2c_relu_func_fu_227   |  p2  |   2  |  64  |   128  ||    9    |
|          grp_fu_234          |  p0  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1136  || 16.4035 ||   120   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   132  |   73   |  17268 |  9612  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   16   |    -   |   120  |
|  Register |    -   |    -   |    -   |  1083  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   132  |   90   |  18351 |  9732  |
+-----------+--------+--------+--------+--------+--------+
