/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [15:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [15:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [17:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire [4:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [2:0] celloutsig_0_78z;
  wire [7:0] celloutsig_0_7z;
  reg [2:0] celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [43:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_8z;
  wire [20:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~(celloutsig_0_33z | celloutsig_0_3z[3]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[2] | celloutsig_0_4z[5]);
  assign celloutsig_0_72z = ~celloutsig_0_32z;
  assign celloutsig_0_25z = ~celloutsig_0_20z[0];
  assign celloutsig_0_31z = ~celloutsig_0_4z[6];
  assign celloutsig_0_33z = celloutsig_0_18z | ~(celloutsig_0_21z);
  assign celloutsig_1_19z = celloutsig_1_12z[0] | ~(celloutsig_1_8z[3]);
  assign celloutsig_0_18z = _00_ | ~(celloutsig_0_8z);
  assign celloutsig_0_23z = celloutsig_0_21z | ~(celloutsig_0_14z);
  assign celloutsig_0_30z = celloutsig_0_20z[0] | ~(celloutsig_0_25z);
  assign celloutsig_0_32z = celloutsig_0_8z | ~(in_data[52]);
  assign celloutsig_0_15z = celloutsig_0_10z[5] ^ celloutsig_0_8z;
  assign celloutsig_0_17z = celloutsig_0_4z[4] ^ celloutsig_0_16z;
  assign celloutsig_0_22z = celloutsig_0_17z ^ celloutsig_0_4z[0];
  reg [7:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 8'h00;
    else _17_ <= celloutsig_0_6z[8:1];
  assign { _01_[7:5], _00_, _01_[3:0] } = _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_4z[17:11];
  assign celloutsig_0_10z = { in_data[71:57], celloutsig_0_8z } / { 1'h1, in_data[35:34], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_8z = celloutsig_1_4z[10:0] / { 1'h1, in_data[132:123] };
  assign celloutsig_0_34z = { celloutsig_0_4z[12:1], celloutsig_0_14z } == celloutsig_0_13z[13:1];
  assign celloutsig_0_1z = in_data[12:8] == in_data[59:55];
  assign celloutsig_0_0z = in_data[79:76] > in_data[6:3];
  assign celloutsig_1_18z = celloutsig_1_9z[17:13] > celloutsig_1_6z[8:4];
  assign celloutsig_0_21z = { celloutsig_0_19z[4:3], celloutsig_0_14z } > { _01_[1:0], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_6z[7:0], celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_11z } > { _01_[5], celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_0_36z = { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z } <= { celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_31z };
  assign celloutsig_0_67z = celloutsig_0_50z[5:3] <= { celloutsig_0_6z[5:4], celloutsig_0_14z };
  assign celloutsig_0_98z = { celloutsig_0_38z[4:0], celloutsig_0_5z } && { celloutsig_0_29z[15], celloutsig_0_46z, celloutsig_0_84z, celloutsig_0_5z };
  assign celloutsig_0_8z = celloutsig_0_4z[0] & ~(celloutsig_0_7z[5]);
  assign celloutsig_1_1z = in_data[129] & ~(celloutsig_1_0z);
  assign celloutsig_0_4z = { celloutsig_0_3z[7:0], celloutsig_0_1z, celloutsig_0_3z } * in_data[17:0];
  assign celloutsig_0_57z = celloutsig_0_50z[4:1] * { celloutsig_0_10z[11:10], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_9z[20:1] = in_data[160:141] * { in_data[136:130], 3'h0, celloutsig_1_8z };
  assign celloutsig_0_2z = { in_data[22], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } * { in_data[5], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_65z = celloutsig_0_57z[3] ? { celloutsig_0_13z[16:9], celloutsig_0_22z, celloutsig_0_51z, 1'h0 } : { celloutsig_0_3z[8:6], celloutsig_0_23z, celloutsig_0_40z };
  assign celloutsig_0_97z = celloutsig_0_36z ? { celloutsig_0_46z, celloutsig_0_78z } : { celloutsig_0_65z[2:0], celloutsig_0_72z };
  assign celloutsig_1_3z = celloutsig_1_0z ? { in_data[170:129], celloutsig_1_1z, 1'h1 } : in_data[181:138];
  assign celloutsig_0_51z = ~ celloutsig_0_4z[6:2];
  assign celloutsig_1_5z = ~ { in_data[105:99], celloutsig_1_0z };
  assign celloutsig_0_19z = ~ { celloutsig_0_2z[2:0], celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[133] & in_data[150];
  assign celloutsig_0_9z = | { celloutsig_0_8z, in_data[48:37] };
  assign celloutsig_0_11z = | celloutsig_0_3z[7:1];
  assign celloutsig_0_14z = | { celloutsig_0_10z[8:1], celloutsig_0_8z };
  assign celloutsig_0_16z = ^ _01_[2:0];
  assign celloutsig_0_3z = { in_data[81:78], celloutsig_0_2z, celloutsig_0_1z } >> { in_data[40:37], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_40z = { celloutsig_0_39z, celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_28z } >> { _02_[6:2], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_28z };
  assign celloutsig_0_45z = celloutsig_0_43z[5:2] >> celloutsig_0_10z[13:10];
  assign celloutsig_0_6z = { celloutsig_0_3z[8:4], celloutsig_0_2z } >> { in_data[80:79], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[155:145] >> { celloutsig_1_5z, celloutsig_1_0z, 1'h0, celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_8z[10:7] >> celloutsig_1_3z[42:39];
  assign celloutsig_0_13z = { celloutsig_0_4z[15:0], celloutsig_0_5z } >> { celloutsig_0_6z[7:2], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_7z = celloutsig_0_6z[8:1] >>> celloutsig_0_4z[14:7];
  assign celloutsig_0_20z = { celloutsig_0_10z[11:10], celloutsig_0_1z, celloutsig_0_14z } >>> celloutsig_0_13z[9:6];
  assign celloutsig_0_38z = { celloutsig_0_16z, celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_20z } - { celloutsig_0_13z[8:5], celloutsig_0_2z };
  assign celloutsig_0_50z = { _00_, _01_[3:1], celloutsig_0_11z, celloutsig_0_31z } - celloutsig_0_3z[8:3];
  assign celloutsig_0_43z = { _01_[6:5], _00_, _01_[3:1], celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_18z, _02_ } ~^ { in_data[77:71], celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_34z };
  assign celloutsig_0_78z = { celloutsig_0_10z[9:8], celloutsig_0_67z } ~^ { _01_[6:5], celloutsig_0_23z };
  assign celloutsig_0_29z = { _02_[6:1], celloutsig_0_3z, celloutsig_0_18z } ~^ { celloutsig_0_4z[9:1], _02_ };
  assign celloutsig_0_46z = ~((celloutsig_0_38z[4] & celloutsig_0_3z[0]) | celloutsig_0_17z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_84z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_84z = { celloutsig_0_45z[3:2], celloutsig_0_32z };
  assign celloutsig_0_35z = ~((celloutsig_0_5z & celloutsig_0_30z) | (celloutsig_0_13z[12] & celloutsig_0_1z));
  assign celloutsig_0_37z = ~((celloutsig_0_34z & celloutsig_0_6z[7]) | (celloutsig_0_21z & celloutsig_0_34z));
  assign celloutsig_0_24z = ~((celloutsig_0_14z & _00_) | (celloutsig_0_17z & celloutsig_0_17z));
  assign celloutsig_0_28z = ~((celloutsig_0_4z[10] & celloutsig_0_8z) | (celloutsig_0_0z & celloutsig_0_21z));
  assign celloutsig_1_4z[0] = ~ celloutsig_1_0z;
  assign celloutsig_1_4z[12:1] = celloutsig_1_3z[33:22] ~^ in_data[187:176];
  assign _01_[4] = _00_;
  assign celloutsig_1_9z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
