# IC_learning

## Folder explanation
There are two main directorys:
* IC design contest - Practicing IC design contest records
* IC design course - Course records

Both of the folders have two subfolders inside:
* Answer - This folder places the final result
* Question - This folder places the full development process

Folder structure
```
├───IC design contest
│   └───Year
│       ├───answer
│       │   └───preround_or_final_ans
│       │       ├───gate-level
│       │       ├───question
│       │       └───RTL code
│       └───question
│           │
│           └───preround_or_final_ans_develop_history
└───IC design course
    └───lab
        ├───answer
        │   └───lab1~5_answer
        │       ├───Documentary
        │       ├───Gate-level
        │       └───RTL
        └───question
            └────lab1-5_develop_history
  
```

## New folder - SV project
SV project is the project I try to improve the Year 106 contest question(LCD_CTRL) testbench. Let the original testbench become more reuseable and scalable by using the concept of OOP in systemverilog.
