

================================================================
== Vitis HLS Report for 'inverse_clarke'
================================================================
* Date:           Fri Jan 28 22:28:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        inverse_clarke
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    228|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|     204|      0|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|     465|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   12|     669|    320|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    5|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |mul_32s_32s_63_5_1_U1  |mul_32s_32s_63_5_1  |        0|   3|  51|   0|    0|
    |mul_32s_32s_63_5_1_U2  |mul_32s_32s_63_5_1  |        0|   3|  51|   0|    0|
    |mul_32s_32s_63_5_1_U3  |mul_32s_32s_63_5_1  |        0|   3|  51|   0|    0|
    |mul_32s_32s_63_5_1_U4  |mul_32s_32s_63_5_1  |        0|   3|  51|   0|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+
    |Total                  |                    |        0|  12| 204|   0|    0|
    +-----------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_lut_U  |cos_lut_ROM_AUTO_1R  |        2|  0|   0|    0|  1023|   32|     1|        32736|
    |sin_lut_U  |sin_lut_ROM_AUTO_1R  |        2|  0|   0|    0|  1023|   32|     1|        32736|
    +-----------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                     |        4|  0|   0|    0|  2046|   64|     2|        65472|
    +-----------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_202_p2          |         +|   0|  0|  70|          63|          63|
    |sub_ln28_fu_188_p2          |         -|   0|  0|  70|          63|          63|
    |icmp_ln18_fu_133_p2         |      icmp|   0|  0|  10|           6|           1|
    |ap_block_state1             |        or|   0|  0|   2|           1|           1|
    |ap_block_state11            |        or|   0|  0|   2|           1|           1|
    |vectors_TDATA_int_regslice  |        or|   0|  0|  64|          64|          64|
    |theta_clamped_fu_139_p3     |    select|   0|  0|  10|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 228|         199|         195|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         12|    1|         12|
    |idq_TDATA_blk_n      |   9|          2|    1|          2|
    |theta_TDATA_blk_n    |   9|          2|    1|          2|
    |vectors_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  92|         18|    4|         18|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  11|   0|   11|          0|
    |cos_theta_reg_258      |  32|   0|   32|          0|
    |id_cos_reg_292         |  63|   0|   63|          0|
    |id_reg_233             |  32|   0|   32|          0|
    |id_sin_reg_302         |  63|   0|   63|          0|
    |iq_cos_reg_297         |  63|   0|   63|          0|
    |iq_reg_238             |  32|   0|   32|          0|
    |iq_sin_reg_307         |  63|   0|   63|          0|
    |sin_theta_reg_263      |  32|   0|   32|          0|
    |theta_clamped_reg_243  |  10|   0|   10|          0|
    |tmp_reg_317            |  32|   0|   32|          0|
    |xa_reg_312             |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 465|   0|  465|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|  inverse_clarke|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|  inverse_clarke|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|  inverse_clarke|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  inverse_clarke|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  inverse_clarke|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  inverse_clarke|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  inverse_clarke|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  inverse_clarke|  return value|
|idq_TDATA          |   in|   64|        axis|             idq|       pointer|
|idq_TVALID         |   in|    1|        axis|             idq|       pointer|
|idq_TREADY         |  out|    1|        axis|             idq|       pointer|
|theta_TDATA        |   in|   16|        axis|           theta|       pointer|
|theta_TVALID       |   in|    1|        axis|           theta|       pointer|
|theta_TREADY       |  out|    1|        axis|           theta|       pointer|
|vectors_TDATA      |  out|   64|        axis|         vectors|       pointer|
|vectors_TVALID     |  out|    1|        axis|         vectors|       pointer|
|vectors_TREADY     |   in|    1|        axis|         vectors|       pointer|
+-------------------+-----+-----+------------+----------------+--------------+

