
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003339                       # Number of seconds simulated
sim_ticks                                  3339317652                       # Number of ticks simulated
final_tick                               574870355328                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 401288                       # Simulator instruction rate (inst/s)
host_op_rate                                   516400                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 311918                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923268                       # Number of bytes of host memory used
host_seconds                                 10705.75                       # Real time elapsed on the host
sim_insts                                  4296090312                       # Number of instructions simulated
sim_ops                                    5528450274                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       183680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        77568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        65920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       112256                       # Number of bytes read from this memory
system.physmem.bytes_read::total               460160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       208384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            208384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1435                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          606                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          515                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          877                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3595                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1628                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1628                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1571579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55005249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1648241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23228698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1456585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19740560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1533247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33616449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137800607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1571579                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1648241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1456585                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1533247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6209652                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          62403168                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               62403168                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          62403168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1571579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55005249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1648241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23228698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1456585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19740560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1533247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33616449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              200203775                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8007957                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854091                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488286                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188670                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1431966                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383985                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199828                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5731                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3496147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15849934                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854091                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583813                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3355929                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874103                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        339199                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719021                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90508                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7875557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.319257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.292995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4519628     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600594      7.63%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293988      3.73%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220806      2.80%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          183426      2.33%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          157110      1.99%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54633      0.69%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195575      2.48%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649797     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7875557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356407                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.979273                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3619834                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       315912                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3242090                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16277                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681443                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312840                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2856                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17715631                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4443                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681443                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3770338                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         135490                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        39950                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3106454                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141875                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17156487                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70981                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22713602                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78115574                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78115574                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7810152                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2131                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1132                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           363355                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625404                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7745                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       192258                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16135554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13765304                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18027                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4649606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12636307                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7875557                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747851                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2817564     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1676356     21.29%     57.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       847658     10.76%     67.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999552     12.69%     80.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       744495      9.45%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477402      6.06%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204675      2.60%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60904      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46951      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7875557                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58602     72.98%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12605     15.70%     88.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9088     11.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10802522     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109479      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357783     17.13%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494524      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13765304                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.718953                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80295                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35504483                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20787402                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13283225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13845599                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        23026                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737326                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156582                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681443                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          75874                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6923                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16137692                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62467                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625404                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596339                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1122                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3892                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          110                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112035                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206943                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13463577                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256288                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301723                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737840                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017137                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481552                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.681275                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13308563                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13283225                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996277                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19695623                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.658753                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405993                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4767621                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186907                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7194114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.580484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.292404                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3359881     46.70%     46.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531482     21.29%     67.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837105     11.64%     79.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305348      4.24%     83.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261736      3.64%     87.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115980      1.61%     89.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280766      3.90%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77520      1.08%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424296      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7194114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424296                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22907519                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32957964                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 132400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.800796                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.800796                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.248758                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.248758                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62337687                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17432693                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18277310                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8007957                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3030406                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2469984                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200713                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1236284                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1175331                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322405                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8818                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3114413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16542186                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3030406                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1497736                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3465234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1083395                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        441818                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1527536                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7901340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.593824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.375914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4436106     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          241179      3.05%     59.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251929      3.19%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          396164      5.01%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          189529      2.40%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          266956      3.38%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          177805      2.25%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          131946      1.67%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1809726     22.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7901340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378424                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.065719                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3280228                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       399130                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3315219                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27694                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        879065                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       513467                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          824                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19761688                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3270                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        879065                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3446052                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          97651                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        89440                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3175071                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       214057                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19048779                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        122468                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26673123                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88796836                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88796836                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16236827                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10436236                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3269                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1670                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           570320                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1775225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       913559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9569                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       282203                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17849055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14160240                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25690                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6174650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19062626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7901340                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.931645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2728158     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1720205     21.77%     56.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1114644     14.11%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       753489      9.54%     79.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       697947      8.83%     88.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       387242      4.90%     93.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       348481      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77996      0.99%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73178      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7901340                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106547     77.68%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15630     11.40%     89.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14976     10.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11817319     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188329      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1596      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1403626      9.91%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       749370      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14160240                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768271                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             137153                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009686                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36384663                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24027098                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13753073                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14297393                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        19825                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       712875                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241220                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        879065                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57787                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12652                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17852340                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44229                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1775225                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       913559                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1663                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119903                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233886                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13901988                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1309742                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258252                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2030732                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1975702                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            720990                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736022                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13763638                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13753073                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9024321                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25661105                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717426                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351673                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9460902                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11647932                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6204416                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202633                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7022275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658712                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176328                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2674539     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1995942     28.42%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       793964     11.31%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       397555      5.66%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       365163      5.20%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165290      2.35%     91.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180927      2.58%     93.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92427      1.32%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356468      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7022275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9460902                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11647932                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1734682                       # Number of memory references committed
system.switch_cpus1.commit.loads              1062346                       # Number of loads committed
system.switch_cpus1.commit.membars               1621                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1681725                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10493052                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240057                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356468                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24517986                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36584777                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 106617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9460902                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11647932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9460902                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846426                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846426                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181438                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181438                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62412242                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19073550                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18190444                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8007957                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2977105                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2426131                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201684                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1217935                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1161117                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          314217                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8983                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3118263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16232500                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2977105                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1475334                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3599664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1035736                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        428661                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1527786                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82002                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7978794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.516469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4379130     54.88%     54.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          372117      4.66%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          372915      4.67%     64.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          463497      5.81%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          143071      1.79%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          180909      2.27%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152612      1.91%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          138892      1.74%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1775651     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7978794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371768                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.027046                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3270369                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       403116                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3441127                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32289                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        831892                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       503301                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19354454                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        831892                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3418562                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46457                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       185867                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3323123                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       172884                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18688180                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106609                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26241453                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87066877                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87066877                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16297131                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9944322                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3483                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1864                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           476997                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1731555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       895480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7871                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       276798                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17567931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3497                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14150424                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29601                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5853410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17671148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          191                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7978794                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773504                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910632                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2823340     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1661278     20.82%     56.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1110090     13.91%     70.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       773090      9.69%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       767370      9.62%     89.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       370995      4.65%     94.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       349506      4.38%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56795      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        66330      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7978794                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89578     75.52%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15083     12.72%     88.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13949     11.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11826469     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177187      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1617      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1400406      9.90%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       744745      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14150424                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767045                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118610                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008382                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36427853                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23424945                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13755836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14269034                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17276                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       667940                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       220147                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        831892                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24761                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4150                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17571428                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37761                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1731555                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       895480                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1848                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          109                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114325                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       236224                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13907147                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1308246                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       243277                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2028088                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1986720                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            719842                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736666                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13771684                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13755836                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8931663                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25202728                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717771                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354393                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9479317                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11685041                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5886440                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203127                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7146902                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634980                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.164038                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2803282     39.22%     39.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1957144     27.38%     66.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       796128     11.14%     77.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       431985      6.04%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       378569      5.30%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154598      2.16%     91.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       173643      2.43%     93.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       101862      1.43%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       349691      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7146902                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9479317                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11685041                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1738948                       # Number of memory references committed
system.switch_cpus2.commit.loads              1063615                       # Number of loads committed
system.switch_cpus2.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1695520                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10519058                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       241533                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       349691                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24368523                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35975637                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9479317                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11685041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9479317                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844782                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844782                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183737                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183737                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62423430                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19119030                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17877220                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8007957                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2917803                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2376315                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196614                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1209513                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1130423                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          307761                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8690                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2914932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16112728                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2917803                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1438184                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3548205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1054428                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        575173                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1426567                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7892524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.525979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.309153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4344319     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          311258      3.94%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253424      3.21%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          609512      7.72%     69.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          162387      2.06%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          220212      2.79%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152176      1.93%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           87844      1.11%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1751392     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7892524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364363                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.012090                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3042470                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       562382                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3412015                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21714                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        853937                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       496489                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19299955                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1455                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        853937                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3265036                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102664                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       138536                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3206581                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       325765                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18614137                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131220                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105539                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           17                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26040830                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86901022                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86901022                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15963094                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10077701                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3953                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2393                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           910933                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1750781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       905359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18260                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       287991                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17577220                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3960                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13937318                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29015                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6058665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18668613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          782                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7892524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.765889                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896366                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2748527     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1701444     21.56%     56.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1091747     13.83%     70.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       818556     10.37%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       713411      9.04%     89.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       369583      4.68%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       318163      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62569      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68524      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7892524                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82312     69.68%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17877     15.13%     84.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17930     15.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11584141     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194341      1.39%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1556      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1392975      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       764305      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13937318                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.740434                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118121                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008475                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35914295                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23640039                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13577599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14055439                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53409                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       693777                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          361                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227738                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        853937                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57491                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7674                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17581181                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1750781                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       905359                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2374                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119321                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231132                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13714340                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1303159                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       222977                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2047876                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1932660                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            744717                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.712589                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13587058                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13577599                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8826346                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25081278                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.695513                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351910                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9353570                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11496172                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6085101                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3178                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199779                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7038587                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633307                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146498                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2722008     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1955480     27.78%     66.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       789765     11.22%     77.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       453700      6.45%     84.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       361261      5.13%     89.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150682      2.14%     91.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178122      2.53%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87676      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       339893      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7038587                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9353570                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11496172                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1734622                       # Number of memory references committed
system.switch_cpus3.commit.loads              1057001                       # Number of loads committed
system.switch_cpus3.commit.membars               1580                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1648979                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10361636                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234362                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       339893                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24279811                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36017108                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 115433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9353570                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11496172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9353570                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856139                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856139                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.168034                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.168034                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61695597                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18756439                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17795455                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3172                       # number of misc regfile writes
system.l2.replacements                           3595                       # number of replacements
system.l2.tagsinuse                      32761.897719                       # Cycle average of tags in use
system.l2.total_refs                          1126456                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36356                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.984047                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           826.115522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.320514                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    749.662104                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.861198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    303.360170                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     35.473780                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    244.862864                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     36.874327                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    450.538380                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10842.902963                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6199.310080                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4835.138021                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           8159.477794                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.022878                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.009258                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.007473                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.013749                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.330899                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.189188                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.147557                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.249008                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999814                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3977                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3587                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3099                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4317                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14988                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5364                       # number of Writeback hits
system.l2.Writeback_hits::total                  5364                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   162                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4000                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3639                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4365                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15150                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4000                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3639                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3138                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4365                       # number of overall hits
system.l2.overall_hits::total                   15150                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1435                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          606                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          515                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          877                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3595                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1435                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          606                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          515                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          877                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3595                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1435                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          606                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          515                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          877                       # number of overall misses
system.l2.overall_misses::total                  3595                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2298482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     87975615                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2340734                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     39434751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2561437                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     33390486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2113949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     52540010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       222655464                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2298482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     87975615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2340734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     39434751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2561437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     33390486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2113949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     52540010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        222655464                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2298482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     87975615                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2340734                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     39434751                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2561437                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     33390486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2113949                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     52540010                       # number of overall miss cycles
system.l2.overall_miss_latency::total       222655464                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18583                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5364                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5364                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               162                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5435                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4245                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3653                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18745                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5435                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4245                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3653                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18745                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.265152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.144527                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.142501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.168849                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.193456                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.264029                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.142756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.140980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.167303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.191784                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.264029                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.142756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.140980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.167303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.191784                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56060.536585                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61307.048780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54435.674419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 65073.846535                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 67406.236842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64835.895146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 52848.725000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 59908.791334                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61934.760501                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56060.536585                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61307.048780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54435.674419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 65073.846535                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 67406.236842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64835.895146                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 52848.725000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 59908.791334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61934.760501                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56060.536585                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61307.048780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54435.674419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 65073.846535                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 67406.236842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64835.895146                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 52848.725000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 59908.791334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61934.760501                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1628                       # number of writebacks
system.l2.writebacks::total                      1628                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1435                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          606                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          877                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3595                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3595                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2062712                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     79673804                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2095280                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     35940669                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2343399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     30414425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1881330                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     47447644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    201859263                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2062712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     79673804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2095280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     35940669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2343399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     30414425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1881330                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     47447644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    201859263                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2062712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     79673804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2095280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     35940669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2343399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     30414425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1881330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     47447644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    201859263                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.265152                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.144527                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.142501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.168849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.193456                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.264029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.142756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.140980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.167303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191784                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.264029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.142756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.140980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.167303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.191784                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50310.048780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55521.814634                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48727.441860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 59308.034653                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61668.394737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 59057.135922                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47033.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54102.216648                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56150.003616                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50310.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55521.814634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48727.441860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 59308.034653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 61668.394737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 59057.135922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 47033.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54102.216648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56150.003616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50310.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55521.814634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48727.441860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 59308.034653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 61668.394737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 59057.135922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 47033.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54102.216648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56150.003616                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.149878                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751490                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779309.928952                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.775731                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.374147                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066948                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825920                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892868                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1718969                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1718969                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1718969                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1718969                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1718969                       # number of overall hits
system.cpu0.icache.overall_hits::total        1718969                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3226304                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3226304                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3226304                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3226304                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3226304                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3226304                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719021                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719021                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719021                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719021                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719021                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719021                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 62044.307692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62044.307692                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 62044.307692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62044.307692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 62044.307692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62044.307692                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2864528                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2864528                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2864528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2864528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2864528                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2864528                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 63656.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63656.177778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 63656.177778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63656.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 63656.177778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63656.177778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5435                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249438                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5691                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39228.507819                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.028363                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.971637                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785267                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214733                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055005                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055005                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492593                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492593                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492593                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492593                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16656                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16656                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16724                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16724                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16724                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16724                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    728602548                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    728602548                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2240558                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2240558                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    730843106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    730843106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    730843106                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    730843106                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2071661                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2071661                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509317                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509317                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509317                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509317                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008040                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008040                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006665                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006665                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006665                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006665                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43744.149135                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43744.149135                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32949.382353                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32949.382353                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43700.257474                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43700.257474                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43700.257474                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43700.257474                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1161                       # number of writebacks
system.cpu0.dcache.writebacks::total             1161                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11244                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11244                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11289                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11289                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5412                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5412                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5435                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    125282438                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    125282438                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       518969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       518969                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    125801407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    125801407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    125801407                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    125801407                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23149.009239                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23149.009239                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22563.869565                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22563.869565                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23146.533027                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23146.533027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23146.533027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23146.533027                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.831760                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086303503                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2142610.459566                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.831760                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807423                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1527477                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1527477                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1527477                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1527477                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1527477                       # number of overall hits
system.cpu1.icache.overall_hits::total        1527477                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3629514                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3629514                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3629514                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3629514                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3629514                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3629514                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1527536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1527536                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1527536                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1527536                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1527536                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1527536                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61517.186441                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61517.186441                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61517.186441                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61517.186441                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61517.186441                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61517.186441                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2713569                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2713569                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2713569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2713569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2713569                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2713569                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60301.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60301.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60301.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60301.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60301.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60301.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4245                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166152259                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4501                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36914.520995                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.180434                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.819566                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871799                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128201                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1025541                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1025541                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       668897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        668897                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1622                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1622                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1621                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1694438                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1694438                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1694438                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1694438                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10593                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10593                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10761                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10761                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10761                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10761                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    364520268                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    364520268                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5772791                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5772791                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    370293059                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    370293059                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    370293059                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    370293059                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1036134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1036134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       669065                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       669065                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1705199                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1705199                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1705199                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1705199                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010224                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000251                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000251                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006311                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006311                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006311                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006311                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34411.429057                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34411.429057                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34361.851190                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34361.851190                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34410.655051                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34410.655051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34410.655051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34410.655051                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          935                       # number of writebacks
system.cpu1.dcache.writebacks::total              935                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6400                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6400                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6516                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6516                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6516                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6516                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4193                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4193                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4245                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4245                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4245                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4245                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     73548820                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     73548820                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1276742                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1276742                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     74825562                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     74825562                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     74825562                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     74825562                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002489                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002489                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002489                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002489                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17540.858574                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17540.858574                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24552.730769                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24552.730769                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17626.751943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17626.751943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17626.751943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17626.751943                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.442307                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089489043                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2148893.575937                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.442307                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058401                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.808401                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1527734                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1527734                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1527734                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1527734                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1527734                       # number of overall hits
system.cpu2.icache.overall_hits::total        1527734                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3853865                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3853865                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3853865                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3853865                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3853865                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3853865                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1527786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1527786                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1527786                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1527786                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1527786                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1527786                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 74112.788462                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74112.788462                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 74112.788462                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74112.788462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 74112.788462                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74112.788462                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2952359                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2952359                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2952359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2952359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2952359                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2952359                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75701.512821                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 75701.512821                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 75701.512821                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 75701.512821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 75701.512821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 75701.512821                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3653                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161219424                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3909                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41243.137375                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.654413                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.345587                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.861931                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.138069                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1025910                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1025910                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       671778                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        671778                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1790                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1790                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1649                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1697688                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1697688                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1697688                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1697688                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7154                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7154                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          146                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7300                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7300                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7300                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7300                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    208074834                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    208074834                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5350648                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5350648                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    213425482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    213425482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    213425482                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    213425482                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1033064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1033064                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       671924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       671924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1704988                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1704988                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1704988                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1704988                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006925                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006925                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000217                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000217                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004282                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004282                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004282                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004282                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29085.103998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29085.103998                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36648.273973                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36648.273973                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29236.367397                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29236.367397                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29236.367397                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29236.367397                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          864                       # number of writebacks
system.cpu2.dcache.writebacks::total              864                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3540                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3540                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          107                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          107                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3647                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3647                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3647                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3647                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3614                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3614                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3653                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3653                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3653                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3653                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     66622591                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     66622591                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1070808                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1070808                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     67693399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     67693399                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     67693399                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     67693399                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003498                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003498                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002143                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002143                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18434.585224                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18434.585224                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27456.615385                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27456.615385                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18530.905831                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18530.905831                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18530.905831                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18530.905831                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.853603                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086512429                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109732.871845                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.853603                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060663                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820278                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1426513                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1426513                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1426513                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1426513                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1426513                       # number of overall hits
system.cpu3.icache.overall_hits::total        1426513                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3175724                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3175724                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3175724                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3175724                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3175724                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3175724                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1426567                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1426567                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1426567                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1426567                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1426567                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1426567                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 58809.703704                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58809.703704                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 58809.703704                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58809.703704                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 58809.703704                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58809.703704                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2463868                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2463868                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2463868                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2463868                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2463868                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2463868                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60094.341463                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60094.341463                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 60094.341463                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60094.341463                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 60094.341463                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60094.341463                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5242                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170693594                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5498                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31046.488541                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.276119                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.723881                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.879985                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.120015                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       988806                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         988806                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673925                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673925                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1787                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1586                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1662731                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1662731                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1662731                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1662731                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13389                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13389                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          364                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          364                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13753                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13753                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13753                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13753                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    474178222                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    474178222                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18108114                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18108114                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    492286336                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    492286336                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    492286336                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    492286336                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1002195                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1002195                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       674289                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       674289                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1676484                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1676484                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1676484                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1676484                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013360                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013360                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000540                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000540                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008203                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008203                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008203                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008203                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35415.506909                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35415.506909                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49747.565934                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49747.565934                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35794.832836                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35794.832836                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35794.832836                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35794.832836                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       113449                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 56724.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2404                       # number of writebacks
system.cpu3.dcache.writebacks::total             2404                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8195                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8195                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          316                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          316                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8511                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8511                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8511                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8511                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5194                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5194                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5242                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5242                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5242                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     94458317                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     94458317                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1121343                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1121343                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95579660                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95579660                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95579660                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95579660                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005183                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005183                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003127                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003127                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003127                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003127                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18186.044859                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18186.044859                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23361.312500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23361.312500                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18233.433804                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18233.433804                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18233.433804                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18233.433804                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
