// Seed: 953483155
module module_0;
  assign id_1 = id_1;
  wire  id_2;
  uwire id_3;
  uwire id_4;
  wire  id_5 = id_3;
  always_latch @(negedge 1) id_1 = 1;
  assign id_4 = 1;
  assign id_4 = id_5#(.id_1(1));
  assign id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wire id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output uwire id_8
);
  assign id_8 = 1 == id_5;
  xnor (id_0, id_2, id_4, id_5, id_6, id_7);
  module_0();
endmodule
