ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB147:
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** 
  22:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../CM7/Core/Src/main.c **** #include "NRF24L01.h"
  25:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:../../CM7/Core/Src/main.c **** 
  30:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:../../CM7/Core/Src/main.c **** 
  35:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  36:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  37:../../CM7/Core/Src/main.c **** #endif
  38:../../CM7/Core/Src/main.c **** 
  39:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:../../CM7/Core/Src/main.c **** 
  44:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  45:../../CM7/Core/Src/main.c **** 
  46:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:../../CM7/Core/Src/main.c **** 
  48:../../CM7/Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  49:../../CM7/Core/Src/main.c **** 
  50:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:../../CM7/Core/Src/main.c **** 
  52:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  53:../../CM7/Core/Src/main.c **** 
  54:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  56:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:../../CM7/Core/Src/main.c **** static void MX_SPI1_Init(void);
  58:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:../../CM7/Core/Src/main.c **** 
  60:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  61:../../CM7/Core/Src/main.c **** 
  62:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:../../CM7/Core/Src/main.c **** 
  65:../../CM7/Core/Src/main.c **** uint8_t TxAddress[] = {0xEE, 0xDD, 0xCC, 0xBB, 0xAA};
  66:../../CM7/Core/Src/main.c **** uint8_t TxData[] = "Hello World\n";
  67:../../CM7/Core/Src/main.c **** 
  68:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  69:../../CM7/Core/Src/main.c **** 
  70:../../CM7/Core/Src/main.c **** /**
  71:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  72:../../CM7/Core/Src/main.c ****   * @retval int
  73:../../CM7/Core/Src/main.c ****   */
  74:../../CM7/Core/Src/main.c **** int main(void)
  75:../../CM7/Core/Src/main.c **** {
  76:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:../../CM7/Core/Src/main.c **** 
  78:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  79:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  80:../../CM7/Core/Src/main.c ****   int32_t timeout;
  81:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  82:../../CM7/Core/Src/main.c **** 
  83:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  84:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
  85:../../CM7/Core/Src/main.c ****   timeout = 0xFFFF;
  86:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  87:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
  88:../../CM7/Core/Src/main.c ****   {
  89:../../CM7/Core/Src/main.c ****   Error_Handler();
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 3


  90:../../CM7/Core/Src/main.c ****   }
  91:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
  92:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  93:../../CM7/Core/Src/main.c **** 
  94:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  95:../../CM7/Core/Src/main.c ****   HAL_Init();
  96:../../CM7/Core/Src/main.c **** 
  97:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
  98:../../CM7/Core/Src/main.c **** 
  99:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 100:../../CM7/Core/Src/main.c **** 
 101:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 102:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 103:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 104:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 105:../../CM7/Core/Src/main.c **** HSEM notification */
 106:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 107:../../CM7/Core/Src/main.c **** __HAL_RCC_HSEM_CLK_ENABLE();
 108:../../CM7/Core/Src/main.c **** /*Take HSEM */
 109:../../CM7/Core/Src/main.c **** HAL_HSEM_FastTake(HSEM_ID_0);
 110:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 111:../../CM7/Core/Src/main.c **** HAL_HSEM_Release(HSEM_ID_0,0);
 112:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 113:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 114:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 115:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 116:../../CM7/Core/Src/main.c **** {
 117:../../CM7/Core/Src/main.c **** Error_Handler();
 118:../../CM7/Core/Src/main.c **** }
 119:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 120:../../CM7/Core/Src/main.c **** 
 121:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 122:../../CM7/Core/Src/main.c **** 
 123:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 124:../../CM7/Core/Src/main.c **** 
 125:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 126:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 127:../../CM7/Core/Src/main.c ****   MX_SPI1_Init();
 128:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 129:../../CM7/Core/Src/main.c **** 
 130:../../CM7/Core/Src/main.c ****   NRF24_Init();
 131:../../CM7/Core/Src/main.c ****   NRF24_TXMode(TxAddress, 10);
 132:../../CM7/Core/Src/main.c **** 
 133:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 134:../../CM7/Core/Src/main.c **** 
 135:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 136:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 137:../../CM7/Core/Src/main.c ****   while (1)
 138:../../CM7/Core/Src/main.c ****   {
 139:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 140:../../CM7/Core/Src/main.c ****     if (NRF24_Transmit(TxData) == 1) {
 141:../../CM7/Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 142:../../CM7/Core/Src/main.c ****     }
 143:../../CM7/Core/Src/main.c ****     HAL_Delay(1000);
 144:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 145:../../CM7/Core/Src/main.c ****   }
 146:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 4


 147:../../CM7/Core/Src/main.c **** }
 148:../../CM7/Core/Src/main.c **** 
 149:../../CM7/Core/Src/main.c **** /**
 150:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 151:../../CM7/Core/Src/main.c ****   * @retval None
 152:../../CM7/Core/Src/main.c ****   */
 153:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 154:../../CM7/Core/Src/main.c **** {
 155:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 156:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 157:../../CM7/Core/Src/main.c **** 
 158:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 159:../../CM7/Core/Src/main.c ****   */
 160:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 161:../../CM7/Core/Src/main.c **** 
 162:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 163:../../CM7/Core/Src/main.c ****   */
 164:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 165:../../CM7/Core/Src/main.c **** 
 166:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 167:../../CM7/Core/Src/main.c **** 
 168:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 169:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 170:../../CM7/Core/Src/main.c ****   */
 171:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 174:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 175:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 18;
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 182:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 183:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 184:../../CM7/Core/Src/main.c ****   {
 185:../../CM7/Core/Src/main.c ****     Error_Handler();
 186:../../CM7/Core/Src/main.c ****   }
 187:../../CM7/Core/Src/main.c **** 
 188:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 189:../../CM7/Core/Src/main.c ****   */
 190:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 191:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 192:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 193:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 194:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 195:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 196:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 197:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 198:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 199:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 200:../../CM7/Core/Src/main.c **** 
 201:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 202:../../CM7/Core/Src/main.c ****   {
 203:../../CM7/Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 5


 204:../../CM7/Core/Src/main.c ****   }
 205:../../CM7/Core/Src/main.c **** }
 206:../../CM7/Core/Src/main.c **** 
 207:../../CM7/Core/Src/main.c **** /**
 208:../../CM7/Core/Src/main.c ****   * @brief SPI1 Initialization Function
 209:../../CM7/Core/Src/main.c ****   * @param None
 210:../../CM7/Core/Src/main.c ****   * @retval None
 211:../../CM7/Core/Src/main.c ****   */
 212:../../CM7/Core/Src/main.c **** static void MX_SPI1_Init(void)
 213:../../CM7/Core/Src/main.c **** {
 214:../../CM7/Core/Src/main.c **** 
 215:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 216:../../CM7/Core/Src/main.c **** 
 217:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 218:../../CM7/Core/Src/main.c **** 
 219:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 220:../../CM7/Core/Src/main.c **** 
 221:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 222:../../CM7/Core/Src/main.c ****   /* SPI1 parameter configuration*/
 223:../../CM7/Core/Src/main.c ****   hspi1.Instance = SPI1;
 224:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 225:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 226:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 227:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 228:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 229:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 233:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 235:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 236:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 237:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 238:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 239:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 240:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 241:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 242:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 243:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 244:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 245:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 246:../../CM7/Core/Src/main.c ****   {
 247:../../CM7/Core/Src/main.c ****     Error_Handler();
 248:../../CM7/Core/Src/main.c ****   }
 249:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 250:../../CM7/Core/Src/main.c **** 
 251:../../CM7/Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 252:../../CM7/Core/Src/main.c **** 
 253:../../CM7/Core/Src/main.c **** }
 254:../../CM7/Core/Src/main.c **** 
 255:../../CM7/Core/Src/main.c **** /**
 256:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 257:../../CM7/Core/Src/main.c ****   * @param None
 258:../../CM7/Core/Src/main.c ****   * @retval None
 259:../../CM7/Core/Src/main.c ****   */
 260:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 6


 261:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 261 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
 262:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 263:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 264:../../CM7/Core/Src/main.c **** 
 265:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 266:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  35              		.loc 1 266 3 view .LVU1
  36              	.LBB4:
  37              		.loc 1 266 3 view .LVU2
  38              		.loc 1 266 3 view .LVU3
  39 0002 0D4B     		ldr	r3, .L3
  40 0004 D3F8E020 		ldr	r2, [r3, #224]
  41 0008 42F00102 		orr	r2, r2, #1
  42 000c C3F8E020 		str	r2, [r3, #224]
  43              		.loc 1 266 3 view .LVU4
  44 0010 D3F8E020 		ldr	r2, [r3, #224]
  45 0014 02F00102 		and	r2, r2, #1
  46 0018 0092     		str	r2, [sp]
  47              		.loc 1 266 3 view .LVU5
  48 001a 009A     		ldr	r2, [sp]
  49              	.LBE4:
  50              		.loc 1 266 3 view .LVU6
 267:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  51              		.loc 1 267 3 view .LVU7
  52              	.LBB5:
  53              		.loc 1 267 3 view .LVU8
  54              		.loc 1 267 3 view .LVU9
  55 001c D3F8E020 		ldr	r2, [r3, #224]
  56 0020 42F00202 		orr	r2, r2, #2
  57 0024 C3F8E020 		str	r2, [r3, #224]
  58              		.loc 1 267 3 view .LVU10
  59 0028 D3F8E030 		ldr	r3, [r3, #224]
  60 002c 03F00203 		and	r3, r3, #2
  61 0030 0193     		str	r3, [sp, #4]
  62              		.loc 1 267 3 view .LVU11
  63 0032 019B     		ldr	r3, [sp, #4]
  64              	.LBE5:
  65              		.loc 1 267 3 view .LVU12
 268:../../CM7/Core/Src/main.c **** 
 269:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 270:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 271:../../CM7/Core/Src/main.c **** }
  66              		.loc 1 271 1 is_stmt 0 view .LVU13
  67 0034 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 0036 7047     		bx	lr
  72              	.L4:
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 7


  73              		.align	2
  74              	.L3:
  75 0038 00440258 		.word	1476543488
  76              		.cfi_endproc
  77              	.LFE147:
  79              		.section	.text.Error_Handler,"ax",%progbits
  80              		.align	1
  81              		.global	Error_Handler
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	Error_Handler:
  87              	.LFB148:
 272:../../CM7/Core/Src/main.c **** 
 273:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 274:../../CM7/Core/Src/main.c **** 
 275:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 276:../../CM7/Core/Src/main.c **** 
 277:../../CM7/Core/Src/main.c **** /**
 278:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 279:../../CM7/Core/Src/main.c ****   * @retval None
 280:../../CM7/Core/Src/main.c ****   */
 281:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 282:../../CM7/Core/Src/main.c **** {
  88              		.loc 1 282 1 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ Volatile: function does not return.
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93 0000 08B5     		push	{r3, lr}
  94              	.LCFI2:
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 3, -8
  97              		.cfi_offset 14, -4
 283:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 284:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 285:../../CM7/Core/Src/main.c ****   __disable_irq();
  98              		.loc 1 285 3 view .LVU15
  99              	.LBB6:
 100              	.LBI6:
 101              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 8


  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 9


  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 10


 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 11


 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 102              		.loc 2 207 27 view .LVU16
 103              	.LBB7:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 104              		.loc 2 209 3 view .LVU17
 105              		.syntax unified
 106              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 107 0002 72B6     		cpsid i
 108              	@ 0 "" 2
 109              		.thumb
 110              		.syntax unified
 111              	.L6:
 112              	.LBE7:
 113              	.LBE6:
 286:../../CM7/Core/Src/main.c ****   while (1)
 114              		.loc 1 286 3 discriminator 1 view .LVU18
 287:../../CM7/Core/Src/main.c ****   {
 288:../../CM7/Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 115              		.loc 1 288 5 discriminator 1 view .LVU19
 116 0004 0022     		movs	r2, #0
 117 0006 4FF48041 		mov	r1, #16384
 118 000a 0248     		ldr	r0, .L8
 119 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 286:../../CM7/Core/Src/main.c ****   while (1)
 121              		.loc 1 286 9 discriminator 1 view .LVU20
 122 0010 F8E7     		b	.L6
 123              	.L9:
 124 0012 00BF     		.align	2
 125              	.L8:
 126 0014 00040258 		.word	1476527104
 127              		.cfi_endproc
 128              	.LFE148:
 130              		.section	.text.MX_SPI1_Init,"ax",%progbits
 131              		.align	1
 132              		.syntax unified
 133              		.thumb
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 12


 134              		.thumb_func
 136              	MX_SPI1_Init:
 137              	.LFB146:
 213:../../CM7/Core/Src/main.c **** 
 138              		.loc 1 213 1 view -0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 0, uses_anonymous_args = 0
 142 0000 08B5     		push	{r3, lr}
 143              	.LCFI3:
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 3, -8
 146              		.cfi_offset 14, -4
 223:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 147              		.loc 1 223 3 view .LVU22
 223:../../CM7/Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 148              		.loc 1 223 18 is_stmt 0 view .LVU23
 149 0002 1348     		ldr	r0, .L14
 150 0004 134B     		ldr	r3, .L14+4
 151 0006 0360     		str	r3, [r0]
 224:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 152              		.loc 1 224 3 is_stmt 1 view .LVU24
 224:../../CM7/Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 153              		.loc 1 224 19 is_stmt 0 view .LVU25
 154 0008 4FF48003 		mov	r3, #4194304
 155 000c 4360     		str	r3, [r0, #4]
 225:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 156              		.loc 1 225 3 is_stmt 1 view .LVU26
 225:../../CM7/Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 157              		.loc 1 225 24 is_stmt 0 view .LVU27
 158 000e 0023     		movs	r3, #0
 159 0010 8360     		str	r3, [r0, #8]
 226:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 160              		.loc 1 226 3 is_stmt 1 view .LVU28
 226:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 161              		.loc 1 226 23 is_stmt 0 view .LVU29
 162 0012 0322     		movs	r2, #3
 163 0014 C260     		str	r2, [r0, #12]
 227:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 164              		.loc 1 227 3 is_stmt 1 view .LVU30
 227:../../CM7/Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 165              		.loc 1 227 26 is_stmt 0 view .LVU31
 166 0016 0361     		str	r3, [r0, #16]
 228:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 167              		.loc 1 228 3 is_stmt 1 view .LVU32
 228:../../CM7/Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 168              		.loc 1 228 23 is_stmt 0 view .LVU33
 169 0018 4361     		str	r3, [r0, #20]
 229:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 170              		.loc 1 229 3 is_stmt 1 view .LVU34
 229:../../CM7/Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 171              		.loc 1 229 18 is_stmt 0 view .LVU35
 172 001a 4FF08062 		mov	r2, #67108864
 173 001e 8261     		str	r2, [r0, #24]
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 174              		.loc 1 230 3 is_stmt 1 view .LVU36
 230:../../CM7/Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 13


 175              		.loc 1 230 32 is_stmt 0 view .LVU37
 176 0020 4FF08042 		mov	r2, #1073741824
 177 0024 C261     		str	r2, [r0, #28]
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 178              		.loc 1 231 3 is_stmt 1 view .LVU38
 231:../../CM7/Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 179              		.loc 1 231 23 is_stmt 0 view .LVU39
 180 0026 0362     		str	r3, [r0, #32]
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 181              		.loc 1 232 3 is_stmt 1 view .LVU40
 232:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 182              		.loc 1 232 21 is_stmt 0 view .LVU41
 183 0028 4362     		str	r3, [r0, #36]
 233:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 184              		.loc 1 233 3 is_stmt 1 view .LVU42
 233:../../CM7/Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 185              		.loc 1 233 29 is_stmt 0 view .LVU43
 186 002a 8362     		str	r3, [r0, #40]
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 187              		.loc 1 234 3 is_stmt 1 view .LVU44
 234:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 188              		.loc 1 234 28 is_stmt 0 view .LVU45
 189 002c C362     		str	r3, [r0, #44]
 235:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 190              		.loc 1 235 3 is_stmt 1 view .LVU46
 235:../../CM7/Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 191              		.loc 1 235 23 is_stmt 0 view .LVU47
 192 002e 4263     		str	r2, [r0, #52]
 236:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 193              		.loc 1 236 3 is_stmt 1 view .LVU48
 236:../../CM7/Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 194              		.loc 1 236 26 is_stmt 0 view .LVU49
 195 0030 8363     		str	r3, [r0, #56]
 237:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 196              		.loc 1 237 3 is_stmt 1 view .LVU50
 237:../../CM7/Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 197              		.loc 1 237 28 is_stmt 0 view .LVU51
 198 0032 C363     		str	r3, [r0, #60]
 238:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 199              		.loc 1 238 3 is_stmt 1 view .LVU52
 238:../../CM7/Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 200              		.loc 1 238 41 is_stmt 0 view .LVU53
 201 0034 0364     		str	r3, [r0, #64]
 239:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 202              		.loc 1 239 3 is_stmt 1 view .LVU54
 239:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 203              		.loc 1 239 41 is_stmt 0 view .LVU55
 204 0036 4364     		str	r3, [r0, #68]
 240:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 205              		.loc 1 240 3 is_stmt 1 view .LVU56
 240:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 206              		.loc 1 240 31 is_stmt 0 view .LVU57
 207 0038 8364     		str	r3, [r0, #72]
 241:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 208              		.loc 1 241 3 is_stmt 1 view .LVU58
 241:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 209              		.loc 1 241 38 is_stmt 0 view .LVU59
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 14


 210 003a C364     		str	r3, [r0, #76]
 242:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 211              		.loc 1 242 3 is_stmt 1 view .LVU60
 242:../../CM7/Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 212              		.loc 1 242 37 is_stmt 0 view .LVU61
 213 003c 0365     		str	r3, [r0, #80]
 243:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 214              		.loc 1 243 3 is_stmt 1 view .LVU62
 243:../../CM7/Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 215              		.loc 1 243 32 is_stmt 0 view .LVU63
 216 003e 4365     		str	r3, [r0, #84]
 244:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 217              		.loc 1 244 3 is_stmt 1 view .LVU64
 244:../../CM7/Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 218              		.loc 1 244 21 is_stmt 0 view .LVU65
 219 0040 8365     		str	r3, [r0, #88]
 245:../../CM7/Core/Src/main.c ****   {
 220              		.loc 1 245 3 is_stmt 1 view .LVU66
 245:../../CM7/Core/Src/main.c ****   {
 221              		.loc 1 245 7 is_stmt 0 view .LVU67
 222 0042 FFF7FEFF 		bl	HAL_SPI_Init
 223              	.LVL1:
 245:../../CM7/Core/Src/main.c ****   {
 224              		.loc 1 245 6 view .LVU68
 225 0046 00B9     		cbnz	r0, .L13
 253:../../CM7/Core/Src/main.c **** 
 226              		.loc 1 253 1 view .LVU69
 227 0048 08BD     		pop	{r3, pc}
 228              	.L13:
 247:../../CM7/Core/Src/main.c ****   }
 229              		.loc 1 247 5 is_stmt 1 view .LVU70
 230 004a FFF7FEFF 		bl	Error_Handler
 231              	.LVL2:
 232              	.L15:
 233 004e 00BF     		.align	2
 234              	.L14:
 235 0050 00000000 		.word	hspi1
 236 0054 00300140 		.word	1073819648
 237              		.cfi_endproc
 238              	.LFE146:
 240              		.section	.text.SystemClock_Config,"ax",%progbits
 241              		.align	1
 242              		.global	SystemClock_Config
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	SystemClock_Config:
 248              	.LFB145:
 154:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 249              		.loc 1 154 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 112
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 00B5     		push	{lr}
 254              	.LCFI4:
 255              		.cfi_def_cfa_offset 4
 256              		.cfi_offset 14, -4
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 15


 257 0002 9DB0     		sub	sp, sp, #116
 258              	.LCFI5:
 259              		.cfi_def_cfa_offset 120
 155:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 260              		.loc 1 155 3 view .LVU72
 155:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 261              		.loc 1 155 22 is_stmt 0 view .LVU73
 262 0004 4C22     		movs	r2, #76
 263 0006 0021     		movs	r1, #0
 264 0008 09A8     		add	r0, sp, #36
 265 000a FFF7FEFF 		bl	memset
 266              	.LVL3:
 156:../../CM7/Core/Src/main.c **** 
 267              		.loc 1 156 3 is_stmt 1 view .LVU74
 156:../../CM7/Core/Src/main.c **** 
 268              		.loc 1 156 22 is_stmt 0 view .LVU75
 269 000e 2022     		movs	r2, #32
 270 0010 0021     		movs	r1, #0
 271 0012 01A8     		add	r0, sp, #4
 272 0014 FFF7FEFF 		bl	memset
 273              	.LVL4:
 160:../../CM7/Core/Src/main.c **** 
 274              		.loc 1 160 3 is_stmt 1 view .LVU76
 275 0018 0420     		movs	r0, #4
 276 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 277              	.LVL5:
 164:../../CM7/Core/Src/main.c **** 
 278              		.loc 1 164 3 view .LVU77
 279              	.LBB8:
 164:../../CM7/Core/Src/main.c **** 
 280              		.loc 1 164 3 view .LVU78
 281 001e 0023     		movs	r3, #0
 282 0020 0093     		str	r3, [sp]
 164:../../CM7/Core/Src/main.c **** 
 283              		.loc 1 164 3 view .LVU79
 164:../../CM7/Core/Src/main.c **** 
 284              		.loc 1 164 3 view .LVU80
 285 0022 244B     		ldr	r3, .L23
 286 0024 DA6A     		ldr	r2, [r3, #44]
 287 0026 22F00102 		bic	r2, r2, #1
 288 002a DA62     		str	r2, [r3, #44]
 164:../../CM7/Core/Src/main.c **** 
 289              		.loc 1 164 3 view .LVU81
 290 002c DB6A     		ldr	r3, [r3, #44]
 291 002e 03F00103 		and	r3, r3, #1
 292 0032 0093     		str	r3, [sp]
 164:../../CM7/Core/Src/main.c **** 
 293              		.loc 1 164 3 view .LVU82
 294 0034 204A     		ldr	r2, .L23+4
 295 0036 9369     		ldr	r3, [r2, #24]
 296 0038 23F44043 		bic	r3, r3, #49152
 297 003c 43F48043 		orr	r3, r3, #16384
 298 0040 9361     		str	r3, [r2, #24]
 164:../../CM7/Core/Src/main.c **** 
 299              		.loc 1 164 3 view .LVU83
 300 0042 9369     		ldr	r3, [r2, #24]
 301 0044 03F44043 		and	r3, r3, #49152
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 16


 302 0048 0093     		str	r3, [sp]
 164:../../CM7/Core/Src/main.c **** 
 303              		.loc 1 164 3 view .LVU84
 304 004a 009B     		ldr	r3, [sp]
 305              	.LBE8:
 164:../../CM7/Core/Src/main.c **** 
 306              		.loc 1 164 3 view .LVU85
 166:../../CM7/Core/Src/main.c **** 
 307              		.loc 1 166 3 view .LVU86
 308              	.L17:
 166:../../CM7/Core/Src/main.c **** 
 309              		.loc 1 166 48 discriminator 1 view .LVU87
 166:../../CM7/Core/Src/main.c **** 
 310              		.loc 1 166 9 discriminator 1 view .LVU88
 166:../../CM7/Core/Src/main.c **** 
 311              		.loc 1 166 10 is_stmt 0 discriminator 1 view .LVU89
 312 004c 1A4B     		ldr	r3, .L23+4
 313 004e 9B69     		ldr	r3, [r3, #24]
 166:../../CM7/Core/Src/main.c **** 
 314              		.loc 1 166 9 discriminator 1 view .LVU90
 315 0050 13F4005F 		tst	r3, #8192
 316 0054 FAD0     		beq	.L17
 171:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 317              		.loc 1 171 3 is_stmt 1 view .LVU91
 171:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 318              		.loc 1 171 36 is_stmt 0 view .LVU92
 319 0056 0122     		movs	r2, #1
 320 0058 0992     		str	r2, [sp, #36]
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 321              		.loc 1 172 3 is_stmt 1 view .LVU93
 172:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 322              		.loc 1 172 30 is_stmt 0 view .LVU94
 323 005a 4FF48033 		mov	r3, #65536
 324 005e 0A93     		str	r3, [sp, #40]
 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 325              		.loc 1 173 3 is_stmt 1 view .LVU95
 173:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 326              		.loc 1 173 34 is_stmt 0 view .LVU96
 327 0060 0223     		movs	r3, #2
 328 0062 1293     		str	r3, [sp, #72]
 174:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 329              		.loc 1 174 3 is_stmt 1 view .LVU97
 174:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 330              		.loc 1 174 35 is_stmt 0 view .LVU98
 331 0064 1393     		str	r3, [sp, #76]
 175:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 18;
 332              		.loc 1 175 3 is_stmt 1 view .LVU99
 175:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 18;
 333              		.loc 1 175 30 is_stmt 0 view .LVU100
 334 0066 1492     		str	r2, [sp, #80]
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 335              		.loc 1 176 3 is_stmt 1 view .LVU101
 176:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 336              		.loc 1 176 30 is_stmt 0 view .LVU102
 337 0068 1222     		movs	r2, #18
 338 006a 1592     		str	r2, [sp, #84]
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 17


 339              		.loc 1 177 3 is_stmt 1 view .LVU103
 177:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 340              		.loc 1 177 30 is_stmt 0 view .LVU104
 341 006c 1693     		str	r3, [sp, #88]
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 342              		.loc 1 178 3 is_stmt 1 view .LVU105
 178:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 343              		.loc 1 178 30 is_stmt 0 view .LVU106
 344 006e 1793     		str	r3, [sp, #92]
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 345              		.loc 1 179 3 is_stmt 1 view .LVU107
 179:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 346              		.loc 1 179 30 is_stmt 0 view .LVU108
 347 0070 1893     		str	r3, [sp, #96]
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 348              		.loc 1 180 3 is_stmt 1 view .LVU109
 180:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 349              		.loc 1 180 32 is_stmt 0 view .LVU110
 350 0072 0C22     		movs	r2, #12
 351 0074 1992     		str	r2, [sp, #100]
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 352              		.loc 1 181 3 is_stmt 1 view .LVU111
 181:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 353              		.loc 1 181 35 is_stmt 0 view .LVU112
 354 0076 1A93     		str	r3, [sp, #104]
 182:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 355              		.loc 1 182 3 is_stmt 1 view .LVU113
 182:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 356              		.loc 1 182 34 is_stmt 0 view .LVU114
 357 0078 4FF4C053 		mov	r3, #6144
 358 007c 1B93     		str	r3, [sp, #108]
 183:../../CM7/Core/Src/main.c ****   {
 359              		.loc 1 183 3 is_stmt 1 view .LVU115
 183:../../CM7/Core/Src/main.c ****   {
 360              		.loc 1 183 7 is_stmt 0 view .LVU116
 361 007e 09A8     		add	r0, sp, #36
 362 0080 FFF7FEFF 		bl	HAL_RCC_OscConfig
 363              	.LVL6:
 183:../../CM7/Core/Src/main.c ****   {
 364              		.loc 1 183 6 view .LVU117
 365 0084 90B9     		cbnz	r0, .L21
 190:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 366              		.loc 1 190 3 is_stmt 1 view .LVU118
 190:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 367              		.loc 1 190 31 is_stmt 0 view .LVU119
 368 0086 3F23     		movs	r3, #63
 369 0088 0193     		str	r3, [sp, #4]
 193:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 370              		.loc 1 193 3 is_stmt 1 view .LVU120
 193:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 371              		.loc 1 193 34 is_stmt 0 view .LVU121
 372 008a 0323     		movs	r3, #3
 373 008c 0293     		str	r3, [sp, #8]
 194:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 374              		.loc 1 194 3 is_stmt 1 view .LVU122
 194:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 375              		.loc 1 194 35 is_stmt 0 view .LVU123
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 18


 376 008e 0023     		movs	r3, #0
 377 0090 0393     		str	r3, [sp, #12]
 195:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 378              		.loc 1 195 3 is_stmt 1 view .LVU124
 195:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 379              		.loc 1 195 35 is_stmt 0 view .LVU125
 380 0092 0493     		str	r3, [sp, #16]
 196:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 381              		.loc 1 196 3 is_stmt 1 view .LVU126
 196:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 382              		.loc 1 196 36 is_stmt 0 view .LVU127
 383 0094 0593     		str	r3, [sp, #20]
 197:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 384              		.loc 1 197 3 is_stmt 1 view .LVU128
 197:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 385              		.loc 1 197 36 is_stmt 0 view .LVU129
 386 0096 0693     		str	r3, [sp, #24]
 198:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 387              		.loc 1 198 3 is_stmt 1 view .LVU130
 198:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 388              		.loc 1 198 36 is_stmt 0 view .LVU131
 389 0098 0793     		str	r3, [sp, #28]
 199:../../CM7/Core/Src/main.c **** 
 390              		.loc 1 199 3 is_stmt 1 view .LVU132
 199:../../CM7/Core/Src/main.c **** 
 391              		.loc 1 199 36 is_stmt 0 view .LVU133
 392 009a 0893     		str	r3, [sp, #32]
 201:../../CM7/Core/Src/main.c ****   {
 393              		.loc 1 201 3 is_stmt 1 view .LVU134
 201:../../CM7/Core/Src/main.c ****   {
 394              		.loc 1 201 7 is_stmt 0 view .LVU135
 395 009c 0121     		movs	r1, #1
 396 009e 01A8     		add	r0, sp, #4
 397 00a0 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 398              	.LVL7:
 201:../../CM7/Core/Src/main.c ****   {
 399              		.loc 1 201 6 view .LVU136
 400 00a4 20B9     		cbnz	r0, .L22
 205:../../CM7/Core/Src/main.c **** 
 401              		.loc 1 205 1 view .LVU137
 402 00a6 1DB0     		add	sp, sp, #116
 403              	.LCFI6:
 404              		.cfi_remember_state
 405              		.cfi_def_cfa_offset 4
 406              		@ sp needed
 407 00a8 5DF804FB 		ldr	pc, [sp], #4
 408              	.L21:
 409              	.LCFI7:
 410              		.cfi_restore_state
 185:../../CM7/Core/Src/main.c ****   }
 411              		.loc 1 185 5 is_stmt 1 view .LVU138
 412 00ac FFF7FEFF 		bl	Error_Handler
 413              	.LVL8:
 414              	.L22:
 203:../../CM7/Core/Src/main.c ****   }
 415              		.loc 1 203 5 view .LVU139
 416 00b0 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 19


 417              	.LVL9:
 418              	.L24:
 419              		.align	2
 420              	.L23:
 421 00b4 00040058 		.word	1476396032
 422 00b8 00480258 		.word	1476544512
 423              		.cfi_endproc
 424              	.LFE145:
 426              		.section	.text.main,"ax",%progbits
 427              		.align	1
 428              		.global	main
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	main:
 434              	.LFB144:
  75:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 435              		.loc 1 75 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 8
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439 0000 00B5     		push	{lr}
 440              	.LCFI8:
 441              		.cfi_def_cfa_offset 4
 442              		.cfi_offset 14, -4
 443 0002 83B0     		sub	sp, sp, #12
 444              	.LCFI9:
 445              		.cfi_def_cfa_offset 16
  80:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 446              		.loc 1 80 3 view .LVU141
  85:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 447              		.loc 1 85 3 view .LVU142
 448              	.LVL10:
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 449              		.loc 1 86 3 view .LVU143
  85:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 450              		.loc 1 85 11 is_stmt 0 view .LVU144
 451 0004 4FF6FF73 		movw	r3, #65535
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 452              		.loc 1 86 8 view .LVU145
 453 0008 00E0     		b	.L27
 454              	.LVL11:
 455              	.L34:
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 456              		.loc 1 86 68 view .LVU146
 457 000a 1346     		mov	r3, r2
 458              	.LVL12:
 459              	.L27:
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 460              		.loc 1 86 57 is_stmt 1 discriminator 2 view .LVU147
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 461              		.loc 1 86 10 is_stmt 0 discriminator 2 view .LVU148
 462 000c 274A     		ldr	r2, .L40
 463 000e 1268     		ldr	r2, [r2]
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 464              		.loc 1 86 57 discriminator 2 view .LVU149
 465 0010 12F4004F 		tst	r2, #32768
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 20


 466 0014 03D0     		beq	.L26
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 467              		.loc 1 86 68 discriminator 1 view .LVU150
 468 0016 5A1E     		subs	r2, r3, #1
 469              	.LVL13:
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 470              		.loc 1 86 57 discriminator 1 view .LVU151
 471 0018 002B     		cmp	r3, #0
 472 001a F6DC     		bgt	.L34
  86:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 473              		.loc 1 86 68 view .LVU152
 474 001c 1346     		mov	r3, r2
 475              	.LVL14:
 476              	.L26:
  87:../../CM7/Core/Src/main.c ****   {
 477              		.loc 1 87 3 is_stmt 1 view .LVU153
  87:../../CM7/Core/Src/main.c ****   {
 478              		.loc 1 87 6 is_stmt 0 view .LVU154
 479 001e 002B     		cmp	r3, #0
 480 0020 1ADB     		blt	.L37
  95:../../CM7/Core/Src/main.c **** 
 481              		.loc 1 95 3 is_stmt 1 view .LVU155
 482 0022 FFF7FEFF 		bl	HAL_Init
 483              	.LVL15:
 102:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 484              		.loc 1 102 3 view .LVU156
 485 0026 FFF7FEFF 		bl	SystemClock_Config
 486              	.LVL16:
 107:../../CM7/Core/Src/main.c **** /*Take HSEM */
 487              		.loc 1 107 1 view .LVU157
 488              	.LBB9:
 107:../../CM7/Core/Src/main.c **** /*Take HSEM */
 489              		.loc 1 107 1 view .LVU158
 107:../../CM7/Core/Src/main.c **** /*Take HSEM */
 490              		.loc 1 107 1 view .LVU159
 491 002a 204B     		ldr	r3, .L40
 492 002c D3F8E020 		ldr	r2, [r3, #224]
 493 0030 42F00072 		orr	r2, r2, #33554432
 494 0034 C3F8E020 		str	r2, [r3, #224]
 107:../../CM7/Core/Src/main.c **** /*Take HSEM */
 495              		.loc 1 107 1 view .LVU160
 496 0038 D3F8E030 		ldr	r3, [r3, #224]
 497 003c 03F00073 		and	r3, r3, #33554432
 498 0040 0193     		str	r3, [sp, #4]
 107:../../CM7/Core/Src/main.c **** /*Take HSEM */
 499              		.loc 1 107 1 view .LVU161
 500 0042 019B     		ldr	r3, [sp, #4]
 501              	.LBE9:
 107:../../CM7/Core/Src/main.c **** /*Take HSEM */
 502              		.loc 1 107 1 view .LVU162
 109:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 503              		.loc 1 109 1 view .LVU163
 504 0044 0020     		movs	r0, #0
 505 0046 FFF7FEFF 		bl	HAL_HSEM_FastTake
 506              	.LVL17:
 111:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 507              		.loc 1 111 1 view .LVU164
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 21


 508 004a 0021     		movs	r1, #0
 509 004c 0846     		mov	r0, r1
 510 004e FFF7FEFF 		bl	HAL_HSEM_Release
 511              	.LVL18:
 113:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 512              		.loc 1 113 1 view .LVU165
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 513              		.loc 1 114 1 view .LVU166
 113:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 514              		.loc 1 113 9 is_stmt 0 view .LVU167
 515 0052 4FF6FF73 		movw	r3, #65535
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 516              		.loc 1 114 6 view .LVU168
 517 0056 02E0     		b	.L30
 518              	.LVL19:
 519              	.L37:
  89:../../CM7/Core/Src/main.c ****   }
 520              		.loc 1 89 3 is_stmt 1 view .LVU169
 521 0058 FFF7FEFF 		bl	Error_Handler
 522              	.LVL20:
 523              	.L35:
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 524              		.loc 1 114 66 is_stmt 0 view .LVU170
 525 005c 1346     		mov	r3, r2
 526              	.LVL21:
 527              	.L30:
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 528              		.loc 1 114 55 is_stmt 1 discriminator 2 view .LVU171
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 529              		.loc 1 114 8 is_stmt 0 discriminator 2 view .LVU172
 530 005e 134A     		ldr	r2, .L40
 531 0060 1268     		ldr	r2, [r2]
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 532              		.loc 1 114 55 discriminator 2 view .LVU173
 533 0062 12F4004F 		tst	r2, #32768
 534 0066 03D1     		bne	.L29
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 535              		.loc 1 114 66 discriminator 1 view .LVU174
 536 0068 5A1E     		subs	r2, r3, #1
 537              	.LVL22:
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 538              		.loc 1 114 55 discriminator 1 view .LVU175
 539 006a 002B     		cmp	r3, #0
 540 006c F6DC     		bgt	.L35
 114:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 541              		.loc 1 114 66 view .LVU176
 542 006e 1346     		mov	r3, r2
 543              	.LVL23:
 544              	.L29:
 115:../../CM7/Core/Src/main.c **** {
 545              		.loc 1 115 1 is_stmt 1 view .LVU177
 115:../../CM7/Core/Src/main.c **** {
 546              		.loc 1 115 4 is_stmt 0 view .LVU178
 547 0070 002B     		cmp	r3, #0
 548 0072 0ADB     		blt	.L38
 126:../../CM7/Core/Src/main.c ****   MX_SPI1_Init();
 549              		.loc 1 126 3 is_stmt 1 view .LVU179
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 22


 550 0074 FFF7FEFF 		bl	MX_GPIO_Init
 551              	.LVL24:
 127:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 552              		.loc 1 127 3 view .LVU180
 553 0078 FFF7FEFF 		bl	MX_SPI1_Init
 554              	.LVL25:
 130:../../CM7/Core/Src/main.c ****   NRF24_TXMode(TxAddress, 10);
 555              		.loc 1 130 3 view .LVU181
 556 007c FFF7FEFF 		bl	NRF24_Init
 557              	.LVL26:
 131:../../CM7/Core/Src/main.c **** 
 558              		.loc 1 131 3 view .LVU182
 559 0080 0A21     		movs	r1, #10
 560 0082 0B48     		ldr	r0, .L40+4
 561 0084 FFF7FEFF 		bl	NRF24_TXMode
 562              	.LVL27:
 563 0088 09E0     		b	.L33
 564              	.LVL28:
 565              	.L38:
 117:../../CM7/Core/Src/main.c **** }
 566              		.loc 1 117 1 view .LVU183
 567 008a FFF7FEFF 		bl	Error_Handler
 568              	.LVL29:
 569              	.L39:
 141:../../CM7/Core/Src/main.c ****     }
 570              		.loc 1 141 7 view .LVU184
 571 008e 0121     		movs	r1, #1
 572 0090 0848     		ldr	r0, .L40+8
 573 0092 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 574              	.LVL30:
 575              	.L32:
 143:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 576              		.loc 1 143 5 view .LVU185
 577 0096 4FF47A70 		mov	r0, #1000
 578 009a FFF7FEFF 		bl	HAL_Delay
 579              	.LVL31:
 137:../../CM7/Core/Src/main.c ****   {
 580              		.loc 1 137 9 view .LVU186
 581              	.L33:
 137:../../CM7/Core/Src/main.c ****   {
 582              		.loc 1 137 3 view .LVU187
 140:../../CM7/Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 583              		.loc 1 140 5 view .LVU188
 140:../../CM7/Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 584              		.loc 1 140 9 is_stmt 0 view .LVU189
 585 009e 0648     		ldr	r0, .L40+12
 586 00a0 FFF7FEFF 		bl	NRF24_Transmit
 587              	.LVL32:
 140:../../CM7/Core/Src/main.c ****       HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 588              		.loc 1 140 8 view .LVU190
 589 00a4 0128     		cmp	r0, #1
 590 00a6 F2D0     		beq	.L39
 591 00a8 F5E7     		b	.L32
 592              	.L41:
 593 00aa 00BF     		.align	2
 594              	.L40:
 595 00ac 00440258 		.word	1476543488
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 23


 596 00b0 00000000 		.word	TxAddress
 597 00b4 00040258 		.word	1476527104
 598 00b8 00000000 		.word	TxData
 599              		.cfi_endproc
 600              	.LFE144:
 602              		.global	TxData
 603              		.section	.data.TxData,"aw"
 604              		.align	2
 607              	TxData:
 608 0000 48656C6C 		.ascii	"Hello World\012\000"
 608      6F20576F 
 608      726C640A 
 608      00
 609              		.global	TxAddress
 610              		.section	.data.TxAddress,"aw"
 611              		.align	2
 614              	TxAddress:
 615 0000 EEDDCCBB 		.ascii	"\356\335\314\273\252"
 615      AA
 616              		.global	hspi1
 617              		.section	.bss.hspi1,"aw",%nobits
 618              		.align	2
 621              	hspi1:
 622 0000 00000000 		.space	136
 622      00000000 
 622      00000000 
 622      00000000 
 622      00000000 
 623              		.text
 624              	.Letext0:
 625              		.file 3 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 626              		.file 4 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 627              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 628              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 629              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 630              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 631              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 632              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 633              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 634              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 635              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 636              		.file 14 "../../CM7/Core/Inc/NRF24L01.h"
 637              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 638              		.file 16 "<built-in>"
ARM GAS  /var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:20     .text.MX_GPIO_Init:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:75     .text.MX_GPIO_Init:00000038 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:80     .text.Error_Handler:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:86     .text.Error_Handler:00000000 Error_Handler
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:126    .text.Error_Handler:00000014 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:131    .text.MX_SPI1_Init:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:136    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:235    .text.MX_SPI1_Init:00000050 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:621    .bss.hspi1:00000000 hspi1
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:241    .text.SystemClock_Config:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:247    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:421    .text.SystemClock_Config:000000b4 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:427    .text.main:00000000 $t
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:433    .text.main:00000000 main
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:595    .text.main:000000ac $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:614    .data.TxAddress:00000000 TxAddress
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:607    .data.TxData:00000000 TxData
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:604    .data.TxData:00000000 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:611    .data.TxAddress:00000000 $d
/var/folders/x4/_dxb6x6j5tj5dxk7q51dgwn40000gn/T//ccZmndK1.s:618    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_SPI_Init
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
NRF24_Init
NRF24_TXMode
HAL_GPIO_TogglePin
HAL_Delay
NRF24_Transmit
