
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001348                       # Number of seconds simulated
sim_ticks                                  1347530000                       # Number of ticks simulated
final_tick                                 1347530000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138925                       # Simulator instruction rate (inst/s)
host_op_rate                                   271737                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87785196                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449268                       # Number of bytes of host memory used
host_seconds                                    15.35                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          99264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1631104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1730368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        99264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       190848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          190848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2982                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2982                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          73663666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1210439842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1284103508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     73663666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         73663666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      141628016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141628016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      141628016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         73663666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1210439842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1425731524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000298555750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55078                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2820                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27038                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4022                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1653504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  191552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1730432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               257408                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1347528000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    546.753709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   346.400008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.463262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          670     19.88%     19.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          533     15.82%     35.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          291      8.64%     44.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          237      7.03%     51.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          140      4.15%     55.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          121      3.59%     59.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          102      3.03%     62.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           64      1.90%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1212     35.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3370                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.336957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.492259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    196.990598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             85     46.20%     46.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            35     19.02%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      6.52%     71.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      2.17%     73.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.54%     74.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.54%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.54%     75.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.54%     76.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      2.17%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            8      4.35%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      1.09%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            7      3.80%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.54%     88.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            6      3.26%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      1.09%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            5      2.72%     95.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.54%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      1.63%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      1.09%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.54%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.693258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              160     86.96%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23     12.50%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           184                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1556224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       191552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 72191342.678827181458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1154871505.643659114838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 142150453.051138013601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        25486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62507000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    790789750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  33036547750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40275.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31028.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8213960.16                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    368871750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               853296750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  129180000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14277.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33027.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1227.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       142.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1284.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2502                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43384.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 14736960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  7817700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                90185340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               11682360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         105718080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            170650590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2615040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       418598880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        16125120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          2667780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              840797850                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            623.954828                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            966383500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1429000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      44720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      6512500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     41994750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     334844250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    918029500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9403380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4971450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                94276560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3941100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         105718080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            187337340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4824960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       398093700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        18434400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          1300740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              828301710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            614.681462                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            924309750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5953250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      3119000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     47997750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     372547000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    873193000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  194978                       # Number of BP lookups
system.cpu.branchPred.condPredicted            194978                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10298                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               106922                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24084                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                381                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          106922                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              90234                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            16688                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1746                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      833146                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      136353                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           682                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           128                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      246743                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           582                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2695061                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             293989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2412638                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      194978                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             114318                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2302316                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21374                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  325                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3754                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          406                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    246273                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3107                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2611531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.811828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.154861                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1894128     72.53%     72.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12176      0.47%     73.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48058      1.84%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    53790      2.06%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    27079      1.04%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    63289      2.42%     80.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16070      0.62%     80.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    34725      1.33%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   462216     17.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2611531                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072346                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.895207                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   232676                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1714692                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    573247                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 80229                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10687                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4606734                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10687                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   274442                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  652786                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8629                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    604970                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1060017                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4553949                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4506                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  89408                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 881213                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  80729                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5162388                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10008589                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4201065                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3651780                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   465302                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                164                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            125                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    497349                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               829595                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              141105                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             55894                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15997                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4483524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 273                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4392967                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3935                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          312546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       492930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            209                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2611531                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.682142                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.514097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1586093     60.73%     60.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              107189      4.10%     64.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              182860      7.00%     71.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              127942      4.90%     76.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              155448      5.95%     82.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              129144      4.95%     87.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              119730      4.58%     92.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               74660      2.86%     95.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              128465      4.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2611531                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13344     11.10%     11.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1833      1.52%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    347      0.29%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     29      0.02%     12.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 18615     15.48%     28.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     28.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     28.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     28.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     28.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     28.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             32164     26.75%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            23054     19.18%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2240      1.86%     76.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1123      0.93%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             27402     22.79%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               67      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8048      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1865031     42.45%     42.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10072      0.23%     42.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1939      0.04%     42.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552401     12.57%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  656      0.01%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21493      0.49%     55.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1623      0.04%     56.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380965      8.67%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                707      0.02%     64.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317502      7.23%     71.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7507      0.17%     72.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.92%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               255126      5.81%     83.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101366      2.31%     86.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          572635     13.04%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35832      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4392967                       # Type of FU issued
system.cpu.iq.rate                           1.630007                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      120220                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027366                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6080270                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2097385                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1698707                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5441350                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2699050                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2637949                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1732749                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2772390                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109496                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        60284                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9835                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2513                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          7570                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10687                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  400074                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                141310                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4483797                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1460                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                829595                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               141105                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                168                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9372                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                128715                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4900                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7412                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                12312                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4369423                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                817179                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23544                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       953523                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   154040                       # Number of branches executed
system.cpu.iew.exec_stores                     136344                       # Number of stores executed
system.cpu.iew.exec_rate                     1.621271                       # Inst execution rate
system.cpu.iew.wb_sent                        4341264                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4336656                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2815878                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4521181                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.609112                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622819                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          313825                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10610                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2562067                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.628080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.992840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1821862     71.11%     71.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       108040      4.22%     75.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        85324      3.33%     78.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        51629      2.02%     80.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26220      1.02%     81.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        25705      1.00%     82.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11833      0.46%     83.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        18360      0.72%     83.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       413094     16.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2562067                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                413094                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6634048                       # The number of ROB reads
system.cpu.rob.rob_writes                     9020087                       # The number of ROB writes
system.cpu.timesIdled                             864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.263779                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.263779                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.791277                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.791277                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3875090                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1455122                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3626117                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2602408                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    666979                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   831836                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1269881                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.567308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              800274                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.559035                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.567308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1714842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1714842                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       650415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          650415                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       129785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         129785                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       780200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           780200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       780200                       # number of overall hits
system.cpu.dcache.overall_hits::total          780200                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        62990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         62990                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1488                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        64478                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64478                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        64478                       # number of overall misses
system.cpu.dcache.overall_misses::total         64478                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3713770500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3713770500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     85395988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     85395988                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3799166488                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3799166488                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3799166488                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3799166488                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       713405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       713405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       844678                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       844678                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       844678                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       844678                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.088295                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.088295                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011335                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011335                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076334                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076334                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58958.096523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58958.096523                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57389.776882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57389.776882                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58921.903409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58921.903409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58921.903409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58921.903409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        81410                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1228                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.294788                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2982                       # number of writebacks
system.cpu.dcache.writebacks::total              2982                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        38805                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        38805                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          187                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          187                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        38992                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        38992                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        38992                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        38992                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24185                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1301                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        25486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25486                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1508034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1508034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     79503492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79503492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1587537492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1587537492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1587537492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1587537492                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030172                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030172                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030172                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030172                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62354.103783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62354.103783                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61109.524981                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61109.524981                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62290.570980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62290.570980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62290.570980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62290.570980                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25358                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.772654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               99847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1040                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.006731                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.772654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            494098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           494098                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       244116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          244116                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       244116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           244116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       244116                       # number of overall hits
system.cpu.icache.overall_hits::total          244116                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2157                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2157                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2157                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2157                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2157                       # number of overall misses
system.cpu.icache.overall_misses::total          2157                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    143179000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143179000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    143179000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143179000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    143179000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143179000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       246273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       246273                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       246273                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       246273                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       246273                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       246273                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008759                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008759                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008759                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008759                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008759                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008759                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66378.766806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66378.766806                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66378.766806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66378.766806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66378.766806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66378.766806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1367                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.095238                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1040                       # number of writebacks
system.cpu.icache.writebacks::total              1040                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          604                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          604                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1553                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1553                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1553                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1553                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1553                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    112399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    112399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    112399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112399000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006306                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006306                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72375.402447                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72375.402447                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72375.402447                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72375.402447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72375.402447                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72375.402447                       # average overall mshr miss latency
system.cpu.icache.replacements                   1040                       # number of replacements
system.membus.snoop_filter.tot_requests         53437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        26398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1347530000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2982                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1040                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22376                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1302                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1302                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1553                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24184                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        76330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        76330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  80474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1821952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1821952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1987776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27039                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000444                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021062                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27027     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27039                       # Request fanout histogram
system.membus.reqLayer2.occupancy            75741000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8249999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy          133226496                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
