Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 31 00:21:48 2024
| Host         : DESKTOP-PDOT4RD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ICOBS_light_TOP_timing_summary_routed.rpt -pb ICOBS_light_TOP_timing_summary_routed.pb -rpx ICOBS_light_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ICOBS_light_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-20  Warning           Non-clocked latch                                   1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3690)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7664)
5. checking no_input_delay (38)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3690)
---------------------------
 There are 1298 register/latch pins with no clock driven by root clock pin: MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MCU/periphs/U_MY_PERIPH/U_SEG_CTRL/dut2/count_reg[17]/Q (HIGH)

 There are 2390 register/latch pins with no clock driven by root clock pin: clock_div/count_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7664)
---------------------------------------------------
 There are 7664 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                  266        0.197        0.000                      0                  266        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk  {0.000 10.000}     20.000          50.000          
  clk100_VGA_Clock_Multi                            {0.000 5.000}      10.000          100.000         
  clk25_VGA_Clock_Multi                             {0.000 20.000}     40.000          25.000          
  clkfbout_VGA_Clock_Multi                          {0.000 10.000}     20.000          50.000          
sys_clk_pin                                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk                                                                                                                                                    7.000        0.000                       0                     1  
  clk100_VGA_Clock_Multi                                  6.742        0.000                      0                   18        0.197        0.000                      0                   18        4.500        0.000                       0                    50  
  clk25_VGA_Clock_Multi                                  34.183        0.000                      0                   40        0.226        0.000                      0                   40       19.500        0.000                       0                    22  
  clkfbout_VGA_Clock_Multi                                                                                                                                                                           17.845        0.000                       0                     3  
sys_clk_pin                                               7.012        0.000                      0                    1        0.974        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_VGA_Clock_Multi   clk100_VGA_Clock_Multi        0.085        0.000                      0                  207        0.601        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk100_VGA_Clock_Multi                              
(none)                    clk25_VGA_Clock_Multi                               
(none)                    clkfbout_VGA_Clock_Multi                            
(none)                                              clk100_VGA_Clock_Multi    
(none)                                              clk25_VGA_Clock_Multi     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  To Clock:  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        6.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.668ns (25.717%)  route 1.930ns (74.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 11.462 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.839     2.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    SLICE_X48Y82         LUT2 (Prop_lut2_I1_O)        0.150     3.057 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_13/O
                         net (fo=1, routed)           1.090     4.148    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_7
    RAMB36_X2Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.462    11.462    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.540    
                         clock uncertainty           -0.088    11.452    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    10.890    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.608ns (23.935%)  route 1.932ns (76.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           1.008     3.008    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt_1
    SLICE_X49Y72         LUT3 (Prop_lut3_I1_O)        0.152     3.160 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.925     4.084    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.466    11.466    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.092    11.558    
                         clock uncertainty           -0.088    11.470    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    10.908    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.580ns (25.018%)  route 1.738ns (74.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456     2.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           1.018     3.018    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    SLICE_X49Y72         LUT2 (Prop_lut2_I1_O)        0.124     3.142 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.721     3.862    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_5
    RAMB36_X1Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.466    11.466    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.544    
                         clock uncertainty           -0.088    11.456    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.096    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.096    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.642ns (28.093%)  route 1.643ns (71.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.960     3.028    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt_1
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.124     3.152 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.683     3.835    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.078    11.553    
                         clock uncertainty           -0.088    11.465    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.105    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -3.835    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.606ns (30.609%)  route 1.374ns (69.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.555     1.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.705     2.716    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.150     2.866 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.669     3.535    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_9
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.472    11.472    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.550    
                         clock uncertainty           -0.088    11.462    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    10.900    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.580ns (27.321%)  route 1.543ns (72.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.555     1.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.867     2.878    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/pwropt
    SLICE_X55Y62         LUT3 (Prop_lut3_I2_O)        0.124     3.002 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.676     3.678    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB18_X2Y27         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.468    11.468    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X2Y27         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.078    11.546    
                         clock uncertainty           -0.088    11.458    
    RAMB18_X2Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.098    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.580ns (30.067%)  route 1.349ns (69.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 11.460 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.544     1.544    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.456     2.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           1.008     3.008    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X49Y72         LUT2 (Prop_lut2_I1_O)        0.124     3.132 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.341     3.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_4
    RAMB36_X1Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.460    11.460    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.092    11.552    
                         clock uncertainty           -0.088    11.464    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.104    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.580ns (31.640%)  route 1.253ns (68.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.555     1.555    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     2.011 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.705     2.716    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X55Y62         LUT2 (Prop_lut2_I1_O)        0.124     2.840 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.548     3.388    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_8
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.552    
                         clock uncertainty           -0.088    11.464    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.104    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.642ns (35.223%)  route 1.181ns (64.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.839     2.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X48Y82         LUT2 (Prop_lut2_I1_O)        0.124     3.031 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.341     3.373    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_6
    RAMB36_X1Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.471    11.471    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    11.549    
                         clock uncertainty           -0.088    11.461    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.101    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.101    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.518ns (41.776%)  route 0.722ns (58.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 11.433 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     2.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.722     2.790    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.433    11.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.078    11.511    
                         clock uncertainty           -0.088    11.423    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)       -0.061    11.362    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                  8.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X54Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.830     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.257     0.574    
    SLICE_X54Y62         FDRE (Hold_fdre_C_D)         0.059     0.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.820     0.820    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.070     0.624    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.132     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.070     0.628    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.139     0.840    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X54Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.830     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.257     0.574    
    SLICE_X54Y62         FDRE (Hold_fdre_C_D)         0.052     0.626    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.290%)  route 0.192ns (57.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.561     0.561    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.192     0.894    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.830     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.070     0.631    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.290%)  route 0.192ns (57.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.192     0.887    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.820     0.820    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.066     0.620    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.159%)  route 0.207ns (55.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.207     0.929    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.066     0.658    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.331%)  route 0.247ns (63.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.247     0.942    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.822     0.822    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.070     0.624    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.194%)  route 0.277ns (62.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X54Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.277     0.999    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.825     0.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y82         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.070     0.662    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk100_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.848%)  route 0.364ns (66.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.211     0.906    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.951 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.152     1.103    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_4
    RAMB36_X1Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.861     0.861    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.607    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.676    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_VGA_Clock_Multi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y31     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y31     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y16     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y71     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y71     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y71     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y71     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y71     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y71     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y72     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y71     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y71     MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk25_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack       34.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.183ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.120ns (21.764%)  route 4.026ns (78.236%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.653     6.700    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439    41.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                         clock pessimism              0.092    41.531    
                         clock uncertainty           -0.123    41.408    
    SLICE_X52Y61         FDRE (Setup_fdre_C_R)       -0.524    40.884    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         40.884    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                 34.183    

Slack (MET) :             34.183ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.120ns (21.764%)  route 4.026ns (78.236%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.653     6.700    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439    41.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                         clock pessimism              0.092    41.531    
                         clock uncertainty           -0.123    41.408    
    SLICE_X52Y61         FDRE (Setup_fdre_C_R)       -0.524    40.884    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         40.884    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                 34.183    

Slack (MET) :             34.283ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.120ns (22.203%)  route 3.924ns (77.797%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.551     6.598    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    41.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                         clock pessimism              0.092    41.529    
                         clock uncertainty           -0.123    41.406    
    SLICE_X52Y63         FDRE (Setup_fdre_C_R)       -0.524    40.882    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         40.882    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 34.283    

Slack (MET) :             34.283ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.120ns (22.203%)  route 3.924ns (77.797%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.551     6.598    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    41.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism              0.092    41.529    
                         clock uncertainty           -0.123    41.406    
    SLICE_X52Y63         FDRE (Setup_fdre_C_R)       -0.524    40.882    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         40.882    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 34.283    

Slack (MET) :             34.310ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.120ns (22.211%)  route 3.923ns (77.789%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.550     6.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    41.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism              0.117    41.554    
                         clock uncertainty           -0.123    41.431    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    40.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 34.310    

Slack (MET) :             34.310ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.120ns (22.211%)  route 3.923ns (77.789%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.550     6.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    41.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism              0.117    41.554    
                         clock uncertainty           -0.123    41.431    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    40.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 34.310    

Slack (MET) :             34.310ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.120ns (22.211%)  route 3.923ns (77.789%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.550     6.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    41.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                         clock pessimism              0.117    41.554    
                         clock uncertainty           -0.123    41.431    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    40.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 34.310    

Slack (MET) :             34.310ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.120ns (22.211%)  route 3.923ns (77.789%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.550     6.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    41.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                         clock pessimism              0.117    41.554    
                         clock uncertainty           -0.123    41.431    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    40.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 34.310    

Slack (MET) :             34.310ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.120ns (22.211%)  route 3.923ns (77.789%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.550     6.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    41.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                         clock pessimism              0.117    41.554    
                         clock uncertainty           -0.123    41.431    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    40.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 34.310    

Slack (MET) :             34.310ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_VGA_Clock_Multi rise@40.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.120ns (22.211%)  route 3.923ns (77.789%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          1.572     3.644    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X52Y63         LUT5 (Prop_lut5_I0_O)        0.150     3.794 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3/O
                         net (fo=5, routed)           0.790     4.584    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_3_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.328     4.912 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[9]_i_1/O
                         net (fo=11, routed)          1.011     5.923    MCU/periphs/U_RSTCLK/hcs_reg[9][0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.047 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.550     6.597    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    41.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    41.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                         clock pessimism              0.117    41.554    
                         clock uncertainty           -0.123    41.431    
    SLICE_X50Y64         FDRE (Setup_fdre_C_R)       -0.524    40.907    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         40.907    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 34.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.767%)  route 0.153ns (42.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=26, routed)          0.153     0.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[5]
    SLICE_X52Y63         LUT6 (Prop_lut6_I1_O)        0.045     0.921 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[9]_i_2/O
                         net (fo=1, routed)           0.000     0.921    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[9]
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.121     0.696    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.157%)  route 0.164ns (46.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X55Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/Q
                         net (fo=26, routed)          0.164     0.859    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[5]
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.904 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.904    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[5]_i_1_n_0
    SLICE_X55Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.821     0.821    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X55Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.091     0.645    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.450%)  route 0.197ns (48.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=25, routed)          0.197     0.923    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X52Y63         LUT5 (Prop_lut5_I3_O)        0.045     0.968 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[4]_i_1/O
                         net (fo=1, routed)           0.000     0.968    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[4]
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.120     0.695    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.382%)  route 0.157ns (38.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.148     0.708 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=25, routed)          0.157     0.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[6]
    SLICE_X50Y64         LUT5 (Prop_lut5_I3_O)        0.101     0.965 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.965    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[8]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.131     0.691    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.797%)  route 0.201ns (49.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          0.201     0.924    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X50Y64         LUT4 (Prop_lut4_I3_O)        0.043     0.967 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.967    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[3]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.131     0.691    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.246ns (61.094%)  route 0.157ns (38.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.148     0.708 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/Q
                         net (fo=25, routed)          0.157     0.864    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[6]
    SLICE_X50Y64         LUT4 (Prop_lut4_I2_O)        0.098     0.962 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.962    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[7]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121     0.681    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.037%)  route 0.201ns (48.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/Q
                         net (fo=23, routed)          0.201     0.924    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[2]
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.969 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.969    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[2]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.120     0.680    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.207ns (49.169%)  route 0.214ns (50.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=25, routed)          0.214     0.940    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X52Y61         LUT2 (Prop_lut2_I0_O)        0.043     0.983 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[1]_i_1/O
                         net (fo=1, routed)           0.000     0.983    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[1]
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.832     0.832    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
                         clock pessimism             -0.271     0.562    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.131     0.693    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.409%)  route 0.214ns (50.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.562     0.562    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.164     0.726 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/Q
                         net (fo=25, routed)          0.214     0.940    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[0]
    SLICE_X52Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.985 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.985    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[0]
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.832     0.832    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
                         clock pessimism             -0.271     0.562    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.120     0.682    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.914%)  route 0.256ns (55.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/Q
                         net (fo=26, routed)          0.256     0.980    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[5]
    SLICE_X50Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.025 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     1.025    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/plusOp[5]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.121     0.681    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_VGA_Clock_Multi
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X52Y63     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y63     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y63     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y61     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y64     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y63     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y63     MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  clkfbout_VGA_Clock_Multi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock_Multi
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.676ns (22.671%)  route 2.306ns (77.329%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.582     6.124    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.220 f  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.724     7.944    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     8.068 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     8.068    clock_div/lopt
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000    10.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  7.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 clock_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.212ns (19.907%)  route 0.853ns (80.093%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clock_div/count_reg[0]/Q
                         net (fo=2, routed)           0.229     1.816    CLK50M_s
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.842 f  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.624     2.466    MCU/IBEX/IBEX_VER_1/core_clock_gate_i/CLK50M_s_BUFG
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.511 r  MCU/IBEX/IBEX_VER_1/core_clock_gate_i/clk_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.511    clock_div/lopt
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXTCLK (IN)
                         net (fo=0)                   0.000     0.000    EXTCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXTCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXTCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXTCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clock_div/EXTCLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div/count_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clock_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.974    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXTCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  EXTCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  clk100_VGA_Clock_Multi

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 5.593ns (63.157%)  route 3.263ns (36.843%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 11.462 - 10.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     1.966 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=24, routed)          1.168     3.134    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X54Y72         LUT6 (Prop_lut6_I0_O)        0.299     3.433 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_5[3]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.132 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.712     4.844    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      4.023     8.867 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[12]
                         net (fo=6, routed)           0.805     9.672    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    SLICE_X55Y78         LUT2 (Prop_lut2_I1_O)        0.153     9.825 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.578    10.403    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ramloop[2].ram.ram_ena
    RAMB36_X2Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.462    11.462    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.377    
                         clock uncertainty           -0.243    11.133    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    10.487    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.487    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 5.564ns (61.666%)  route 3.459ns (38.334%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     1.966 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=24, routed)          1.168     3.134    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X54Y72         LUT6 (Prop_lut6_I0_O)        0.299     3.433 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_5[3]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.132 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.712     4.844    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      4.023     8.867 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[11]
                         net (fo=6, routed)           1.247    10.114    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.238 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.332    10.570    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.703    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.703    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 5.564ns (62.097%)  route 3.396ns (37.903%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     1.966 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=24, routed)          1.168     3.134    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X54Y72         LUT6 (Prop_lut6_I0_O)        0.299     3.433 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_5[3]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.132 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.712     4.844    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      4.023     8.867 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[12]
                         net (fo=6, routed)           0.805     9.672    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.796 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.711    10.507    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X1Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.471    11.471    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.386    
                         clock uncertainty           -0.243    11.142    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.699    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.699    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 5.623ns (64.350%)  route 3.115ns (35.650%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     1.966 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=24, routed)          0.893     2.859    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.299     3.158 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.158    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.568    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.902 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     4.724    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.020     8.744 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[13]
                         net (fo=6, routed)           0.820     9.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.150     9.714 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.571    10.285    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ramloop[2].ram.ram_ena
    RAMB36_X1Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.466    11.466    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.381    
                         clock uncertainty           -0.243    11.137    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    10.492    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 5.597ns (62.897%)  route 3.302ns (37.103%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 11.466 - 10.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     1.966 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=24, routed)          0.893     2.859    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.299     3.158 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.158    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     3.568    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.902 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     4.724    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      4.020     8.744 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[11]
                         net (fo=6, routed)           0.896     9.640    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.124     9.764 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.682    10.446    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.466    11.466    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.381    
                         clock uncertainty           -0.243    11.137    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.694    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.694    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 5.572ns (64.619%)  route 3.051ns (35.381%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 11.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=25, routed)          0.994     3.000    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.124 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix3_carry_i_1/O
                         net (fo=1, routed)           0.000     3.124    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_4[3]
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.500 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry/CO[3]
                         net (fo=1, routed)           0.000     3.500    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.617 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.940 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__1/O[1]
                         net (fo=1, routed)           0.725     4.665    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__1_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.023     8.688 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[13]
                         net (fo=6, routed)           0.818     9.506    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y63         LUT2 (Prop_lut2_I0_O)        0.153     9.659 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.514    10.173    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ramloop[2].ram.ram_ena
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.472    11.472    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.387    
                         clock uncertainty           -0.243    11.143    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    10.497    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 5.440ns (62.642%)  route 3.244ns (37.358%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     1.966 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=24, routed)          1.168     3.134    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X54Y72         LUT6 (Prop_lut6_I0_O)        0.299     3.433 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_5[3]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.132 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.712     4.844    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.023     8.867 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[2]
                         net (fo=5, routed)           1.364    10.231    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.475    11.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.085    11.390    
                         clock uncertainty           -0.243    11.146    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.580    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 5.440ns (62.638%)  route 3.245ns (37.362%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     1.966 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=24, routed)          1.168     3.134    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X54Y72         LUT6 (Prop_lut6_I0_O)        0.299     3.433 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_5[3]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.132 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.712     4.844    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.023     8.867 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[2]
                         net (fo=5, routed)           1.365    10.232    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.477    11.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.392    
                         clock uncertainty           -0.243    11.148    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    10.582    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 5.440ns (63.013%)  route 3.193ns (36.987%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.547     1.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.419     1.966 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/Q
                         net (fo=24, routed)          1.168     3.134    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[7]
    SLICE_X54Y72         LUT6 (Prop_lut6_I0_O)        0.299     3.433 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.433    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_5[3]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.809 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.132 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.712     4.844    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.023     8.867 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[9]
                         net (fo=5, routed)           1.313    10.180    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.477    11.477    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.392    
                         clock uncertainty           -0.243    11.148    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.582    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.582    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_VGA_Clock_Multi rise@10.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 5.543ns (63.405%)  route 3.199ns (36.595%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.550     1.550    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456     2.006 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=25, routed)          0.994     3.000    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X54Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.124 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix3_carry_i_1/O
                         net (fo=1, routed)           0.000     3.124    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_4[3]
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.500 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry/CO[3]
                         net (fo=1, routed)           0.000     3.500    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.617 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__0_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.940 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__1/O[1]
                         net (fo=1, routed)           0.725     4.665    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix3_carry__1_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.023     8.688 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[13]
                         net (fo=6, routed)           0.818     9.506    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.124     9.630 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.663    10.292    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457    11.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.474    11.474    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.243    11.145    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.702    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  0.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.658ns (47.467%)  route 0.728ns (52.533%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[8])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[8]
                         net (fo=5, routed)           0.332     1.946    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.658ns (47.434%)  route 0.729ns (52.566%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[5])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[5]
                         net (fo=5, routed)           0.333     1.947    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.658ns (47.217%)  route 0.736ns (52.783%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[2])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[2]
                         net (fo=5, routed)           0.339     1.953    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.658ns (46.863%)  route 0.746ns (53.137%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[3])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[3]
                         net (fo=5, routed)           0.350     1.964    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.658ns (46.432%)  route 0.759ns (53.568%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[10])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[10]
                         net (fo=5, routed)           0.363     1.977    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.919    
                         clock uncertainty            0.243     1.162    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.345    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.658ns (51.956%)  route 0.608ns (48.044%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[13])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[13]
                         net (fo=6, routed)           0.212     1.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.830     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.047     0.877    
                         clock uncertainty            0.243     1.121    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.072     1.193    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.658ns (46.234%)  route 0.765ns (53.766%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[5])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[5]
                         net (fo=5, routed)           0.369     1.983    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.918    
                         clock uncertainty            0.243     1.161    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.344    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.658ns (46.066%)  route 0.770ns (53.934%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[2])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[2]
                         net (fo=5, routed)           0.374     1.988    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.876     0.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.923    
                         clock uncertainty            0.243     1.166    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.349    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.658ns (45.978%)  route 0.773ns (54.022%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[1])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[1]
                         net (fo=5, routed)           0.377     1.991    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.875     0.875    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.922    
                         clock uncertainty            0.243     1.165    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.348    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_VGA_Clock_Multi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_VGA_Clock_Multi rise@0.000ns - clk25_VGA_Clock_Multi rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.658ns (45.835%)  route 0.778ns (54.165%))
  Logic Levels:           2  (CARRY4=1 DSP48E1=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/Q
                         net (fo=22, routed)          0.181     0.905    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/Q[4]
    SLICE_X53Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.029 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0/O[1]
                         net (fo=1, routed)           0.215     1.244    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__0_n_6
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[5]_P[13])
                                                      0.370     1.614 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[13]
                         net (fo=6, routed)           0.381     1.995    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    RAMB18_X2Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.876     0.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.923    
                         clock uncertainty            0.243     1.166    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.349    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.646    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7724 Endpoints
Min Delay          7724 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.258ns  (logic 5.772ns (13.990%)  route 35.486ns (86.010%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.330    36.692    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.124    36.816 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3/O
                         net (fo=42, routed)          1.970    38.786    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[7].mcounters_variable_i/we
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    38.910 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__8/O
                         net (fo=32, routed)          2.348    41.258    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X57Y3          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.258ns  (logic 5.772ns (13.990%)  route 35.486ns (86.010%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.330    36.692    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.124    36.816 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3/O
                         net (fo=42, routed)          1.970    38.786    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[7].mcounters_variable_i/we
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    38.910 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__8/O
                         net (fo=32, routed)          2.348    41.258    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X57Y3          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.136ns  (logic 5.772ns (14.031%)  route 35.364ns (85.968%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.330    36.692    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.124    36.816 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3/O
                         net (fo=42, routed)          1.970    38.786    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[7].mcounters_variable_i/we
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    38.910 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__8/O
                         net (fo=32, routed)          2.226    41.136    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X55Y1          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.136ns  (logic 5.772ns (14.031%)  route 35.364ns (85.968%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.330    36.692    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.124    36.816 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3/O
                         net (fo=42, routed)          1.970    38.786    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[7].mcounters_variable_i/we
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124    38.910 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__8/O
                         net (fo=32, routed)          2.226    41.136    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X55Y1          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[7].mcounters_variable_i/counter_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.117ns  (logic 5.800ns (14.106%)  route 35.317ns (85.894%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=2 LUT4=1 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.521    36.883    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I4_O)        0.124    37.007 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4__0/O
                         net (fo=42, routed)          2.793    39.800    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[6].mcounters_variable_i/we
    SLICE_X55Y9          LUT3 (Prop_lut3_I1_O)        0.152    39.952 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[4]_i_1__1/O
                         net (fo=1, routed)           1.165    41.117    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[39]_1[4]
    SLICE_X57Y2          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.111ns  (logic 5.772ns (14.040%)  route 35.339ns (85.960%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.521    36.883    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I4_O)        0.124    37.007 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4__0/O
                         net (fo=42, routed)          2.299    39.306    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[6].mcounters_variable_i/we
    SLICE_X54Y9          LUT6 (Prop_lut6_I4_O)        0.124    39.430 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__7/O
                         net (fo=32, routed)          1.681    41.111    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X59Y2          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.111ns  (logic 5.772ns (14.040%)  route 35.339ns (85.960%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.521    36.883    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I4_O)        0.124    37.007 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4__0/O
                         net (fo=42, routed)          2.299    39.306    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[6].mcounters_variable_i/we
    SLICE_X54Y9          LUT6 (Prop_lut6_I4_O)        0.124    39.430 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__7/O
                         net (fo=32, routed)          1.681    41.111    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X59Y2          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.111ns  (logic 5.772ns (14.040%)  route 35.339ns (85.960%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.521    36.883    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I4_O)        0.124    37.007 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4__0/O
                         net (fo=42, routed)          2.299    39.306    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[6].mcounters_variable_i/we
    SLICE_X54Y9          LUT6 (Prop_lut6_I4_O)        0.124    39.430 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__7/O
                         net (fo=32, routed)          1.681    41.111    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X59Y2          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.111ns  (logic 5.772ns (14.040%)  route 35.339ns (85.960%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.521    36.883    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I4_O)        0.124    37.007 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4__0/O
                         net (fo=42, routed)          2.299    39.306    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[6].mcounters_variable_i/we
    SLICE_X54Y9          LUT6 (Prop_lut6_I4_O)        0.124    39.430 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__7/O
                         net (fo=32, routed)          1.681    41.111    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X59Y2          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.111ns  (logic 5.772ns (14.040%)  route 35.339ns (85.960%))
  Logic Levels:           35  (CARRY4=8 FDRE=1 LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/C
    SLICE_X32Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[1]/Q
                         net (fo=9, routed)           1.348     1.804    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.928 f  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11/O
                         net (fo=19, routed)          1.018     2.946    MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_11_n_0
    SLICE_X29Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.070 r  MCU/IBEX/IBEX_VER_1/if_stage_i/id_fsm_q_i_7/O
                         net (fo=4, routed)           0.910     3.980    MCU/IBEX/IBEX_VER_1/if_stage_i/instr_rdata_id_o_reg[4]_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124     4.104 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__2_i_31/O
                         net (fo=12, routed)          1.334     5.438    MCU/IBEX/IBEX_VER_1/if_stage_i/id_stage_i/imm_b_mux_sel[1]
    SLICE_X43Y16         LUT2 (Prop_lut2_I1_O)        0.124     5.562 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34/O
                         net (fo=6, routed)           0.592     6.154    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_34_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.272 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68/O
                         net (fo=2, routed)           0.451     6.723    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_68_n_0
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.326     7.049 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44/O
                         net (fo=9, routed)           0.865     7.914    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_44_n_0
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.066 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39/O
                         net (fo=3, routed)           0.700     8.766    MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry_i_39_n_0
    SLICE_X42Y18         LUT3 (Prop_lut3_I2_O)        0.348     9.114 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_17/O
                         net (fo=4, routed)           2.023    11.136    MCU/IBEX/IBEX_VER_1/if_stage_i/alu_operand_b_ex[4]
    SLICE_X49Y16         LUT5 (Prop_lut5_I3_O)        0.124    11.260 r  MCU/IBEX/IBEX_VER_1/if_stage_i/adder_result_ext_o_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.260    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/addr_last_q_reg[6][1]
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.810 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.810    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.924 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.924    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.038 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.038    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.152 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.152    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.266 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.266    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.380 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.380    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.494    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__6_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.729 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/adder_result_ext_o_carry__7/O[0]
                         net (fo=21, routed)          3.200    15.930    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3_1[25]
    SLICE_X59Y14         LUT4 (Prop_lut4_I0_O)        0.299    16.229 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7/O
                         net (fo=1, routed)           0.263    16.491    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_7_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.615 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/stored_addr_q[31]_i_3/O
                         net (fo=3, routed)           2.104    18.720    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/addr_i[31]
    SLICE_X61Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.844 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q[31]_i_2/O
                         net (fo=5, routed)           0.596    19.440    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/inst_MTS_vec_s[32]
    SLICE_X61Y32         LUT6 (Prop_lut6_I4_O)        0.124    19.564 f  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/slv_sel_q_i_5/O
                         net (fo=17, routed)          1.458    21.022    MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_reg
    SLICE_X60Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.146 r  MCU/IBEX/IBEX_VER_1/ex_block_i/alu_i/mst_granted_q_i_6/O
                         net (fo=1, routed)           0.795    21.941    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_reg_1
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.065 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/mst_granted_q_i_1/O
                         net (fo=5, routed)           1.166    23.231    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/mst_granted_q_reg_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.124    23.355 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5/O
                         net (fo=2, routed)           0.681    24.036    MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_5_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.124    24.160 f  MCU/interconnect/interconnect/MASTER_PORTS_GEN[1].gen_mp/tip_q_i_1/O
                         net (fo=13, routed)          2.650    26.810    MCU/IBEX/IBEX_VER_1/load_store_unit_i/data_STM_vec_s[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.934 f  MCU/IBEX/IBEX_VER_1/load_store_unit_i/id_fsm_q_i_9/O
                         net (fo=5, routed)           1.644    28.578    MCU/IBEX/IBEX_VER_1/if_stage_i/multicycle_done
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124    28.702 r  MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13/O
                         net (fo=3, routed)           0.449    29.151    MCU/IBEX/IBEX_VER_1/if_stage_i/ctrl_fsm_cs[3]_i_13_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I2_O)        0.124    29.275 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17/O
                         net (fo=1, routed)           0.848    30.123    MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_17_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I4_O)        0.124    30.247 f  MCU/IBEX/IBEX_VER_1/if_stage_i/we_i_5/O
                         net (fo=4, routed)           0.962    31.210    MCU/IBEX/IBEX_VER_1/if_stage_i/illegal_csr_insn_id
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    31.334 r  MCU/IBEX/IBEX_VER_1/if_stage_i/mtvec_q[31]_i_7/O
                         net (fo=3, routed)           1.273    32.607    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/csr_we_int
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    32.731 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13/O
                         net (fo=2, routed)           0.507    33.238    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_13_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.362 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3/O
                         net (fo=190, routed)         3.521    36.883    MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_3__3_n_0
    SLICE_X54Y0          LUT5 (Prop_lut5_I4_O)        0.124    37.007 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[39]_i_4__0/O
                         net (fo=42, routed)          2.299    39.306    MCU/IBEX/IBEX_VER_1/if_stage_i/cs_registers_i/gen_cntrs[6].mcounters_variable_i/we
    SLICE_X54Y9          LUT6 (Prop_lut6_I4_O)        0.124    39.430 r  MCU/IBEX/IBEX_VER_1/if_stage_i/counter_q[31]_i_1__7/O
                         net (fo=32, routed)          1.681    41.111    MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[32]_0[0]
    SLICE_X59Y2          FDCE                                         r  MCU/IBEX/IBEX_VER_1/cs_registers_i/gen_cntrs[6].mcounters_variable_i/counter_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[0]/C
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxShifter_reg[0]/Q
                         net (fo=2, routed)           0.097     0.238    MCU/periphs/U_UART1/RxShifter__0[0]
    SLICE_X32Y38         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RegCR2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RegCR2_reg[6]/C
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RegCR2_reg[6]/Q
                         net (fo=2, routed)           0.070     0.211    MCU/periphs/U_UART1/RegCR2_reg[15]_0[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I2_O)        0.045     0.256 r  MCU/periphs/U_UART1/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.256    MCU/periphs/U_UART1/counter[6]_i_1__0_n_0
    SLICE_X36Y37         FDCE                                         r  MCU/periphs/U_UART1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.601%)  route 0.117ns (45.399%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[4]/C
    SLICE_X31Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxShifter_reg[4]/Q
                         net (fo=3, routed)           0.117     0.258    MCU/periphs/U_UART1/RxShifter__0[4]
    SLICE_X32Y38         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RegTXDATA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/TxShifter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RegTXDATA_reg[0]/C
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RegTXDATA_reg[0]/Q
                         net (fo=1, routed)           0.086     0.227    MCU/periphs/U_UART1/RegTXDATA[0]
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.272 r  MCU/periphs/U_UART1/TxShifter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    MCU/periphs/U_UART1/TxShifter[0]_i_1_n_0
    SLICE_X33Y44         FDCE                                         r  MCU/periphs/U_UART1/TxShifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].err_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].err_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].err_q_reg[2]/C
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].err_q_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/p_1_in
    SLICE_X38Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].err_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.273    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_d_1
    SLICE_X38Y25         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].err_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/pc_id_o_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.463%)  route 0.133ns (48.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[21]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[21]/Q
                         net (fo=3, routed)           0.133     0.274    MCU/IBEX/IBEX_VER_1/if_stage_i/Q[20]
    SLICE_X52Y18         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/pc_id_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][10]/C
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][10]/Q
                         net (fo=1, routed)           0.091     0.232    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2]_1[10]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.045     0.277 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][10]_i_1/O
                         net (fo=1, routed)           0.000     0.277    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[10]
    SLICE_X34Y24         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/err_inv_addr_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/err_wait_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE                         0.000     0.000 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/err_inv_addr_reg/C
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/err_inv_addr_reg/Q
                         net (fo=1, routed)           0.091     0.232    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/err_inv_addr
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.277 r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/err_wait_state_i_1/O
                         net (fo=1, routed)           0.000     0.277    MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/err_wait_state0
    SLICE_X54Y35         FDCE                                         r  MCU/interconnect/interconnect/MASTER_PORTS_GEN[0].gen_mp/err_wait_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_UART1/RxShifter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_UART1/RegRXDATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.800%)  route 0.142ns (50.200%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE                         0.000     0.000 r  MCU/periphs/U_UART1/RxShifter_reg[3]/C
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MCU/periphs/U_UART1/RxShifter_reg[3]/Q
                         net (fo=3, routed)           0.142     0.283    MCU/periphs/U_UART1/RxShifter__0[3]
    SLICE_X32Y38         FDCE                                         r  MCU/periphs/U_UART1/RegRXDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE                         0.000     0.000 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][11]/C
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2][11]/Q
                         net (fo=1, routed)           0.098     0.239    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].rdata_q_reg[2]_1[11]
    SLICE_X32Y25         LUT3 (Prop_lut3_I0_O)        0.045     0.284 r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q[1][11]_i_1/O
                         net (fo=1, routed)           0.000     0.284    MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_3[11]
    SLICE_X32Y25         FDRE                                         r  MCU/IBEX/IBEX_VER_1/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].rdata_q_reg[1][11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_VGA_Clock_Multi
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.434ns  (logic 4.779ns (38.433%)  route 7.655ns (61.567%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.595     1.595    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     2.477 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.396     3.874    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[2]
    SLICE_X57Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.998 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.489     5.487    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1[3]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.124     5.611 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.136     6.747    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.871 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.634    10.505    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.029 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.029    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.012ns  (logic 4.759ns (39.624%)  route 7.252ns (60.376%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.595     1.595    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.172     3.650    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[4]
    SLICE_X56Y62         LUT6 (Prop_lut6_I3_O)        0.124     3.774 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.266     5.039    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1[5]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.124     5.163 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.126     6.289    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.413 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.689    10.102    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.607 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.607    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.986ns  (logic 4.783ns (39.904%)  route 7.203ns (60.096%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.590     1.590    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X2Y27         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.472 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           1.213     3.686    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[5]
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.124     3.810 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.090     4.899    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1[6]
    SLICE_X47Y63         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.201     6.224    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.700    10.048    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.577 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.577    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.904ns  (logic 4.757ns (39.963%)  route 7.147ns (60.037%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.590     1.590    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X2Y27         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.472 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.239     3.711    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[0]
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.835 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.257     5.092    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1[1]
    SLICE_X47Y62         LUT4 (Prop_lut4_I1_O)        0.124     5.216 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.728     5.944    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.124     6.068 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.924     9.991    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.495 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.495    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.732ns  (logic 4.649ns (39.626%)  route 7.083ns (60.374%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.583     1.583    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.465 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.609     4.074    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[1]
    SLICE_X48Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.198 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.379     5.577    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][2]
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.701 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.095     9.796    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.315 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.315    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.519ns  (logic 4.778ns (41.478%)  route 6.741ns (58.522%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.595     1.595    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.477 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.498     3.975    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[7]
    SLICE_X55Y63         LUT6 (Prop_lut6_I3_O)        0.124     4.099 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.843     4.942    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1[8]
    SLICE_X46Y63         LUT4 (Prop_lut4_I1_O)        0.124     5.066 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.708     5.774    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.898 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.693     9.590    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.114 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.114    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.230ns  (logic 4.651ns (41.416%)  route 6.579ns (58.584%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.583     1.583    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     2.465 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.231     3.696    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.124     3.820 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.462     5.282    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][4]
    SLICE_X49Y67         LUT6 (Prop_lut6_I4_O)        0.124     5.406 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.886     9.292    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.813 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.813    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.063ns  (logic 4.660ns (42.128%)  route 6.402ns (57.872%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.583     1.583    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     2.465 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.620     4.085    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[6]
    SLICE_X48Y80         LUT6 (Prop_lut6_I3_O)        0.124     4.209 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.696     5.906    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][7]
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.030 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.086     9.116    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.646 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.646    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.692ns  (logic 4.773ns (44.642%)  route 5.919ns (55.358%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.590     1.590    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X2Y27         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     2.472 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOPADOP[0]
                         net (fo=1, routed)           1.220     3.692    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[3].ram.ram_douta[8]
    SLICE_X56Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.816 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.820     4.636    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1[9]
    SLICE_X51Y62         LUT4 (Prop_lut4_I1_O)        0.124     4.760 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.507     5.268    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     5.392 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.372     8.764    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.283 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.283    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 4.632ns (43.899%)  route 5.920ns (56.101%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.599     1.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.481 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.294     3.775    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_1[11]
    SLICE_X47Y61         LUT4 (Prop_lut4_I1_O)        0.124     3.899 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.688     4.587    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.711 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.938     8.650    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.152 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.152    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.462ns (48.014%)  route 1.583ns (51.986%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.251     0.946    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.991 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.368     1.359    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[7]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.404 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.964     2.368    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.599 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.599    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.451ns (46.762%)  route 1.652ns (53.238%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.170     0.865    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.910 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.343     1.252    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[9]
    SLICE_X48Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.297 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.140     2.437    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.657 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.657    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.186ns  (logic 1.438ns (45.121%)  route 1.748ns (54.879%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.250     0.945    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.172     1.161    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[5]
    SLICE_X48Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.206 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.327     2.533    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.740 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.740    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.436ns (44.768%)  route 1.771ns (55.232%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=9, routed)           0.176     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.916 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.150     1.066    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[1]
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.111 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.445     2.556    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.760 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.760    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.218ns  (logic 1.456ns (45.234%)  route 1.762ns (54.766%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=9, routed)           0.118     0.813    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.858 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.304     1.161    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[8]
    SLICE_X48Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.206 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.341     2.547    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.772 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.772    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.457ns (44.319%)  route 1.830ns (55.681%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.218     0.913    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.958 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.344     1.302    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[3]
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.347 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.268     2.615    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.840 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.840    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.305ns  (logic 1.453ns (43.959%)  route 1.852ns (56.041%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.144     0.839    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.884 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.277     1.161    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[4]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.206 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.431     2.637    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.859 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.859    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.314ns  (logic 1.461ns (44.089%)  route 1.853ns (55.911%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.254     0.949    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.994 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.242     1.236    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[6]
    SLICE_X48Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.281 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.357     2.637    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.867 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.867    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.309ns  (logic 1.446ns (43.687%)  route 1.863ns (56.313%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.593     0.593    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.797 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.592     1.389    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed[3][0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.434 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.272     2.705    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.902 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.902    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.357ns  (logic 1.451ns (43.214%)  route 1.906ns (56.786%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.554     0.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     0.695 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.143     0.838    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X48Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.883 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.223     1.106    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/douta[2]
    SLICE_X49Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.151 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.540     2.691    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.911 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.911    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_VGA_Clock_Multi
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.823ns  (logic 5.412ns (36.513%)  route 9.411ns (63.487%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          1.492     3.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1/O
                         net (fo=1, routed)           0.662     4.350    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0_0[3]
    SLICE_X52Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.746 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.746    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.025     6.025    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed50_in
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.367     6.392 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.417     7.809    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.933 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.126     9.059    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.183 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.689    12.872    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.377 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.377    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.789ns  (logic 5.432ns (36.728%)  route 9.357ns (63.272%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          1.492     3.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1/O
                         net (fo=1, routed)           0.662     4.350    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0_0[3]
    SLICE_X52Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.746 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.746    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.025     6.025    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed50_in
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.367     6.392 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.408     7.800    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I2_O)        0.124     7.924 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.136     9.061    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.185 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.634    12.818    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.343 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.343    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.725ns  (logic 5.436ns (36.917%)  route 9.289ns (63.083%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          1.492     3.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1/O
                         net (fo=1, routed)           0.662     4.350    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0_0[3]
    SLICE_X52Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.746 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.746    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.025     6.025    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed50_in
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.367     6.392 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.209     7.601    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X47Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.725 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.201     8.926    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.050 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.700    12.750    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.279 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.279    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.579ns  (logic 5.207ns (35.719%)  route 9.371ns (64.281%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y70         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          1.057     3.059    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X54Y69         LUT5 (Prop_lut5_I2_O)        0.152     3.211 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.007     4.218    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I1_O)        0.348     4.566 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.717     5.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.408 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.675     6.083    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.152     6.235 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.263     7.498    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X47Y62         LUT4 (Prop_lut4_I3_O)        0.348     7.846 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.728     8.574    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.698 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.924    12.621    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.125 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.125    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.518ns  (logic 5.409ns (37.261%)  route 9.108ns (62.739%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          1.492     3.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1/O
                         net (fo=1, routed)           0.662     4.350    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0_0[3]
    SLICE_X52Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.746 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.746    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.025     6.025    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed50_in
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.367     6.392 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.302     7.695    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.124     7.819 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.688     8.507    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.631 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.938    12.569    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.072 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.072    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.401ns  (logic 5.431ns (37.711%)  route 8.970ns (62.289%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          1.492     3.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1/O
                         net (fo=1, routed)           0.662     4.350    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0_0[3]
    SLICE_X52Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.746 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.746    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.025     6.025    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed50_in
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.367     6.392 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.303     7.696    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X47Y61         LUT4 (Prop_lut4_I2_O)        0.124     7.820 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.727     8.547    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_2_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.671 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.761    12.431    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.955 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.955    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.395ns  (logic 5.431ns (37.727%)  route 8.964ns (62.273%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.554     1.554    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          1.492     3.564    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.688 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_1/O
                         net (fo=1, routed)           0.662     4.350    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0_0[3]
    SLICE_X52Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.746 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.746    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed5_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.025     6.025    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed50_in
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.367     6.392 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          1.384     7.776    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X46Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.900 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.708     8.608    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.732 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.693    12.425    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.949 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.949    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.403ns  (logic 5.729ns (39.775%)  route 8.674ns (60.225%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X55Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.419     1.964 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.738     3.702    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.296     3.998 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__2/O
                         net (fo=1, routed)           0.472     4.470    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry__0_0[1]
    SLICE_X50Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.244 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           1.115     6.359    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed47_in
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.393     6.752 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.254     8.006    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.328     8.334 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.095    12.429    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    15.948 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.948    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.035ns  (logic 5.501ns (39.195%)  route 8.534ns (60.805%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.545     1.545    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X55Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.419     1.964 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/Q
                         net (fo=24, routed)          1.738     3.702    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[2]
    SLICE_X52Y67         LUT6 (Prop_lut6_I5_O)        0.296     3.998 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/i__carry_i_3__2/O
                         net (fo=1, routed)           0.472     4.470    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry__0_0[1]
    SLICE_X50Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.990 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.990    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.244 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed4_inferred__3/i__carry__0/CO[0]
                         net (fo=2, routed)           1.115     6.359    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed47_in
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.367     6.726 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.322     8.049    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.173 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.886    12.059    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.580 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.580    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.988ns  (logic 5.234ns (37.420%)  route 8.754ns (62.580%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575     1.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.546     1.546    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y70         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDRE (Prop_fdre_C_Q)         0.456     2.002 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[0]/Q
                         net (fo=26, routed)          1.057     3.059    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[0]
    SLICE_X54Y69         LUT5 (Prop_lut5_I2_O)        0.152     3.211 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2/O
                         net (fo=6, routed)           1.007     4.218    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs[8]_i_2_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I1_O)        0.348     4.566 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.717     5.284    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_11_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.408 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.675     6.083    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.152     6.235 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=12, routed)          1.258     7.493    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X47Y62         LUT4 (Prop_lut4_I0_O)        0.348     7.841 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.953     8.794    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.918 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.086    12.004    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.534 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.534    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.407ns (45.529%)  route 1.683ns (54.471%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/Q
                         net (fo=19, routed)          0.310     1.033    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[9]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.045     1.078 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.373     2.452    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.649 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.649    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.390ns (43.949%)  route 1.773ns (56.051%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.558     0.558    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/Q
                         net (fo=25, routed)          0.186     0.885    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[9]_0[3]
    SLICE_X53Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.930 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.587     2.517    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.722 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.722    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.367ns  (logic 1.530ns (45.454%)  route 1.836ns (54.546%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.258     0.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.026 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.245     1.271    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.316 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.370     1.686    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.964     2.695    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.927 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.927    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.546ns  (logic 1.496ns (42.179%)  route 2.050ns (57.821%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.258     0.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.026 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.245     1.271    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.316 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.276     1.592    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.637 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.272     2.909    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.105 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.105    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.610ns  (logic 1.519ns (42.087%)  route 2.091ns (57.913%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.258     0.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.026 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.245     1.271    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.316 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.448     1.765    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.140     2.949    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.170 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.170    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.632ns  (logic 1.506ns (41.456%)  route 2.126ns (58.544%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.258     0.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.026 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.245     1.271    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.316 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.297     1.613    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.658 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.327     2.985    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.192 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.192    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.717ns  (logic 1.525ns (41.020%)  route 2.192ns (58.980%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.258     0.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.026 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.245     1.271    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.316 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.422     1.738    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.268     3.051    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.277 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.277    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.747ns  (logic 1.529ns (40.812%)  route 2.218ns (59.188%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.258     0.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.026 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.245     1.271    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.316 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.358     1.674    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.719 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.357     3.076    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     4.306 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.306    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.755ns  (logic 1.566ns (41.699%)  route 2.189ns (58.301%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.258     0.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.026 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.074     1.100    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.145 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8/O
                         net (fo=12, routed)          0.249     1.394    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_8_n_0
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.439 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.177     1.617    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_2_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.662 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.431     3.093    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.315 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.315    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.793ns  (logic 1.524ns (40.173%)  route 2.269ns (59.827%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.560     0.560    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/Q
                         net (fo=24, routed)          0.258     0.981    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_0[7]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.026 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=4, routed)           0.245     1.271    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I0_O)        0.045     1.316 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.426     1.742    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.341     3.128    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.353 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.353    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_VGA_Clock_Multi
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.000 f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_VGA_Clock_Multi'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_VGA_Clock_Multi
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkfbout_buf_VGA_Clock_Multi
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_VGA_Clock_Multi

Max Delay           207 Endpoints
Min Delay           207 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.920ns  (logic 5.645ns (51.694%)  route 5.275ns (48.306%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/Q
                         net (fo=12, routed)          1.430     1.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[3]
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__1/O
                         net (fo=7, routed)           1.436     3.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.043    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     5.199    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      4.020     9.219 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[11]
                         net (fo=6, routed)           0.896    10.114    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X53Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.238 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.682    10.920    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.466     1.466    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.759ns  (logic 5.671ns (52.707%)  route 5.088ns (47.293%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/Q
                         net (fo=12, routed)          1.430     1.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[3]
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__1/O
                         net (fo=7, routed)           1.436     3.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.043    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     5.199    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.020     9.219 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[13]
                         net (fo=6, routed)           0.820    10.039    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.150    10.189 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.571    10.759    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ramloop[2].ram.ram_ena
    RAMB36_X1Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.466     1.466    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.599ns  (logic 5.521ns (52.090%)  route 5.078ns (47.910%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/Q
                         net (fo=12, routed)          1.430     1.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[3]
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__1/O
                         net (fo=7, routed)           1.436     3.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.043    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     5.199    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.020     9.219 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[2]
                         net (fo=5, routed)           1.380    10.599    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.473     1.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.587ns  (logic 5.521ns (52.151%)  route 5.066ns (47.849%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/Q
                         net (fo=12, routed)          1.430     1.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[3]
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__1/O
                         net (fo=7, routed)           1.436     3.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.043    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     5.199    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.020     9.219 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[10]
                         net (fo=5, routed)           1.368    10.587    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.473     1.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.586ns  (logic 5.550ns (52.430%)  route 5.036ns (47.570%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 FDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[3]/C
    SLICE_X53Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[3]/Q
                         net (fo=12, routed)          1.708     2.164    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[3]
    SLICE_X52Y71         LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__0/O
                         net (fo=7, routed)           1.037     3.325    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.449    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_5[3]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.825 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.148 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.712     4.860    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      4.023     8.883 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[11]
                         net (fo=6, routed)           1.247    10.130    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.124    10.254 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.332    10.586    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.475     1.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y2POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.523ns  (logic 5.550ns (52.742%)  route 4.973ns (47.258%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[3]/C
    SLICE_X53Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  MCU/periphs/U_ahblite_my_vga/Y2POS_reg[3]/Q
                         net (fo=12, routed)          1.708     2.164    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__0[3]
    SLICE_X52Y71         LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__0/O
                         net (fo=7, routed)           1.037     3.325    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s2_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I3_O)        0.124     3.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.449    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2_5[3]
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.825 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.825    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__0_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.148 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1/O[1]
                         net (fo=1, routed)           0.712     4.860    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix2_carry__1_n_6
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      4.023     8.883 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s2/P[12]
                         net (fo=6, routed)           0.805     9.688    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.124     9.812 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.711    10.523    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X1Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.471     1.471    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.512ns  (logic 5.645ns (53.701%)  route 4.867ns (46.299%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 FDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/Q
                         net (fo=12, routed)          1.430     1.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[3]
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__1/O
                         net (fo=7, routed)           1.436     3.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.043    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     5.199    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      4.020     9.219 f  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[12]
                         net (fo=6, routed)           0.630     9.849    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    SLICE_X55Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.973 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.539    10.512    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ramloop[1].ram.ram_ena
    RAMB36_X1Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.460     1.460    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.482ns  (logic 5.521ns (52.673%)  route 4.961ns (47.327%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/Q
                         net (fo=12, routed)          1.430     1.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[3]
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__1/O
                         net (fo=7, routed)           1.436     3.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.043    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     5.199    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.020     9.219 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[9]
                         net (fo=5, routed)           1.263    10.482    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.473     1.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.475ns  (logic 5.521ns (52.706%)  route 4.954ns (47.294%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/Q
                         net (fo=12, routed)          1.430     1.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[3]
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__1/O
                         net (fo=7, routed)           1.436     3.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.043    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     5.199    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.020     9.219 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[3]
                         net (fo=5, routed)           1.256    10.475    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.473     1.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.473ns  (logic 5.521ns (52.714%)  route 4.952ns (47.286%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/C
    SLICE_X46Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_ahblite_my_vga/Y1POS_reg[3]/Q
                         net (fo=12, routed)          1.430     1.948    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_2__2[3]
    SLICE_X52Y68         LUT4 (Prop_lut4_I3_O)        0.124     2.072 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/i__carry__0_i_5__1/O
                         net (fo=7, routed)           1.436     3.509    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/rom_addr_s1_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124     3.633 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/ypix1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.633    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1_4[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.034 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.043    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__0_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.377 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/ypix1_carry__1/O[1]
                         net (fo=1, routed)           0.822     5.199    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      4.020     9.219 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s1/P[11]
                         net (fo=6, routed)           1.255    10.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          1.473     1.473    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.649ns (51.945%)  route 0.600ns (48.055%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[13])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[13]
                         net (fo=6, routed)           0.212     1.249    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.830     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.649ns (51.418%)  route 0.613ns (48.582%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[11])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[11]
                         net (fo=6, routed)           0.225     1.262    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.830     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.649ns (49.780%)  route 0.655ns (50.220%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[12])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[12]
                         net (fo=6, routed)           0.266     1.304    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[1]
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.830     0.830    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y62         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.369ns  (logic 0.649ns (47.401%)  route 0.720ns (52.599%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[8])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[8]
                         net (fo=5, routed)           0.332     1.369    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.649ns (47.367%)  route 0.721ns (52.633%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[5])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[5]
                         net (fo=5, routed)           0.333     1.370    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.649ns (47.148%)  route 0.728ns (52.852%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[2])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[2]
                         net (fo=5, routed)           0.339     1.377    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.649ns (46.790%)  route 0.738ns (53.210%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[3])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[3]
                         net (fo=5, routed)           0.350     1.387    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.649ns (46.355%)  route 0.751ns (53.645%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[10])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[10]
                         net (fo=5, routed)           0.363     1.400    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.872     0.872    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.649ns (46.154%)  route 0.757ns (53.846%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[5])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[5]
                         net (fo=5, routed)           0.369     1.406    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.871     0.871    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_VGA_Clock_Multi  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.649ns (45.985%)  route 0.762ns (54.015%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE                         0.000     0.000 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/C
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_ahblite_my_vga/X3POS_reg[8]/Q
                         net (fo=7, routed)           0.170     0.334    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/Q[8]
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/xpix3_carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.379    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3_3[0]
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.449 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1/O[0]
                         net (fo=1, routed)           0.218     0.667    MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/xpix3_carry__1_n_7
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[8]_P[2])
                                                      0.370     1.037 r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_Afichage/rom_addr_s3/P[2]
                         net (fo=5, routed)           0.374     1.411    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk100_VGA_Clock_Multi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout2_buf/O
                         net (fo=48, routed)          0.876     0.876    MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y22         RAMB18E1                                     r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_promsprite3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_VGA_Clock_Multi

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 0.518ns (16.356%)  route 2.649ns (83.644%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          2.649     3.167    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X55Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.428     1.428    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X55Y72         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.029ns  (logic 0.518ns (17.103%)  route 2.511ns (82.897%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          2.511     3.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X55Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.430     1.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X55Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.029ns  (logic 0.518ns (17.103%)  route 2.511ns (82.897%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          2.511     3.029    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X55Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.430     1.430    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X55Y71         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.880%)  route 2.292ns (78.120%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          1.639     2.157    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.124     2.281 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.653     2.934    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     1.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[0]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.880%)  route 2.292ns (78.120%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          1.639     2.157    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.124     2.281 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.653     2.934    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     1.439    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y61         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[1]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.842ns  (logic 0.518ns (18.224%)  route 2.324ns (81.776%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          2.324     2.842    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X51Y70         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.431     1.431    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X51Y70         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 0.642ns (22.667%)  route 2.190ns (77.333%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          1.639     2.157    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.124     2.281 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.551     2.832    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437     1.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 0.642ns (22.667%)  route 2.190ns (77.333%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          1.639     2.157    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.124     2.281 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.551     2.832    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437     1.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 0.642ns (22.680%)  route 2.189ns (77.320%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          1.639     2.157    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.124     2.281 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.550     2.831    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437     1.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 0.642ns (22.680%)  route 2.189ns (77.320%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          1.639     2.157    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.124     2.281 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.550     2.831    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        1.457     1.457    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          1.437     1.437    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.164ns (18.484%)  route 0.723ns (81.516%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.723     0.887    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X53Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.826     0.826    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y67         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.741%)  route 0.799ns (79.259%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.622     0.786    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.831 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.177     1.008    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[2]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.741%)  route 0.799ns (79.259%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.622     0.786    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.831 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.177     1.008    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[3]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.741%)  route 0.799ns (79.259%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.622     0.786    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.831 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.177     1.008    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[5]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.741%)  route 0.799ns (79.259%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.622     0.786    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.831 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.177     1.008    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.741%)  route 0.799ns (79.259%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.622     0.786    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.831 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.177     1.008    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.209ns (20.741%)  route 0.799ns (79.259%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.622     0.786    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.831 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.177     1.008    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X50Y64         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[8]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.164ns (15.981%)  route 0.862ns (84.019%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.862     1.026    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[6]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.164ns (15.981%)  route 0.862ns (84.019%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.862     1.026    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/SR[0]
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.824     0.824    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X53Y69         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/vcs_reg[7]/C

Slack:                    inf
  Source:                 MCU/periphs/U_RSTCLK/RESET_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_VGA_Clock_Multi  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.324%)  route 0.819ns (79.676%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDCE                         0.000     0.000 r  MCU/periphs/U_RSTCLK/RESET_reg/C
    SLICE_X54Y39         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MCU/periphs/U_RSTCLK/RESET_reg/Q
                         net (fo=29, routed)          0.622     0.786    MCU/periphs/U_RSTCLK/SR[0]
    SLICE_X52Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.831 r  MCU/periphs/U_RSTCLK/hcs[9]_i_1/O
                         net (fo=10, routed)          0.197     1.028    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[9]_10[0]
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_VGA_Clock_Multi rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK50M_s_BUFG_inst/O
                         net (fo=1127, routed)        0.817     0.817    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clk25_VGA_Clock_Multi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MCU/periphs/U_ahblite_my_vga/U_VGA/clkIP/inst/clkout1_buf/O
                         net (fo=20, routed)          0.829     0.829    MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/CLK
    SLICE_X52Y63         FDRE                                         r  MCU/periphs/U_ahblite_my_vga/U_VGA/U_definicao/hcs_reg[4]/C





