[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7394       tick       4358196       1730106       1679488       4358196 
      2   7394       tick       6615868       2738084       2720054       6615868 
      3   7394       tick       6646132       2746246       2728420       6646132 
      4   7394       tick       6630168       2742747       2725178       6630168 
      5   7394       tick       6630405       2743450       2727136       6630405 
      6   7394       tick       6611197       2735089       2713426       6611197 
      7   7394       tick       6625595       2741940       2719372       6625595 
      8   7394       tick       6599934       2733045       2709987       6599934 
      9   7394       tick       6631775       2741726       2720339       6631775 
     10   7394       tick       6602975       2733183       2713818       6602975 
     11   7394       tick       6608436       2733128       2710563       6608436 
     12   7394       tick       6608886       2734866       2713443       6608886 
     13   7394       tick       6612861       2736438       2717999       6612861 
     14   7394       tick       6621151       2738137       2718172       6621151 
     15   7394       tick       6592358       2727171       2684700       6592358 
     16   7394       tick       6596607       2727384       2682501       6596607 
     17   7394       tick       6602229       2729782       2696008       6602229 
     18   7394       tick       6594828       2731843       2700399       6594828 
     19   7394       tick       6614048       2737077       2712902       6614048 
     20   7394       exit       1382752        572543        567148       1382752 
