
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf9_16'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1463.13-1463.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1464.13-1464.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1465.16-1465.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1461.1-1467.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x6'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1583.13-1583.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1584.13-1584.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1585.16-1585.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1581.1-1587.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1708.13-1708.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1709.13-1709.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1710.13-1710.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1711.13-1711.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1712.13-1712.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1713.13-1713.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1714.13-1714.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1715.16-1715.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1706.1-1717.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1838.13-1838.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1839.13-1839.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1840.13-1840.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1841.13-1841.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1842.13-1842.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1843.13-1843.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1844.13-1844.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1845.16-1845.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1836.1-1847.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d7_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1968.13-1968.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1969.13-1969.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1970.13-1970.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1971.13-1971.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1972.13-1972.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1973.13-1973.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1974.13-1974.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1975.16-1975.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1966.1-1977.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2093.13-2093.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2094.13-2094.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2095.16-2095.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2091.1-2097.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf9_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc550'.
Generating RTLIL representation for module `\td_fused_top_tdf9_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf9_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf9_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf9_readFilters64'.
Generating RTLIL representation for module `\td_fused_top_tdf9_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf9_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_6_full_dsp_16
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
root of   0 design levels: td_fused_top_tdf9_get_next_ijk
root of   0 design levels: td_fused_top_tdf9_readInputs
root of   0 design levels: td_fused_top_tdf9_readFilters64
root of   4 design levels: td_fused_top_tdf9_dot_product
root of   4 design levels: td_fused_top_tdf9_accum_1
root of   4 design levels: td_fused_top_tdf9_accum_2
root of   0 design levels: td_fused_top_Block_entry_proc_proc550
root of   4 design levels: td_fused_top_tdf9_adjust
root of   0 design levels: td_fused_top_tdf9_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w6_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d2_S_x0
root of   0 design levels: td_fused_top_fifo_w6_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d7_S
root of   0 design levels: td_fused_top_fifo_w4_d7_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d7_S
root of   0 design levels: td_fused_top_fifo_w8_d7_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w8_d7_S_x
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x6_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x6
root of   0 design levels: td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf9_readFilters64_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48462
root of   6 design levels: td_fused_top_tdf9_16
Automatically selected td_fused_top_tdf9_16 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf9_16
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:         \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:             \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x6
Used module:             \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S_x
Used module:             \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:         \td_fused_top_fifo_w4_d7_S
Used module:             \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d7_S
Used module:             \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d2_S_x0
Used module:             \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:         \td_fused_top_tdf9_writeOutputs_unaligned
Used module:         \td_fused_top_tdf9_adjust
Used module:             \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             \td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc550
Used module:         \td_fused_top_tdf9_accum_2
Used module:         \td_fused_top_tdf9_accum_1
Used module:         \td_fused_top_tdf9_dot_product
Used module:         \td_fused_top_tdf9_readFilters64
Used module:         \td_fused_top_tdf9_readInputs
Used module:         \td_fused_top_tdf9_get_next_ijk
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 256
Parameter \AddressWidth = 8
Generating RTLIL representation for module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.

2.10. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf9_16
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:         \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:             \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x6
Used module:             \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S_x
Used module:             \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:         \td_fused_top_fifo_w4_d7_S
Used module:             \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d7_S
Used module:             \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d2_S_x0
Used module:             \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:         \td_fused_top_tdf9_writeOutputs_unaligned
Used module:         \td_fused_top_tdf9_adjust
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc550
Used module:         \td_fused_top_tdf9_accum_2
Used module:         \td_fused_top_tdf9_accum_1
Used module:         \td_fused_top_tdf9_dot_product
Used module:         \td_fused_top_tdf9_readFilters64
Used module:         \td_fused_top_tdf9_readInputs
Used module:         \td_fused_top_tdf9_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:         $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:         $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:         $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram

2.11. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf9_16
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48462
Used module:         \td_fused_top_start_for_tdf9_readFilters64_U0
Used module:             \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x6
Used module:             \td_fused_top_fifo_w16_d2_S_x6_shiftReg
Used module:         \td_fused_top_fifo_w8_d7_S_x
Used module:             \td_fused_top_fifo_w8_d7_S_x_shiftReg
Used module:         \td_fused_top_fifo_w4_d7_S
Used module:             \td_fused_top_fifo_w4_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d7_S
Used module:             \td_fused_top_fifo_w6_d7_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d2_S_x0
Used module:             \td_fused_top_fifo_w6_d2_S_x0_shiftReg
Used module:         \td_fused_top_tdf9_writeOutputs_unaligned
Used module:         \td_fused_top_tdf9_adjust
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc550
Used module:         \td_fused_top_tdf9_accum_2
Used module:         \td_fused_top_tdf9_accum_1
Used module:         \td_fused_top_tdf9_dot_product
Used module:         \td_fused_top_tdf9_readFilters64
Used module:         \td_fused_top_tdf9_readInputs
Used module:         \td_fused_top_tdf9_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram
Used module:         $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram
Used module:         $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram
Used module:         $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Removed 7 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4194$1065'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8153$2632 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8153$2632 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8108$2629 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8108$2629 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7979$2605 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7979$2605 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7960$2604 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7960$2604 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521 in module FPMult_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6913$2502 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6903$2491 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6825$3075 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6815$3067 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6805$3059 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6792$3052 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6783$3050 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6774$3048 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6762$3044 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6750$3040 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6603$2347 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6593$2336 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6511$2950 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6501$2942 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6491$2934 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6479$2930 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6467$2926 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6373$2276 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6299$2899 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6289$2891 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6279$2883 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6266$2876 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6253$2869 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6244$2867 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6235$2865 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6223$2861 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6211$2857 in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6074$2138 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6064$2127 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5986$2772 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5976$2764 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5966$2756 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5953$2749 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5944$2747 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5935$2745 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5923$2741 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5911$2737 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5729$1969 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5721$1965 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5713$1961 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5705$1946 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5697$1931 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5689$1924 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5681$1909 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5673$1902 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5665$1887 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5657$1880 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5649$1865 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5641$1858 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5631$1843 in module td_fused_top_tdf9_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5617$1837 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5607$1822 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5599$1818 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5591$1803 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5561$1746 in module td_fused_top_tdf9_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5549$1729 in module td_fused_top_tdf9_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5541$1727 in module td_fused_top_tdf9_get_next_ijk.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5283$1639 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5275$1624 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5267$1609 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5259$1602 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5251$1595 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5243$1580 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5235$1565 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5227$1558 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5219$1551 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5211$1545 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5203$1529 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5195$1513 in module td_fused_top_tdf9_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5181$1505 in module td_fused_top_tdf9_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5167$1497 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5159$1485 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5151$1473 in module td_fused_top_tdf9_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5137$1465 in module td_fused_top_tdf9_readInputs.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5123$1457 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5115$1455 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5107$1447 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5099$1443 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5091$1439 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5083$1437 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5075$1435 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5025$1398 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5013$1392 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5001$1384 in module td_fused_top_tdf9_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4989$1380 in module td_fused_top_tdf9_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4981$1378 in module td_fused_top_tdf9_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4728$1345 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4720$1337 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4712$1331 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4704$1322 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4696$1315 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4688$1309 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4680$1307 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4672$1299 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4664$1295 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4656$1291 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4648$1289 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4640$1287 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4614$1259 in module td_fused_top_tdf9_readFilters64.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4600$1244 in module td_fused_top_tdf9_readFilters64.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4588$1229 in module td_fused_top_tdf9_readFilters64.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4576$1225 in module td_fused_top_tdf9_readFilters64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4568$1223 in module td_fused_top_tdf9_readFilters64.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4392$1178 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4384$1172 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4376$1166 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4368$1162 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4360$1156 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4352$1154 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4344$1138 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4336$1134 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4328$1132 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4320$1130 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4270$1094 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4258$1085 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4248$1082 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4238$1079 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4228$1076 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4218$1073 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4208$1070 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4194$1065 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4182$1052 in module td_fused_top_tdf9_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4170$1048 in module td_fused_top_tdf9_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4162$1046 in module td_fused_top_tdf9_dot_product.
Marked 12 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3770$960 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3752$946 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3734$932 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3716$918 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3698$904 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3690$902 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3682$894 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3664$886 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3656$882 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3648$878 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3640$876 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3632$874 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3624$870 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3616$866 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3608$864 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3600$862 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3592$838 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3584$814 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3566$800 in module td_fused_top_tdf9_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3548$786 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3465$690 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3457$685 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3445$668 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3433$655 in module td_fused_top_tdf9_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3421$651 in module td_fused_top_tdf9_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3413$649 in module td_fused_top_tdf9_accum_1.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3111$631 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3103$627 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3095$623 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3087$619 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3079$617 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3071$613 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3063$609 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3043$597 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3035$589 in module td_fused_top_tdf9_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3023$583 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3015$581 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3005$576 in module td_fused_top_tdf9_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2898$570 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2890$563 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2882$556 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2874$552 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2866$545 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2856$537 in module td_fused_top_Block_entry_proc_proc550.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2844$528 in module td_fused_top_Block_entry_proc_proc550.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2836$526 in module td_fused_top_Block_entry_proc_proc550.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2670$508 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2662$499 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2654$492 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2646$490 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2638$486 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2630$484 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2622$475 in module td_fused_top_tdf9_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2584$463 in module td_fused_top_tdf9_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2576$461 in module td_fused_top_tdf9_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2354$429 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2346$425 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2338$423 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2330$412 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2322$405 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2314$394 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2306$387 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2298$385 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2290$381 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2282$377 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2274$375 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2223$299 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2211$295 in module td_fused_top_tdf9_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2203$293 in module td_fused_top_tdf9_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2091$292 in module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2091$292 in module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2020$260 in module td_fused_top_fifo_w6_d2_S_x0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1966$259 in module td_fused_top_fifo_w6_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1890$227 in module td_fused_top_fifo_w6_d7_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1836$226 in module td_fused_top_fifo_w4_d7_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1760$194 in module td_fused_top_fifo_w4_d7_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1706$193 in module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1630$161 in module td_fused_top_fifo_w8_d7_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1581$160 in module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1581$160 in module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1510$128 in module td_fused_top_fifo_w16_d2_S_x6.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1461$127 in module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1461$127 in module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1390$95 in module td_fused_top_start_for_tdf9_readFilters64_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1149$60 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1137$56 in module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:285$50 in module td_fused_top_tdf9_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:277$44 in module td_fused_top_tdf9_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:269$38 in module td_fused_top_tdf9_16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:261$34 in module td_fused_top_tdf9_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:249$20 in module td_fused_top_tdf9_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:237$6 in module td_fused_top_tdf9_16.
Removed a total of 7 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 290 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6665$3096'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6664$3095'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6663$3094'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6660$3091'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6659$3090'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6658$3089'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6657$3088'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6656$3087'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6655$3086'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6428$2965'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6427$2964'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6426$2963'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6425$2962'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6424$2961'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6133$2920'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6132$2919'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6131$2918'.
  Set init value: \count = 2'00
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6130$2917'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6129$2916'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6128$2915'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6127$2914'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6126$2913'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6125$2912'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6124$2911'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6123$2910'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5826$2793'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5825$2792'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5824$2791'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5821$2788'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5820$2787'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5819$2786'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5818$2785'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5817$2784'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5816$2783'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1993'.
  Set init value: \i = 16'0000000000000000
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \j = 16'0000000000000000
  Set init value: \k = 16'0000000000000000
Found init rule in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1726'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1377'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1222'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1045'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 11'00000000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$648'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 11'00000000001
  Set init value: \accum_in_2_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$575'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$525'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 23'00000000000000000000001
Found init rule in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$460'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount = 16'0000000000000000
  Set init value: \outputChanIdx = 16'0000000000000000
  Set init value: \outputRow_0 = 16'0000000000000000
  Set init value: \outputRow_1 = 16'0000000000000000
  Set init value: \outputRow_2 = 16'0000000000000000
  Set init value: \outputRow = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2013$290'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2012$289'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2011$288'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1883$257'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1882$256'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1881$255'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1753$224'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1752$223'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1751$222'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1623$191'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1622$190'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1621$189'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1503$158'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1502$157'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1501$156'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1383$125'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1382$124'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1381$123'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$94'.
  Set init value: \ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf9_readInputs_U0_ap_ready = 1'0
Found init rule in `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$55'.
  Set init value: \loop_dataflow_input_count = 14'00000000000000
  Set init value: \loop_dataflow_output_count = 14'00000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8153$2632'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8144$2630'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8108$2629'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8045$2619'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7979$2605'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7960$2604'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7483$2556'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7462$3107'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7458$3106'.
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7451$3105'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7074$2520'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6984$3103'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6980$3102'.
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6973$3101'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7053$3099'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7049$3098'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7042$3097'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6913$2502'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_EN[15:0]$2511
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_DATA[15:0]$2510
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_ADDR[7:0]$2509
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_EN[15:0]$2508
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_DATA[15:0]$2507
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_ADDR[7:0]$2506
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6903$2491'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_EN[15:0]$2500
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_DATA[15:0]$2499
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_ADDR[7:0]$2498
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_EN[15:0]$2497
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_DATA[15:0]$2496
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_ADDR[7:0]$2495
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6665$3096'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6664$3095'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6663$3094'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6662$3093'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6661$3092'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6660$3091'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6659$3090'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6658$3089'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6657$3088'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6656$3087'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6655$3086'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6825$3075'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6815$3067'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6805$3059'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6792$3052'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6783$3050'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6774$3048'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6762$3044'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6750$3040'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6603$2347'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_EN[15:0]$2356
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_DATA[15:0]$2355
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_ADDR[8:0]$2354
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_EN[15:0]$2353
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_DATA[15:0]$2352
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_ADDR[8:0]$2351
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6593$2336'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_EN[15:0]$2345
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_DATA[15:0]$2344
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_ADDR[8:0]$2343
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_EN[15:0]$2342
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_DATA[15:0]$2341
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_ADDR[8:0]$2340
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6428$2965'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6427$2964'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6426$2963'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6425$2962'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6424$2961'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6511$2950'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6501$2942'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6491$2934'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6479$2930'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6467$2926'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6383$2287'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6373$2276'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_EN[15:0]$2285
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_DATA[15:0]$2284
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_ADDR[7:0]$2283
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_EN[15:0]$2282
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_DATA[15:0]$2281
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_ADDR[7:0]$2280
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6133$2920'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6132$2919'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6131$2918'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6130$2917'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6129$2916'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6128$2915'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6127$2914'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6126$2913'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6125$2912'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6124$2911'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6123$2910'.
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6299$2899'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6289$2891'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6279$2883'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6266$2876'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6253$2869'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6244$2867'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6235$2865'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6223$2861'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6211$2857'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6074$2138'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_EN[15:0]$2147
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_DATA[15:0]$2146
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_ADDR[2:0]$2145
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_EN[15:0]$2144
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_DATA[15:0]$2143
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_ADDR[2:0]$2142
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6064$2127'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_EN[15:0]$2136
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_DATA[15:0]$2135
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_ADDR[2:0]$2134
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_EN[15:0]$2133
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_DATA[15:0]$2132
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_ADDR[2:0]$2131
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5826$2793'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5825$2792'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5824$2791'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5823$2790'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5822$2789'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5821$2788'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5820$2787'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5819$2786'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5818$2785'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5817$2784'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5816$2783'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5986$2772'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5976$2764'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5966$2756'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5953$2749'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5944$2747'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5935$2745'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5923$2741'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5911$2737'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1993'.
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5748$1973'.
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5729$1969'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5721$1965'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5713$1961'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5705$1946'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5697$1931'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5689$1924'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5681$1909'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5673$1902'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5665$1887'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5657$1880'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5649$1865'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5641$1858'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5631$1843'.
     1/2: $2\ap_phi_mux_k_new_0_i_phi_fu_104_p6[15:0]
     2/2: $1\ap_phi_mux_k_new_0_i_phi_fu_104_p6[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5617$1837'.
     1/3: $3\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
     2/3: $2\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
     3/3: $1\ap_phi_mux_j_new_0_i_phi_fu_91_p6[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5607$1822'.
     1/2: $2\ap_phi_mux_j_flag_0_i_phi_fu_77_p6[0:0]
     2/2: $1\ap_phi_mux_j_flag_0_i_phi_fu_77_p6[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5599$1818'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5591$1803'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5585$1788'.
     1/1: $0\k[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5579$1771'.
     1/1: $0\j[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5573$1752'.
     1/1: $0\i[15:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5561$1746'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5549$1729'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5541$1727'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1726'.
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5348$1690'.
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5283$1639'.
     1/6: $6\ap_NS_fsm[4:0]
     2/6: $5\ap_NS_fsm[4:0]
     3/6: $4\ap_NS_fsm[4:0]
     4/6: $3\ap_NS_fsm[4:0]
     5/6: $2\ap_NS_fsm[4:0]
     6/6: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5275$1624'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5267$1609'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5259$1602'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5251$1595'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5243$1580'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5235$1565'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5227$1558'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5219$1551'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5211$1545'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5203$1529'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5195$1513'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5181$1505'.
     1/3: $3\ifmap_vec_0_0_d1[15:0]
     2/3: $2\ifmap_vec_0_0_d1[15:0]
     3/3: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5167$1497'.
     1/3: $3\ifmap_vec_0_0_d0[15:0]
     2/3: $2\ifmap_vec_0_0_d0[15:0]
     3/3: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5159$1485'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5151$1473'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5137$1465'.
     1/3: $3\ifmap_vec_0_0_address1[7:0]
     2/3: $2\ifmap_vec_0_0_address1[7:0]
     3/3: $1\ifmap_vec_0_0_address1[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5123$1457'.
     1/3: $3\ifmap_vec_0_0_address0[7:0]
     2/3: $2\ifmap_vec_0_0_address0[7:0]
     3/3: $1\ifmap_vec_0_0_address0[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5115$1455'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5107$1447'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_184_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5099$1443'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5091$1439'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5083$1437'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5075$1435'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5066$1429'.
     1/4: $0\select_ln33_3_reg_486[15:0]
     2/4: $0\select_ln33_2_reg_481[15:0]
     3/4: $0\select_ln33_1_reg_476[15:0]
     4/4: $0\select_ln33_reg_471[15:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5059$1425'.
     1/2: $0\icmp_ln25_reg_457_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln25_reg_457[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5053$1419'.
     1/1: $0\empty_68_reg_491[7:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5045$1417'.
     1/3: $0\is_padding_reg_442[0:0]
     2/3: $0\col_coord_reg_437[15:0]
     3/3: $0\trunc_ln135_reg_432[3:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5039$1415'.
     1/1: $0\add_ln32_reg_452[9:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5033$1407'.
     1/1: $0\add_ln25_reg_466[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5025$1398'.
     1/1: $0\kk_0_i_i_reg_180[8:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5013$1392'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5001$1384'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4989$1380'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4981$1378'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1377'.
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4797$1376'.
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4771$1367'.
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4728$1345'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4720$1337'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4712$1331'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4704$1322'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4696$1315'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4688$1309'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4680$1307'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4672$1299'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4664$1295'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4656$1291'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4648$1289'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4640$1287'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4634$1285'.
     1/1: $0\tmp_reg_144[13:8]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4628$1281'.
     1/1: $0\icmp_ln49_reg_154[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4622$1275'.
     1/1: $0\add_ln49_reg_149[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4614$1259'.
     1/1: $0\kk_0_0_i_i_reg_93[8:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4600$1244'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4588$1229'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4576$1225'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4568$1223'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1222'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4433$1214'.
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4392$1178'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4384$1172'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4376$1166'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4368$1162'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4360$1156'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4352$1154'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4344$1138'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4336$1134'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4328$1132'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4320$1130'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4314$1126'.
     1/1: $0\mul_reg_136[15:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4307$1120'.
     1/2: $0\weight_vecs_0_0_0_load_reg_131[15:0]
     2/2: $0\ifmap_vec_0_0_load_reg_126[15:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4301$1114'.
     1/1: $0\idxprom17_0_0_reg_111[8:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
     1/10: $0\idxprom17_0_0_reg_111_pp0_iter6_reg[8:0]
     2/10: $0\idxprom17_0_0_reg_111_pp0_iter5_reg[8:0]
     3/10: $0\idxprom17_0_0_reg_111_pp0_iter4_reg[8:0]
     4/10: $0\idxprom17_0_0_reg_111_pp0_iter3_reg[8:0]
     5/10: $0\idxprom17_0_0_reg_111_pp0_iter2_reg[8:0]
     6/10: $0\icmp_ln149_reg_107_pp0_iter6_reg[0:0]
     7/10: $0\icmp_ln149_reg_107_pp0_iter5_reg[0:0]
     8/10: $0\icmp_ln149_reg_107_pp0_iter4_reg[0:0]
     9/10: $0\icmp_ln149_reg_107_pp0_iter3_reg[0:0]
    10/10: $0\icmp_ln149_reg_107_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4278$1108'.
     1/3: $0\idxprom17_0_0_reg_111_pp0_iter1_reg[8:0]
     2/3: $0\icmp_ln149_reg_107_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln149_reg_107[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4270$1094'.
     1/1: $0\ic_0_0_reg_69[8:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4258$1085'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4248$1082'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4238$1079'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4228$1076'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4218$1073'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4208$1070'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4194$1065'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4182$1052'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4170$1048'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4162$1046'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1045'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3957$1017'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3927$1013'.
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3770$960'.
     1/12: $12\ap_NS_fsm[10:0]
     2/12: $11\ap_NS_fsm[10:0]
     3/12: $10\ap_NS_fsm[10:0]
     4/12: $9\ap_NS_fsm[10:0]
     5/12: $8\ap_NS_fsm[10:0]
     6/12: $7\ap_NS_fsm[10:0]
     7/12: $6\ap_NS_fsm[10:0]
     8/12: $5\ap_NS_fsm[10:0]
     9/12: $4\ap_NS_fsm[10:0]
    10/12: $3\ap_NS_fsm[10:0]
    11/12: $2\ap_NS_fsm[10:0]
    12/12: $1\ap_NS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3752$946'.
     1/5: $5\grp_fu_312_p1[15:0]
     2/5: $4\grp_fu_312_p1[15:0]
     3/5: $3\grp_fu_312_p1[15:0]
     4/5: $2\grp_fu_312_p1[15:0]
     5/5: $1\grp_fu_312_p1[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3734$932'.
     1/5: $5\grp_fu_312_p0[15:0]
     2/5: $4\grp_fu_312_p0[15:0]
     3/5: $3\grp_fu_312_p0[15:0]
     4/5: $2\grp_fu_312_p0[15:0]
     5/5: $1\grp_fu_312_p0[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3716$918'.
     1/5: $5\grp_fu_307_p1[15:0]
     2/5: $4\grp_fu_307_p1[15:0]
     3/5: $3\grp_fu_307_p1[15:0]
     4/5: $2\grp_fu_307_p1[15:0]
     5/5: $1\grp_fu_307_p1[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3698$904'.
     1/5: $5\grp_fu_307_p0[15:0]
     2/5: $4\grp_fu_307_p0[15:0]
     3/5: $3\grp_fu_307_p0[15:0]
     4/5: $2\grp_fu_307_p0[15:0]
     5/5: $1\grp_fu_307_p0[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3690$902'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3682$894'.
     1/1: $1\ap_phi_mux_x_phi_fu_174_p4[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3664$886'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_292_p8[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3656$882'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3648$878'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3640$876'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3632$874'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3624$870'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3616$866'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3608$864'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3600$862'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3592$838'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3584$814'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3566$800'.
     1/5: $5\accum_in_0_address1[7:0]
     2/5: $4\accum_in_0_address1[7:0]
     3/5: $3\accum_in_0_address1[7:0]
     4/5: $2\accum_in_0_address1[7:0]
     5/5: $1\accum_in_0_address1[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3548$786'.
     1/5: $5\accum_in_0_address0[7:0]
     2/5: $4\accum_in_0_address0[7:0]
     3/5: $3\accum_in_0_address0[7:0]
     4/5: $2\accum_in_0_address0[7:0]
     5/5: $1\accum_in_0_address0[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3542$780'.
     1/1: $0\trunc_ln25_reg_498[7:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3535$776'.
     1/2: $0\tmp_reg_494_pp0_iter1_reg[0:0]
     2/2: $0\tmp_reg_494[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3528$768'.
     1/2: $0\psum_6_07_reg_194[15:0]
     2/2: $0\psum_7_08_reg_182[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3521$760'.
     1/2: $0\psum_4_05_reg_218[15:0]
     2/2: $0\psum_5_06_reg_206[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3514$752'.
     1/2: $0\psum_2_03_reg_242[15:0]
     2/2: $0\psum_3_04_reg_230[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3507$744'.
     1/2: $0\psum_0_01_reg_266[15:0]
     2/2: $0\psum_1_02_reg_254[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3501$736'.
     1/1: $0\add_ln25_reg_588[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3494$728'.
     1/2: $0\accum_in_0_load_7_reg_583[15:0]
     2/2: $0\accum_in_0_load_6_reg_578[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3487$720'.
     1/2: $0\accum_in_0_load_5_reg_563[15:0]
     2/2: $0\accum_in_0_load_4_reg_558[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3480$712'.
     1/2: $0\accum_in_0_load_3_reg_543[15:0]
     2/2: $0\accum_in_0_load_2_reg_538[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3473$704'.
     1/2: $0\accum_in_0_load_1_reg_523[15:0]
     2/2: $0\accum_in_0_load_reg_518[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3465$690'.
     1/1: $0\x_reg_170[8:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3457$685'.
     1/1: $0\q_reg_278[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3445$668'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3433$655'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3421$651'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3413$649'.
     1/1: $0\ap_CS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$648'.
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3174$642'.
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3111$631'.
     1/3: $3\ap_NS_fsm[10:0]
     2/3: $2\ap_NS_fsm[10:0]
     3/3: $1\ap_NS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3103$627'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3095$623'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3087$619'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3079$617'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3071$613'.
     1/1: $1\accum_in_2_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3063$609'.
     1/1: $1\accum_in_2[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3057$607'.
     1/1: $0\add_ln57_reg_90[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3051$605'.
     1/1: $0\accum_in_load_reg_103[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3043$597'.
     1/1: $0\sum_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3035$589'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3023$583'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3015$581'.
     1/1: $0\ap_CS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3005$576'.
     1/1: $0\accum_in_2_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$575'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2911$571'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2898$570'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2890$563'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2882$556'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2874$552'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2866$545'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2856$537'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2844$528'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2836$526'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$525'.
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2771$517'.
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2670$508'.
     1/2: $2\ap_NS_fsm[22:0]
     2/2: $1\ap_NS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2662$499'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2654$492'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2646$490'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2638$486'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2630$484'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2622$475'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2614$473'.
     1/3: $0\tmp_8_i_i_reg_164[15:0]
     2/3: $0\tmp_7_i_i_reg_159[15:0]
     3/3: $0\trunc_ln220_reg_154[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2608$471'.
     1/1: $0\sub_i_i_i_reg_179[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2602$469'.
     1/1: $0\mul_i_i_i_reg_189[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2596$467'.
     1/1: $0\add_i_i_i_reg_199[15:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2584$463'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2576$461'.
     1/1: $0\ap_CS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$460'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2424$459'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2384$444'.
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2354$429'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2346$425'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2338$423'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2330$412'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2322$405'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2314$394'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2306$387'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2298$385'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2290$381'.
     1/1: $1\ap_phi_mux_empty_phi_fu_114_p4[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2282$377'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2274$375'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2268$362'.
     1/1: $0\outputRow_2[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2262$349'.
     1/1: $0\outputRow_1[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2256$336'.
     1/1: $0\outputRow_0[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2250$323'.
     1/1: $0\outputRow[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2244$321'.
     1/1: $0\outputCount[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2238$317'.
     1/1: $0\outputChanIdx[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2231$315'.
     1/2: $0\icmp_ln88_reg_317[0:0]
     2/2: $0\tmp_3_cast_reg_304[11:4]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2223$299'.
     1/1: $0\empty_reg_111[15:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2211$295'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2203$293'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2091$292'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2080$291'.
     1/2: $0\sr_1[5:0]
     2/2: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2013$290'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2012$289'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2011$288'.
Creating decoders for process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2020$260'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1966$259'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
     1/7: $0\sr_6[5:0]
     2/7: $0\sr_5[5:0]
     3/7: $0\sr_4[5:0]
     4/7: $0\sr_3[5:0]
     5/7: $0\sr_2[5:0]
     6/7: $0\sr_1[5:0]
     7/7: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1883$257'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1882$256'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1881$255'.
Creating decoders for process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1890$227'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1836$226'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
     1/7: $0\sr_6[3:0]
     2/7: $0\sr_5[3:0]
     3/7: $0\sr_4[3:0]
     4/7: $0\sr_3[3:0]
     5/7: $0\sr_2[3:0]
     6/7: $0\sr_1[3:0]
     7/7: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1753$224'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1752$223'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1751$222'.
Creating decoders for process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1760$194'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1706$193'.
     1/1: $1\q[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
     1/7: $0\sr_6[7:0]
     2/7: $0\sr_5[7:0]
     3/7: $0\sr_4[7:0]
     4/7: $0\sr_3[7:0]
     5/7: $0\sr_2[7:0]
     6/7: $0\sr_1[7:0]
     7/7: $0\sr_0[7:0]
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1623$191'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1622$190'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1621$189'.
Creating decoders for process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1630$161'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1581$160'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1570$159'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1503$158'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1502$157'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1501$156'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1510$128'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1461$127'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1450$126'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1383$125'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1382$124'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1381$123'.
Creating decoders for process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1390$95'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$94'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1149$60'.
     1/1: $0\ap_sync_reg_tdf9_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1137$56'.
     1/1: $0\ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$55'.
Creating decoders for process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:285$50'.
     1/1: $1\dataflow_in_loop_TOP_LOOP48462_U0_ap_continue[0:0]
Creating decoders for process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:277$44'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:269$38'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:261$34'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:249$20'.
     1/1: $0\loop_dataflow_output_count[13:0]
Creating decoders for process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:237$6'.
     1/1: $0\loop_dataflow_input_count[13:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8153$2632'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8153$2632': $auto$proc_dlatch.cc:427:proc_dlatch$5559
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8144$2630'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8108$2629'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8108$2629': $auto$proc_dlatch.cc:427:proc_dlatch$5568
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8045$2619'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7979$2605'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7960$2604'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521'.
No latch inferred for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\reg_valid1' from process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6662$3093'.
No latch inferred for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\reg_q1' from process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6661$3092'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5823$2790'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5822$2789'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5748$1973'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5729$1969'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\start_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5721$1965'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\real_start' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5713$1961'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5705$1946'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5697$1931'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5689$1924'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5681$1909'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5673$1902'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5665$1887'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5657$1880'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5649$1865'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5641$1858'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_k_new_0_i_phi_fu_104_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5631$1843'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_j_new_0_i_phi_fu_91_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5617$1837'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_phi_mux_j_flag_0_i_phi_fu_77_p6' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5607$1822'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5599$1818'.
No latch inferred for signal `\td_fused_top_tdf9_get_next_ijk.\ap_done' from process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5591$1803'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_block_state1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5348$1690'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5283$1639'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_read' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5275$1624'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5267$1609'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5259$1602'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5251$1595'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_read' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5243$1580'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5235$1565'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5227$1558'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5219$1551'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\in_data_ce0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5211$1545'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5203$1529'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5195$1513'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5181$1505'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5167$1497'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5159$1485'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5151$1473'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5137$1465'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5123$1457'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_ready' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5115$1455'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_184_p4' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5107$1447'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5099$1443'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_idle' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5091$1439'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_done' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5083$1437'.
No latch inferred for signal `\td_fused_top_tdf9_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5075$1435'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_block_state1' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4771$1367'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_NS_fsm' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4728$1345'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4720$1337'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4712$1331'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\indices_23_read' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4704$1322'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\indices_23_blk_n' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4696$1315'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\filter_data_ce0' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4688$1309'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_ready' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4680$1307'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4672$1299'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_idle_pp0' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4664$1295'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_idle' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4656$1291'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_done' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4648$1289'.
No latch inferred for signal `\td_fused_top_tdf9_readFilters64.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4640$1287'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_block_state1' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4433$1214'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4392$1178'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4384$1172'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\products_0_we0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4376$1166'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\products_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4368$1162'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4360$1156'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_ready' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4352$1154'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4344$1138'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_idle' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4336$1134'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_done' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4328$1132'.
No latch inferred for signal `\td_fused_top_tdf9_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4320$1130'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_condition_570' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3957$1017'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_block_state1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3927$1013'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3770$960'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_312_p1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3752$946'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_312_p0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3734$932'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_307_p1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3716$918'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\grp_fu_307_p0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3698$904'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_ready' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3690$902'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_phi_mux_x_phi_fu_174_p4' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3682$894'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_phi_mux_phi_ln45_phi_fu_292_p8' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3664$886'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3656$882'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_idle' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3648$878'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_done' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3640$876'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3632$874'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_we1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3624$870'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_we0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3616$866'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3608$864'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3600$862'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3592$838'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3584$814'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3566$800'.
No latch inferred for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3548$786'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_block_state1' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3174$642'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3111$631'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_ready' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3103$627'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_idle' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3095$623'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\ap_done' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3087$619'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3079$617'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_2_ap_vld' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3071$613'.
No latch inferred for signal `\td_fused_top_tdf9_accum_2.\accum_in_2' from process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3063$609'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2911$571'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2898$570'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_return' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2890$563'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2882$556'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2874$552'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc550.\ap_done' from process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2866$545'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_block_state1' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2771$517'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2670$508'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\indices_23_read' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2662$499'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\indices_23_blk_n' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2654$492'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_ready' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2646$490'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_idle' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2638$486'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\ap_done' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2630$484'.
No latch inferred for signal `\td_fused_top_tdf9_adjust.\adjustments_ce0' from process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2622$475'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2384$444'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2354$429'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2346$425'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2338$423'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2330$412'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2322$405'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2314$394'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2306$387'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2298$385'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_114_p4' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2290$381'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2282$377'.
No latch inferred for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2274$375'.
No latch inferred for signal `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2091$292'.
No latch inferred for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1966$259'.
No latch inferred for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\q' from process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1836$226'.
No latch inferred for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1706$193'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1581$160'.
No latch inferred for signal `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1461$127'.
No latch inferred for signal `\td_fused_top_tdf9_16.\dataflow_in_loop_TOP_LOOP48462_U0_ap_continue' from process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:285$50'.
No latch inferred for signal `\td_fused_top_tdf9_16.\ap_ready' from process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:277$44'.
No latch inferred for signal `\td_fused_top_tdf9_16.\ap_idle' from process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:269$38'.
No latch inferred for signal `\td_fused_top_tdf9_16.\ap_done' from process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:261$34'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7483$2556'.
  created $dff cell `$procdff$5569' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7483$2556'.
  created $dff cell `$procdff$5570' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7483$2556'.
  created $dff cell `$procdff$5571' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\dout_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7462$3107'.
  created $dff cell `$procdff$5572' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\ce_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7458$3106'.
  created $dff cell `$procdff$5573' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din0_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7451$3105'.
  created $dff cell `$procdff$5574' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din1_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7451$3105'.
  created $dff cell `$procdff$5575' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7074$2520'.
  created $dff cell `$procdff$5576' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7074$2520'.
  created $dff cell `$procdff$5577' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7074$2520'.
  created $dff cell `$procdff$5578' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\dout_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6984$3103'.
  created $dff cell `$procdff$5579' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\ce_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6980$3102'.
  created $dff cell `$procdff$5580' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din0_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6973$3101'.
  created $dff cell `$procdff$5581' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din1_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6973$3101'.
  created $dff cell `$procdff$5582' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7053$3099'.
  created $dff cell `$procdff$5583' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7049$3098'.
  created $dff cell `$procdff$5584' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7042$3097'.
  created $dff cell `$procdff$5585' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7042$3097'.
  created $dff cell `$procdff$5586' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6913$2502'.
  created $dff cell `$procdff$5587' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6913$2502'.
  created $dff cell `$procdff$5588' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6917$2490_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6913$2502'.
  created $dff cell `$procdff$5589' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6903$2491'.
  created $dff cell `$procdff$5590' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6903$2491'.
  created $dff cell `$procdff$5591' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6903$2491'.
  created $dff cell `$procdff$5592' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6907$2489_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6903$2491'.
  created $dff cell `$procdff$5593' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6825$3075'.
  created $dff cell `$procdff$5594' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6815$3067'.
  created $dff cell `$procdff$5595' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6805$3059'.
  created $dff cell `$procdff$5596' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\reg_q0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6792$3052'.
  created $dff cell `$procdff$5597' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\reg_valid0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6792$3052'.
  created $dff cell `$procdff$5598' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\prev_tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6783$3050'.
  created $dff cell `$procdff$5599' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\prev_iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6774$3048'.
  created $dff cell `$procdff$5600' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6762$3044'.
  created $dff cell `$procdff$5601' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6750$3040'.
  created $dff cell `$procdff$5602' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6603$2347'.
  created $dff cell `$procdff$5603' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6603$2347'.
  created $dff cell `$procdff$5604' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6603$2347'.
  created $dff cell `$procdff$5605' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6607$2335_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6603$2347'.
  created $dff cell `$procdff$5606' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6593$2336'.
  created $dff cell `$procdff$5607' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6593$2336'.
  created $dff cell `$procdff$5608' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6593$2336'.
  created $dff cell `$procdff$5609' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6597$2334_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6593$2336'.
  created $dff cell `$procdff$5610' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6511$2950'.
  created $dff cell `$procdff$5611' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6501$2942'.
  created $dff cell `$procdff$5612' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6491$2934'.
  created $dff cell `$procdff$5613' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6479$2930'.
  created $dff cell `$procdff$5614' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6467$2926'.
  created $dff cell `$procdff$5615' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6383$2287'.
  created $dff cell `$procdff$5616' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6373$2276'.
  created $dff cell `$procdff$5617' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6373$2276'.
  created $dff cell `$procdff$5618' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6373$2276'.
  created $dff cell `$procdff$5619' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6377$2275_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6373$2276'.
  created $dff cell `$procdff$5620' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\empty_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6299$2899'.
  created $dff cell `$procdff$5621' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\full_n' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6289$2891'.
  created $dff cell `$procdff$5622' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\count' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6279$2883'.
  created $dff cell `$procdff$5623' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\reg_q1' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6266$2876'.
  created $dff cell `$procdff$5624' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\reg_valid1' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6266$2876'.
  created $dff cell `$procdff$5625' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\reg_q0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6253$2869'.
  created $dff cell `$procdff$5626' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\reg_valid0' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6253$2869'.
  created $dff cell `$procdff$5627' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\prev_tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6244$2867'.
  created $dff cell `$procdff$5628' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\prev_iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6235$2865'.
  created $dff cell `$procdff$5629' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\tptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6223$2861'.
  created $dff cell `$procdff$5630' with positive edge clock.
Creating register for signal `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.\iptr' using process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6211$2857'.
  created $dff cell `$procdff$5631' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6074$2138'.
  created $dff cell `$procdff$5632' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6074$2138'.
  created $dff cell `$procdff$5633' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6078$2126_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6074$2138'.
  created $dff cell `$procdff$5634' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6064$2127'.
  created $dff cell `$procdff$5635' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6064$2127'.
  created $dff cell `$procdff$5636' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6064$2127'.
  created $dff cell `$procdff$5637' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6068$2125_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6064$2127'.
  created $dff cell `$procdff$5638' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5986$2772'.
  created $dff cell `$procdff$5639' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5976$2764'.
  created $dff cell `$procdff$5640' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5966$2756'.
  created $dff cell `$procdff$5641' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5953$2749'.
  created $dff cell `$procdff$5642' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5953$2749'.
  created $dff cell `$procdff$5643' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5944$2747'.
  created $dff cell `$procdff$5644' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5935$2745'.
  created $dff cell `$procdff$5645' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5923$2741'.
  created $dff cell `$procdff$5646' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5911$2737'.
  created $dff cell `$procdff$5647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\k' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5585$1788'.
  created $dff cell `$procdff$5648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\j' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5579$1771'.
  created $dff cell `$procdff$5649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\i' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5573$1752'.
  created $dff cell `$procdff$5650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5561$1746'.
  created $dff cell `$procdff$5651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5549$1729'.
  created $dff cell `$procdff$5652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5541$1727'.
  created $dff cell `$procdff$5653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_reg_471' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5066$1429'.
  created $dff cell `$procdff$5654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_1_reg_476' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5066$1429'.
  created $dff cell `$procdff$5655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_2_reg_481' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5066$1429'.
  created $dff cell `$procdff$5656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\select_ln33_3_reg_486' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5066$1429'.
  created $dff cell `$procdff$5657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\icmp_ln25_reg_457' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5059$1425'.
  created $dff cell `$procdff$5658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\icmp_ln25_reg_457_pp0_iter1_reg' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5059$1425'.
  created $dff cell `$procdff$5659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\empty_68_reg_491' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5053$1419'.
  created $dff cell `$procdff$5660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\trunc_ln135_reg_432' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5045$1417'.
  created $dff cell `$procdff$5661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\col_coord_reg_437' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5045$1417'.
  created $dff cell `$procdff$5662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\is_padding_reg_442' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5045$1417'.
  created $dff cell `$procdff$5663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\add_ln32_reg_452' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5039$1415'.
  created $dff cell `$procdff$5664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\add_ln25_reg_466' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5033$1407'.
  created $dff cell `$procdff$5665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\kk_0_i_i_reg_180' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5025$1398'.
  created $dff cell `$procdff$5666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5013$1392'.
  created $dff cell `$procdff$5667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5001$1384'.
  created $dff cell `$procdff$5668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_done_reg' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4989$1380'.
  created $dff cell `$procdff$5669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4981$1378'.
  created $dff cell `$procdff$5670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\tmp_reg_144 [7:0]' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4797$1376'.
  created $dff cell `$procdff$5671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\tmp_reg_144 [13:8]' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4634$1285'.
  created $dff cell `$procdff$5672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\icmp_ln49_reg_154' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4628$1281'.
  created $dff cell `$procdff$5673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\add_ln49_reg_149' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4622$1275'.
  created $dff cell `$procdff$5674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4614$1259'.
  created $dff cell `$procdff$5675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4600$1244'.
  created $dff cell `$procdff$5676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4588$1229'.
  created $dff cell `$procdff$5677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\ap_done_reg' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4576$1225'.
  created $dff cell `$procdff$5678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_readFilters64.\ap_CS_fsm' using process `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4568$1223'.
  created $dff cell `$procdff$5679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111 [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
  created $dff cell `$procdff$5680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
  created $dff cell `$procdff$5681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
  created $dff cell `$procdff$5682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
  created $dff cell `$procdff$5683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
  created $dff cell `$procdff$5684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
  created $dff cell `$procdff$5685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter6_reg [63:9]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
  created $dff cell `$procdff$5686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\mul_reg_136' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4314$1126'.
  created $dff cell `$procdff$5687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ifmap_vec_0_0_load_reg_126' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4307$1120'.
  created $dff cell `$procdff$5688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\weight_vecs_0_0_0_load_reg_131' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4307$1120'.
  created $dff cell `$procdff$5689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111 [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4301$1114'.
  created $dff cell `$procdff$5690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter2_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter3_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter4_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter5_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter6_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5695' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter2_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5696' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter3_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5697' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter4_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5698' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter5_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5699' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter6_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
  created $dff cell `$procdff$5700' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4278$1108'.
  created $dff cell `$procdff$5701' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\icmp_ln149_reg_107_pp0_iter1_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4278$1108'.
  created $dff cell `$procdff$5702' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\idxprom17_0_0_reg_111_pp0_iter1_reg [8:0]' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4278$1108'.
  created $dff cell `$procdff$5703' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4270$1094'.
  created $dff cell `$procdff$5704' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4258$1085'.
  created $dff cell `$procdff$5705' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4248$1082'.
  created $dff cell `$procdff$5706' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4238$1079'.
  created $dff cell `$procdff$5707' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4228$1076'.
  created $dff cell `$procdff$5708' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4218$1073'.
  created $dff cell `$procdff$5709' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4208$1070'.
  created $dff cell `$procdff$5710' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4194$1065'.
  created $dff cell `$procdff$5711' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4182$1052'.
  created $dff cell `$procdff$5712' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_done_reg' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4170$1048'.
  created $dff cell `$procdff$5713' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4162$1046'.
  created $dff cell `$procdff$5714' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\trunc_ln25_reg_498' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3542$780'.
  created $dff cell `$procdff$5715' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\tmp_reg_494' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3535$776'.
  created $dff cell `$procdff$5716' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\tmp_reg_494_pp0_iter1_reg' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3535$776'.
  created $dff cell `$procdff$5717' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_7_08_reg_182' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3528$768'.
  created $dff cell `$procdff$5718' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_6_07_reg_194' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3528$768'.
  created $dff cell `$procdff$5719' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_5_06_reg_206' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3521$760'.
  created $dff cell `$procdff$5720' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_4_05_reg_218' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3521$760'.
  created $dff cell `$procdff$5721' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_3_04_reg_230' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3514$752'.
  created $dff cell `$procdff$5722' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_2_03_reg_242' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3514$752'.
  created $dff cell `$procdff$5723' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_1_02_reg_254' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3507$744'.
  created $dff cell `$procdff$5724' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\psum_0_01_reg_266' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3507$744'.
  created $dff cell `$procdff$5725' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\add_ln25_reg_588' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3501$736'.
  created $dff cell `$procdff$5726' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_6_reg_578' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3494$728'.
  created $dff cell `$procdff$5727' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_7_reg_583' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3494$728'.
  created $dff cell `$procdff$5728' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_4_reg_558' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3487$720'.
  created $dff cell `$procdff$5729' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_5_reg_563' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3487$720'.
  created $dff cell `$procdff$5730' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_2_reg_538' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3480$712'.
  created $dff cell `$procdff$5731' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_3_reg_543' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3480$712'.
  created $dff cell `$procdff$5732' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_reg_518' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3473$704'.
  created $dff cell `$procdff$5733' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\accum_in_0_load_1_reg_523' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3473$704'.
  created $dff cell `$procdff$5734' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\x_reg_170' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3465$690'.
  created $dff cell `$procdff$5735' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\q_reg_278' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3457$685'.
  created $dff cell `$procdff$5736' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3445$668'.
  created $dff cell `$procdff$5737' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3433$655'.
  created $dff cell `$procdff$5738' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_done_reg' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3421$651'.
  created $dff cell `$procdff$5739' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3413$649'.
  created $dff cell `$procdff$5740' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\add_ln57_reg_90' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3057$607'.
  created $dff cell `$procdff$5741' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\accum_in_load_reg_103' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3051$605'.
  created $dff cell `$procdff$5742' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\sum_reg_55' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3043$597'.
  created $dff cell `$procdff$5743' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3035$589'.
  created $dff cell `$procdff$5744' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\ap_done_reg' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3023$583'.
  created $dff cell `$procdff$5745' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3015$581'.
  created $dff cell `$procdff$5746' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_accum_2.\accum_in_2_preg' using process `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3005$576'.
  created $dff cell `$procdff$5747' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc550.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2856$537'.
  created $dff cell `$procdff$5748' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc550.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2844$528'.
  created $dff cell `$procdff$5749' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc550.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2836$526'.
  created $dff cell `$procdff$5750' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\trunc_ln220_reg_154' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2614$473'.
  created $dff cell `$procdff$5751' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\tmp_7_i_i_reg_159' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2614$473'.
  created $dff cell `$procdff$5752' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\tmp_8_i_i_reg_164' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2614$473'.
  created $dff cell `$procdff$5753' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\sub_i_i_i_reg_179' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2608$471'.
  created $dff cell `$procdff$5754' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\mul_i_i_i_reg_189' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2602$469'.
  created $dff cell `$procdff$5755' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\add_i_i_i_reg_199' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2596$467'.
  created $dff cell `$procdff$5756' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\ap_done_reg' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2584$463'.
  created $dff cell `$procdff$5757' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2576$461'.
  created $dff cell `$procdff$5758' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\tmp_3_cast_reg_304 [3:0]' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2424$459'.
  created $dff cell `$procdff$5759' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_2' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2268$362'.
  created $dff cell `$procdff$5760' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_1' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2262$349'.
  created $dff cell `$procdff$5761' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow_0' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2256$336'.
  created $dff cell `$procdff$5762' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputRow' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2250$323'.
  created $dff cell `$procdff$5763' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputCount' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2244$321'.
  created $dff cell `$procdff$5764' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\outputChanIdx' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2238$317'.
  created $dff cell `$procdff$5765' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\tmp_3_cast_reg_304 [11:4]' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2231$315'.
  created $dff cell `$procdff$5766' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\icmp_ln88_reg_317' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2231$315'.
  created $dff cell `$procdff$5767' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\empty_reg_111' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2223$299'.
  created $dff cell `$procdff$5768' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2211$295'.
  created $dff cell `$procdff$5769' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2203$293'.
  created $dff cell `$procdff$5770' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2080$291'.
  created $dff cell `$procdff$5771' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2080$291'.
  created $dff cell `$procdff$5772' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2020$260'.
  created $dff cell `$procdff$5773' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2020$260'.
  created $dff cell `$procdff$5774' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d2_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2020$260'.
  created $dff cell `$procdff$5775' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
  created $dff cell `$procdff$5776' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
  created $dff cell `$procdff$5777' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
  created $dff cell `$procdff$5778' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
  created $dff cell `$procdff$5779' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
  created $dff cell `$procdff$5780' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
  created $dff cell `$procdff$5781' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
  created $dff cell `$procdff$5782' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1890$227'.
  created $dff cell `$procdff$5783' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1890$227'.
  created $dff cell `$procdff$5784' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1890$227'.
  created $dff cell `$procdff$5785' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
  created $dff cell `$procdff$5786' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
  created $dff cell `$procdff$5787' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
  created $dff cell `$procdff$5788' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
  created $dff cell `$procdff$5789' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
  created $dff cell `$procdff$5790' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
  created $dff cell `$procdff$5791' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
  created $dff cell `$procdff$5792' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S.\mOutPtr' using process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1760$194'.
  created $dff cell `$procdff$5793' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S.\internal_empty_n' using process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1760$194'.
  created $dff cell `$procdff$5794' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d7_S.\internal_full_n' using process `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1760$194'.
  created $dff cell `$procdff$5795' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
  created $dff cell `$procdff$5796' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
  created $dff cell `$procdff$5797' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_2' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
  created $dff cell `$procdff$5798' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_3' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
  created $dff cell `$procdff$5799' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_4' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
  created $dff cell `$procdff$5800' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_5' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
  created $dff cell `$procdff$5801' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x_shiftReg.\sr_6' using process `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
  created $dff cell `$procdff$5802' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\mOutPtr' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1630$161'.
  created $dff cell `$procdff$5803' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1630$161'.
  created $dff cell `$procdff$5804' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w8_d7_S_x.\internal_full_n' using process `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1630$161'.
  created $dff cell `$procdff$5805' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1570$159'.
  created $dff cell `$procdff$5806' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1570$159'.
  created $dff cell `$procdff$5807' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1510$128'.
  created $dff cell `$procdff$5808' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1510$128'.
  created $dff cell `$procdff$5809' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x6.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1510$128'.
  created $dff cell `$procdff$5810' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1450$126'.
  created $dff cell `$procdff$5811' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1450$126'.
  created $dff cell `$procdff$5812' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1390$95'.
  created $dff cell `$procdff$5813' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1390$95'.
  created $dff cell `$procdff$5814' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf9_readFilters64_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1390$95'.
  created $dff cell `$procdff$5815' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.\ap_sync_reg_tdf9_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1149$60'.
  created $dff cell `$procdff$5816' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.\ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1137$56'.
  created $dff cell `$procdff$5817' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_16.\loop_dataflow_output_count' using process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:249$20'.
  created $dff cell `$procdff$5818' with positive edge clock.
Creating register for signal `\td_fused_top_tdf9_16.\loop_dataflow_input_count' using process `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:237$6'.
  created $dff cell `$procdff$5819' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8153$2632'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8153$2632'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8144$2630'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8108$2629'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8108$2629'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:8045$2619'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7979$2605'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7979$2605'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7960$2604'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7960$2604'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7657$2557'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7483$2556'.
Removing empty process `td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7483$2556'.
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7462$3107'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7462$3107'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7458$3106'.
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7451$3105'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7451$3105'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7164$2521'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7074$2520'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7074$2520'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6984$3103'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6984$3103'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6980$3102'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6973$3101'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6973$3101'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7053$3099'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7053$3099'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7049$3098'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7042$3097'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7042$3097'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6913$2502'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6913$2502'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6903$2491'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6903$2491'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6665$3096'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6664$3095'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6663$3094'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6662$3093'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6661$3092'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6660$3091'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6659$3090'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6658$3089'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6657$3088'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6656$3087'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6655$3086'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6825$3075'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6825$3075'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6815$3067'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6815$3067'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6805$3059'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6805$3059'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6792$3052'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6792$3052'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6783$3050'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6783$3050'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6774$3048'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6774$3048'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6762$3044'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6762$3044'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6750$3040'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6750$3040'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6603$2347'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6603$2347'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6593$2336'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6593$2336'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6428$2965'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6427$2964'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6426$2963'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6425$2962'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6424$2961'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6511$2950'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6511$2950'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6501$2942'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6501$2942'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6491$2934'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6491$2934'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6479$2930'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6479$2930'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6467$2926'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6467$2926'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6383$2287'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6383$2287'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6373$2276'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6373$2276'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6133$2920'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6132$2919'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6131$2918'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6130$2917'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6129$2916'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6128$2915'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6127$2914'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6126$2913'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6125$2912'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6124$2911'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6123$2910'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6299$2899'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6299$2899'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6289$2891'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6289$2891'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6279$2883'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6279$2883'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6266$2876'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6266$2876'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6253$2869'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6253$2869'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6244$2867'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6244$2867'.
Found and cleaned up 1 empty switch in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6235$2865'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6235$2865'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6223$2861'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6223$2861'.
Found and cleaned up 3 empty switches in `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6211$2857'.
Removing empty process `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6211$2857'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6074$2138'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6074$2138'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6064$2127'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6064$2127'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5826$2793'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5825$2792'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5824$2791'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5823$2790'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5822$2789'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5821$2788'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5820$2787'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5819$2786'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5818$2785'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5817$2784'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5816$2783'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5986$2772'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5986$2772'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5976$2764'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5976$2764'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5966$2756'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5966$2756'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5953$2749'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5953$2749'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5944$2747'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5944$2747'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5935$2745'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5935$2745'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5923$2741'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5923$2741'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5911$2737'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5911$2737'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1993'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5748$1973'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5729$1969'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5729$1969'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5721$1965'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5721$1965'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5713$1961'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5713$1961'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5705$1946'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5705$1946'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5697$1931'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5697$1931'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5689$1924'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5689$1924'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5681$1909'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5681$1909'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5673$1902'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5673$1902'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5665$1887'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5665$1887'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5657$1880'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5657$1880'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5649$1865'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5649$1865'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5641$1858'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5641$1858'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5631$1843'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5631$1843'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5617$1837'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5617$1837'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5607$1822'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5607$1822'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5599$1818'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5599$1818'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5591$1803'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5591$1803'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5585$1788'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5585$1788'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5579$1771'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5579$1771'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5573$1752'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5573$1752'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5561$1746'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5561$1746'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5549$1729'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5549$1729'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5541$1727'.
Removing empty process `td_fused_top_tdf9_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5541$1727'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1726'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5348$1690'.
Found and cleaned up 6 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5283$1639'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5283$1639'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5275$1624'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5275$1624'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5267$1609'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5267$1609'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5259$1602'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5259$1602'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5251$1595'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5251$1595'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5243$1580'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5243$1580'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5235$1565'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5235$1565'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5227$1558'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5227$1558'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5219$1551'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5219$1551'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5211$1545'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5211$1545'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5203$1529'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5203$1529'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5195$1513'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5195$1513'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5181$1505'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5181$1505'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5167$1497'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5167$1497'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5159$1485'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5159$1485'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5151$1473'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5151$1473'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5137$1465'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5137$1465'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5123$1457'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5123$1457'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5115$1455'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5115$1455'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5107$1447'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5107$1447'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5099$1443'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5099$1443'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5091$1439'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5091$1439'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5083$1437'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5083$1437'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5075$1435'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5075$1435'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5066$1429'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5066$1429'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5059$1425'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5059$1425'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5053$1419'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5053$1419'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5045$1417'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5045$1417'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5039$1415'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5039$1415'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5033$1407'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5033$1407'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5025$1398'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5025$1398'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5013$1392'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5013$1392'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5001$1384'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5001$1384'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4989$1380'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4989$1380'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4981$1378'.
Removing empty process `td_fused_top_tdf9_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4981$1378'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1377'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4797$1376'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4771$1367'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4728$1345'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4728$1345'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4720$1337'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4720$1337'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4712$1331'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4712$1331'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4704$1322'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4704$1322'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4696$1315'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4696$1315'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4688$1309'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4688$1309'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4680$1307'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4680$1307'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4672$1299'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4672$1299'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4664$1295'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4664$1295'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4656$1291'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4656$1291'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4648$1289'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4648$1289'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4640$1287'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4640$1287'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4634$1285'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4634$1285'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4628$1281'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4628$1281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4622$1275'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4622$1275'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4614$1259'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4614$1259'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4600$1244'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4600$1244'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4588$1229'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4588$1229'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4576$1225'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4576$1225'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4568$1223'.
Removing empty process `td_fused_top_tdf9_readFilters64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4568$1223'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1222'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4467$1221'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4433$1214'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4392$1178'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4392$1178'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4384$1172'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4384$1172'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4376$1166'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4376$1166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4368$1162'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4368$1162'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4360$1156'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4360$1156'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4352$1154'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4352$1154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4344$1138'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4344$1138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4336$1134'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4336$1134'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4328$1132'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4328$1132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4320$1130'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4320$1130'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4314$1126'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4314$1126'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4307$1120'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4307$1120'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4301$1114'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4301$1114'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4286$1112'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4278$1108'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4278$1108'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4270$1094'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4270$1094'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4258$1085'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4258$1085'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4248$1082'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4248$1082'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4238$1079'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4238$1079'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4228$1076'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4228$1076'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4218$1073'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4218$1073'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4208$1070'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4208$1070'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4194$1065'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4194$1065'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4182$1052'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4182$1052'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4170$1048'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4170$1048'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4162$1046'.
Removing empty process `td_fused_top_tdf9_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4162$1046'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$1045'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3957$1017'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3927$1013'.
Found and cleaned up 12 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3770$960'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3770$960'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3752$946'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3752$946'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3734$932'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3734$932'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3716$918'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3716$918'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3698$904'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3698$904'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3690$902'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3690$902'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3682$894'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3682$894'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3664$886'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3664$886'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3656$882'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3656$882'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3648$878'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3648$878'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3640$876'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3640$876'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3632$874'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3632$874'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3624$870'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3624$870'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3616$866'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3616$866'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3608$864'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3608$864'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3600$862'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3600$862'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3592$838'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3592$838'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3584$814'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3584$814'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3566$800'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3566$800'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3548$786'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3548$786'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3542$780'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3542$780'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3535$776'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3535$776'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3528$768'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3528$768'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3521$760'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3521$760'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3514$752'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3514$752'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3507$744'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3507$744'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3501$736'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3501$736'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3494$728'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3494$728'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3487$720'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3487$720'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3480$712'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3480$712'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3473$704'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3473$704'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3465$690'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3465$690'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3457$685'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3457$685'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3445$668'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3445$668'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3433$655'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3433$655'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3421$651'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3421$651'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3413$649'.
Removing empty process `td_fused_top_tdf9_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3413$649'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$648'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3174$642'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3111$631'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3111$631'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3103$627'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3103$627'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3095$623'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3095$623'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3087$619'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3087$619'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3079$617'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3079$617'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3071$613'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3071$613'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3063$609'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3063$609'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3057$607'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3057$607'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3051$605'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3051$605'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3043$597'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3043$597'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3035$589'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3035$589'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3023$583'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3023$583'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3015$581'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3015$581'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3005$576'.
Removing empty process `td_fused_top_tdf9_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3005$576'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$575'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2911$571'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2898$570'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2898$570'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2890$563'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2890$563'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2882$556'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2882$556'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2874$552'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2874$552'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2866$545'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2866$545'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2856$537'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2856$537'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2844$528'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2844$528'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2836$526'.
Removing empty process `td_fused_top_Block_entry_proc_proc550.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2836$526'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$525'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2771$517'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2670$508'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2670$508'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2662$499'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2662$499'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2654$492'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2654$492'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2646$490'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2646$490'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2638$486'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2638$486'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2630$484'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2630$484'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2622$475'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2622$475'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2614$473'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2614$473'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2608$471'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2608$471'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2602$469'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2602$469'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2596$467'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2596$467'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2584$463'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2584$463'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2576$461'.
Removing empty process `td_fused_top_tdf9_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2576$461'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$460'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2424$459'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2384$444'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2354$429'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2354$429'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2346$425'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2346$425'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2338$423'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2338$423'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2330$412'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2330$412'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2322$405'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2322$405'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2314$394'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2314$394'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2306$387'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2306$387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2298$385'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2298$385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2290$381'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2290$381'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2282$377'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2282$377'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2274$375'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2274$375'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2268$362'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2268$362'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2262$349'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2262$349'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2256$336'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2256$336'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2250$323'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2250$323'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2244$321'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2244$321'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2238$317'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2238$317'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2231$315'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2231$315'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2223$299'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2223$299'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2211$295'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2211$295'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2203$293'.
Removing empty process `td_fused_top_tdf9_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2203$293'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2091$292'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2091$292'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2080$291'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2080$291'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2013$290'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2012$289'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2011$288'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2020$260'.
Removing empty process `td_fused_top_fifo_w6_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2020$260'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1966$259'.
Removing empty process `td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1966$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
Removing empty process `td_fused_top_fifo_w6_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1950$258'.
Removing empty process `td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1883$257'.
Removing empty process `td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1882$256'.
Removing empty process `td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1881$255'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1890$227'.
Removing empty process `td_fused_top_fifo_w6_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1890$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1836$226'.
Removing empty process `td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1836$226'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
Removing empty process `td_fused_top_fifo_w4_d7_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1820$225'.
Removing empty process `td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1753$224'.
Removing empty process `td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1752$223'.
Removing empty process `td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1751$222'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1760$194'.
Removing empty process `td_fused_top_fifo_w4_d7_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1760$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1706$193'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1706$193'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1690$192'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1623$191'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1622$190'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1621$189'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1630$161'.
Removing empty process `td_fused_top_fifo_w8_d7_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1630$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1581$160'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1581$160'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1570$159'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1570$159'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1503$158'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1502$157'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1501$156'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1510$128'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x6.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1510$128'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1461$127'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1461$127'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1450$126'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1450$126'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1383$125'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1382$124'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1381$123'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1390$95'.
Removing empty process `td_fused_top_start_for_tdf9_readFilters64_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1390$95'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$94'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1149$60'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1149$60'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1137$56'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48462.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1137$56'.
Removing empty process `td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:0$55'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:285$50'.
Removing empty process `td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:285$50'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:277$44'.
Removing empty process `td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:277$44'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:269$38'.
Removing empty process `td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:269$38'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:261$34'.
Removing empty process `td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:261$34'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:249$20'.
Removing empty process `td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:249$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:237$6'.
Removing empty process `td_fused_top_tdf9_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:237$6'.
Cleaned up 480 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~127 debug messages>
Optimizing module td_fused_top_tdf9_readInputs.
<suppressed ~238 debug messages>
Optimizing module td_fused_top_tdf9_readFilters64.
<suppressed ~103 debug messages>
Optimizing module td_fused_top_tdf9_dot_product.
<suppressed ~146 debug messages>
Optimizing module td_fused_top_tdf9_accum_1.
<suppressed ~327 debug messages>
Optimizing module td_fused_top_tdf9_accum_2.
<suppressed ~36 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc550.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf9_adjust.
<suppressed ~31 debug messages>
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.
<suppressed ~72 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
<suppressed ~13 debug messages>
Optimizing module td_fused_top_tdf9_16.
<suppressed ~17 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_readFilters64.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_Block_entry_proc_proc550.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_tdf9_16.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
<suppressed ~420 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
<suppressed ~321 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
<suppressed ~123 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
<suppressed ~99 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_16'.
<suppressed ~24 debug messages>
Removed a total of 752 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7249$2523: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:7249$2523: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3384.
    dead port 2/2 on $mux $procmux$3378.
    dead port 2/2 on $mux $procmux$3372.
    dead port 2/2 on $mux $procmux$3357.
    dead port 2/2 on $mux $procmux$3351.
    dead port 2/2 on $mux $procmux$3345.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3504.
    dead port 2/2 on $mux $procmux$3498.
    dead port 2/2 on $mux $procmux$3492.
    dead port 2/2 on $mux $procmux$3474.
    dead port 2/2 on $mux $procmux$3468.
    dead port 2/2 on $mux $procmux$3462.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3576.
    dead port 2/2 on $mux $procmux$3570.
    dead port 2/2 on $mux $procmux$3564.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3707.
    dead port 2/2 on $mux $procmux$3701.
    dead port 2/2 on $mux $procmux$3695.
    dead port 2/2 on $mux $procmux$3680.
    dead port 2/2 on $mux $procmux$3674.
    dead port 2/2 on $mux $procmux$3668.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3828.
    dead port 1/2 on $mux $procmux$3821.
    dead port 1/2 on $mux $procmux$3809.
    dead port 2/2 on $mux $procmux$3809.
    dead port 2/2 on $mux $procmux$3831.
    dead port 2/2 on $mux $procmux$3833.
    dead port 2/2 on $mux $procmux$3839.
    dead port 1/2 on $mux $procmux$3797.
    dead port 2/2 on $mux $procmux$3797.
    dead port 1/2 on $mux $procmux$3815.
    dead port 2/2 on $mux $procmux$3815.
    dead port 1/2 on $mux $procmux$3803.
    dead port 2/2 on $mux $procmux$3803.
    dead port 1/2 on $mux $procmux$3848.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3977.
    dead port 1/2 on $mux $procmux$4017.
    dead port 2/2 on $mux $procmux$4019.
    dead port 2/2 on $mux $procmux$4025.
    dead port 1/2 on $mux $procmux$4035.
    dead port 2/2 on $mux $procmux$4037.
    dead port 2/2 on $mux $procmux$3983.
    dead port 2/2 on $mux $procmux$4043.
    dead port 1/2 on $mux $procmux$3993.
    dead port 1/2 on $mux $procmux$3959.
    dead port 2/2 on $mux $procmux$3959.
    dead port 2/2 on $mux $procmux$3887.
    dead port 2/2 on $mux $procmux$3995.
    dead port 2/2 on $mux $procmux$3918.
    dead port 1/2 on $mux $procmux$3947.
    dead port 2/2 on $mux $procmux$3947.
    dead port 2/2 on $mux $procmux$3890.
    dead port 2/2 on $mux $procmux$4001.
    dead port 2/2 on $mux $procmux$3892.
    dead port 2/2 on $mux $procmux$3899.
    dead port 2/2 on $mux $procmux$3905.
    dead port 1/2 on $mux $procmux$3975.
    dead port 2/2 on $mux $procmux$3908.
    dead port 1/2 on $mux $procmux$3956.
    dead port 2/2 on $mux $procmux$3956.
    dead port 2/2 on $mux $procmux$3910.
    dead port 1/2 on $mux $procmux$3944.
    dead port 2/2 on $mux $procmux$3944.
    dead port 2/2 on $mux $procmux$3928.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4130.
    dead port 2/2 on $mux $procmux$4137.
    dead port 1/2 on $mux $procmux$4196.
    dead port 2/2 on $mux $procmux$4196.
    dead port 2/2 on $mux $procmux$4145.
    dead port 1/2 on $mux $procmux$4162.
    dead port 2/2 on $mux $procmux$4162.
    dead port 2/2 on $mux $procmux$4125.
    dead port 2/2 on $mux $procmux$4128.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4249.
    dead port 1/2 on $mux $procmux$4322.
    dead port 2/2 on $mux $procmux$4322.
    dead port 1/2 on $mux $procmux$4232.
    dead port 2/2 on $mux $procmux$4241.
    dead port 2/2 on $mux $procmux$4234.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4730.
    dead port 2/2 on $mux $procmux$4430.
    dead port 2/2 on $mux $procmux$4442.
    dead port 2/2 on $mux $procmux$4453.
    dead port 2/2 on $mux $procmux$4456.
    dead port 2/2 on $mux $procmux$4458.
    dead port 2/2 on $mux $procmux$4471.
    dead port 2/2 on $mux $procmux$4485.
    dead port 1/2 on $mux $procmux$4797.
    dead port 2/2 on $mux $procmux$4500.
    dead port 1/2 on $mux $procmux$4800.
    dead port 1/2 on $mux $procmux$4803.
    dead port 2/2 on $mux $procmux$4516.
    dead port 2/2 on $mux $procmux$4805.
    dead port 1/2 on $mux $procmux$4812.
    dead port 1/2 on $mux $procmux$4815.
    dead port 2/2 on $mux $procmux$4817.
    dead port 1/2 on $mux $procmux$4824.
    dead port 2/2 on $mux $procmux$4826.
    dead port 1/2 on $mux $procmux$4632.
    dead port 2/2 on $mux $procmux$4634.
    dead port 2/2 on $mux $procmux$4832.
    dead port 1/2 on $mux $procmux$4842.
    dead port 1/2 on $mux $procmux$4845.
    dead port 1/2 on $mux $procmux$4725.
    dead port 1/2 on $mux $procmux$4848.
    dead port 2/2 on $mux $procmux$4850.
    dead port 1/2 on $mux $procmux$4857.
    dead port 1/2 on $mux $procmux$4860.
    dead port 1/2 on $mux $procmux$4536.
    dead port 2/2 on $mux $procmux$4862.
    dead port 1/2 on $mux $procmux$4539.
    dead port 1/2 on $mux $procmux$4542.
    dead port 1/2 on $mux $procmux$4869.
    dead port 2/2 on $mux $procmux$4544.
    dead port 2/2 on $mux $procmux$4871.
    dead port 1/2 on $mux $procmux$4551.
    dead port 2/2 on $mux $procmux$4877.
    dead port 1/2 on $mux $procmux$4554.
    dead port 2/2 on $mux $procmux$4556.
    dead port 2/2 on $mux $procmux$4409.
    dead port 1/2 on $mux $procmux$4563.
    dead port 2/2 on $mux $procmux$4565.
    dead port 1/2 on $mux $procmux$4749.
    dead port 2/2 on $mux $procmux$4571.
    dead port 1/2 on $mux $procmux$4581.
    dead port 1/2 on $mux $procmux$4584.
    dead port 1/2 on $mux $procmux$4587.
    dead port 2/2 on $mux $procmux$4589.
    dead port 1/2 on $mux $procmux$4596.
    dead port 1/2 on $mux $procmux$4599.
    dead port 2/2 on $mux $procmux$4601.
    dead port 1/2 on $mux $procmux$4608.
    dead port 2/2 on $mux $procmux$4610.
    dead port 2/2 on $mux $procmux$4616.
    dead port 1/2 on $mux $procmux$4626.
    dead port 1/2 on $mux $procmux$4629.
    dead port 1/2 on $mux $procmux$4641.
    dead port 1/2 on $mux $procmux$4644.
    dead port 2/2 on $mux $procmux$4646.
    dead port 2/2 on $mux $procmux$4396.
    dead port 1/2 on $mux $procmux$4653.
    dead port 2/2 on $mux $procmux$4655.
    dead port 1/2 on $mux $procmux$4737.
    dead port 2/2 on $mux $procmux$4404.
    dead port 2/2 on $mux $procmux$4661.
    dead port 1/2 on $mux $procmux$4728.
    dead port 1/2 on $mux $procmux$4671.
    dead port 1/2 on $mux $procmux$4674.
    dead port 1/2 on $mux $procmux$4677.
    dead port 2/2 on $mux $procmux$4679.
    dead port 1/2 on $mux $procmux$4686.
    dead port 1/2 on $mux $procmux$4689.
    dead port 1/2 on $mux $procmux$4740.
    dead port 2/2 on $mux $procmux$4691.
    dead port 1/2 on $mux $procmux$4698.
    dead port 2/2 on $mux $procmux$4751.
    dead port 2/2 on $mux $procmux$4742.
    dead port 2/2 on $mux $procmux$4700.
    dead port 2/2 on $mux $procmux$4757.
    dead port 2/2 on $mux $procmux$4407.
    dead port 2/2 on $mux $procmux$4387.
    dead port 2/2 on $mux $procmux$4706.
    dead port 2/2 on $mux $procmux$4419.
    dead port 1/2 on $mux $procmux$4722.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4988.
    dead port 2/2 on $mux $procmux$4972.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc550..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2775$524: \add_i_i_i_reg_199 -> { 1'0 \add_i_i_i_reg_199 [14:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5108.
    dead port 1/2 on $mux $procmux$5139.
    dead port 2/2 on $mux $procmux$5139.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5197.
    dead port 2/2 on $mux $procmux$5197.
    dead port 2/2 on $mux $procmux$5181.
    dead port 1/2 on $mux $procmux$5203.
    dead port 2/2 on $mux $procmux$5203.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 174 multiplexer ports.
<suppressed ~469 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3124: { $procmux$3168_CMP $procmux$3167_CMP $auto$opt_reduce.cc:134:opt_mux$5858 }
    New ctrl vector for $pmux cell $procmux$3139: { $procmux$3168_CMP $procmux$3167_CMP $auto$opt_reduce.cc:134:opt_mux$5860 }
    New ctrl vector for $pmux cell $procmux$3119: { $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$5862 }
    New ctrl vector for $pmux cell $procmux$3159: { $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$5864 }
    New ctrl vector for $pmux cell $procmux$3134: { $procmux$3168_CMP $procmux$3167_CMP $auto$opt_reduce.cc:134:opt_mux$5866 }
    New ctrl vector for $pmux cell $procmux$3114: { $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$5868 }
    New ctrl vector for $pmux cell $procmux$3129: { $procmux$3168_CMP $procmux$3167_CMP $auto$opt_reduce.cc:134:opt_mux$5870 }
    New ctrl vector for $pmux cell $procmux$3164: { }
    New ctrl vector for $pmux cell $procmux$3109: { $procmux$3168_CMP $auto$opt_reduce.cc:134:opt_mux$5872 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3224: { }
    New ctrl vector for $pmux cell $procmux$3174: { $procmux$3228_CMP $procmux$3227_CMP $auto$opt_reduce.cc:134:opt_mux$5874 }
    New ctrl vector for $pmux cell $procmux$3169: { $procmux$3228_CMP $auto$opt_reduce.cc:134:opt_mux$5876 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$3259: { $procmux$3268_CMP $procmux$3266_CMP $auto$opt_reduce.cc:134:opt_mux$5878 }
    New ctrl vector for $pmux cell $procmux$3264: { $procmux$3268_CMP $auto$opt_reduce.cc:134:opt_mux$5880 $procmux$3265_CMP }
    New ctrl vector for $pmux cell $procmux$3249: { $procmux$3268_CMP $procmux$3267_CMP $auto$opt_reduce.cc:134:opt_mux$5882 }
    New ctrl vector for $pmux cell $procmux$3244: { $procmux$3248_CMP $auto$opt_reduce.cc:134:opt_mux$5884 $procmux$3245_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3370:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3370_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3370_Y [0]
      New connections: $procmux$3370_Y [15:1] = { $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] $procmux$3370_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3343:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3343_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3343_Y [0]
      New connections: $procmux$3343_Y [15:1] = { $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] $procmux$3343_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3387:
      Old ports: A=16'0000000000000000, B=$procmux$3370_Y, Y=$procmux$3387_Y
      New ports: A=1'0, B=$procmux$3370_Y [0], Y=$procmux$3387_Y [0]
      New connections: $procmux$3387_Y [15:1] = { $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] $procmux$3387_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3360:
      Old ports: A=16'0000000000000000, B=$procmux$3343_Y, Y=$procmux$3360_Y
      New ports: A=1'0, B=$procmux$3343_Y [0], Y=$procmux$3360_Y [0]
      New connections: $procmux$3360_Y [15:1] = { $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] $procmux$3360_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3490:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3490_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3490_Y [0]
      New connections: $procmux$3490_Y [15:1] = { $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] $procmux$3490_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3460:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3460_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3460_Y [0]
      New connections: $procmux$3460_Y [15:1] = { $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] $procmux$3460_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3507:
      Old ports: A=16'0000000000000000, B=$procmux$3490_Y, Y=$procmux$3507_Y
      New ports: A=1'0, B=$procmux$3490_Y [0], Y=$procmux$3507_Y [0]
      New connections: $procmux$3507_Y [15:1] = { $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] $procmux$3507_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3477:
      Old ports: A=16'0000000000000000, B=$procmux$3460_Y, Y=$procmux$3477_Y
      New ports: A=1'0, B=$procmux$3460_Y [0], Y=$procmux$3477_Y [0]
      New connections: $procmux$3477_Y [15:1] = { $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] $procmux$3477_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3562:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3562_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3562_Y [0]
      New connections: $procmux$3562_Y [15:1] = { $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] $procmux$3562_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3579:
      Old ports: A=16'0000000000000000, B=$procmux$3562_Y, Y=$procmux$3579_Y
      New ports: A=1'0, B=$procmux$3562_Y [0], Y=$procmux$3579_Y [0]
      New connections: $procmux$3579_Y [15:1] = { $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] $procmux$3579_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3693:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3693_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3693_Y [0]
      New connections: $procmux$3693_Y [15:1] = { $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] $procmux$3693_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3666:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3666_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3666_Y [0]
      New connections: $procmux$3666_Y [15:1] = { $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] $procmux$3666_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3710:
      Old ports: A=16'0000000000000000, B=$procmux$3693_Y, Y=$procmux$3710_Y
      New ports: A=1'0, B=$procmux$3693_Y [0], Y=$procmux$3710_Y [0]
      New connections: $procmux$3710_Y [15:1] = { $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] $procmux$3710_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3683:
      Old ports: A=16'0000000000000000, B=$procmux$3666_Y, Y=$procmux$3683_Y
      New ports: A=1'0, B=$procmux$3666_Y [0], Y=$procmux$3683_Y [0]
      New connections: $procmux$3683_Y [15:1] = { $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] $procmux$3683_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_readFilters64.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc550.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462.
  Optimizing cells in module \td_fused_top_tdf9_16.
Performed a total of 30 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
<suppressed ~15 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Finding identical cells in module `\td_fused_top_tdf9_16'.
Removed a total of 41 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$5569 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5570 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5571 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5575 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5574 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5576 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$5577 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$5578 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$5582 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5581 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5586 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$5585 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$5590 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6908$2501_DATA, Q = \q0).
Adding SRST signal on $procdff$5594 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3398_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5898 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5602 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3453_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5902 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3451_Y, Q = \iptr).
Adding SRST signal on $procdff$5600 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5601 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3445_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5905 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3443_Y, Q = \tptr).
Adding SRST signal on $procdff$5599 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5597 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3431_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5908 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6797$3058_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5598 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3425_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5910 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3425_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5596 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3417_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5914 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3417_Y, Q = \count).
Adding SRST signal on $procdff$5595 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3409_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5918 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 (D = $procmux$3409_Y, Q = \full_n).
Adding EN signal on $procdff$5607 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6598$2346_DATA, Q = \q0).
Adding EN signal on $procdff$5603 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6608$2357_DATA, Q = \q1).
Adding SRST signal on $procdff$5614 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3545_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5924 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3543_Y, Q = \tptr).
Adding SRST signal on $procdff$5615 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3553_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5926 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3551_Y, Q = \iptr).
Adding SRST signal on $procdff$5612 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3529_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5928 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3529_Y, Q = \full_n).
Adding SRST signal on $procdff$5613 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3537_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5932 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3537_Y, Q = \count).
Adding SRST signal on $procdff$5611 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = $procmux$3518_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5936 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$5616 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6386$2288_DATA, Q = \q1).
Adding EN signal on $procdff$5617 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6378$2286_DATA, Q = \q0).
Adding SRST signal on $procdff$5631 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3659_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5942 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3657_Y, Q = \iptr).
Adding SRST signal on $procdff$5629 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5630 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3651_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5945 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3649_Y, Q = \tptr).
Adding SRST signal on $procdff$5627 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3631_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5947 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3631_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5628 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5626 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3637_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5952 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6258$2875_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5625 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3617_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5954 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3617_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$5623 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3609_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5958 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3609_Y, Q = \count).
Adding SRST signal on $procdff$5624 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3623_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5962 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6271$2882_Y, Q = \reg_q1).
Adding SRST signal on $procdff$5621 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3590_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5964 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5622 ($dff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3601_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5968 ($sdff) from module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 (D = $procmux$3601_Y, Q = \full_n).
Adding EN signal on $procdff$5635 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:6069$2137_DATA, Q = \q0).
Adding SRST signal on $procdff$5645 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$5647 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3776_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5974 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3774_Y, Q = \iptr).
Adding SRST signal on $procdff$5646 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3768_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5976 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3766_Y, Q = \tptr).
Adding SRST signal on $procdff$5644 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$5643 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3748_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5979 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3748_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$5642 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3754_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5983 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5958$2755_Y, Q = \reg_q0).
Adding SRST signal on $procdff$5641 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3740_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5985 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3740_Y, Q = \count).
Adding SRST signal on $procdff$5640 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3732_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5989 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3732_Y, Q = \full_n).
Adding SRST signal on $procdff$5639 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = $procmux$3721_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5993 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$5653 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5652 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3873_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5651 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3868_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6001 ($sdff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3868_Y, Q = \start_once_reg).
Adding EN signal on $procdff$5650 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5768$1992_Y, Q = \i).
Adding SRST signal on $auto$ff.cc:262:slice$6005 ($dffe) from module td_fused_top_tdf9_get_next_ijk (D = \add_ln83_fu_160_p2, Q = \i, rval = 16'0000000000000000).
Adding EN signal on $procdff$5649 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3842_Y, Q = \j).
Adding EN signal on $procdff$5648 ($dff) from module td_fused_top_tdf9_get_next_ijk (D = $procmux$3824_Y, Q = \k).
Adding SRST signal on $procdff$5670 ($dff) from module td_fused_top_tdf9_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$5669 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4111_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5668 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4103_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6013 ($sdff) from module td_fused_top_tdf9_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5667 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4098_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6017 ($sdff) from module td_fused_top_tdf9_readInputs (D = $procmux$4098_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$5666 ($dff) from module td_fused_top_tdf9_readInputs (D = $procmux$4093_Y, Q = \kk_0_i_i_reg_180).
Adding EN signal on $procdff$5665 ($dff) from module td_fused_top_tdf9_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5322$1688_Y, Q = \add_ln25_reg_466).
Adding EN signal on $procdff$5661 ($dff) from module td_fused_top_tdf9_readInputs (D = \indices_01_dout [3:0], Q = \trunc_ln135_reg_432).
Adding EN signal on $procdff$5660 ($dff) from module td_fused_top_tdf9_readInputs (D = \kk_0_i_i_reg_180 [7:0], Q = \empty_68_reg_491).
Adding EN signal on $procdff$5659 ($dff) from module td_fused_top_tdf9_readInputs (D = \icmp_ln25_reg_457, Q = \icmp_ln25_reg_457_pp0_iter1_reg).
Adding EN signal on $procdff$5658 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5380$1710_Y, Q = \icmp_ln25_reg_457).
Adding EN signal on $procdff$5657 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5404$1722_Y, Q = \select_ln33_3_reg_486).
Adding SRST signal on $auto$ff.cc:262:slice$6029 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_3_fu_381_p1, Q = \select_ln33_3_reg_486, rval = 16'0000000000000000).
Adding EN signal on $procdff$5656 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5402$1720_Y, Q = \select_ln33_2_reg_481).
Adding SRST signal on $auto$ff.cc:262:slice$6031 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_2_fu_360_p1, Q = \select_ln33_2_reg_481, rval = 16'0000000000000000).
Adding EN signal on $procdff$5655 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5400$1718_Y, Q = \select_ln33_1_reg_476).
Adding SRST signal on $auto$ff.cc:262:slice$6033 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_1_fu_339_p1, Q = \select_ln33_1_reg_476, rval = 16'0000000000000000).
Adding EN signal on $procdff$5654 ($dff) from module td_fused_top_tdf9_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5406$1724_Y, Q = \select_ln33_reg_471).
Adding SRST signal on $auto$ff.cc:262:slice$6035 ($dffe) from module td_fused_top_tdf9_readInputs (D = \bitcast_ln32_fu_318_p1, Q = \select_ln33_reg_471, rval = 16'0000000000000000).
Adding EN signal on $procdff$5662 ($dff) from module td_fused_top_tdf9_readInputs (D = \indices_12_dout, Q = \col_coord_reg_437).
Adding EN signal on $procdff$5664 ($dff) from module td_fused_top_tdf9_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5324$1689_Y, Q = \add_ln32_reg_452).
Adding EN signal on $procdff$5663 ($dff) from module td_fused_top_tdf9_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:5388$1711_Y, Q = \is_padding_reg_442).
Adding SRST signal on $procdff$5679 ($dff) from module td_fused_top_tdf9_readFilters64 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5678 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $procmux$4215_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5677 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $procmux$4207_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6044 ($sdff) from module td_fused_top_tdf9_readFilters64 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5676 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $procmux$4202_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$5675 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $procmux$4194_Y, Q = \kk_0_0_i_i_reg_93).
Setting constant 0-bit at position 0 on $procdff$5671 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 1 on $procdff$5671 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 2 on $procdff$5671 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 3 on $procdff$5671 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 4 on $procdff$5671 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 5 on $procdff$5671 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 6 on $procdff$5671 ($dff) from module td_fused_top_tdf9_readFilters64.
Setting constant 0-bit at position 7 on $procdff$5671 ($dff) from module td_fused_top_tdf9_readFilters64.
Adding EN signal on $procdff$5673 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4783$1375_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$5672 ($dff) from module td_fused_top_tdf9_readFilters64 (D = \indices_23_dout, Q = \tmp_reg_144 [13:8]).
Adding EN signal on $procdff$5674 ($dff) from module td_fused_top_tdf9_readFilters64 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4755$1365_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$5714 ($dff) from module td_fused_top_tdf9_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$5713 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4371_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5712 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4363_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6059 ($sdff) from module td_fused_top_tdf9_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5711 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4358_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$5710 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4350_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$5709 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4345_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$5707 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4335_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$5706 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4330_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$5705 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4325_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$5704 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4320_Y, Q = \ic_0_0_reg_69).
Adding EN signal on $procdff$5703 ($dff) from module td_fused_top_tdf9_dot_product (D = \idxprom17_0_0_reg_111 [8:0], Q = \idxprom17_0_0_reg_111_pp0_iter1_reg [8:0]).
Adding EN signal on $procdff$5702 ($dff) from module td_fused_top_tdf9_dot_product (D = \icmp_ln149_reg_107, Q = \icmp_ln149_reg_107_pp0_iter1_reg).
Adding EN signal on $procdff$5701 ($dff) from module td_fused_top_tdf9_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:4455$1220_Y, Q = \icmp_ln149_reg_107).
Adding EN signal on $procdff$5690 ($dff) from module td_fused_top_tdf9_dot_product (D = \ic_0_0_reg_69, Q = \idxprom17_0_0_reg_111 [8:0]).
Adding EN signal on $procdff$5689 ($dff) from module td_fused_top_tdf9_dot_product (D = \weight_vecs_0_0_0_q0, Q = \weight_vecs_0_0_0_load_reg_131).
Adding EN signal on $procdff$5688 ($dff) from module td_fused_top_tdf9_dot_product (D = \ifmap_vec_0_0_q0, Q = \ifmap_vec_0_0_load_reg_126).
Adding SRST signal on $procdff$5708 ($dff) from module td_fused_top_tdf9_dot_product (D = $procmux$4340_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$5687 ($dff) from module td_fused_top_tdf9_dot_product (D = \grp_fu_80_p2, Q = \mul_reg_136).
Setting constant 0-bit at position 0 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 1 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 2 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 3 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 4 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 5 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 6 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 7 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 8 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 9 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 10 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 11 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 12 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 13 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 14 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 15 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 16 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 17 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 18 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 19 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 20 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 21 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 22 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 23 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 24 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 25 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 26 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 27 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 28 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 29 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 30 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 31 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 32 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 33 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 34 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 35 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 36 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 37 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 38 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 39 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 40 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 41 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 42 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 43 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 44 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 45 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 46 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 47 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 48 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 49 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 50 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 51 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 52 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 53 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Setting constant 0-bit at position 54 on $procdff$5680 ($dff) from module td_fused_top_tdf9_dot_product.
Adding SRST signal on $procdff$5740 ($dff) from module td_fused_top_tdf9_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 11'00000000001).
Adding SRST signal on $procdff$5739 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4948_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5738 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4940_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6084 ($sdff) from module td_fused_top_tdf9_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$5737 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4935_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6088 ($sdff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4935_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$5736 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4927_Y, Q = \q_reg_278, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6092 ($sdff) from module td_fused_top_tdf9_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3861$1012_Y, Q = \q_reg_278).
Adding EN signal on $procdff$5734 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_1_reg_523).
Adding EN signal on $procdff$5733 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_518).
Adding EN signal on $procdff$5732 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_3_reg_543).
Adding EN signal on $procdff$5731 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_2_reg_538).
Adding EN signal on $procdff$5730 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_5_reg_563).
Adding EN signal on $procdff$5729 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_4_reg_558).
Adding EN signal on $procdff$5728 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_7_reg_583).
Adding EN signal on $procdff$5735 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4925_Y, Q = \x_reg_170).
Adding EN signal on $procdff$5727 ($dff) from module td_fused_top_tdf9_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_6_reg_578).
Adding EN signal on $procdff$5726 ($dff) from module td_fused_top_tdf9_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3859$1011_Y, Q = \add_ln25_reg_588).
Adding EN signal on $procdff$5725 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_0_01_reg_266).
Adding EN signal on $procdff$5724 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_1_02_reg_254).
Adding EN signal on $procdff$5723 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_2_03_reg_242).
Adding EN signal on $procdff$5722 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_3_04_reg_230).
Adding EN signal on $procdff$5721 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_4_05_reg_218).
Adding EN signal on $procdff$5720 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_5_06_reg_206).
Adding EN signal on $procdff$5719 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_307_p2, Q = \psum_6_07_reg_194).
Adding EN signal on $procdff$5718 ($dff) from module td_fused_top_tdf9_accum_1 (D = \grp_fu_312_p2, Q = \psum_7_08_reg_182).
Adding EN signal on $procdff$5717 ($dff) from module td_fused_top_tdf9_accum_1 (D = \tmp_reg_494, Q = \tmp_reg_494_pp0_iter1_reg).
Adding EN signal on $procdff$5716 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4715_Y [8], Q = \tmp_reg_494).
Adding EN signal on $procdff$5715 ($dff) from module td_fused_top_tdf9_accum_1 (D = $procmux$4715_Y [7:0], Q = \trunc_ln25_reg_498).
Adding SRST signal on $procdff$5747 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$5046_Y, Q = \accum_in_2_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5746 ($dff) from module td_fused_top_tdf9_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 11'00000000001).
Adding SRST signal on $procdff$5745 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$5035_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5744 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$5030_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6122 ($sdff) from module td_fused_top_tdf9_accum_2 (D = \add_ln57_reg_90, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$5743 ($dff) from module td_fused_top_tdf9_accum_2 (D = $procmux$5025_Y, Q = \sum_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6124 ($sdff) from module td_fused_top_tdf9_accum_2 (D = \grp_fu_68_p2, Q = \sum_reg_55).
Adding EN signal on $procdff$5742 ($dff) from module td_fused_top_tdf9_accum_2 (D = \accum_in_q0, Q = \accum_in_load_reg_103).
Adding EN signal on $procdff$5741 ($dff) from module td_fused_top_tdf9_accum_2 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:3162$641_Y, Q = \add_ln57_reg_90).
Adding SRST signal on $procdff$5750 ($dff) from module td_fused_top_Block_entry_proc_proc550 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$5749 ($dff) from module td_fused_top_Block_entry_proc_proc550 (D = $procmux$5071_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5748 ($dff) from module td_fused_top_Block_entry_proc_proc550 (D = $procmux$5066_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5758 ($dff) from module td_fused_top_tdf9_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 23'00000000000000000000001).
Adding SRST signal on $procdff$5757 ($dff) from module td_fused_top_tdf9_adjust (D = $procmux$5165_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$5756 ($dff) from module td_fused_top_tdf9_adjust (D = \grp_fu_77_p2, Q = \add_i_i_i_reg_199).
Adding EN signal on $procdff$5755 ($dff) from module td_fused_top_tdf9_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_189).
Adding EN signal on $procdff$5754 ($dff) from module td_fused_top_tdf9_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_179).
Adding EN signal on $procdff$5753 ($dff) from module td_fused_top_tdf9_adjust (D = \adjustments_q0 [47:32], Q = \tmp_8_i_i_reg_164).
Adding EN signal on $procdff$5752 ($dff) from module td_fused_top_tdf9_adjust (D = \adjustments_q0 [31:16], Q = \tmp_7_i_i_reg_159).
Adding EN signal on $procdff$5751 ($dff) from module td_fused_top_tdf9_adjust (D = \adjustments_q0 [15:0], Q = \trunc_ln220_reg_154).
Adding SRST signal on $procdff$5770 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$5769 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5238_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$5768 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5233_Y, Q = \empty_reg_111, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6147 ($sdff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2372$440_Y, Q = \empty_reg_111).
Adding EN signal on $procdff$5767 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2396$453_Y, Q = \icmp_ln88_reg_317).
Adding EN signal on $procdff$5766 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2376$442_Y, Q = \tmp_3_cast_reg_304 [11:4]).
Adding EN signal on $procdff$5765 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:2404$457_Y, Q = \outputChanIdx).
Adding SRST signal on $auto$ff.cc:262:slice$6151 ($dffe) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \add_ln96_fu_272_p2, Q = \outputChanIdx, rval = 16'0000000000000000).
Adding EN signal on $procdff$5764 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = $procmux$5209_Y, Q = \outputCount).
Adding SRST signal on $auto$ff.cc:262:slice$6153 ($dffe) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \empty_reg_111, Q = \outputCount, rval = 16'0000000000000000).
Adding EN signal on $procdff$5763 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \p_read, Q = \outputRow).
Adding EN signal on $procdff$5762 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \p_read, Q = \outputRow_0).
Adding EN signal on $procdff$5761 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \p_read, Q = \outputRow_1).
Adding EN signal on $procdff$5760 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned (D = \p_read, Q = \outputRow_2).
Setting constant 0-bit at position 0 on $procdff$5759 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned.
Setting constant 0-bit at position 1 on $procdff$5759 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned.
Setting constant 0-bit at position 2 on $procdff$5759 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned.
Setting constant 0-bit at position 3 on $procdff$5759 ($dff) from module td_fused_top_tdf9_writeOutputs_unaligned.
Adding EN signal on $procdff$5771 ($dff) from module td_fused_top_fifo_w6_d2_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5772 ($dff) from module td_fused_top_fifo_w6_d2_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5775 ($dff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5258_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6161 ($sdff) from module td_fused_top_fifo_w6_d2_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5774 ($dff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5271_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6167 ($sdff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5271_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5773 ($dff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5279_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6175 ($sdff) from module td_fused_top_fifo_w6_d2_S_x0 (D = $procmux$5279_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5776 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5777 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5778 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5779 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5780 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5781 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5782 ($dff) from module td_fused_top_fifo_w6_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5785 ($dff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5309_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6186 ($sdff) from module td_fused_top_fifo_w6_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5784 ($dff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5322_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6192 ($sdff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5322_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5783 ($dff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5330_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6200 ($sdff) from module td_fused_top_fifo_w6_d7_S (D = $procmux$5330_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5786 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5787 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5788 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5789 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5790 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5791 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5792 ($dff) from module td_fused_top_fifo_w4_d7_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5795 ($dff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5360_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6211 ($sdff) from module td_fused_top_fifo_w4_d7_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5794 ($dff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5373_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6217 ($sdff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5373_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5793 ($dff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5381_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6225 ($sdff) from module td_fused_top_fifo_w4_d7_S (D = $procmux$5381_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5796 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5797 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$5798 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$5799 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$5800 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$5801 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$5802 ($dff) from module td_fused_top_fifo_w8_d7_S_x_shiftReg (D = \sr_5, Q = \sr_6).
Adding SRST signal on $procdff$5805 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5411_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6236 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5804 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5424_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6242 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5424_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5803 ($dff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5432_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6250 ($sdff) from module td_fused_top_fifo_w8_d7_S_x (D = $procmux$5432_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5806 ($dff) from module td_fused_top_fifo_w16_d2_S_x6_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5807 ($dff) from module td_fused_top_fifo_w16_d2_S_x6_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5810 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5446_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6256 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5809 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5459_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6262 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5459_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5808 ($dff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5467_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6270 ($sdff) from module td_fused_top_fifo_w16_d2_S_x6 (D = $procmux$5467_Y, Q = \mOutPtr).
Adding EN signal on $procdff$5811 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$5812 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$5815 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5481_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6276 ($sdff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$5814 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5494_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6282 ($sdff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5494_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$5813 ($dff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5502_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6290 ($sdff) from module td_fused_top_start_for_tdf9_readFilters64_U0 (D = $procmux$5502_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$5817 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1211$87_Y, Q = \ap_sync_reg_tdf9_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5816 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48462 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v:1213$88_Y, Q = \ap_sync_reg_tdf9_readInputs_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$5819 ($dff) from module td_fused_top_tdf9_16 (D = $procmux$5542_Y, Q = \loop_dataflow_input_count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6300 ($sdff) from module td_fused_top_tdf9_16 (D = $procmux$5542_Y, Q = \loop_dataflow_input_count).
Adding SRST signal on $procdff$5818 ($dff) from module td_fused_top_tdf9_16 (D = $procmux$5534_Y, Q = \loop_dataflow_output_count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6304 ($sdff) from module td_fused_top_tdf9_16 (D = $procmux$5534_Y, Q = \loop_dataflow_output_count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters64..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc550..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
Finding unused cells or wires in module \td_fused_top_tdf9_16..
Removed 351 unused cells and 4015 unused wires.
<suppressed ~454 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc550.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_tdf9_16.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf9_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_readFilters64.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf9_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc550..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~296 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc550.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_16.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters64.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_16'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 7 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$6128 ($sdff) from module td_fused_top_Block_entry_proc_proc550 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6308 ($sdff) from module td_fused_top_Block_entry_proc_proc550.
Adding SRST signal on $auto$ff.cc:262:slice$5997 ($sdff) from module td_fused_top_tdf9_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6311 ($sdff) from module td_fused_top_tdf9_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc550..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_16..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters64..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Removed 4 unused cells and 11 unused wires.
<suppressed ~15 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc550.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_tdf9_16.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
<suppressed ~16 debug messages>
Optimizing module td_fused_top_tdf9_readFilters64.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc550..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc550.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_16.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters64.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_16'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc550..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_16..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters64..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..
Removed 2 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc550.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_tdf9_16.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readFilters64.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc550..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d7_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readFilters64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf9_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
  Optimizing cells in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc550.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d7_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x.
  Optimizing cells in module \td_fused_top_fifo_w8_d7_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf9_16.
  Optimizing cells in module \td_fused_top_tdf9_accum_1.
  Optimizing cells in module \td_fused_top_tdf9_accum_2.
  Optimizing cells in module \td_fused_top_tdf9_adjust.
  Optimizing cells in module \td_fused_top_tdf9_dot_product.
  Optimizing cells in module \td_fused_top_tdf9_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf9_readFilters64.
  Optimizing cells in module \td_fused_top_tdf9_readInputs.
  Optimizing cells in module \td_fused_top_tdf9_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0'.
Finding identical cells in module `$paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc550'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x6_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w6_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d7_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w8_d7_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf9_16'.
Finding identical cells in module `\td_fused_top_tdf9_accum_1'.
Finding identical cells in module `\td_fused_top_tdf9_accum_2'.
Finding identical cells in module `\td_fused_top_tdf9_adjust'.
Finding identical cells in module `\td_fused_top_tdf9_dot_product'.
Finding identical cells in module `\td_fused_top_tdf9_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf9_readFilters64'.
Finding identical cells in module `\td_fused_top_tdf9_readInputs'.
Finding identical cells in module `\td_fused_top_tdf9_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0..
Finding unused cells or wires in module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc550..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x6_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d7_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w8_d7_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf9_16..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf9_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf9_adjust..
Finding unused cells or wires in module \td_fused_top_tdf9_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf9_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf9_readFilters64..
Finding unused cells or wires in module \td_fused_top_tdf9_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf9_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.
Optimizing module $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc550.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w16_d2_S_x6.
Optimizing module td_fused_top_fifo_w16_d2_S_x6_shiftReg.
Optimizing module td_fused_top_fifo_w4_d7_S.
Optimizing module td_fused_top_fifo_w4_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d2_S_x0.
Optimizing module td_fused_top_fifo_w6_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w6_d7_S.
Optimizing module td_fused_top_fifo_w6_d7_S_shiftReg.
Optimizing module td_fused_top_fifo_w8_d7_S_x.
Optimizing module td_fused_top_fifo_w8_d7_S_x_shiftReg.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0.
Optimizing module td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.
Optimizing module td_fused_top_tdf9_16.
Optimizing module td_fused_top_tdf9_accum_1.
Optimizing module td_fused_top_tdf9_accum_2.
Optimizing module td_fused_top_tdf9_adjust.
Optimizing module td_fused_top_tdf9_dot_product.
Optimizing module td_fused_top_tdf9_get_next_ijk.
Optimizing module td_fused_top_tdf9_readFilters64.
Optimizing module td_fused_top_tdf9_readInputs.
Optimizing module td_fused_top_tdf9_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          150
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            389
   Number of public wires:          54
   Number of public wire bits:     325
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          170
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0 ===

   Number of wires:                101
   Number of wire bits:            405
   Number of public wires:          51
   Number of public wire bits:     321
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          184
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            150
   Number of public wires:          28
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc550 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462 ===

   Number of wires:                278
   Number of wire bits:           1726
   Number of public wires:         253
   Number of public wire bits:    1701
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $and                           20
     $not                            9
     $or                             2
     $reduce_or                      2
     $sdff                           2

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             60
   Number of public wires:          11
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            215
   Number of public wires:          10
   Number of public wire bits:      59
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             70
   Number of public wires:          11
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            245
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                          100

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             69
   Number of public wires:          10
   Number of public wire bits:      69
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            180
   Number of public wires:           9
   Number of public wire bits:      68
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           50

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             88
   Number of public wires:          12
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            283
   Number of public wires:          11
   Number of public wire bits:      87
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                          104

=== td_fused_top_fifo_w16_d2_S_x6 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x6_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w4_d7_S ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w4_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             47
   Number of public wires:          12
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          28
     $eq                            15
     $logic_not                      3
     $pmux                           4

=== td_fused_top_fifo_w6_d2_S_x0 ===

   Number of wires:                 45
   Number of wire bits:            132
   Number of public wires:          17
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w6_d2_S_x0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             28
   Number of public wires:           7
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          12
     $not                            1
     $pmux                           6

=== td_fused_top_fifo_w6_d7_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w6_d7_S_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             65
   Number of public wires:          12
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          42
     $eq                            15
     $logic_not                      3
     $pmux                           6

=== td_fused_top_fifo_w8_d7_S_x ===

   Number of wires:                 46
   Number of wire bits:            153
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w8_d7_S_x_shiftReg ===

   Number of wires:                 18
   Number of wire bits:             83
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dffe                          56
     $eq                            15
     $logic_not                      3
     $pmux                           8

=== td_fused_top_start_for_tdf9_readFilters64_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf9_16 ===

   Number of wires:                126
   Number of wire bits:           1539
   Number of public wires:         100
   Number of public wire bits:    1435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           28
     $and                           11
     $eq                            28
     $logic_not                     14
     $mux                           60
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         28

=== td_fused_top_tdf9_accum_1 ===

   Number of wires:                243
   Number of wire bits:           1953
   Number of public wires:         139
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add                           13
     $and                           33
     $dffe                         284
     $eq                           136
     $logic_not                      3
     $mux                          611
     $not                           11
     $or                            64
     $pmux                          11
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          6

=== td_fused_top_tdf9_accum_2 ===

   Number of wires:                 50
   Number of wire bits:            254
   Number of public wires:          30
   Number of public wire bits:     214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            4
     $and                            3
     $dffe                          20
     $eq                           125
     $mux                           43
     $not                            2
     $or                             1
     $pmux                          11
     $reduce_or                      2
     $sdff                          28
     $sdffe                         20

=== td_fused_top_tdf9_adjust ===

   Number of wires:                 75
   Number of wire bits:            501
   Number of public wires:          44
   Number of public wire bits:     448
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            2
     $dffe                          96
     $eq                           529
     $mux                           43
     $not                            3
     $or                             2
     $pmux                          23
     $reduce_or                      2
     $sdff                          24

=== td_fused_top_tdf9_dot_product ===

   Number of wires:                103
   Number of wire bits:            775
   Number of public wires:          66
   Number of public wire bits:     716
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            9
     $and                           13
     $dff                           50
     $dffe                          77
     $eq                            18
     $mux                           36
     $not                           10
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          11
     $sdffe                          1

=== td_fused_top_tdf9_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            269
   Number of public wires:          42
   Number of public wire bits:     207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            48
     $mux                           76
     $not                            9
     $or                             6
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf9_readFilters64 ===

   Number of wires:                 70
   Number of wire bits:            359
   Number of public wires:          44
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                           23
     $and                            8
     $dffe                          25
     $eq                            18
     $mux                           43
     $not                            5
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf9_readInputs ===

   Number of wires:                160
   Number of wire bits:           1127
   Number of public wires:         102
   Number of public wire bits:     953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     $add                           19
     $and                           15
     $dffe                          59
     $eq                            34
     $gt                            32
     $mux                          207
     $not                           10
     $or                            32
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           6
     $sdffce                        64
     $sdffe                          2
     $sub                            9

=== td_fused_top_tdf9_writeOutputs_unaligned ===

   Number of wires:                 82
   Number of wire bits:            524
   Number of public wires:          52
   Number of public wire bits:     493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $add                           52
     $and                           13
     $dffe                          73
     $eq                            42
     $logic_not                      2
     $mux                            9
     $not                            5
     $or                             3
     $pmux                           2
     $reduce_or                      2
     $sdff                           3
     $sdffce                        32
     $sdffe                         16
     $sub                            8

=== design hierarchy ===

   td_fused_top_tdf9_16              1
     td_fused_top_dataflow_in_loop_TOP_LOOP48462      0
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram      0
       $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram      0
       $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram      0
       $paramod$4c9868ad2ae52de363997276094487ecc1ada20c\td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram      0
       td_fused_top_Block_entry_proc_proc550      0
       td_fused_top_fifo_w16_d2_S_x6      0
         td_fused_top_fifo_w16_d2_S_x6_shiftReg      0
       td_fused_top_fifo_w4_d7_S      0
         td_fused_top_fifo_w4_d7_S_shiftReg      0
       td_fused_top_fifo_w6_d2_S_x0      0
         td_fused_top_fifo_w6_d2_S_x0_shiftReg      0
       td_fused_top_fifo_w6_d7_S      0
         td_fused_top_fifo_w6_d7_S_shiftReg      0
       td_fused_top_fifo_w8_d7_S_x      0
         td_fused_top_fifo_w8_d7_S_x_shiftReg      0
       td_fused_top_start_for_tdf9_readFilters64_U0      0
         td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg      0
       td_fused_top_tdf9_accum_1      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf9_accum_2      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf9_adjust      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
           td_fused_top_ap_hmul_3_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf9_dot_product      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
           td_fused_top_ap_hmul_3_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf9_get_next_ijk      0
       td_fused_top_tdf9_readFilters64      0
       td_fused_top_tdf9_readInputs      0
       td_fused_top_tdf9_writeOutputs_unaligned      0

   Number of wires:                126
   Number of wire bits:           1539
   Number of public wires:         100
   Number of public wire bits:    1435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           28
     $and                           11
     $eq                            28
     $logic_not                     14
     $mux                           60
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         28

Warnings: 33 unique messages, 33 total
End of script. Logfile hash: 7b86313929, CPU: user 2.09s system 0.03s, MEM: 51.40 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 6x opt_expr (0 sec), 17% 2x read_verilog (0 sec), ...
