// Seed: 2888369601
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.id_3 = 0;
  logic [1 'b0 : 1] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd32
) (
    output wand  id_0,
    output tri   _id_1,
    output tri   id_2,
    output wire  id_3,
    output uwire id_4,
    input  wor   id_5,
    input  wire  id_6,
    input  tri1  id_7,
    output tri0  id_8,
    output wire  id_9,
    input  tri   id_10
);
  logic id_12;
  ;
  wire id_13 = id_5;
  int [-1 : id_1] id_14 = -1;
  tri0 id_15 = (1), id_16 = -1'd0;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_13
  );
  always @(negedge "") $signed(97);
  ;
  assign id_13 = id_14;
  wire id_17;
endmodule
