

================================================================
== Vivado HLS Report for 'kmeans'
================================================================
* Date:           Fri Jul 22 16:05:41 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kmeans_proj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.429 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      252|      292| 2.628 us | 3.045 us |  252|  292|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1                 |        2|        2|          1|          -|          -|     2|    no    |
        |- kmeans_distance_outer  |       40|       40|          8|          -|          -|     5|    no    |
        |- Loop 3                 |      206|      246| 103 ~ 123 |          -|          -|     2|    no    |
        | + Loop 3.1              |      100|      100|          2|          -|          -|    50|    no    |
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 4 
12 --> 13 
13 --> 14 15 35 
14 --> 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @kmeans_str) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_cluster_id = alloca [50 x i1], align 1" [kmeans.cpp:12]   --->   Operation 37 'alloca' 'data_cluster_id' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %1" [kmeans.cpp:19]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i2 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit ]"   --->   Operation 39 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %p_Val2_1, -2" [kmeans.cpp:19]   --->   Operation 40 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.56ns)   --->   "%i = add i2 %p_Val2_1, 1" [kmeans.cpp:19]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader877.0.preheader, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit" [kmeans.cpp:19]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %p_Val2_1 to i64" [kmeans.cpp:20]   --->   Operation 44 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i2 %p_Val2_1 to i1" [kmeans.cpp:20]   --->   Operation 45 'trunc' 'trunc_ln728' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %trunc_ln728, i10 0)" [kmeans.cpp:20]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i11 %shl_ln to i17" [kmeans.cpp:20]   --->   Operation 47 'zext' 'zext_ln728' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%centroids_x_V_addr = getelementptr [2 x i17]* @centroids_x_V, i64 0, i64 %zext_ln20" [kmeans.cpp:20]   --->   Operation 48 'getelementptr' 'centroids_x_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "store i17 %zext_ln728, i17* %centroids_x_V_addr, align 4" [kmeans.cpp:20]   --->   Operation 49 'store' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%centroids_y_V_addr = getelementptr [2 x i17]* @centroids_y_V, i64 0, i64 %zext_ln20" [kmeans.cpp:21]   --->   Operation 50 'getelementptr' 'centroids_y_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "store i17 %zext_ln728, i17* %centroids_y_V_addr, align 4" [kmeans.cpp:21]   --->   Operation 51 'store' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [kmeans.cpp:19]   --->   Operation 52 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%centroids_x_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 53 'load' 'centroids_x_V_load' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 54 [2/2] (2.32ns)   --->   "%centroids_y_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 54 'load' 'centroids_y_V_load' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%centroids_x_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 55 'load' 'centroids_x_V_load_1' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 56 [2/2] (2.32ns)   --->   "%centroids_y_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 56 'load' 'centroids_y_V_load_1' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 57 [1/2] (2.32ns)   --->   "%centroids_x_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 57 'load' 'centroids_x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 58 [1/2] (2.32ns)   --->   "%centroids_y_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 58 'load' 'centroids_y_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 59 [1/2] (2.32ns)   --->   "%centroids_x_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 59 'load' 'centroids_x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%centroids_y_V_load_1 = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 60 'load' 'centroids_y_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader877.0"   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%i_1_0 = phi i6 [ %add_ln30_8, %_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i251.0 ], [ 0, %.preheader877.0.preheader ]" [kmeans.cpp:30]   --->   Operation 62 'phi' 'i_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.42ns)   --->   "%icmp_ln30 = icmp eq i6 %i_1_0, -14" [kmeans.cpp:30]   --->   Operation 64 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i251.0" [kmeans.cpp:30]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %i_1_0 to i64" [kmeans.cpp:31]   --->   Operation 66 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%x_data_V_addr = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31" [kmeans.cpp:31]   --->   Operation 67 'getelementptr' 'x_data_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%x_data_V_load = load i13* %x_data_V_addr, align 4" [kmeans.cpp:31]   --->   Operation 68 'load' 'x_data_V_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%y_data_V_addr = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31" [kmeans.cpp:31]   --->   Operation 69 'getelementptr' 'y_data_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%y_data_V_load = load i13* %y_data_V_addr, align 4" [kmeans.cpp:31]   --->   Operation 70 'load' 'y_data_V_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln30 = or i6 %i_1_0, 1" [kmeans.cpp:30]   --->   Operation 71 'or' 'or_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i6 %or_ln30 to i64" [kmeans.cpp:31]   --->   Operation 72 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%x_data_V_addr_10 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_1" [kmeans.cpp:31]   --->   Operation 73 'getelementptr' 'x_data_V_addr_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%x_data_V_load_1 = load i13* %x_data_V_addr_10, align 2" [kmeans.cpp:31]   --->   Operation 74 'load' 'x_data_V_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%y_data_V_addr_10 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_1" [kmeans.cpp:31]   --->   Operation 75 'getelementptr' 'y_data_V_addr_10' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%y_data_V_load_1 = load i13* %y_data_V_addr_10, align 2" [kmeans.cpp:31]   --->   Operation 76 'load' 'y_data_V_load_1' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader" [kmeans.cpp:44]   --->   Operation 77 'br' <Predicate = (icmp_ln30)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.36>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%x_data_V_load = load i13* %x_data_V_addr, align 4" [kmeans.cpp:31]   --->   Operation 78 'load' 'x_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i13 %x_data_V_load to i17" [kmeans.cpp:31]   --->   Operation 79 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.10ns)   --->   "%sub_ln703 = sub i17 %sext_ln1265, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 80 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%y_data_V_load = load i13* %y_data_V_addr, align 4" [kmeans.cpp:31]   --->   Operation 81 'load' 'y_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i13 %y_data_V_load to i17" [kmeans.cpp:31]   --->   Operation 82 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.10ns)   --->   "%sub_ln703_1 = sub i17 %sext_ln1265_1, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 83 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.10ns)   --->   "%sub_ln703_2 = sub i17 %sext_ln1265, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 84 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.10ns)   --->   "%sub_ln703_3 = sub i17 %sext_ln1265_1, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 85 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%x_data_V_load_1 = load i13* %x_data_V_addr_10, align 2" [kmeans.cpp:31]   --->   Operation 86 'load' 'x_data_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i13 %x_data_V_load_1 to i17" [kmeans.cpp:31]   --->   Operation 87 'sext' 'sext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.10ns)   --->   "%sub_ln703_4 = sub i17 %sext_ln1265_2, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 88 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%y_data_V_load_1 = load i13* %y_data_V_addr_10, align 2" [kmeans.cpp:31]   --->   Operation 89 'load' 'y_data_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1265_3 = sext i13 %y_data_V_load_1 to i17" [kmeans.cpp:31]   --->   Operation 90 'sext' 'sext_ln1265_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (2.10ns)   --->   "%sub_ln703_5 = sub i17 %sext_ln1265_3, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 91 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (2.10ns)   --->   "%sub_ln703_6 = sub i17 %sext_ln1265_2, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 92 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (2.10ns)   --->   "%sub_ln703_7 = sub i17 %sext_ln1265_3, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 93 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.82ns)   --->   "%add_ln30 = add i6 %i_1_0, 2" [kmeans.cpp:30]   --->   Operation 94 'add' 'add_ln30' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i6 %add_ln30 to i64" [kmeans.cpp:31]   --->   Operation 95 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%x_data_V_addr_2 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_2" [kmeans.cpp:31]   --->   Operation 96 'getelementptr' 'x_data_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (3.25ns)   --->   "%x_data_V_load_2 = load i13* %x_data_V_addr_2, align 4" [kmeans.cpp:31]   --->   Operation 97 'load' 'x_data_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%y_data_V_addr_2 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_2" [kmeans.cpp:31]   --->   Operation 98 'getelementptr' 'y_data_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (3.25ns)   --->   "%y_data_V_load_2 = load i13* %y_data_V_addr_2, align 4" [kmeans.cpp:31]   --->   Operation 99 'load' 'y_data_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln30_1 = add i6 %i_1_0, 3" [kmeans.cpp:30]   --->   Operation 100 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i6 %add_ln30_1 to i64" [kmeans.cpp:31]   --->   Operation 101 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%x_data_V_addr_3 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_3" [kmeans.cpp:31]   --->   Operation 102 'getelementptr' 'x_data_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (3.25ns)   --->   "%x_data_V_load_3 = load i13* %x_data_V_addr_3, align 2" [kmeans.cpp:31]   --->   Operation 103 'load' 'x_data_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%y_data_V_addr_3 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_3" [kmeans.cpp:31]   --->   Operation 104 'getelementptr' 'y_data_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (3.25ns)   --->   "%y_data_V_load_3 = load i13* %y_data_V_addr_3, align 2" [kmeans.cpp:31]   --->   Operation 105 'load' 'y_data_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>

State 6 <SV = 5> <Delay = 10.4>
ST_6 : Operation 106 [1/1] (5.89ns)   --->   "%p_s = call fastcc i17 @abs_custom(i17 %sub_ln703) nounwind" [kmeans.cpp:31]   --->   Operation 106 'call' 'p_s' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 107 [1/1] (5.89ns)   --->   "%p_1 = call fastcc i17 @abs_custom(i17 %sub_ln703_1) nounwind" [kmeans.cpp:31]   --->   Operation 107 'call' 'p_1' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 108 [1/1] (2.10ns)   --->   "%add_ln703 = add i17 %p_1, %p_s" [kmeans.cpp:31]   --->   Operation 108 'add' 'add_ln703' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (5.89ns)   --->   "%p_2 = call fastcc i17 @abs_custom(i17 %sub_ln703_2) nounwind" [kmeans.cpp:34]   --->   Operation 109 'call' 'p_2' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 110 [1/1] (5.89ns)   --->   "%p_0 = call fastcc i17 @abs_custom(i17 %sub_ln703_3) nounwind" [kmeans.cpp:34]   --->   Operation 110 'call' 'p_0' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 111 [1/1] (2.10ns)   --->   "%add_ln703_10 = add i17 %p_0, %p_2" [kmeans.cpp:34]   --->   Operation 111 'add' 'add_ln703_10' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (2.43ns)   --->   "%icmp_ln1495 = icmp slt i17 %add_ln703_10, %add_ln703" [kmeans.cpp:35]   --->   Operation 112 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (5.89ns)   --->   "%p_022_1 = call fastcc i17 @abs_custom(i17 %sub_ln703_4) nounwind" [kmeans.cpp:31]   --->   Operation 113 'call' 'p_022_1' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 114 [1/1] (5.89ns)   --->   "%p_021_1 = call fastcc i17 @abs_custom(i17 %sub_ln703_5) nounwind" [kmeans.cpp:31]   --->   Operation 114 'call' 'p_021_1' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 115 [1/1] (2.10ns)   --->   "%add_ln703_11 = add i17 %p_021_1, %p_022_1" [kmeans.cpp:31]   --->   Operation 115 'add' 'add_ln703_11' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (5.89ns)   --->   "%p_020_1 = call fastcc i17 @abs_custom(i17 %sub_ln703_6) nounwind" [kmeans.cpp:34]   --->   Operation 116 'call' 'p_020_1' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 117 [1/1] (5.89ns)   --->   "%p_0_1 = call fastcc i17 @abs_custom(i17 %sub_ln703_7) nounwind" [kmeans.cpp:34]   --->   Operation 117 'call' 'p_0_1' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 118 [1/1] (2.10ns)   --->   "%add_ln703_1 = add i17 %p_0_1, %p_020_1" [kmeans.cpp:34]   --->   Operation 118 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (2.43ns)   --->   "%icmp_ln1495_1 = icmp slt i17 %add_ln703_1, %add_ln703_11" [kmeans.cpp:35]   --->   Operation 119 'icmp' 'icmp_ln1495_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/2] (3.25ns)   --->   "%x_data_V_load_2 = load i13* %x_data_V_addr_2, align 4" [kmeans.cpp:31]   --->   Operation 120 'load' 'x_data_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1265_4 = sext i13 %x_data_V_load_2 to i17" [kmeans.cpp:31]   --->   Operation 121 'sext' 'sext_ln1265_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (2.10ns)   --->   "%sub_ln703_8 = sub i17 %sext_ln1265_4, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 122 'sub' 'sub_ln703_8' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/2] (3.25ns)   --->   "%y_data_V_load_2 = load i13* %y_data_V_addr_2, align 4" [kmeans.cpp:31]   --->   Operation 123 'load' 'y_data_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1265_5 = sext i13 %y_data_V_load_2 to i17" [kmeans.cpp:31]   --->   Operation 124 'sext' 'sext_ln1265_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (2.10ns)   --->   "%sub_ln703_9 = sub i17 %sext_ln1265_5, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 125 'sub' 'sub_ln703_9' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (2.10ns)   --->   "%sub_ln703_10 = sub i17 %sext_ln1265_4, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 126 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (2.10ns)   --->   "%sub_ln703_11 = sub i17 %sext_ln1265_5, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 127 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/2] (3.25ns)   --->   "%x_data_V_load_3 = load i13* %x_data_V_addr_3, align 2" [kmeans.cpp:31]   --->   Operation 128 'load' 'x_data_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1265_6 = sext i13 %x_data_V_load_3 to i17" [kmeans.cpp:31]   --->   Operation 129 'sext' 'sext_ln1265_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (2.10ns)   --->   "%sub_ln703_12 = sub i17 %sext_ln1265_6, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 130 'sub' 'sub_ln703_12' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/2] (3.25ns)   --->   "%y_data_V_load_3 = load i13* %y_data_V_addr_3, align 2" [kmeans.cpp:31]   --->   Operation 131 'load' 'y_data_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1265_7 = sext i13 %y_data_V_load_3 to i17" [kmeans.cpp:31]   --->   Operation 132 'sext' 'sext_ln1265_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (2.10ns)   --->   "%sub_ln703_13 = sub i17 %sext_ln1265_7, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 133 'sub' 'sub_ln703_13' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (2.10ns)   --->   "%sub_ln703_14 = sub i17 %sext_ln1265_6, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 134 'sub' 'sub_ln703_14' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (2.10ns)   --->   "%sub_ln703_15 = sub i17 %sext_ln1265_7, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 135 'sub' 'sub_ln703_15' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.82ns)   --->   "%add_ln30_2 = add i6 %i_1_0, 4" [kmeans.cpp:30]   --->   Operation 136 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i6 %add_ln30_2 to i64" [kmeans.cpp:31]   --->   Operation 137 'zext' 'zext_ln31_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%x_data_V_addr_4 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_4" [kmeans.cpp:31]   --->   Operation 138 'getelementptr' 'x_data_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (3.25ns)   --->   "%x_data_V_load_4 = load i13* %x_data_V_addr_4, align 4" [kmeans.cpp:31]   --->   Operation 139 'load' 'x_data_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%y_data_V_addr_4 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_4" [kmeans.cpp:31]   --->   Operation 140 'getelementptr' 'y_data_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (3.25ns)   --->   "%y_data_V_load_4 = load i13* %y_data_V_addr_4, align 4" [kmeans.cpp:31]   --->   Operation 141 'load' 'y_data_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_6 : Operation 142 [1/1] (1.82ns)   --->   "%add_ln30_3 = add i6 %i_1_0, 5" [kmeans.cpp:30]   --->   Operation 142 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i6 %add_ln30_3 to i64" [kmeans.cpp:31]   --->   Operation 143 'zext' 'zext_ln31_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%x_data_V_addr_5 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_5" [kmeans.cpp:31]   --->   Operation 144 'getelementptr' 'x_data_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (3.25ns)   --->   "%x_data_V_load_5 = load i13* %x_data_V_addr_5, align 2" [kmeans.cpp:31]   --->   Operation 145 'load' 'x_data_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%y_data_V_addr_5 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_5" [kmeans.cpp:31]   --->   Operation 146 'getelementptr' 'y_data_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [2/2] (3.25ns)   --->   "%y_data_V_load_5 = load i13* %y_data_V_addr_5, align 2" [kmeans.cpp:31]   --->   Operation 147 'load' 'y_data_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>

State 7 <SV = 6> <Delay = 10.4>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%data_cluster_id_addr = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31" [kmeans.cpp:40]   --->   Operation 148 'getelementptr' 'data_cluster_id_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495, i1* %data_cluster_id_addr, align 1" [kmeans.cpp:40]   --->   Operation 149 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_1 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_1" [kmeans.cpp:40]   --->   Operation 150 'getelementptr' 'data_cluster_id_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_1, i1* %data_cluster_id_addr_1, align 1" [kmeans.cpp:40]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_7 : Operation 152 [1/1] (5.89ns)   --->   "%p_022_2 = call fastcc i17 @abs_custom(i17 %sub_ln703_8) nounwind" [kmeans.cpp:31]   --->   Operation 152 'call' 'p_022_2' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 153 [1/1] (5.89ns)   --->   "%p_021_2 = call fastcc i17 @abs_custom(i17 %sub_ln703_9) nounwind" [kmeans.cpp:31]   --->   Operation 153 'call' 'p_021_2' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 154 [1/1] (2.10ns)   --->   "%add_ln703_12 = add i17 %p_021_2, %p_022_2" [kmeans.cpp:31]   --->   Operation 154 'add' 'add_ln703_12' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (5.89ns)   --->   "%p_020_2 = call fastcc i17 @abs_custom(i17 %sub_ln703_10) nounwind" [kmeans.cpp:34]   --->   Operation 155 'call' 'p_020_2' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 156 [1/1] (5.89ns)   --->   "%p_0_2 = call fastcc i17 @abs_custom(i17 %sub_ln703_11) nounwind" [kmeans.cpp:34]   --->   Operation 156 'call' 'p_0_2' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 157 [1/1] (2.10ns)   --->   "%add_ln703_2 = add i17 %p_0_2, %p_020_2" [kmeans.cpp:34]   --->   Operation 157 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (2.43ns)   --->   "%icmp_ln1495_2 = icmp slt i17 %add_ln703_2, %add_ln703_12" [kmeans.cpp:35]   --->   Operation 158 'icmp' 'icmp_ln1495_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (5.89ns)   --->   "%p_022_3 = call fastcc i17 @abs_custom(i17 %sub_ln703_12) nounwind" [kmeans.cpp:31]   --->   Operation 159 'call' 'p_022_3' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 160 [1/1] (5.89ns)   --->   "%p_021_3 = call fastcc i17 @abs_custom(i17 %sub_ln703_13) nounwind" [kmeans.cpp:31]   --->   Operation 160 'call' 'p_021_3' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 161 [1/1] (2.10ns)   --->   "%add_ln703_13 = add i17 %p_021_3, %p_022_3" [kmeans.cpp:31]   --->   Operation 161 'add' 'add_ln703_13' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (5.89ns)   --->   "%p_020_3 = call fastcc i17 @abs_custom(i17 %sub_ln703_14) nounwind" [kmeans.cpp:34]   --->   Operation 162 'call' 'p_020_3' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 163 [1/1] (5.89ns)   --->   "%p_0_3 = call fastcc i17 @abs_custom(i17 %sub_ln703_15) nounwind" [kmeans.cpp:34]   --->   Operation 163 'call' 'p_0_3' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 164 [1/1] (2.10ns)   --->   "%add_ln703_3 = add i17 %p_0_3, %p_020_3" [kmeans.cpp:34]   --->   Operation 164 'add' 'add_ln703_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (2.43ns)   --->   "%icmp_ln1495_3 = icmp slt i17 %add_ln703_3, %add_ln703_13" [kmeans.cpp:35]   --->   Operation 165 'icmp' 'icmp_ln1495_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/2] (3.25ns)   --->   "%x_data_V_load_4 = load i13* %x_data_V_addr_4, align 4" [kmeans.cpp:31]   --->   Operation 166 'load' 'x_data_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1265_8 = sext i13 %x_data_V_load_4 to i17" [kmeans.cpp:31]   --->   Operation 167 'sext' 'sext_ln1265_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (2.10ns)   --->   "%sub_ln703_16 = sub i17 %sext_ln1265_8, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 168 'sub' 'sub_ln703_16' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/2] (3.25ns)   --->   "%y_data_V_load_4 = load i13* %y_data_V_addr_4, align 4" [kmeans.cpp:31]   --->   Operation 169 'load' 'y_data_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1265_9 = sext i13 %y_data_V_load_4 to i17" [kmeans.cpp:31]   --->   Operation 170 'sext' 'sext_ln1265_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (2.10ns)   --->   "%sub_ln703_17 = sub i17 %sext_ln1265_9, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 171 'sub' 'sub_ln703_17' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (2.10ns)   --->   "%sub_ln703_18 = sub i17 %sext_ln1265_8, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 172 'sub' 'sub_ln703_18' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (2.10ns)   --->   "%sub_ln703_19 = sub i17 %sext_ln1265_9, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 173 'sub' 'sub_ln703_19' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/2] (3.25ns)   --->   "%x_data_V_load_5 = load i13* %x_data_V_addr_5, align 2" [kmeans.cpp:31]   --->   Operation 174 'load' 'x_data_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1265_10 = sext i13 %x_data_V_load_5 to i17" [kmeans.cpp:31]   --->   Operation 175 'sext' 'sext_ln1265_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (2.10ns)   --->   "%sub_ln703_20 = sub i17 %sext_ln1265_10, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 176 'sub' 'sub_ln703_20' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/2] (3.25ns)   --->   "%y_data_V_load_5 = load i13* %y_data_V_addr_5, align 2" [kmeans.cpp:31]   --->   Operation 177 'load' 'y_data_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1265_11 = sext i13 %y_data_V_load_5 to i17" [kmeans.cpp:31]   --->   Operation 178 'sext' 'sext_ln1265_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (2.10ns)   --->   "%sub_ln703_21 = sub i17 %sext_ln1265_11, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 179 'sub' 'sub_ln703_21' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (2.10ns)   --->   "%sub_ln703_22 = sub i17 %sext_ln1265_10, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 180 'sub' 'sub_ln703_22' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (2.10ns)   --->   "%sub_ln703_23 = sub i17 %sext_ln1265_11, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 181 'sub' 'sub_ln703_23' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (1.82ns)   --->   "%add_ln30_4 = add i6 %i_1_0, 6" [kmeans.cpp:30]   --->   Operation 182 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i6 %add_ln30_4 to i64" [kmeans.cpp:31]   --->   Operation 183 'zext' 'zext_ln31_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%x_data_V_addr_6 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_6" [kmeans.cpp:31]   --->   Operation 184 'getelementptr' 'x_data_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [2/2] (3.25ns)   --->   "%x_data_V_load_6 = load i13* %x_data_V_addr_6, align 4" [kmeans.cpp:31]   --->   Operation 185 'load' 'x_data_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%y_data_V_addr_6 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_6" [kmeans.cpp:31]   --->   Operation 186 'getelementptr' 'y_data_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [2/2] (3.25ns)   --->   "%y_data_V_load_6 = load i13* %y_data_V_addr_6, align 4" [kmeans.cpp:31]   --->   Operation 187 'load' 'y_data_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_7 : Operation 188 [1/1] (1.82ns)   --->   "%add_ln30_5 = add i6 %i_1_0, 7" [kmeans.cpp:30]   --->   Operation 188 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i6 %add_ln30_5 to i64" [kmeans.cpp:31]   --->   Operation 189 'zext' 'zext_ln31_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%x_data_V_addr_7 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_7" [kmeans.cpp:31]   --->   Operation 190 'getelementptr' 'x_data_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [2/2] (3.25ns)   --->   "%x_data_V_load_7 = load i13* %x_data_V_addr_7, align 2" [kmeans.cpp:31]   --->   Operation 191 'load' 'x_data_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%y_data_V_addr_7 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_7" [kmeans.cpp:31]   --->   Operation 192 'getelementptr' 'y_data_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [2/2] (3.25ns)   --->   "%y_data_V_load_7 = load i13* %y_data_V_addr_7, align 2" [kmeans.cpp:31]   --->   Operation 193 'load' 'y_data_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>

State 8 <SV = 7> <Delay = 10.4>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_2 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_2" [kmeans.cpp:40]   --->   Operation 194 'getelementptr' 'data_cluster_id_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_2, i1* %data_cluster_id_addr_2, align 1" [kmeans.cpp:40]   --->   Operation 195 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_3 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_3" [kmeans.cpp:40]   --->   Operation 196 'getelementptr' 'data_cluster_id_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_3, i1* %data_cluster_id_addr_3, align 1" [kmeans.cpp:40]   --->   Operation 197 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_8 : Operation 198 [1/1] (5.89ns)   --->   "%p_022_4 = call fastcc i17 @abs_custom(i17 %sub_ln703_16) nounwind" [kmeans.cpp:31]   --->   Operation 198 'call' 'p_022_4' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 199 [1/1] (5.89ns)   --->   "%p_021_4 = call fastcc i17 @abs_custom(i17 %sub_ln703_17) nounwind" [kmeans.cpp:31]   --->   Operation 199 'call' 'p_021_4' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 200 [1/1] (2.10ns)   --->   "%add_ln703_14 = add i17 %p_021_4, %p_022_4" [kmeans.cpp:31]   --->   Operation 200 'add' 'add_ln703_14' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (5.89ns)   --->   "%p_020_4 = call fastcc i17 @abs_custom(i17 %sub_ln703_18) nounwind" [kmeans.cpp:34]   --->   Operation 201 'call' 'p_020_4' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 202 [1/1] (5.89ns)   --->   "%p_0_4 = call fastcc i17 @abs_custom(i17 %sub_ln703_19) nounwind" [kmeans.cpp:34]   --->   Operation 202 'call' 'p_0_4' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 203 [1/1] (2.10ns)   --->   "%add_ln703_4 = add i17 %p_0_4, %p_020_4" [kmeans.cpp:34]   --->   Operation 203 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (2.43ns)   --->   "%icmp_ln1495_4 = icmp slt i17 %add_ln703_4, %add_ln703_14" [kmeans.cpp:35]   --->   Operation 204 'icmp' 'icmp_ln1495_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (5.89ns)   --->   "%p_022_5 = call fastcc i17 @abs_custom(i17 %sub_ln703_20) nounwind" [kmeans.cpp:31]   --->   Operation 205 'call' 'p_022_5' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 206 [1/1] (5.89ns)   --->   "%p_021_5 = call fastcc i17 @abs_custom(i17 %sub_ln703_21) nounwind" [kmeans.cpp:31]   --->   Operation 206 'call' 'p_021_5' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 207 [1/1] (2.10ns)   --->   "%add_ln703_15 = add i17 %p_021_5, %p_022_5" [kmeans.cpp:31]   --->   Operation 207 'add' 'add_ln703_15' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (5.89ns)   --->   "%p_020_5 = call fastcc i17 @abs_custom(i17 %sub_ln703_22) nounwind" [kmeans.cpp:34]   --->   Operation 208 'call' 'p_020_5' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 209 [1/1] (5.89ns)   --->   "%p_0_5 = call fastcc i17 @abs_custom(i17 %sub_ln703_23) nounwind" [kmeans.cpp:34]   --->   Operation 209 'call' 'p_0_5' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 210 [1/1] (2.10ns)   --->   "%add_ln703_5 = add i17 %p_0_5, %p_020_5" [kmeans.cpp:34]   --->   Operation 210 'add' 'add_ln703_5' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (2.43ns)   --->   "%icmp_ln1495_5 = icmp slt i17 %add_ln703_5, %add_ln703_15" [kmeans.cpp:35]   --->   Operation 211 'icmp' 'icmp_ln1495_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/2] (3.25ns)   --->   "%x_data_V_load_6 = load i13* %x_data_V_addr_6, align 4" [kmeans.cpp:31]   --->   Operation 212 'load' 'x_data_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1265_12 = sext i13 %x_data_V_load_6 to i17" [kmeans.cpp:31]   --->   Operation 213 'sext' 'sext_ln1265_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (2.10ns)   --->   "%sub_ln703_24 = sub i17 %sext_ln1265_12, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 214 'sub' 'sub_ln703_24' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/2] (3.25ns)   --->   "%y_data_V_load_6 = load i13* %y_data_V_addr_6, align 4" [kmeans.cpp:31]   --->   Operation 215 'load' 'y_data_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1265_13 = sext i13 %y_data_V_load_6 to i17" [kmeans.cpp:31]   --->   Operation 216 'sext' 'sext_ln1265_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (2.10ns)   --->   "%sub_ln703_25 = sub i17 %sext_ln1265_13, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 217 'sub' 'sub_ln703_25' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (2.10ns)   --->   "%sub_ln703_26 = sub i17 %sext_ln1265_12, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 218 'sub' 'sub_ln703_26' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (2.10ns)   --->   "%sub_ln703_27 = sub i17 %sext_ln1265_13, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 219 'sub' 'sub_ln703_27' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/2] (3.25ns)   --->   "%x_data_V_load_7 = load i13* %x_data_V_addr_7, align 2" [kmeans.cpp:31]   --->   Operation 220 'load' 'x_data_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1265_14 = sext i13 %x_data_V_load_7 to i17" [kmeans.cpp:31]   --->   Operation 221 'sext' 'sext_ln1265_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (2.10ns)   --->   "%sub_ln703_28 = sub i17 %sext_ln1265_14, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 222 'sub' 'sub_ln703_28' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/2] (3.25ns)   --->   "%y_data_V_load_7 = load i13* %y_data_V_addr_7, align 2" [kmeans.cpp:31]   --->   Operation 223 'load' 'y_data_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1265_15 = sext i13 %y_data_V_load_7 to i17" [kmeans.cpp:31]   --->   Operation 224 'sext' 'sext_ln1265_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (2.10ns)   --->   "%sub_ln703_29 = sub i17 %sext_ln1265_15, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 225 'sub' 'sub_ln703_29' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (2.10ns)   --->   "%sub_ln703_30 = sub i17 %sext_ln1265_14, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 226 'sub' 'sub_ln703_30' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (2.10ns)   --->   "%sub_ln703_31 = sub i17 %sext_ln1265_15, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 227 'sub' 'sub_ln703_31' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (1.82ns)   --->   "%add_ln30_6 = add i6 %i_1_0, 8" [kmeans.cpp:30]   --->   Operation 228 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i6 %add_ln30_6 to i64" [kmeans.cpp:31]   --->   Operation 229 'zext' 'zext_ln31_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%x_data_V_addr_8 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_8" [kmeans.cpp:31]   --->   Operation 230 'getelementptr' 'x_data_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [2/2] (3.25ns)   --->   "%x_data_V_load_8 = load i13* %x_data_V_addr_8, align 4" [kmeans.cpp:31]   --->   Operation 231 'load' 'x_data_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%y_data_V_addr_8 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_8" [kmeans.cpp:31]   --->   Operation 232 'getelementptr' 'y_data_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [2/2] (3.25ns)   --->   "%y_data_V_load_8 = load i13* %y_data_V_addr_8, align 4" [kmeans.cpp:31]   --->   Operation 233 'load' 'y_data_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_8 : Operation 234 [1/1] (1.82ns)   --->   "%add_ln30_7 = add i6 %i_1_0, 9" [kmeans.cpp:30]   --->   Operation 234 'add' 'add_ln30_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i6 %add_ln30_7 to i64" [kmeans.cpp:31]   --->   Operation 235 'zext' 'zext_ln31_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%x_data_V_addr_9 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31_9" [kmeans.cpp:31]   --->   Operation 236 'getelementptr' 'x_data_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [2/2] (3.25ns)   --->   "%x_data_V_load_9 = load i13* %x_data_V_addr_9, align 2" [kmeans.cpp:31]   --->   Operation 237 'load' 'x_data_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%y_data_V_addr_9 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31_9" [kmeans.cpp:31]   --->   Operation 238 'getelementptr' 'y_data_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [2/2] (3.25ns)   --->   "%y_data_V_load_9 = load i13* %y_data_V_addr_9, align 2" [kmeans.cpp:31]   --->   Operation 239 'load' 'y_data_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_8 : Operation 240 [1/1] (1.82ns)   --->   "%add_ln30_8 = add i6 %i_1_0, 10" [kmeans.cpp:30]   --->   Operation 240 'add' 'add_ln30_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.4>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_4 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_4" [kmeans.cpp:40]   --->   Operation 241 'getelementptr' 'data_cluster_id_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_4, i1* %data_cluster_id_addr_4, align 1" [kmeans.cpp:40]   --->   Operation 242 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_5 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_5" [kmeans.cpp:40]   --->   Operation 243 'getelementptr' 'data_cluster_id_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_5, i1* %data_cluster_id_addr_5, align 1" [kmeans.cpp:40]   --->   Operation 244 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_9 : Operation 245 [1/1] (5.89ns)   --->   "%p_022_6 = call fastcc i17 @abs_custom(i17 %sub_ln703_24) nounwind" [kmeans.cpp:31]   --->   Operation 245 'call' 'p_022_6' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 246 [1/1] (5.89ns)   --->   "%p_021_6 = call fastcc i17 @abs_custom(i17 %sub_ln703_25) nounwind" [kmeans.cpp:31]   --->   Operation 246 'call' 'p_021_6' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 247 [1/1] (2.10ns)   --->   "%add_ln703_16 = add i17 %p_021_6, %p_022_6" [kmeans.cpp:31]   --->   Operation 247 'add' 'add_ln703_16' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (5.89ns)   --->   "%p_020_6 = call fastcc i17 @abs_custom(i17 %sub_ln703_26) nounwind" [kmeans.cpp:34]   --->   Operation 248 'call' 'p_020_6' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 249 [1/1] (5.89ns)   --->   "%p_0_6 = call fastcc i17 @abs_custom(i17 %sub_ln703_27) nounwind" [kmeans.cpp:34]   --->   Operation 249 'call' 'p_0_6' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 250 [1/1] (2.10ns)   --->   "%add_ln703_6 = add i17 %p_0_6, %p_020_6" [kmeans.cpp:34]   --->   Operation 250 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (2.43ns)   --->   "%icmp_ln1495_6 = icmp slt i17 %add_ln703_6, %add_ln703_16" [kmeans.cpp:35]   --->   Operation 251 'icmp' 'icmp_ln1495_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (5.89ns)   --->   "%p_022_7 = call fastcc i17 @abs_custom(i17 %sub_ln703_28) nounwind" [kmeans.cpp:31]   --->   Operation 252 'call' 'p_022_7' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 253 [1/1] (5.89ns)   --->   "%p_021_7 = call fastcc i17 @abs_custom(i17 %sub_ln703_29) nounwind" [kmeans.cpp:31]   --->   Operation 253 'call' 'p_021_7' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 254 [1/1] (2.10ns)   --->   "%add_ln703_17 = add i17 %p_021_7, %p_022_7" [kmeans.cpp:31]   --->   Operation 254 'add' 'add_ln703_17' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (5.89ns)   --->   "%p_020_7 = call fastcc i17 @abs_custom(i17 %sub_ln703_30) nounwind" [kmeans.cpp:34]   --->   Operation 255 'call' 'p_020_7' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 256 [1/1] (5.89ns)   --->   "%p_0_7 = call fastcc i17 @abs_custom(i17 %sub_ln703_31) nounwind" [kmeans.cpp:34]   --->   Operation 256 'call' 'p_0_7' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 257 [1/1] (2.10ns)   --->   "%add_ln703_7 = add i17 %p_0_7, %p_020_7" [kmeans.cpp:34]   --->   Operation 257 'add' 'add_ln703_7' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (2.43ns)   --->   "%icmp_ln1495_7 = icmp slt i17 %add_ln703_7, %add_ln703_17" [kmeans.cpp:35]   --->   Operation 258 'icmp' 'icmp_ln1495_7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/2] (3.25ns)   --->   "%x_data_V_load_8 = load i13* %x_data_V_addr_8, align 4" [kmeans.cpp:31]   --->   Operation 259 'load' 'x_data_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1265_16 = sext i13 %x_data_V_load_8 to i17" [kmeans.cpp:31]   --->   Operation 260 'sext' 'sext_ln1265_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (2.10ns)   --->   "%sub_ln703_32 = sub i17 %sext_ln1265_16, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 261 'sub' 'sub_ln703_32' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/2] (3.25ns)   --->   "%y_data_V_load_8 = load i13* %y_data_V_addr_8, align 4" [kmeans.cpp:31]   --->   Operation 262 'load' 'y_data_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1265_17 = sext i13 %y_data_V_load_8 to i17" [kmeans.cpp:31]   --->   Operation 263 'sext' 'sext_ln1265_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (2.10ns)   --->   "%sub_ln703_33 = sub i17 %sext_ln1265_17, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 264 'sub' 'sub_ln703_33' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [1/1] (2.10ns)   --->   "%sub_ln703_34 = sub i17 %sext_ln1265_16, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 265 'sub' 'sub_ln703_34' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (2.10ns)   --->   "%sub_ln703_35 = sub i17 %sext_ln1265_17, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 266 'sub' 'sub_ln703_35' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/2] (3.25ns)   --->   "%x_data_V_load_9 = load i13* %x_data_V_addr_9, align 2" [kmeans.cpp:31]   --->   Operation 267 'load' 'x_data_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1265_18 = sext i13 %x_data_V_load_9 to i17" [kmeans.cpp:31]   --->   Operation 268 'sext' 'sext_ln1265_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (2.10ns)   --->   "%sub_ln703_36 = sub i17 %sext_ln1265_18, %centroids_x_V_load" [kmeans.cpp:31]   --->   Operation 269 'sub' 'sub_ln703_36' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/2] (3.25ns)   --->   "%y_data_V_load_9 = load i13* %y_data_V_addr_9, align 2" [kmeans.cpp:31]   --->   Operation 270 'load' 'y_data_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1265_19 = sext i13 %y_data_V_load_9 to i17" [kmeans.cpp:31]   --->   Operation 271 'sext' 'sext_ln1265_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (2.10ns)   --->   "%sub_ln703_37 = sub i17 %sext_ln1265_19, %centroids_y_V_load" [kmeans.cpp:31]   --->   Operation 272 'sub' 'sub_ln703_37' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/1] (2.10ns)   --->   "%sub_ln703_38 = sub i17 %sext_ln1265_18, %centroids_x_V_load_1" [kmeans.cpp:34]   --->   Operation 273 'sub' 'sub_ln703_38' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [1/1] (2.10ns)   --->   "%sub_ln703_39 = sub i17 %sext_ln1265_19, %centroids_y_V_load_1" [kmeans.cpp:34]   --->   Operation 274 'sub' 'sub_ln703_39' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.4>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_6 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_6" [kmeans.cpp:40]   --->   Operation 275 'getelementptr' 'data_cluster_id_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_6, i1* %data_cluster_id_addr_6, align 1" [kmeans.cpp:40]   --->   Operation 276 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_7 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_7" [kmeans.cpp:40]   --->   Operation 277 'getelementptr' 'data_cluster_id_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_7, i1* %data_cluster_id_addr_7, align 1" [kmeans.cpp:40]   --->   Operation 278 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_10 : Operation 279 [1/1] (5.89ns)   --->   "%p_022_8 = call fastcc i17 @abs_custom(i17 %sub_ln703_32) nounwind" [kmeans.cpp:31]   --->   Operation 279 'call' 'p_022_8' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 280 [1/1] (5.89ns)   --->   "%p_021_8 = call fastcc i17 @abs_custom(i17 %sub_ln703_33) nounwind" [kmeans.cpp:31]   --->   Operation 280 'call' 'p_021_8' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 281 [1/1] (2.10ns)   --->   "%add_ln703_18 = add i17 %p_021_8, %p_022_8" [kmeans.cpp:31]   --->   Operation 281 'add' 'add_ln703_18' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (5.89ns)   --->   "%p_020_8 = call fastcc i17 @abs_custom(i17 %sub_ln703_34) nounwind" [kmeans.cpp:34]   --->   Operation 282 'call' 'p_020_8' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 283 [1/1] (5.89ns)   --->   "%p_0_8 = call fastcc i17 @abs_custom(i17 %sub_ln703_35) nounwind" [kmeans.cpp:34]   --->   Operation 283 'call' 'p_0_8' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 284 [1/1] (2.10ns)   --->   "%add_ln703_8 = add i17 %p_0_8, %p_020_8" [kmeans.cpp:34]   --->   Operation 284 'add' 'add_ln703_8' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (2.43ns)   --->   "%icmp_ln1495_8 = icmp slt i17 %add_ln703_8, %add_ln703_18" [kmeans.cpp:35]   --->   Operation 285 'icmp' 'icmp_ln1495_8' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (5.89ns)   --->   "%p_022_9 = call fastcc i17 @abs_custom(i17 %sub_ln703_36) nounwind" [kmeans.cpp:31]   --->   Operation 286 'call' 'p_022_9' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 287 [1/1] (5.89ns)   --->   "%p_021_9 = call fastcc i17 @abs_custom(i17 %sub_ln703_37) nounwind" [kmeans.cpp:31]   --->   Operation 287 'call' 'p_021_9' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 288 [1/1] (2.10ns)   --->   "%add_ln703_19 = add i17 %p_021_9, %p_022_9" [kmeans.cpp:31]   --->   Operation 288 'add' 'add_ln703_19' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (5.89ns)   --->   "%p_020_9 = call fastcc i17 @abs_custom(i17 %sub_ln703_38) nounwind" [kmeans.cpp:34]   --->   Operation 289 'call' 'p_020_9' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 290 [1/1] (5.89ns)   --->   "%p_0_9 = call fastcc i17 @abs_custom(i17 %sub_ln703_39) nounwind" [kmeans.cpp:34]   --->   Operation 290 'call' 'p_0_9' <Predicate = true> <Delay = 5.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 291 [1/1] (2.10ns)   --->   "%add_ln703_9 = add i17 %p_0_9, %p_020_9" [kmeans.cpp:34]   --->   Operation 291 'add' 'add_ln703_9' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [1/1] (2.43ns)   --->   "%icmp_ln1495_9 = icmp slt i17 %add_ln703_9, %add_ln703_19" [kmeans.cpp:35]   --->   Operation 292 'icmp' 'icmp_ln1495_9' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str) nounwind" [kmeans.cpp:30]   --->   Operation 293 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_8 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_8" [kmeans.cpp:40]   --->   Operation 294 'getelementptr' 'data_cluster_id_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_8, i1* %data_cluster_id_addr_8, align 1" [kmeans.cpp:40]   --->   Operation 295 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_9 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31_9" [kmeans.cpp:40]   --->   Operation 296 'getelementptr' 'data_cluster_id_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495_9, i1* %data_cluster_id_addr_9, align 1" [kmeans.cpp:40]   --->   Operation 297 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "br label %.preheader877.0" [kmeans.cpp:30]   --->   Operation 298 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.76>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %i_1, %._crit_edge879 ], [ 0, %.preheader.preheader ]"   --->   Operation 299 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.95ns)   --->   "%icmp_ln44 = icmp eq i2 %i_2, -2" [kmeans.cpp:44]   --->   Operation 300 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 301 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i_2, 1" [kmeans.cpp:44]   --->   Operation 302 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.critedge, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader" [kmeans.cpp:44]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [kmeans.cpp:49]   --->   Operation 304 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "ret void" [kmeans.cpp:63]   --->   Operation 305 'ret' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 3.71>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i17 [ %mean_value_x_V_1, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 306 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i17 [ %mean_value_y_V_1, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 307 'phi' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%j_1 = phi i6 [ %j, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 308 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ %count_1, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 309 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (1.42ns)   --->   "%icmp_ln49 = icmp eq i6 %j_1, -14" [kmeans.cpp:49]   --->   Operation 310 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 311 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (1.82ns)   --->   "%j = add i6 %j_1, 1" [kmeans.cpp:49]   --->   Operation 312 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %2, label %_ifconv" [kmeans.cpp:49]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %j_1 to i64" [kmeans.cpp:50]   --->   Operation 314 'zext' 'zext_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_10 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln50" [kmeans.cpp:50]   --->   Operation 315 'getelementptr' 'data_cluster_id_addr_10' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 316 [2/2] (2.32ns)   --->   "%data_cluster_id_load = load i1* %data_cluster_id_addr_10, align 1" [kmeans.cpp:50]   --->   Operation 316 'load' 'data_cluster_id_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%x_data_V_addr_1 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln50" [kmeans.cpp:51]   --->   Operation 317 'getelementptr' 'x_data_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 318 [2/2] (3.25ns)   --->   "%p_Val2_2 = load i13* %x_data_V_addr_1, align 2" [kmeans.cpp:51]   --->   Operation 318 'load' 'p_Val2_2' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%y_data_V_addr_1 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln50" [kmeans.cpp:52]   --->   Operation 319 'getelementptr' 'y_data_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 320 [2/2] (3.25ns)   --->   "%p_Val2_4 = load i13* %y_data_V_addr_1, align 2" [kmeans.cpp:52]   --->   Operation 320 'load' 'p_Val2_4' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_13 : Operation 321 [1/1] (2.42ns)   --->   "%icmp_ln57 = icmp eq i16 %tmp_V, 0" [kmeans.cpp:57]   --->   Operation 321 'icmp' 'icmp_ln57' <Predicate = (icmp_ln49)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %._crit_edge879, label %3" [kmeans.cpp:57]   --->   Operation 322 'br' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i17 %p_Val2_s to i18" [kmeans.cpp:58]   --->   Operation 323 'sext' 'sext_ln1148' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i16 %tmp_V to i18" [kmeans.cpp:58]   --->   Operation 324 'zext' 'zext_ln1148' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 325 [22/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 325 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i17 %p_Val2_5 to i18" [kmeans.cpp:59]   --->   Operation 326 'sext' 'sext_ln1148_1' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 327 [22/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 327 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 6.14>
ST_14 : Operation 328 [1/2] (2.32ns)   --->   "%data_cluster_id_load = load i1* %data_cluster_id_addr_10, align 1" [kmeans.cpp:50]   --->   Operation 328 'load' 'data_cluster_id_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i1 %data_cluster_id_load to i2" [kmeans.cpp:50]   --->   Operation 329 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.95ns)   --->   "%icmp_ln50 = icmp eq i2 %zext_ln50_1, %i_2" [kmeans.cpp:50]   --->   Operation 330 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [1/2] (3.25ns)   --->   "%p_Val2_2 = load i13* %x_data_V_addr_1, align 2" [kmeans.cpp:51]   --->   Operation 331 'load' 'p_Val2_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1265_20 = sext i13 %p_Val2_2 to i17" [kmeans.cpp:51]   --->   Operation 332 'sext' 'sext_ln1265_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (2.10ns)   --->   "%mean_value_x_V = add i17 %sext_ln1265_20, %p_Val2_s" [kmeans.cpp:51]   --->   Operation 333 'add' 'mean_value_x_V' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/2] (3.25ns)   --->   "%p_Val2_4 = load i13* %y_data_V_addr_1, align 2" [kmeans.cpp:52]   --->   Operation 334 'load' 'p_Val2_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1265_21 = sext i13 %p_Val2_4 to i17" [kmeans.cpp:52]   --->   Operation 335 'sext' 'sext_ln1265_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (2.10ns)   --->   "%mean_value_y_V = add i17 %sext_ln1265_21, %p_Val2_5" [kmeans.cpp:52]   --->   Operation 336 'add' 'mean_value_y_V' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [1/1] (2.07ns)   --->   "%count = add i16 %tmp_V, 1" [kmeans.cpp:53]   --->   Operation 337 'add' 'count' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.78ns)   --->   "%mean_value_x_V_1 = select i1 %icmp_ln50, i17 %mean_value_x_V, i17 %p_Val2_s" [kmeans.cpp:50]   --->   Operation 338 'select' 'mean_value_x_V_1' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 339 [1/1] (0.78ns)   --->   "%mean_value_y_V_1 = select i1 %icmp_ln50, i17 %mean_value_y_V, i17 %p_Val2_5" [kmeans.cpp:50]   --->   Operation 339 'select' 'mean_value_y_V_1' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 340 [1/1] (0.80ns)   --->   "%count_1 = select i1 %icmp_ln50, i16 %count, i16 %tmp_V" [kmeans.cpp:50]   --->   Operation 340 'select' 'count_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [kmeans.cpp:49]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 3.71>
ST_15 : Operation 342 [21/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 342 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [21/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 343 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 3.71>
ST_16 : Operation 344 [20/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 344 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 345 [20/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 345 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 3.71>
ST_17 : Operation 346 [19/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 346 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [19/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 347 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 3.71>
ST_18 : Operation 348 [18/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 348 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [18/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 349 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 3.71>
ST_19 : Operation 350 [17/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 350 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [17/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 351 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 3.71>
ST_20 : Operation 352 [16/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 352 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 353 [16/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 353 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 3.71>
ST_21 : Operation 354 [15/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 354 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 355 [15/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 355 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 3.71>
ST_22 : Operation 356 [14/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 356 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [14/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 357 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 3.71>
ST_23 : Operation 358 [13/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 358 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [13/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 359 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 3.71>
ST_24 : Operation 360 [12/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 360 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [12/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 361 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 3.71>
ST_25 : Operation 362 [11/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 362 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 363 [11/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 363 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 17> <Delay = 3.71>
ST_26 : Operation 364 [10/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 364 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [10/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 365 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 18> <Delay = 3.71>
ST_27 : Operation 366 [9/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 366 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 367 [9/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 367 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 19> <Delay = 3.71>
ST_28 : Operation 368 [8/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 368 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 369 [8/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 369 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 20> <Delay = 3.71>
ST_29 : Operation 370 [7/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 370 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 371 [7/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 371 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 21> <Delay = 3.71>
ST_30 : Operation 372 [6/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 372 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 373 [6/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 373 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 22> <Delay = 3.71>
ST_31 : Operation 374 [5/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 374 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 375 [5/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 375 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 3.71>
ST_32 : Operation 376 [4/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 376 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 377 [4/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 377 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 24> <Delay = 3.71>
ST_33 : Operation 378 [3/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 378 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 379 [3/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 379 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 25> <Delay = 3.71>
ST_34 : Operation 380 [2/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 380 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 381 [2/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 381 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 26> <Delay = 6.03>
ST_35 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i2 %i_2 to i64" [kmeans.cpp:58]   --->   Operation 382 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_35 : Operation 383 [1/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 383 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln57)> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 384 [1/1] (0.00ns)   --->   "%r_V = trunc i18 %sdiv_ln1148 to i17" [kmeans.cpp:58]   --->   Operation 384 'trunc' 'r_V' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_35 : Operation 385 [1/1] (0.00ns)   --->   "%centroids_x_V_addr_1 = getelementptr [2 x i17]* @centroids_x_V, i64 0, i64 %zext_ln58" [kmeans.cpp:58]   --->   Operation 385 'getelementptr' 'centroids_x_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_35 : Operation 386 [1/1] (2.32ns)   --->   "store i17 %r_V, i17* %centroids_x_V_addr_1, align 4" [kmeans.cpp:58]   --->   Operation 386 'store' <Predicate = (!icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_35 : Operation 387 [1/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 387 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln57)> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 388 [1/1] (0.00ns)   --->   "%r_V_1 = trunc i18 %sdiv_ln1148_1 to i17" [kmeans.cpp:59]   --->   Operation 388 'trunc' 'r_V_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_35 : Operation 389 [1/1] (0.00ns)   --->   "%centroids_y_V_addr_1 = getelementptr [2 x i17]* @centroids_y_V, i64 0, i64 %zext_ln58" [kmeans.cpp:59]   --->   Operation 389 'getelementptr' 'centroids_y_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_35 : Operation 390 [1/1] (2.32ns)   --->   "store i17 %r_V_1, i17* %centroids_y_V_addr_1, align 4" [kmeans.cpp:59]   --->   Operation 390 'store' <Predicate = (!icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_35 : Operation 391 [1/1] (0.00ns)   --->   "br label %._crit_edge879" [kmeans.cpp:60]   --->   Operation 391 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_35 : Operation 392 [1/1] (0.00ns)   --->   "br label %.preheader" [kmeans.cpp:44]   --->   Operation 392 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', kmeans.cpp:19) [11]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kmeans.cpp:19) [11]  (0 ns)
	'store' operation ('store_ln20', kmeans.cpp:20) of variable 'zext_ln728', kmeans.cpp:20 on array 'centroids_x_V' [22]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('centroids_x_V_load', kmeans.cpp:31) on array 'centroids_x_V' [27]  (2.32 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_1_0', kmeans.cpp:30) with incoming values : ('add_ln30_8', kmeans.cpp:30) [33]  (0 ns)
	'getelementptr' operation ('x_data_V_addr', kmeans.cpp:31) [40]  (0 ns)
	'load' operation ('x_data_V_load', kmeans.cpp:31) on array 'x_data_V' [41]  (3.25 ns)

 <State 5>: 5.36ns
The critical path consists of the following:
	'load' operation ('x_data_V_load', kmeans.cpp:31) on array 'x_data_V' [41]  (3.25 ns)
	'sub' operation ('sub_ln703', kmeans.cpp:31) [43]  (2.11 ns)

 <State 6>: 10.4ns
The critical path consists of the following:
	'call' operation ('p_s', kmeans.cpp:31) to 'abs_custom' [44]  (5.89 ns)
	'add' operation ('add_ln703', kmeans.cpp:31) [50]  (2.11 ns)
	'icmp' operation ('icmp_ln1495', kmeans.cpp:35) [56]  (2.43 ns)

 <State 7>: 10.4ns
The critical path consists of the following:
	'call' operation ('p_022_2', kmeans.cpp:31) to 'abs_custom' [86]  (5.89 ns)
	'add' operation ('add_ln703_12', kmeans.cpp:31) [92]  (2.11 ns)
	'icmp' operation ('icmp_ln1495_2', kmeans.cpp:35) [98]  (2.43 ns)

 <State 8>: 10.4ns
The critical path consists of the following:
	'call' operation ('p_022_4', kmeans.cpp:31) to 'abs_custom' [128]  (5.89 ns)
	'add' operation ('add_ln703_14', kmeans.cpp:31) [134]  (2.11 ns)
	'icmp' operation ('icmp_ln1495_4', kmeans.cpp:35) [140]  (2.43 ns)

 <State 9>: 10.4ns
The critical path consists of the following:
	'call' operation ('p_022_6', kmeans.cpp:31) to 'abs_custom' [170]  (5.89 ns)
	'add' operation ('add_ln703_16', kmeans.cpp:31) [176]  (2.11 ns)
	'icmp' operation ('icmp_ln1495_6', kmeans.cpp:35) [182]  (2.43 ns)

 <State 10>: 10.4ns
The critical path consists of the following:
	'call' operation ('p_022_8', kmeans.cpp:31) to 'abs_custom' [212]  (5.89 ns)
	'add' operation ('add_ln703_18', kmeans.cpp:31) [218]  (2.11 ns)
	'icmp' operation ('icmp_ln1495_8', kmeans.cpp:35) [224]  (2.43 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('data_cluster_id_addr_8', kmeans.cpp:40) [225]  (0 ns)
	'store' operation ('store_ln40', kmeans.cpp:40) of variable 'icmp_ln1495_8', kmeans.cpp:35 on array 'data_cluster_id', kmeans.cpp:12 [226]  (2.32 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('mean_value_x.V') with incoming values : ('mean_value_x.V', kmeans.cpp:50) [261]  (1.77 ns)

 <State 13>: 3.72ns
The critical path consists of the following:
	'phi' operation ('mean_value_x.V') with incoming values : ('mean_value_x.V', kmeans.cpp:50) [261]  (0 ns)
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 14>: 6.14ns
The critical path consists of the following:
	'load' operation ('__Val2__', kmeans.cpp:51) on array 'x_data_V' [276]  (3.25 ns)
	'add' operation ('mean_value_x.V', kmeans.cpp:51) [278]  (2.11 ns)
	'select' operation ('mean_value_x.V', kmeans.cpp:50) [284]  (0.781 ns)

 <State 15>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 16>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 17>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 18>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 19>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 20>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 21>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 22>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 23>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 24>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 25>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 26>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 27>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 28>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 29>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 30>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 31>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 32>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 33>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 34>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)

 <State 35>: 6.04ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [295]  (3.72 ns)
	'store' operation ('store_ln58', kmeans.cpp:58) of variable 'r.V', kmeans.cpp:58 on array 'centroids_x_V' [298]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
