// Seed: 2288675870
module module_0;
  reg  id_1;
  tri1 id_3;
  always begin
    id_1 <= #1 1;
    if (1) id_3 = 1;
  end
  wire id_4;
  initial id_1 <= id_2 == 1;
  genvar id_5;
  wire id_6 = id_6;
  wire id_7;
  assign id_3 = 1;
  module_2(
      id_4, id_7, id_4, id_3, id_4, id_5, id_6, id_6, id_4, id_7, id_7, id_3, id_3, id_5, id_5
  );
endmodule
module module_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
