library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity leon3_zedboard_stub is
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of leon3_zedboard_stub : entity is "leon3_zedboard_stub,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLanguage=VHDL,numBlks=0,numReposBlks=0,numNonXlnxBlks=0,numHierBlks=0,maxHierDepth=0}";
end leon3_zedboard_stub;

architecture STRUCTURE of leon3_zedboard_stub is
begin
end STRUCTURE;
