
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003512                       # Number of seconds simulated
sim_ticks                                  3512407000                       # Number of ticks simulated
final_tick                                 3512407000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141341                       # Simulator instruction rate (inst/s)
host_op_rate                                   283866                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38301211                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449220                       # Number of bytes of host memory used
host_seconds                                    91.70                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         103424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1555840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1659264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       103424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       376448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          376448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           24310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               25926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5882                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5882                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29445335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         442955500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             472400835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29445335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29445335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107176646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107176646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107176646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29445335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        442955500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            579577481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000221059250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               56108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5719                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       25927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6985                       # Number of write requests accepted
system.mem_ctrls.readBursts                     25927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6985                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1575936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  386944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1659328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               447040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   918                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              170                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3512405000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 25927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6985                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    482.076696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.841811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.212101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          720     17.70%     17.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          751     18.46%     36.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          442     10.87%     47.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          364      8.95%     55.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          258      6.34%     62.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          331      8.14%     70.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          267      6.56%     77.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          100      2.46%     79.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          835     20.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4068                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.818182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.271093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.136545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            144     39.67%     39.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           130     35.81%     75.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            34      9.37%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           10      2.75%     87.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      2.48%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      2.75%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.55%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.28%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      1.38%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      1.10%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      1.38%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      1.38%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.28%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.55%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.655647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.627682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              248     68.32%     68.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.83%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101     27.82%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      3.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           363                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1476224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       386944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 28388509.645949345082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 420288423.294908583164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110164909.704370826483                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        24310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6985                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59373500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    770491250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  84075637000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36718.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31694.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12036598.00                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    368164750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               829864750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  123120000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14951.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33701.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       448.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    472.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    21393                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     106721.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 17435880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  9240825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                88585980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               24126840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         270441600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            285218310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6864960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1204073700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        57171840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         24639300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1987799235                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            565.936475                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2869000000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5203000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     114400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     79656250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    148848250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     523662500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2640637000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 11673900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6197235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                87222240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7433280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         269826960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            237348000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6909600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1123679190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       160428960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         24822300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1935541665                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            551.058481                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2974080000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4974000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     114140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     91920750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    417819000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     419213000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2464340250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  608589                       # Number of BP lookups
system.cpu.branchPred.condPredicted            608589                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11277                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               307113                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   90565                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                290                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          307113                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             303644                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3469                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1479                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5165597                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      502244                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1883                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           146                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1204063                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           525                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7024815                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1249556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13309791                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      608589                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             394209                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5679164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23354                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2993                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          193                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          171                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1203647                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3246                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6944082                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.841424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.727278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3076458     44.30%     44.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    32066      0.46%     44.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   230238      3.32%     48.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   205651      2.96%     51.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    62323      0.90%     51.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   365884      5.27%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    45664      0.66%     57.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   193411      2.79%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2732387     39.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6944082                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.086634                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.894682                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1164338                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1969323                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3710223                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 88521                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11677                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26562061                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11677                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1210715                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  668429                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5940                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3748137                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1299184                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26508932                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3541                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  93112                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1011585                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 191185                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29241843                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55584176                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19196011                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27140503                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   560152                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                183                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            138                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    486599                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5049580                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              510271                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            199029                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61929                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26417404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 326                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26307117                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3887                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          385838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       562778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            262                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6944082                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.788423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.921486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1838794     26.48%     26.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              214012      3.08%     29.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              527266      7.59%     37.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              496545      7.15%     44.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              814331     11.73%     56.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              719395     10.36%     66.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              697208     10.04%     76.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              580857      8.36%     84.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1055674     15.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6944082                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   40782      3.61%      3.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3345      0.30%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%      3.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 16883      1.50%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            565133     50.07%     55.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           453331     40.17%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2300      0.20%     95.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   616      0.05%     95.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             46109      4.09%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               61      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             18662      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8941617     33.99%     34.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40088      0.15%     34.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1610      0.01%     34.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4283195     16.28%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  724      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81751      0.31%     50.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1981      0.01%     50.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961375     11.26%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                970      0.00%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310006      8.78%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30027      0.11%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.91%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               862558      3.28%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              352913      1.34%     83.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4188812     15.92%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150764      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26307117                       # Type of FU issued
system.cpu.iq.rate                           3.744884                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1128598                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.042901                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           19768725                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6881586                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6357231                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            40922076                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19922110                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19893314                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6405297                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21011756                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428777                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56462                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15697                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10012                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4910                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11677                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  440827                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                109322                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26417730                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1950                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5049580                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               510271                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                191                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   8820                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 97908                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            138                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2128                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13011                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15139                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26283549                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5045274                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23568                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5547511                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   552123                       # Number of branches executed
system.cpu.iew.exec_stores                     502237                       # Number of stores executed
system.cpu.iew.exec_rate                     3.741529                       # Inst execution rate
system.cpu.iew.wb_sent                       26257807                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26250545                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16525898                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25309494                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.736831                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.652953                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          385898                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11576                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6883314                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.781883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.250870                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2138230     31.06%     31.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       360601      5.24%     36.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       533536      7.75%     44.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       150374      2.18%     46.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       765209     11.12%     57.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       365092      5.30%     62.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       453981      6.60%     69.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       387414      5.63%     74.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1728877     25.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6883314                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1728877                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     31572226                       # The number of ROB reads
system.cpu.rob.rob_writes                    52897421                       # The number of ROB writes
system.cpu.timesIdled                             836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.541969                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.541969                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.845123                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.845123                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18814274                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5485213                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27116673                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19742540                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2306256                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3701303                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6644633                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.411354                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3924799                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            168.547582                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.411354                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10453942                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10453942                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4654115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4654115                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492087                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5146202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5146202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5146202                       # number of overall hits
system.cpu.dcache.overall_hits::total         5146202                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        66123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         66123                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2491                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        68614                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68614                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68614                       # number of overall misses
system.cpu.dcache.overall_misses::total         68614                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3897529500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3897529500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    161916000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    161916000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4059445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4059445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4059445500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4059445500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4720238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4720238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5214816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5214816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5214816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5214816                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014008                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005037                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013158                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58943.627785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58943.627785                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65000.401445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65000.401445                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59163.516192                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59163.516192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59163.516192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59163.516192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        56859                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          464                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               789                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.064639                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.285714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5882                       # number of writebacks
system.cpu.dcache.writebacks::total              5882                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44279                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        44304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44304                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44304                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21844                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2466                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2466                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        24310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24310                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24310                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24310                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1367606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1367606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    158344500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    158344500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1525951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1525951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1525951000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1525951000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004986                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004662                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62607.878594                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62607.878594                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64211.070560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64211.070560                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62770.505965                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62770.505965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62770.505965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62770.505965                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23286                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.927681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              409659                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1104                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            371.067935                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.927681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2408908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2408908                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1201339                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1201339                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1201339                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1201339                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1201339                       # number of overall hits
system.cpu.icache.overall_hits::total         1201339                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2307                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2307                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2307                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2307                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2307                       # number of overall misses
system.cpu.icache.overall_misses::total          2307                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144296499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144296499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    144296499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144296499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144296499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144296499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1203646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1203646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1203646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1203646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1203646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1203646                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001917                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001917                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001917                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001917                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001917                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001917                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62547.247074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62547.247074                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62547.247074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62547.247074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62547.247074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62547.247074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1085                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.730769                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1104                       # number of writebacks
system.cpu.icache.writebacks::total              1104                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          690                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          690                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          690                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          690                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          690                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          690                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1617                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1617                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1617                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1617                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1617                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111155499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111155499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111155499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111155499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111155499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111155499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001343                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68741.805195                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68741.805195                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68741.805195                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68741.805195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68741.805195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68741.805195                       # average overall mshr miss latency
system.cpu.icache.replacements                   1104                       # number of replacements
system.membus.snoop_filter.tot_requests         50317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        24391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3512407000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5882                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1104                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17404                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2466                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2466                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1617                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21844                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        71906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  76243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       174080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       174080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1932288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1932288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2106368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25927                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000309                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017563                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25919     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25927                       # Request fanout histogram
system.membus.reqLayer2.occupancy            82614000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8563745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          127392249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
