Yosys 0.61+0 (git sha1 77005b69a, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Using ABC area script.
Extracting clock period from SDC file: ./results/asap7/aes/base/clock_period.txt
Setting clock period to 380
1. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
2. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
3. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
4. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
5. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
6. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib.gz
7. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib.gz
8. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib.gz
9. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib.gz
10. Executing Liberty frontend: ./platforms/asap7/lib/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
11. Executing Verilog-2005 frontend: /workspace/w7/flow/designs/src/aes/aes_cipher_top.v
12. Executing Verilog-2005 frontend: /workspace/w7/flow/designs/src/aes/aes_inv_cipher_top.v
13. Executing Verilog-2005 frontend: /workspace/w7/flow/designs/src/aes/aes_inv_sbox.v
14. Executing Verilog-2005 frontend: /workspace/w7/flow/designs/src/aes/aes_key_expand_128.v
15. Executing Verilog-2005 frontend: /workspace/w7/flow/designs/src/aes/aes_rcon.v
16. Executing Verilog-2005 frontend: /workspace/w7/flow/designs/src/aes/aes_sbox.v
17. Executing Verilog-2005 frontend: /workspace/w7/flow/designs/src/aes/timescale.v
18. Executing Verilog-2005 frontend: ./platforms/asap7/yoSys/cells_clkgate_R.v
19. Executing HIERARCHY pass (managing design hierarchy).
20. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_cipher_top'.
20.1. Analyzing design hierarchy..
20.2. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_sbox'.
20.3. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_key_expand_128'.
Warning: Replacing memory \w with list of registers. See /workspace/w7/flow/designs/src/aes/aes_key_expand_128.v:73
20.4. Analyzing design hierarchy..
20.5. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_rcon'.
20.6. Analyzing design hierarchy..
20.7. Analyzing design hierarchy..
21. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module aes_cipher_top because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_rcon because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_key_expand_128 because it contains processes (run 'proc' command first).
Warning: Ignoring module aes_sbox because it contains processes (run 'proc' command first).
22. Executing RTLIL backend.
Warnings: 5 unique messages, 5 total
End of script. Logfile hash: eca09ad33d, CPU: user 0.49s system 0.01s, MEM: 82.09 MB peak
Yosys 0.61+0 (git sha1 77005b69a, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 95% 12x read_liberty (0 sec), 1% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.57[h:]min:sec. CPU time: user 0.52 sys 0.02 (94%). Peak memory: 89208KB.
