
*** Running vivado
    with args -log PmodOLEDCtrl.vds -m64 -mode batch -messageDb vivado.pb -notrace -source PmodOLEDCtrl.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PmodOLEDCtrl.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top PmodOLEDCtrl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -1009 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-992] CLK is already implicitly declared earlier [/home/hantaoz3/cs233git/OLED_demo/Oled/src/PmodOLEDCtrl.v:125]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1082.426 ; gain = 150.043 ; free physical = 9965 ; free virtual = 16167
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodOLEDCtrl' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/PmodOLEDCtrl.v:17]
INFO: [Synth 8-638] synthesizing module 'OledInit' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledInit.v:17]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/SpiCtrl.v:19]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (1#1) [/home/hantaoz3/cs233git/OLED_demo/Oled/src/SpiCtrl.v:19]
INFO: [Synth 8-638] synthesizing module 'Delay' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/Delay.v:17]
INFO: [Synth 8-256] done synthesizing module 'Delay' (2#1) [/home/hantaoz3/cs233git/OLED_demo/Oled/src/Delay.v:17]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (3#1) [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledInit.v:17]
INFO: [Synth 8-638] synthesizing module 'OledEX' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:19]
	Parameter alphabet_1 bound to: 8'b01000001 
	Parameter alphabet_2 bound to: 8'b01010001 
	Parameter alphabet_3 bound to: 8'b01100111 
	Parameter alphabet_4 bound to: 8'b01110111 
	Parameter clear_1 bound to: 8'b00100000 
	Parameter clear_2 bound to: 8'b00100000 
	Parameter clear_3 bound to: 8'b00100000 
	Parameter clear_4 bound to: 8'b00100000 
	Parameter digilent_1 bound to: 8'b01000000 
	Parameter digilent_2 bound to: 8'b00100000 
	Parameter digilent_3 bound to: 8'b00100000 
	Parameter digilent_4 bound to: 8'b00100000 
	Parameter alphabet_screen bound to: 8'b01000001 
	Parameter clear_screen bound to: 8'b00100000 
	Parameter digilent_screen bound to: 8'b01000000 
INFO: [Synth 8-638] synthesizing module 'charLib' [/home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/realtime/charLib_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'charLib' (4#1) [/home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/realtime/charLib_stub.v:7]
WARNING: [Synth 8-350] instance 'CHAR_LIB_COMP' of module 'charLib' requires 5 connections, but only 3 given [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:198]
INFO: [Synth 8-256] done synthesizing module 'OledEX' (5#1) [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:19]
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [/home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/realtime/clk_wiz_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz' (6#1) [/home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/realtime/clk_wiz_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'PmodOLEDCtrl' (7#1) [/home/hantaoz3/cs233git/OLED_demo/Oled/src/PmodOLEDCtrl.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.691 ; gain = 190.309 ; free physical = 9923 ; free virtual = 16126
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.691 ; gain = 190.309 ; free physical = 9922 ; free virtual = 16126
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/dcp/charLib_in_context.xdc] for cell 'Example/CHAR_LIB_COMP'
Finished Parsing XDC File [/home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/dcp/charLib_in_context.xdc] for cell 'Example/CHAR_LIB_COMP'
Parsing XDC File [/home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/dcp_2/clk_wiz_in_context.xdc] for cell 'clk1'
Finished Parsing XDC File [/home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/dcp_2/clk_wiz_in_context.xdc] for cell 'clk1'
Parsing XDC File [/home/hantaoz3/cs233git/OLED_demo/Oled/src/Basys3_Master.xdc]
Finished Parsing XDC File [/home/hantaoz3/cs233git/OLED_demo/Oled/src/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hantaoz3/cs233git/OLED_demo/Oled/src/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodOLEDCtrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodOLEDCtrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1423.879 ; gain = 0.000 ; free physical = 9745 ; free virtual = 15948
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'Example/CHAR_LIB_COMP' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different implementation results.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 297924 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1423.887 ; gain = 491.504 ; free physical = 9738 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1423.887 ; gain = 491.504 ; free physical = 9738 ; free virtual = 15941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLKIN. (constraint file  /home/hantaoz3/cs233git/OLED_demo/Oled/Oled.runs/synth_1/.Xil/Vivado-297900-siebl-0224-19.ews.illinois.edu/dcp_2/clk_wiz_in_context.xdc, line 3).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1423.887 ; gain = 491.504 ; free physical = 9738 ; free virtual = 15941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5545] ROM "SPI_FIN" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_counter" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (40) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "temp_res" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vdd" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "after_state" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_data" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vbat" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_fin" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (104) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][2][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][3][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][4][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][5][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][6][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][7][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][8][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][9][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][10][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][11][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][12][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][13][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][14][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][15][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][0][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][1][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][2][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][3][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][4][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][5][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][6][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][7][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][8][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][9][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][10][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][11][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][12][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][13][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][14][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][15][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][0][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][1][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][2][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][3][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][4][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][5][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][6][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][7][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][8][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][9][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][10][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][11][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][12][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][13][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][14][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][15][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][0][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][1][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][2][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][3][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][4][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][5][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][6][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][7][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][8][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][9][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][10][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][11][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][12][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][13][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][14][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][15][7:0]' into 'current_screen_reg[0][1][7:0]' [/home/hantaoz3/cs233git/OLED_demo/Oled/src/OledEX.v:222]
INFO: [Synth 8-5545] ROM "current_screen" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_delay_ms" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "after_state" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_char" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_dc" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_data" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_addr" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (144) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PmodOLEDCtrl'
INFO: [Synth 8-5545] ROM "led_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (111) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 0000000001001001011001000110110001100101
                 iSTATE0 |                              001 | 0000000001010011011001010110111001100100
                 iSTATE1 |                              010 | 0100100001101111011011000110010000110001
                 iSTATE2 |                              011 | 0100100001101111011011000110010000110010
                 iSTATE3 |                              100 | 0100100001101111011011000110010000110011
                 iSTATE4 |                              101 | 0100100001101111011011000110010000110100
                 iSTATE5 |                              110 | 0000000001000100011011110110111001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 000000000000000000000000000000000000000000000000000000000000000000000000000000001001001011001000110110001100101
                 iSTATE0 |                             0010 | 100111101101100011001010110010001001001011011100110100101110100011010010110000101101100011010010111101001100101
                 iSTATE1 |                             0100 | 000000000000000000000000100111101101100011001010110010001000101011110000110000101101101011100000110110001100101
                 iSTATE2 |                             1000 | 000000000000000000000000000000000000000000000000000000000000000000000000000000001000100011011110110111001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PmodOLEDCtrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.887 ; gain = 491.504 ; free physical = 9716 ; free virtual = 15919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |OledEX__GB0       |           1|     60210|
|2     |OledEX__GB1       |           1|     21168|
|3     |PmodOLEDCtrl__GC0 |           1|     32313|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	              104 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	  14 Input    143 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	  26 Input    112 Bit        Muxes := 1     
	  28 Input    104 Bit        Muxes := 1     
	  11 Input    104 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	  26 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  28 Input      8 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	  26 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 51    
	   7 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodOLEDCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SpiCtrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 1     
Module Delay__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module OledEX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  14 Input    143 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 1     
	  26 Input    112 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	  26 Input     11 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  27 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	  26 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module OledInit 
Detailed RTL Component Info : 
+---Registers : 
	              104 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  28 Input    104 Bit        Muxes := 1     
	  11 Input    104 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.887 ; gain = 491.504 ; free physical = 9716 ; free virtual = 15919
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "temp_dc" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_data" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_char" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "current_screen" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "after_state" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_addr" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_ms" won't be mapped to RAM because address size (95) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "current_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "after_state" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_fin" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_res" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vbat" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_vdd" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_en" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_spi_data" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp_delay_en" won't be mapped to RAM because address size (103) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1423.887 ; gain = 491.504 ; free physical = 9716 ; free virtual = 15919
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1423.887 ; gain = 491.504 ; free physical = 9716 ; free virtual = 15919

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |OledEX__GB0       |           1|     35935|
|2     |OledEX__GB1       |           1|      2352|
|3     |PmodOLEDCtrl__GC0 |           1|     30345|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Examplei_0/\current_screen_reg[0][1][0] ' (FDE) to 'Examplei_0/\current_screen_reg[0][1][1] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\current_screen_reg[0][1][1] ' (FDE) to 'Examplei_0/\current_screen_reg[0][1][2] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\current_screen_reg[0][1][2] ' (FDE) to 'Examplei_0/\current_screen_reg[0][1][3] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\current_screen_reg[0][1][3] ' (FDE) to 'Examplei_0/\current_screen_reg[0][1][4] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\current_screen_reg[0][1][4] ' (FDE) to 'Examplei_0/\current_screen_reg[0][1][6] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\current_screen_reg[0][1][5] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\current_screen_reg[0][1][6] ' (FDE) to 'Examplei_0/\current_screen_reg[0][1][7] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\current_screen_reg[0][1][7] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\temp_delay_ms_reg[0] ' (FDE) to 'Examplei_0/\temp_delay_ms_reg[6] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\temp_delay_ms_reg[1] ' (FDE) to 'Examplei_0/\temp_delay_ms_reg[6] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\temp_delay_ms_reg[2] ' (FDE) to 'Examplei_0/\temp_delay_ms_reg[6] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[29] ' (FDE) to 'Examplei_0/\after_char_state_reg[1] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[29] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[31] ' (FDE) to 'Examplei_0/\after_char_state_reg[4] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[31] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[27] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[27] ' (FDE) to 'Examplei_0/\after_char_state_reg[4] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[28] ' (FDE) to 'Examplei_0/\after_char_state_reg[2] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[28] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[20] ' (FDE) to 'Examplei_0/\after_char_state_reg[0] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[20] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[23] ' (FDE) to 'Examplei_0/\after_char_state_reg[4] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[23] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[24] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[24] ' (FDE) to 'Examplei_0/\after_char_state_reg[0] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[25] ' (FDE) to 'Examplei_0/\after_char_state_reg[2] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[25] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[3] ' (FDE) to 'Examplei_0/\after_char_state_reg[2] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[3] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[4] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[4] ' (FDE) to 'Examplei_0/\after_char_state_reg[7] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[1] ' (FDE) to 'Examplei_0/\after_char_state_reg[6] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[1] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[30] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[30] ' (FDE) to 'Examplei_0/\after_char_state_reg[6] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[12] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[12] ' (FDE) to 'Examplei_0/\after_char_state_reg[7] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[15] ' (FDE) to 'Examplei_0/\after_char_state_reg[7] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[15] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[7] ' (FDE) to 'Examplei_0/\after_char_state_reg[9] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[7] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[8] ' (FDE) to 'Examplei_0/\after_char_state_reg[2] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[8] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[9] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[9] ' (FDE) to 'Examplei_0/\after_char_state_reg[11] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[10] ' (FDE) to 'Examplei_0/\after_char_state_reg[6] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[10] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[11] ' (FDE) to 'Examplei_0/\after_char_state_reg[19] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[11] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[13] ' (FDE) to 'Examplei_0/\after_char_state_reg[2] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[13] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[0] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[0] ' (FDE) to 'Examplei_0/\after_char_state_reg[17] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[2] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[2] ' (FDE) to 'Examplei_0/\after_char_state_reg[5] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[5] ' (FDE) to 'Examplei_0/\after_char_state_reg[16] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[5] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[6] ' (FDE) to 'Examplei_0/\after_char_state_reg[14] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[6] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[19] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[19] ' (FDE) to 'Examplei_0/\after_char_state_reg[26] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[21] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[21] ' (FDE) to 'Examplei_0/\after_char_state_reg[14] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[22] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[22] ' (FDE) to 'Examplei_0/\after_char_state_reg[14] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[26] ' (FDE) to 'Examplei_0/\after_char_state_reg[35] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[26] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[14] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[14] ' (FDE) to 'Examplei_0/\after_char_state_reg[32] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[16] ' (FDE) to 'Examplei_0/\after_char_state_reg[18] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[16] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[17] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[17] ' (FDE) to 'Examplei_0/\after_char_state_reg[34] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[18] ' (FDE) to 'Examplei_0/\after_char_state_reg[33] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[18] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[46] ' (FDE) to 'Examplei_0/\after_char_state_reg[32] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[47] ' (FDE) to 'Examplei_0/\after_char_state_reg[35] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[44] ' (FDE) to 'Examplei_0/\after_char_state_reg[33] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[45] ' (FDE) to 'Examplei_0/\after_char_state_reg[34] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[40] ' (FDE) to 'Examplei_0/\after_char_state_reg[33] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[41] ' (FDE) to 'Examplei_0/\after_char_state_reg[33] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[42] ' (FDE) to 'Examplei_0/\after_char_state_reg[34] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[43] ' (FDE) to 'Examplei_0/\after_char_state_reg[34] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[34] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[34] ' (FDE) to 'Examplei_0/\after_char_state_reg[49] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[35] ' (FDE) to 'Examplei_0/\after_char_state_reg[36] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[35] ' (FDE) to 'Examplei_0/\after_update_state_reg[39] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[32] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[32] ' (FDE) to 'Examplei_0/\after_char_state_reg[37] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[33] ' (FDE) to 'Examplei_0/\after_char_state_reg[50] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[33] ' (FDE) to 'Examplei_0/\after_update_state_reg[38] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[38] ' (FDE) to 'Examplei_0/\after_char_state_reg[37] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[38] ' (FDE) to 'Examplei_0/\after_update_state_reg[36] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[39] ' (FDE) to 'Examplei_0/\after_char_state_reg[36] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_update_state_reg[39] ' (FDE) to 'Examplei_0/\after_update_state_reg[37] '
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\after_update_state_reg[36] )
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[36] ' (FDE) to 'Examplei_0/\after_char_state_reg[51] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[37] ' (FDE) to 'Examplei_0/\after_char_state_reg[48] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_update_state_reg[37] )
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[62] ' (FDE) to 'Examplei_0/\after_char_state_reg[50] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[63] ' (FDE) to 'Examplei_0/\after_char_state_reg[51] '
INFO: [Synth 8-3886] merging instance 'Examplei_0/\after_char_state_reg[60] ' (FDE) to 'Examplei_0/\after_char_state_reg[50] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\after_char_state_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_char_state_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\temp_delay_ms_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\temp_delay_ms_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_state_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_page_state_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\DELAY_COMP/current_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\DELAY_COMP/current_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\current_state_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\temp_char_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\after_state_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Examplei_0/\after_page_state_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_page_state_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\after_state_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\current_state_reg[142] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Examplei_0/\temp_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\Init/after_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\Init/after_state_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\Init/DELAY_COMP/current_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\Init/DELAY_COMP/current_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\Init/temp_dc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\current_state_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\current_state_reg[111] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1447.949 ; gain = 515.566 ; free physical = 9694 ; free virtual = 15897
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1447.949 ; gain = 515.566 ; free physical = 9694 ; free virtual = 15897

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |OledEX__GB0       |           1|      2051|
|2     |PmodOLEDCtrl__GC0 |           1|      5243|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk1/CLK' to pin 'clk1/bbstub_CLK/O'
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:41 . Memory (MB): peak = 1483.957 ; gain = 551.574 ; free physical = 9656 ; free virtual = 15859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1553.668 ; gain = 621.285 ; free physical = 9583 ; free virtual = 15786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |OledEX__GB0       |           1|      2051|
|2     |PmodOLEDCtrl__GC0 |           1|      5205|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \Example/CHAR_LIB_COMP  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
|2     |charLib       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |charLib |     1|
|2     |clk_wiz |     1|
|3     |CARRY4  |    24|
|4     |LUT1    |    93|
|5     |LUT2    |   319|
|6     |LUT3    |   181|
|7     |LUT4    |   177|
|8     |LUT5    |   287|
|9     |LUT6    |  1134|
|10    |MUXF7   |     9|
|11    |FDRE    |   409|
|12    |FDSE    |    19|
|13    |IBUF    |    17|
|14    |OBUF    |     8|
+------+--------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |  2686|
|2     |  Example      |OledEX    |   894|
|3     |    DELAY_COMP |Delay_0   |   105|
|4     |    SPI_COMP   |SpiCtrl_1 |    53|
|5     |  Init         |OledInit  |  1678|
|6     |    DELAY_COMP |Delay     |   125|
|7     |    SPI_COMP   |SpiCtrl   |    52|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 1569.684 ; gain = 244.180 ; free physical = 9565 ; free virtual = 15768
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1569.684 ; gain = 637.301 ; free physical = 9565 ; free virtual = 15768
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
276 Infos, 4 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 1569.691 ; gain = 565.969 ; free physical = 9565 ; free virtual = 15768
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1601.707 ; gain = 0.000 ; free physical = 9561 ; free virtual = 15764
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 18:38:29 2019...
