{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571762905704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571762905711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 12:48:25 2019 " "Processing started: Tue Oct 22 12:48:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571762905711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571762905711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial1 -c serial1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial1 -c serial1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571762905711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571762906236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571762906236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serial1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 serial1 " "Found entity 1: serial1" {  } { { "serial1.bdf" "" { Schematic "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/serial1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571762914986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571762914986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "delayer.v(33) " "Verilog HDL information at delayer.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571762914990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayer.v 1 1 " "Found 1 design units, including 1 entities, in source file delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncDelay " "Found entity 1: SyncDelay" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571762914991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571762914991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file serialprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "serialprocessor.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/serialprocessor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571762914995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571762914995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async.v 4 4 " "Found 4 design units, including 4 entities, in source file async.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/async.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571762915000 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "async.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/async.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571762915000 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "async.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/async.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571762915000 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "async.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/async.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571762915000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571762915000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signalA delayer.v(19) " "Verilog HDL Implicit Net warning at delayer.v(19): created implicit net for \"signalA\"" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signalB delayer.v(20) " "Verilog HDL Implicit Net warning at delayer.v(20): created implicit net for \"signalB\"" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "signalC delayer.v(21) " "Verilog HDL Implicit Net warning at delayer.v(21): created implicit net for \"signalC\"" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915000 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start delayer.v(24) " "Verilog HDL Implicit Net warning at delayer.v(24): created implicit net for \"start\"" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915001 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop delayer.v(25) " "Verilog HDL Implicit Net warning at delayer.v(25): created implicit net for \"stop\"" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial1 " "Elaborating entity \"serial1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571762915034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:232_trans " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:232_trans\"" {  } { { "serial1.bdf" "232_trans" { Schematic "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/serial1.bdf" { { 328 648 856 440 "232_trans" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:232_trans\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:232_trans\|BaudTickGen:tickgen\"" {  } { { "async.v" "tickgen" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/async.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncDelay SyncDelay:inst4 " "Elaborating entity \"SyncDelay\" for hierarchy \"SyncDelay:inst4\"" {  } { { "serial1.bdf" "inst4" { Schematic "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/serial1.bdf" { { 616 144 360 792 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 delayer.v(58) " "Verilog HDL assignment warning at delayer.v(58): truncated value with size 32 to match size of target (2)" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571762915041 "|serial1|SyncDelay:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 delayer.v(61) " "Verilog HDL assignment warning at delayer.v(61): truncated value with size 32 to match size of target (8)" {  } { { "delayer.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/delayer.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571762915042 "|serial1|SyncDelay:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:inst " "Elaborating entity \"processor\" for hierarchy \"processor:inst\"" {  } { { "serial1.bdf" "inst" { Schematic "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/serial1.bdf" { { 344 392 592 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915066 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "serialprocessor.v(26) " "Verilog HDL Case Statement warning at serialprocessor.v(26): can't check case statement for completeness because the case expression has too many possible states" {  } { { "serialprocessor.v" "" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/serialprocessor.v" 26 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1571762915068 "|serial1|processor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:232_rec " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:232_rec\"" {  } { { "serial1.bdf" "232_rec" { Schematic "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/serial1.bdf" { { 360 96 296 472 "232_rec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:232_rec\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:232_rec\|BaudTickGen:tickgen\"" {  } { { "async.v" "tickgen" { Text "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/async.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762915072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571762915671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/output_files/serial1.map.smsg " "Generated suppressed messages file C:/Users/ahaas/Dropbox/cygwin/home/cygwinhome/dist_board/trig3_board_muon-lifetime_de0nano-firmware/output_files/serial1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571762916072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571762916192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571762916192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "309 " "Implemented 309 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571762916306 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571762916306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Implemented 299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571762916306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571762916306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571762916343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 12:48:36 2019 " "Processing ended: Tue Oct 22 12:48:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571762916343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571762916343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571762916343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571762916343 ""}
