
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 17:37:19 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library trv32p3_cnn_lib;
use trv32p3_cnn_lib.data_types.all;

-- entity mem_DMb : mem_DMb
entity mem_DMb is
  port (
    bin_selector_EX : in std_logic_vector(2 downto 0);
    bin_selector_ID : in std_logic_vector(2 downto 0);
    ocd_ld_DMbEX_r_in : in boolean;
    ocd_st_DMbEX_r_in : in boolean;
    ocd_st_DMbS3_r_in : in boolean;
    dm_addr_dp_in : in t_addr;
    dmb_rd_in : in t_w08;
    dmb_wr_dp_in : in t_w08;
    dmh_rd_in : in t_w16;
    dmh_wr_dp_in : in t_w16;
    dmw_rd_in : in t_w32;
    dmw_wr_dp_in : in t_w32;
    hzd_stall_in : in std_logic;
    kill_ID_in : in std_logic;
    dm_addr_out : out t_addr;
    dmb_ld_out : out std_logic;
    dmb_rd_dp_out : out t_w08;
    dmb_st_out : out std_logic;
    dmb_wr_out : out t_w08;
    dmh_ld_out : out std_logic;
    dmh_rd_dp_out : out t_w16;
    dmh_st_out : out std_logic;
    dmh_wr_out : out t_w16;
    dmw_ld_out : out std_logic;
    dmw_rd_dp_out : out t_w32;
    dmw_st_out : out std_logic;
    dmw_wr_out : out t_w32);
end mem_DMb;
