

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_5_2_x0'
================================================================
* Date:           Fri Sep 16 23:49:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       57|    35889|  0.190 us|  0.120 ms|   57|  35889|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_5_2_x0_loop_1          |       56|    35888|  14 ~ 8972|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_wrapper_5_2_x0_loop_2         |       12|     8970|   2 ~ 1495|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_wrapper_5_2_x0_loop_3       |     1296|     1296|        162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_wrapper_5_2_x0_loop_4     |      160|      160|         10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_5_2_x0_loop_5   |        4|        4|          1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_5_2_x0_loop_6       |      196|      196|         98|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_5_2_x0_loop_7     |       96|       96|          6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_5_2_x0_loop_8   |        4|        4|          2|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_5_2_x0_loop_9     |       96|       96|          6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_5_2_x0_loop_10  |        4|        4|          2|          -|          -|     2|        no|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      236|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      160|      162|     -|
|Multiplexer          |        -|      -|        -|      304|     -|
|Register             |        -|      -|      319|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      479|      702|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|   32|   33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        0|  128|  129|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                                      |        0|  160|  162|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln10404_fu_552_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln691_602_fu_382_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_603_fu_350_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_604_fu_411_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_605_fu_435_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_606_fu_524_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_607_fu_506_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_608_fu_542_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_609_fu_494_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_610_fu_530_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_338_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln870_fu_488_p2      |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln878_fu_446_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_667_fu_356_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_668_fu_376_p2  |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_669_fu_388_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_670_fu_482_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_671_fu_429_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_672_fu_518_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_673_fu_500_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_674_fu_562_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_675_fu_536_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_344_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state14          |        or|   0|  0|   2|           1|           1|
    |ret_fu_370_p2             |        or|   0|  0|   6|           6|           3|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 236|          92|          72|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  81|         17|    1|         17|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_218                                    |   9|          2|    3|          6|
    |c1_V_reg_229                                    |   9|          2|    3|          6|
    |c4_V_reg_282                                    |   9|          2|    3|          6|
    |c5_V_28_reg_294                                 |   9|          2|    5|         10|
    |c5_V_reg_305                                    |   9|          2|    5|         10|
    |c6_V_92_reg_316                                 |   9|          2|    2|          4|
    |c6_V_reg_327                                    |   9|          2|    2|          4|
    |c7_V_reg_240                                    |   9|          2|    4|          8|
    |c8_V_reg_251                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  14|          3|    2|          6|
    |data_split_V_d0                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_din    |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_2_5_x0163_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_262                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_273                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 304|         65|  337|        867|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |add_ln691_602_reg_608         |    4|   0|    4|          0|
    |add_ln691_603_reg_596         |    3|   0|    3|          0|
    |add_ln691_604_reg_626         |    5|   0|    5|          0|
    |add_ln691_607_reg_687         |    5|   0|    5|          0|
    |add_ln691_608_reg_713         |    2|   0|    2|          0|
    |add_ln691_609_reg_679         |    5|   0|    5|          0|
    |add_ln691_610_reg_705         |    2|   0|    2|          0|
    |add_ln691_reg_588             |    3|   0|    3|          0|
    |ap_CS_fsm                     |   16|   0|   16|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |c0_V_reg_218                  |    3|   0|    3|          0|
    |c1_V_reg_229                  |    3|   0|    3|          0|
    |c4_V_reg_282                  |    3|   0|    3|          0|
    |c5_V_28_reg_294               |    5|   0|    5|          0|
    |c5_V_reg_305                  |    5|   0|    5|          0|
    |c6_V_92_reg_316               |    2|   0|    2|          0|
    |c6_V_reg_327                  |    2|   0|    2|          0|
    |c7_V_reg_240                  |    4|   0|    4|          0|
    |c8_V_reg_251                  |    5|   0|    5|          0|
    |data_split_V_addr_69_reg_621  |    2|   0|    2|          0|
    |icmp_ln870_reg_675            |    1|   0|    1|          0|
    |icmp_ln890_668_reg_604        |    1|   0|    1|          0|
    |local_D_V_addr_reg_631        |    5|   0|    5|          0|
    |n_V_reg_262                   |    3|   0|    3|          0|
    |p_Val2_s_reg_273              |  128|   0|  128|          0|
    |shl_ln890_reg_692             |    4|   0|    5|          1|
    |tmp_209_reg_639               |   32|   0|   32|          0|
    |tmp_reg_616                   |    1|   0|    1|          0|
    |v2_V_970_reg_667              |   32|   0|   32|          0|
    |v2_V_reg_662                  |   32|   0|   32|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  319|   0|  320|          1|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_5_2_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_3_x0196|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_3_x0196|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_3_x0196|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_2_x0195|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_2_x0195|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_2_x0195|       pointer|
|fifo_D_drain_PE_2_5_x0163_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_2_5_x0163|       pointer|
|fifo_D_drain_PE_2_5_x0163_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_2_5_x0163|       pointer|
|fifo_D_drain_PE_2_5_x0163_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_2_5_x0163|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 2 
4 --> 5 11 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 3 
12 --> 13 15 11 
13 --> 14 12 
14 --> 13 
15 --> 16 12 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0196, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0195, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_5_x0163, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0196, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0195, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_5_x0163, void @empty_722, i32 0, i32 0, void @empty_1307, i32 0, i32 0, void @empty_1307, void @empty_1307, void @empty_1307, i32 0, i32 0, i32 0, i32 0, void @empty_1307, void @empty_1307"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:10357]   --->   Operation 23 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:10366]   --->   Operation 24 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V_addr_66 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 26 'getelementptr' 'data_split_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_split_V_addr_67 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 27 'getelementptr' 'data_split_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr_68 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'data_split_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln10360 = br void" [./dut.cpp:10360]   --->   Operation 29 'br' 'br_ln10360' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 30 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 31 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 32 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln10360 = br i1 %icmp_ln890, void %.split24, void" [./dut.cpp:10360]   --->   Operation 34 'br' 'br_ln10360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln10360 = specloopname void @_ssdm_op_SpecLoopName, void @empty_364" [./dut.cpp:10360]   --->   Operation 35 'specloopname' 'specloopname_ln10360' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln10361 = br void" [./dut.cpp:10361]   --->   Operation 36 'br' 'br_ln10361' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln10427 = ret" [./dut.cpp:10427]   --->   Operation 37 'ret' 'ret_ln10427' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split24, i3 %add_ln691_603, void %.loopexit421"   --->   Operation 38 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln691_603 = add i3 %c1_V, i3 1"   --->   Operation 39 'add' 'add_ln691_603' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln890_667 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 40 'icmp' 'icmp_ln890_667' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln10361 = br i1 %icmp_ln890_667, void %.split22, void" [./dut.cpp:10361]   --->   Operation 42 'br' 'br_ln10361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_431"   --->   Operation 43 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_667)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_668)   --->   "%ret_124 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 44 'bitconcatenate' 'ret_124' <Predicate = (!icmp_ln890_667)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_668)   --->   "%ret = or i6 %ret_124, i6 4"   --->   Operation 45 'or' 'ret' <Predicate = (!icmp_ln890_667)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_668 = icmp_ult  i6 %ret, i6 42"   --->   Operation 46 'icmp' 'icmp_ln890_668' <Predicate = (!icmp_ln890_667)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln10362 = br i1 %icmp_ln890_668, void %.loopexit421, void %.preheader6.preheader" [./dut.cpp:10362]   --->   Operation 47 'br' 'br_ln10362' <Predicate = (!icmp_ln890_667)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 48 'br' 'br_ln890' <Predicate = (!icmp_ln890_667 & icmp_ln890_668)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_667)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_602, void, i4 0, void %.preheader6.preheader"   --->   Operation 50 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln691_602 = add i4 %c7_V, i4 1"   --->   Operation 51 'add' 'add_ln691_602' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln890_669 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 52 'icmp' 'icmp_ln890_669' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln10368 = br i1 %icmp_ln890_669, void %.split10, void %.preheader5.preheader" [./dut.cpp:10368]   --->   Operation 54 'br' 'br_ln10368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln10368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_866" [./dut.cpp:10368]   --->   Operation 55 'specloopname' 'specloopname_ln10368' <Predicate = (!icmp_ln890_669)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 56 'trunc' 'empty' <Predicate = (!icmp_ln890_669)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 57 'bitselect' 'tmp' <Predicate = (!icmp_ln890_669)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %empty"   --->   Operation 58 'zext' 'idxprom' <Predicate = (!icmp_ln890_669)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_addr_69 = getelementptr i32 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 59 'getelementptr' 'data_split_V_addr_69' <Predicate = (!icmp_ln890_669)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln10370 = br void" [./dut.cpp:10370]   --->   Operation 60 'br' 'br_ln10370' <Predicate = (!icmp_ln890_669)> <Delay = 0.38>
ST_4 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 61 'br' 'br_ln890' <Predicate = (icmp_ln890_669)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_604, void, i5 0, void %.split10"   --->   Operation 62 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_604 = add i5 %c8_V, i5 1"   --->   Operation 63 'add' 'add_ln691_604' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:10378]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln10378 = zext i6 %tmp_s" [./dut.cpp:10378]   --->   Operation 65 'zext' 'zext_ln10378' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10378" [./dut.cpp:10378]   --->   Operation 66 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.63ns)   --->   "%icmp_ln890_671 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 67 'icmp' 'icmp_ln890_671' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln10370 = br i1 %icmp_ln890_671, void %.split8, void" [./dut.cpp:10370]   --->   Operation 69 'br' 'br_ln10370' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10378]   --->   Operation 70 'load' 'out_data_V' <Predicate = (!icmp_ln890_671)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 71 'br' 'br_ln0' <Predicate = (icmp_ln890_671)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln10370 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1122" [./dut.cpp:10370]   --->   Operation 72 'specloopname' 'specloopname_ln10370' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.21ns)   --->   "%tmp_209 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_5_x0163" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'tmp_209' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 74 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10378]   --->   Operation 74 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln10379 = br void" [./dut.cpp:10379]   --->   Operation 75 'br' 'br_ln10379' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%n_V = phi i3 %add_ln691_605, void %.split, i3 0, void %.split8"   --->   Operation 76 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split8"   --->   Operation 77 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.57ns)   --->   "%add_ln691_605 = add i3 %n_V, i3 1"   --->   Operation 78 'add' 'add_ln691_605' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %n_V"   --->   Operation 79 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 80 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln10379 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:10379]   --->   Operation 82 'br' 'br_ln10379' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1123"   --->   Operation 83 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 84 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%data_split_V_addr_70 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:10380]   --->   Operation 85 'getelementptr' 'data_split_V_addr_70' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.69ns)   --->   "%store_ln10380 = store i32 %trunc_ln674, i2 %data_split_V_addr_70" [./dut.cpp:10380]   --->   Operation 86 'store' 'store_ln10380' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 87 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 88 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.69ns)   --->   "%store_ln10388 = store i32 %tmp_209, i2 %data_split_V_addr_69" [./dut.cpp:10388]   --->   Operation 90 'store' 'store_ln10388' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 91 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_68"   --->   Operation 91 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 92 [2/2] (0.69ns)   --->   "%v2_V_970 = load i2 %data_split_V_addr_67"   --->   Operation 92 'load' 'v2_V_970' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 93 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_68"   --->   Operation 93 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 94 [1/2] (0.69ns)   --->   "%v2_V_970 = load i2 %data_split_V_addr_67"   --->   Operation 94 'load' 'v2_V_970' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 95 [2/2] (0.69ns)   --->   "%v2_V_971 = load i2 %data_split_V_addr_66"   --->   Operation 95 'load' 'v2_V_971' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 96 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 96 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 97 [1/2] (0.69ns)   --->   "%v2_V_971 = load i2 %data_split_V_addr_66"   --->   Operation 97 'load' 'v2_V_971' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 98 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 98 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_971, i32 %v2_V_970, i32 %v2_V"   --->   Operation 99 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.73ns)   --->   "%store_ln10390 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:10390]   --->   Operation 100 'store' 'store_ln10390' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.61>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_606, void %.loopexit, i3 2, void %.preheader5.preheader"   --->   Operation 102 'phi' 'c4_V' <Predicate = (icmp_ln890_668)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.49ns)   --->   "%icmp_ln890_670 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 103 'icmp' 'icmp_ln890_670' <Predicate = (icmp_ln890_668)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_668)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln10394 = br i1 %icmp_ln890_670, void %.split20, void %.loopexit421.loopexit" [./dut.cpp:10394]   --->   Operation 105 'br' 'br_ln10394' <Predicate = (icmp_ln890_668)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_356"   --->   Operation 106 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_668 & !icmp_ln890_670)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 107 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_668 & !icmp_ln890_670)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln10396 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:10396]   --->   Operation 108 'br' 'br_ln10396' <Predicate = (icmp_ln890_668 & !icmp_ln890_670)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 109 'br' 'br_ln890' <Predicate = (icmp_ln890_668 & !icmp_ln890_670 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 110 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 110 'br' 'br_ln890' <Predicate = (icmp_ln890_668 & !icmp_ln890_670 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit421"   --->   Operation 111 'br' 'br_ln0' <Predicate = (icmp_ln890_668 & icmp_ln890_670)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln890_670) | (!icmp_ln890_668)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%c5_V_28 = phi i5 %add_ln691_609, void, i5 0, void %.preheader.preheader"   --->   Operation 113 'phi' 'c5_V_28' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln691_609 = add i5 %c5_V_28, i5 1"   --->   Operation 114 'add' 'add_ln691_609' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.63ns)   --->   "%icmp_ln890_673 = icmp_eq  i5 %c5_V_28, i5 16"   --->   Operation 115 'icmp' 'icmp_ln890_673' <Predicate = (!icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln10411 = br i1 %icmp_ln890_673, void %.split14, void %.loopexit.loopexit" [./dut.cpp:10411]   --->   Operation 117 'br' 'br_ln10411' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln10411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1318" [./dut.cpp:10411]   --->   Operation 118 'specloopname' 'specloopname_ln10411' <Predicate = (!icmp_ln870 & !icmp_ln890_673)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln10413 = br void" [./dut.cpp:10413]   --->   Operation 119 'br' 'br_ln10413' <Predicate = (!icmp_ln870 & !icmp_ln890_673)> <Delay = 0.38>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_673)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_607, void, i5 0, void %.preheader3.preheader"   --->   Operation 121 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln691_607 = add i5 %c5_V, i5 1"   --->   Operation 122 'add' 'add_ln691_607' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 123 'shl' 'shl_ln890' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.63ns)   --->   "%icmp_ln890_672 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 124 'icmp' 'icmp_ln890_672' <Predicate = (icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln10397 = br i1 %icmp_ln890_672, void %.split18, void %.loopexit.loopexit53" [./dut.cpp:10397]   --->   Operation 126 'br' 'br_ln10397' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln10397 = specloopname void @_ssdm_op_SpecLoopName, void @empty_419" [./dut.cpp:10397]   --->   Operation 127 'specloopname' 'specloopname_ln10397' <Predicate = (icmp_ln870 & !icmp_ln890_672)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.38ns)   --->   "%br_ln10399 = br void" [./dut.cpp:10399]   --->   Operation 128 'br' 'br_ln10399' <Predicate = (icmp_ln870 & !icmp_ln890_672)> <Delay = 0.38>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 129 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_672)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.57ns)   --->   "%add_ln691_606 = add i3 %c4_V, i3 1"   --->   Operation 130 'add' 'add_ln691_606' <Predicate = (icmp_ln870 & icmp_ln890_672) | (!icmp_ln870 & icmp_ln890_673)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_672) | (!icmp_ln870 & icmp_ln890_673)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.43>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%c6_V_92 = phi i2 %add_ln691_610, void %.split12, i2 0, void %.split14"   --->   Operation 132 'phi' 'c6_V_92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.43ns)   --->   "%add_ln691_610 = add i2 %c6_V_92, i2 1"   --->   Operation 133 'add' 'add_ln691_610' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.34ns)   --->   "%icmp_ln890_675 = icmp_eq  i2 %c6_V_92, i2 2"   --->   Operation 134 'icmp' 'icmp_ln890_675' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln10413 = br i1 %icmp_ln890_675, void %.split12, void" [./dut.cpp:10413]   --->   Operation 136 'br' 'br_ln10413' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln890_675)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln10413 = specloopname void @_ssdm_op_SpecLoopName, void @empty_366" [./dut.cpp:10413]   --->   Operation 138 'specloopname' 'specloopname_ln10413' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (1.21ns)   --->   "%tmp_210 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_3_x0196" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'tmp_210' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 140 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0195, i128 %tmp_210" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.43>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_608, void %.split16, i2 0, void %.split18"   --->   Operation 142 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.43ns)   --->   "%add_ln691_608 = add i2 %c6_V, i2 1"   --->   Operation 143 'add' 'add_ln691_608' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln10404 = zext i2 %c6_V" [./dut.cpp:10404]   --->   Operation 144 'zext' 'zext_ln10404' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.70ns)   --->   "%add_ln10404 = add i5 %shl_ln890, i5 %zext_ln10404" [./dut.cpp:10404]   --->   Operation 145 'add' 'add_ln10404' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln10404_1 = zext i5 %add_ln10404" [./dut.cpp:10404]   --->   Operation 146 'zext' 'zext_ln10404_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%local_D_V_addr_14 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10404_1" [./dut.cpp:10404]   --->   Operation 147 'getelementptr' 'local_D_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.34ns)   --->   "%icmp_ln890_674 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 148 'icmp' 'icmp_ln890_674' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln10399 = br i1 %icmp_ln890_674, void %.split16, void" [./dut.cpp:10399]   --->   Operation 150 'br' 'br_ln10399' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_14" [./dut.cpp:10404]   --->   Operation 151 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_674)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln890_674)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.94>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln10399 = specloopname void @_ssdm_op_SpecLoopName, void @empty_363" [./dut.cpp:10399]   --->   Operation 153 'specloopname' 'specloopname_ln10399' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_14" [./dut.cpp:10404]   --->   Operation 154 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_2_x0195, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_5_3_x0196]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_5_2_x0195]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_2_5_x0163]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
local_D_V             (alloca           ) [ 00111111111111111]
data_split_V          (alloca           ) [ 00111111111111111]
data_split_V_addr     (getelementptr    ) [ 00111111111111111]
data_split_V_addr_66  (getelementptr    ) [ 00111111111111111]
data_split_V_addr_67  (getelementptr    ) [ 00111111111111111]
data_split_V_addr_68  (getelementptr    ) [ 00111111111111111]
br_ln10360            (br               ) [ 01111111111111111]
c0_V                  (phi              ) [ 00100000000000000]
add_ln691             (add              ) [ 01111111111111111]
icmp_ln890            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10360            (br               ) [ 00000000000000000]
specloopname_ln10360  (specloopname     ) [ 00000000000000000]
br_ln10361            (br               ) [ 00111111111111111]
ret_ln10427           (ret              ) [ 00000000000000000]
c1_V                  (phi              ) [ 00010000000000000]
add_ln691_603         (add              ) [ 00111111111111111]
icmp_ln890_667        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10361            (br               ) [ 00000000000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000000000]
ret_124               (bitconcatenate   ) [ 00000000000000000]
ret                   (or               ) [ 00000000000000000]
icmp_ln890_668        (icmp             ) [ 00111111111111111]
br_ln10362            (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 01111111111111111]
c7_V                  (phi              ) [ 00001000000000000]
add_ln691_602         (add              ) [ 00111111111111111]
icmp_ln890_669        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10368            (br               ) [ 00000000000000000]
specloopname_ln10368  (specloopname     ) [ 00000000000000000]
empty                 (trunc            ) [ 00000000000000000]
tmp                   (bitselect        ) [ 00000111111000000]
idxprom               (zext             ) [ 00000000000000000]
data_split_V_addr_69  (getelementptr    ) [ 00000111111000000]
br_ln10370            (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
c8_V                  (phi              ) [ 00000100000000000]
add_ln691_604         (add              ) [ 00111111111111111]
tmp_s                 (bitconcatenate   ) [ 00000000000000000]
zext_ln10378          (zext             ) [ 00000000000000000]
local_D_V_addr        (getelementptr    ) [ 00000011111000000]
icmp_ln890_671        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10370            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln10370  (specloopname     ) [ 00000000000000000]
tmp_209               (read             ) [ 00000001000000000]
out_data_V            (load             ) [ 00111111111111111]
br_ln10379            (br               ) [ 00111111111111111]
n_V                   (phi              ) [ 00000001000000000]
p_Val2_s              (phi              ) [ 00000001000000000]
add_ln691_605         (add              ) [ 00111111111111111]
zext_ln878            (zext             ) [ 00000000000000000]
icmp_ln878            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10379            (br               ) [ 00000000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000000]
trunc_ln674           (trunc            ) [ 00000000000000000]
data_split_V_addr_70  (getelementptr    ) [ 00000000000000000]
store_ln10380         (store            ) [ 00000000000000000]
r                     (partselect       ) [ 00000000000000000]
zext_ln1497           (zext             ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
store_ln10388         (store            ) [ 00000000000000000]
v2_V                  (load             ) [ 00000000001000000]
v2_V_970              (load             ) [ 00000000001000000]
v2_V_971              (load             ) [ 00000000000000000]
v1_V                  (load             ) [ 00000000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000000]
store_ln10390         (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c4_V                  (phi              ) [ 00110000000111111]
icmp_ln890_670        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10394            (br               ) [ 00000000000000000]
specloopname_ln1616   (specloopname     ) [ 00000000000000000]
icmp_ln870            (icmp             ) [ 00111111111111111]
br_ln10396            (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c5_V_28               (phi              ) [ 00000000000010000]
add_ln691_609         (add              ) [ 00111111111111111]
icmp_ln890_673        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10411            (br               ) [ 00000000000000000]
specloopname_ln10411  (specloopname     ) [ 00000000000000000]
br_ln10413            (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
c5_V                  (phi              ) [ 00000000000010000]
add_ln691_607         (add              ) [ 00111111111111111]
shl_ln890             (shl              ) [ 00000000000000011]
icmp_ln890_672        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10397            (br               ) [ 00000000000000000]
specloopname_ln10397  (specloopname     ) [ 00000000000000000]
br_ln10399            (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
add_ln691_606         (add              ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
c6_V_92               (phi              ) [ 00000000000001000]
add_ln691_610         (add              ) [ 00111111111111111]
icmp_ln890_675        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10413            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln10413  (specloopname     ) [ 00000000000000000]
tmp_210               (read             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c6_V                  (phi              ) [ 00000000000000010]
add_ln691_608         (add              ) [ 00111111111111111]
zext_ln10404          (zext             ) [ 00000000000000000]
add_ln10404           (add              ) [ 00000000000000000]
zext_ln10404_1        (zext             ) [ 00000000000000000]
local_D_V_addr_14     (getelementptr    ) [ 00000000000000001]
icmp_ln890_674        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln10399            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln10399  (specloopname     ) [ 00000000000000000]
local_D_V_load        (load             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_5_3_x0196">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_5_3_x0196"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_5_2_x0195">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_5_2_x0195"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_2_5_x0163">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_2_5_x0163"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_722"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1307"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_364"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_431"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_866"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1122"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1123"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_356"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1318"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_419"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_366"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_363"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="local_D_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_split_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_209_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_209/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_210_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_210/14 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="0" index="2" bw="128" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 write_ln174/16 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_split_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_split_V_addr_66_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_66/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_split_V_addr_67_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_67/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="data_split_V_addr_68_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_68/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_split_V_addr_69_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_69/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="local_D_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="128" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln10390/10 local_D_V_load/15 "/>
</bind>
</comp>

<comp id="194" class="1004" name="data_split_V_addr_70_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_70/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="7"/>
<pin id="206" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="207" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
<pin id="209" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln10380/7 store_ln10388/7 v2_V/8 v2_V_970/8 v2_V_971/9 v1_V/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="local_D_V_addr_14_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_14/15 "/>
</bind>
</comp>

<comp id="218" class="1005" name="c0_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="1"/>
<pin id="220" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="c0_V_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="c1_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="1"/>
<pin id="231" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="c1_V_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="3" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="c7_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="c7_V_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="c8_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="1"/>
<pin id="253" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="c8_V_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="1" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="262" class="1005" name="n_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="n_V_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_Val2_s_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="275" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Val2_s_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="96" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="128" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="282" class="1005" name="c4_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="1"/>
<pin id="284" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="c4_V_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="3" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="294" class="1005" name="c5_V_28_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_28 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="c5_V_28_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_28/12 "/>
</bind>
</comp>

<comp id="305" class="1005" name="c5_V_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="c5_V_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/12 "/>
</bind>
</comp>

<comp id="316" class="1005" name="c6_V_92_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="1"/>
<pin id="318" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_92 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="c6_V_92_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_92/13 "/>
</bind>
</comp>

<comp id="327" class="1005" name="c6_V_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="1"/>
<pin id="329" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="c6_V_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/15 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln691_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln890_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln691_603_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_603/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln890_667_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_667/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="ret_124_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_124/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="ret_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln890_668_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_668/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln691_602_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_602/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln890_669_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_669/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="empty_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="idxprom_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln691_604_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_604/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_s_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="1"/>
<pin id="421" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln10378_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10378/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln890_671_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_671/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln691_605_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_605/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln878_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln878_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln674_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="128" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="r_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="96" slack="0"/>
<pin id="459" dir="0" index="1" bw="128" slack="0"/>
<pin id="460" dir="0" index="2" bw="7" slack="0"/>
<pin id="461" dir="0" index="3" bw="8" slack="0"/>
<pin id="462" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln1497_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="96" slack="0"/>
<pin id="469" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_Result_s_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="128" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="32" slack="0"/>
<pin id="475" dir="0" index="3" bw="32" slack="1"/>
<pin id="476" dir="0" index="4" bw="32" slack="1"/>
<pin id="477" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln890_670_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_670/11 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln870_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln691_609_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_609/12 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln890_673_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_673/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln691_607_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_607/12 "/>
</bind>
</comp>

<comp id="512" class="1004" name="shl_ln890_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/12 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln890_672_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_672/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln691_606_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_606/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln691_610_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_610/13 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln890_675_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="2" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_675/13 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln691_608_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_608/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln10404_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10404/15 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln10404_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="1"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10404/15 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln10404_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10404_1/15 "/>
</bind>
</comp>

<comp id="562" class="1004" name="icmp_ln890_674_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_674/15 "/>
</bind>
</comp>

<comp id="568" class="1005" name="data_split_V_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="8"/>
<pin id="570" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="data_split_V_addr_66_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="8"/>
<pin id="575" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_66 "/>
</bind>
</comp>

<comp id="578" class="1005" name="data_split_V_addr_67_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="7"/>
<pin id="580" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_67 "/>
</bind>
</comp>

<comp id="583" class="1005" name="data_split_V_addr_68_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="7"/>
<pin id="585" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_68 "/>
</bind>
</comp>

<comp id="588" class="1005" name="add_ln691_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="596" class="1005" name="add_ln691_603_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_603 "/>
</bind>
</comp>

<comp id="604" class="1005" name="icmp_ln890_668_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_668 "/>
</bind>
</comp>

<comp id="608" class="1005" name="add_ln691_602_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_602 "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="621" class="1005" name="data_split_V_addr_69_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="3"/>
<pin id="623" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_69 "/>
</bind>
</comp>

<comp id="626" class="1005" name="add_ln691_604_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_604 "/>
</bind>
</comp>

<comp id="631" class="1005" name="local_D_V_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="1"/>
<pin id="633" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_209_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_209 "/>
</bind>
</comp>

<comp id="644" class="1005" name="out_data_V_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="128" slack="1"/>
<pin id="646" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln691_605_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="0"/>
<pin id="651" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_605 "/>
</bind>
</comp>

<comp id="657" class="1005" name="zext_ln1497_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="128" slack="0"/>
<pin id="659" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="662" class="1005" name="v2_V_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="667" class="1005" name="v2_V_970_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_970 "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln870_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln691_609_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="0"/>
<pin id="681" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_609 "/>
</bind>
</comp>

<comp id="687" class="1005" name="add_ln691_607_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_607 "/>
</bind>
</comp>

<comp id="692" class="1005" name="shl_ln890_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="1"/>
<pin id="694" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln691_606_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="1"/>
<pin id="702" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_606 "/>
</bind>
</comp>

<comp id="705" class="1005" name="add_ln691_610_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="0"/>
<pin id="707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_610 "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln691_608_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_608 "/>
</bind>
</comp>

<comp id="718" class="1005" name="local_D_V_addr_14_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="1"/>
<pin id="720" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="82" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="110" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="112" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="130" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="120" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="120" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="120" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="120" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="188" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="285"><net_src comp="94" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="102" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="102" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="222" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="222" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="233" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="233" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="50" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="233" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="244" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="244" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="244" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="244" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="394" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="415"><net_src comp="255" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="72" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="74" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="255" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="433"><net_src comp="255" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="76" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="266" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="32" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="266" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="450"><net_src comp="266" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="34" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="276" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="276" pin="4"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="88" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="470"><net_src comp="457" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="92" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="200" pin="7"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="200" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="5"/><net_sink comp="188" pin=1"/></net>

<net id="486"><net_src comp="286" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="34" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="286" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="94" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="298" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="298" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="76" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="309" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="309" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="72" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="309" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="282" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="32" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="320" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="104" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="320" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="106" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="331" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="104" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="331" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="566"><net_src comp="331" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="106" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="144" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="576"><net_src comp="152" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="581"><net_src comp="160" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="586"><net_src comp="168" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="591"><net_src comp="338" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="599"><net_src comp="350" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="607"><net_src comp="376" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="382" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="619"><net_src comp="398" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="624"><net_src comp="176" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="629"><net_src comp="411" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="634"><net_src comp="182" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="642"><net_src comp="124" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="647"><net_src comp="188" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="652"><net_src comp="435" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="660"><net_src comp="467" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="665"><net_src comp="200" pin="7"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="471" pin=4"/></net>

<net id="670"><net_src comp="200" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="471" pin=3"/></net>

<net id="678"><net_src comp="488" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="494" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="690"><net_src comp="506" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="695"><net_src comp="512" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="703"><net_src comp="524" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="708"><net_src comp="530" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="716"><net_src comp="542" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="721"><net_src comp="210" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_5_2_x0195 | {14 16 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_5_2_x0 : fifo_D_drain_D_drain_IO_L1_out_5_3_x0196 | {14 }
	Port: D_drain_IO_L1_out_wrapper_5_2_x0 : fifo_D_drain_PE_2_5_x0163 | {6 }
  - Chain level:
	State 1
		data_split_V_addr : 1
		data_split_V_addr_66 : 1
		data_split_V_addr_67 : 1
		data_split_V_addr_68 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln10360 : 2
	State 3
		add_ln691_603 : 1
		icmp_ln890_667 : 1
		br_ln10361 : 2
		ret_124 : 1
		ret : 2
		icmp_ln890_668 : 2
		br_ln10362 : 3
	State 4
		add_ln691_602 : 1
		icmp_ln890_669 : 1
		br_ln10368 : 2
		empty : 1
		tmp : 1
		idxprom : 2
		data_split_V_addr_69 : 3
	State 5
		add_ln691_604 : 1
		tmp_s : 1
		zext_ln10378 : 2
		local_D_V_addr : 3
		icmp_ln890_671 : 1
		br_ln10370 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_605 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln10379 : 2
		trunc_ln674 : 1
		data_split_V_addr_70 : 2
		store_ln10380 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
		p_Result_s : 1
		store_ln10390 : 2
	State 11
		icmp_ln890_670 : 1
		br_ln10394 : 2
		icmp_ln870 : 1
		br_ln10396 : 2
	State 12
		add_ln691_609 : 1
		icmp_ln890_673 : 1
		br_ln10411 : 2
		add_ln691_607 : 1
		shl_ln890 : 1
		icmp_ln890_672 : 1
		br_ln10397 : 2
	State 13
		add_ln691_610 : 1
		icmp_ln890_675 : 1
		br_ln10413 : 2
	State 14
	State 15
		add_ln691_608 : 1
		zext_ln10404 : 1
		add_ln10404 : 2
		zext_ln10404_1 : 3
		local_D_V_addr_14 : 4
		icmp_ln890_674 : 1
		br_ln10399 : 2
		local_D_V_load : 5
	State 16
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln691_fu_338   |    0    |    10   |
|          |  add_ln691_603_fu_350 |    0    |    10   |
|          |  add_ln691_602_fu_382 |    0    |    12   |
|          |  add_ln691_604_fu_411 |    0    |    12   |
|          |  add_ln691_605_fu_435 |    0    |    10   |
|    add   |  add_ln691_609_fu_494 |    0    |    12   |
|          |  add_ln691_607_fu_506 |    0    |    12   |
|          |  add_ln691_606_fu_524 |    0    |    10   |
|          |  add_ln691_610_fu_530 |    0    |    9    |
|          |  add_ln691_608_fu_542 |    0    |    9    |
|          |   add_ln10404_fu_552  |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_344   |    0    |    8    |
|          | icmp_ln890_667_fu_356 |    0    |    8    |
|          | icmp_ln890_668_fu_376 |    0    |    10   |
|          | icmp_ln890_669_fu_388 |    0    |    9    |
|          | icmp_ln890_671_fu_429 |    0    |    9    |
|   icmp   |   icmp_ln878_fu_446   |    0    |    8    |
|          | icmp_ln890_670_fu_482 |    0    |    8    |
|          |   icmp_ln870_fu_488   |    0    |    8    |
|          | icmp_ln890_673_fu_500 |    0    |    9    |
|          | icmp_ln890_672_fu_518 |    0    |    9    |
|          | icmp_ln890_675_fu_536 |    0    |    8    |
|          | icmp_ln890_674_fu_562 |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   |  tmp_209_read_fu_124  |    0    |    0    |
|          |  tmp_210_read_fu_130  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_136   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     ret_124_fu_362    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_417     |    0    |    0    |
|          |   p_Result_s_fu_471   |    0    |    0    |
|----------|-----------------------|---------|---------|
|    or    |       ret_fu_370      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      empty_fu_394     |    0    |    0    |
|          |   trunc_ln674_fu_452  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_398      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     idxprom_fu_406    |    0    |    0    |
|          |  zext_ln10378_fu_424  |    0    |    0    |
|   zext   |   zext_ln878_fu_441   |    0    |    0    |
|          |   zext_ln1497_fu_467  |    0    |    0    |
|          |  zext_ln10404_fu_548  |    0    |    0    |
|          | zext_ln10404_1_fu_557 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|        r_fu_457       |    0    |    0    |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln890_fu_512   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   220   |
|----------|-----------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   160  |   162  |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln691_602_reg_608   |    4   |
|    add_ln691_603_reg_596   |    3   |
|    add_ln691_604_reg_626   |    5   |
|    add_ln691_605_reg_649   |    3   |
|    add_ln691_606_reg_700   |    3   |
|    add_ln691_607_reg_687   |    5   |
|    add_ln691_608_reg_713   |    2   |
|    add_ln691_609_reg_679   |    5   |
|    add_ln691_610_reg_705   |    2   |
|      add_ln691_reg_588     |    3   |
|        c0_V_reg_218        |    3   |
|        c1_V_reg_229        |    3   |
|        c4_V_reg_282        |    3   |
|       c5_V_28_reg_294      |    5   |
|        c5_V_reg_305        |    5   |
|       c6_V_92_reg_316      |    2   |
|        c6_V_reg_327        |    2   |
|        c7_V_reg_240        |    4   |
|        c8_V_reg_251        |    5   |
|data_split_V_addr_66_reg_573|    2   |
|data_split_V_addr_67_reg_578|    2   |
|data_split_V_addr_68_reg_583|    2   |
|data_split_V_addr_69_reg_621|    2   |
|  data_split_V_addr_reg_568 |    2   |
|     icmp_ln870_reg_675     |    1   |
|   icmp_ln890_668_reg_604   |    1   |
|  local_D_V_addr_14_reg_718 |    5   |
|   local_D_V_addr_reg_631   |    5   |
|         n_V_reg_262        |    3   |
|     out_data_V_reg_644     |   128  |
|      p_Val2_s_reg_273      |   128  |
|      shl_ln890_reg_692     |    5   |
|       tmp_209_reg_639      |   32   |
|         tmp_reg_616        |    1   |
|      v2_V_970_reg_667      |   32   |
|        v2_V_reg_662        |   32   |
|     zext_ln1497_reg_657    |   128  |
+----------------------------+--------+
|            Total           |   578  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_136 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_188 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_200 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_200 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_200 |  p2  |   2  |   0  |    0   ||    9    |
|    c4_V_reg_282   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   354  || 2.45343 ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   220  |
|   Memory  |    0   |    -   |   160  |   162  |
|Multiplexer|    -   |    2   |    -   |   76   |
|  Register |    -   |    -   |   578  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   738  |   458  |
+-----------+--------+--------+--------+--------+
