<profile>

<section name = "Vitis HLS Report for 'EthOutTop'" level="0">
<item name = "Date">Fri Jan  1 00:00:33 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">EthOutTop</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">?, ?, 73, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1224, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, -, 757, 1019, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 159, -</column>
<column name="Register">-, -, 827, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 144, 232, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 8, 0, 613, 787, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln18_fu_213_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln324_1_fu_323_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln324_2_fu_355_p2">+, 0, 0, 71, 64, 4</column>
<column name="add_ln324_fu_286_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln695_fu_268_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state72_pp0_stage1_iter23">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_predicate_op118_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="tmp_nbreadreq_fu_120_p6">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln882_fu_263_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">or, 0, 0, 2, 1, 1</column>
<column name="shl_ln324_2_fu_245_p2">shl, 0, 0, 35, 1, 16</column>
<column name="shl_ln324_5_fu_340_p2">shl, 0, 0, 423, 128, 128</column>
<column name="shl_ln324_6_fu_391_p2">shl, 0, 0, 402, 121, 121</column>
<column name="shl_ln324_fu_223_p2">shl, 0, 0, 35, 2, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln18_fu_207_p2">xor, 0, 0, 5, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter24">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvars_iv_phi_fu_196_p4">9, 2, 32, 64</column>
<column name="ethernet_stream_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="gmem_AWADDR">21, 4, 64, 256</column>
<column name="gmem_WDATA">21, 4, 128, 512</column>
<column name="gmem_WSTRB">21, 4, 16, 64</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvars_iv_reg_192">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln324_reg_453">64, 0, 64, 0</column>
<column name="add_ln695_reg_444">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_ext_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_int_blocking_n_reg">0, 0, 1, 1</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_str_blocking_n_reg">1, 0, 1, 0</column>
<column name="empty_reg_464_3">1, 0, 1, 0</column>
<column name="icmp_ln882_reg_440">1, 0, 1, 0</column>
<column name="indvars_iv_reg_192">32, 0, 32, 0</column>
<column name="out_read_reg_415">64, 0, 64, 0</column>
<column name="shl_ln324_2_reg_430">16, 0, 16, 0</column>
<column name="shl_ln324_5_reg_480">128, 0, 128, 0</column>
<column name="shl_ln324_6_reg_501">121, 0, 121, 0</column>
<column name="shl_ln324_reg_420">16, 0, 16, 0</column>
<column name="tmp_data_V_reg_469">64, 0, 64, 0</column>
<column name="tmp_reg_449">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_459">60, 0, 60, 0</column>
<column name="trunc_ln324_1_reg_485">60, 0, 60, 0</column>
<column name="trunc_ln324_2_reg_490">60, 0, 60, 0</column>
<column name="zext_ln18_reg_435">4, 0, 121, 117</column>
<column name="zext_ln324_1_reg_425">4, 0, 128, 124</column>
<column name="tmp_reg_449">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="event_done">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="event_start">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="stall_start_ext">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="stall_done_ext">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="stall_start_str">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="stall_done_str">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="stall_start_int">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="stall_done_int">out, 1, ap_ctrl_hs, EthOutTop, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="ethernet_stream_in_TDATA">in, 64, axis, ethernet_stream_in_V_data_V, pointer</column>
<column name="ethernet_stream_in_TVALID">in, 1, axis, ethernet_stream_in_V_last_V, pointer</column>
<column name="ethernet_stream_in_TREADY">out, 1, axis, ethernet_stream_in_V_last_V, pointer</column>
<column name="ethernet_stream_in_TLAST">in, 1, axis, ethernet_stream_in_V_last_V, pointer</column>
<column name="ethernet_stream_in_TKEEP">in, 8, axis, ethernet_stream_in_V_keep_V, pointer</column>
<column name="ethernet_stream_in_TSTRB">in, 8, axis, ethernet_stream_in_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
