-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "03/12/2021 20:55:21"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	data_memory IS
    PORT (
	CLK : IN std_logic;
	MEMREAD : IN std_logic;
	MEMWRITE : IN std_logic;
	ADDRESS : IN std_logic_vector(31 DOWNTO 0);
	WRDATA : IN std_logic_vector(31 DOWNTO 0);
	DATAOUT : OUT std_logic_vector(31 DOWNTO 0)
	);
END data_memory;

-- Design Ports Information
-- ADDRESS[8]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[9]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[10]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[11]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[12]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[13]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[14]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[15]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[16]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[17]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[18]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[19]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[20]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[21]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[22]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[23]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[24]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[25]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[26]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[27]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[28]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[29]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[30]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[31]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- DATAOUT[0]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[1]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[3]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[4]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[5]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[6]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[7]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[8]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[9]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[10]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[11]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[12]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[13]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[14]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[15]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[16]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[17]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[18]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[19]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[20]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[21]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[22]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[23]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[24]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[25]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[26]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[27]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[28]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[29]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[30]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATAOUT[31]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ADDRESS[4]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[5]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[3]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[7]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[6]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MEMREAD	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[0]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ADDRESS[1]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[0]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MEMWRITE	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[1]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[2]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[3]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[5]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[6]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[7]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[8]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[10]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[12]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[13]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[14]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[15]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[16]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[17]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[18]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[19]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[20]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[21]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[22]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[23]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[24]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[25]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[26]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[27]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[28]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[29]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[30]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- WRDATA[31]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF data_memory IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_MEMREAD : std_logic;
SIGNAL ww_MEMWRITE : std_logic;
SIGNAL ww_ADDRESS : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_WRDATA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_DATAOUT : std_logic_vector(31 DOWNTO 0);
SIGNAL \CLK~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DATAOUT[31]~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dataMemory[159][0]~regout\ : std_logic;
SIGNAL \dataMemory[175][0]~regout\ : std_logic;
SIGNAL \dataMemory[143][0]~regout\ : std_logic;
SIGNAL \Mux3~7_combout\ : std_logic;
SIGNAL \dataMemory[191][0]~regout\ : std_logic;
SIGNAL \Mux3~8_combout\ : std_logic;
SIGNAL \dataMemory[111][0]~regout\ : std_logic;
SIGNAL \dataMemory[71][0]~regout\ : std_logic;
SIGNAL \dataMemory[127][0]~regout\ : std_logic;
SIGNAL \dataMemory[31][0]~regout\ : std_logic;
SIGNAL \dataMemory[59][0]~regout\ : std_logic;
SIGNAL \dataMemory[55][0]~regout\ : std_logic;
SIGNAL \dataMemory[51][0]~regout\ : std_logic;
SIGNAL \Mux3~27_combout\ : std_logic;
SIGNAL \dataMemory[63][0]~regout\ : std_logic;
SIGNAL \Mux3~28_combout\ : std_logic;
SIGNAL \dataMemory[239][0]~regout\ : std_logic;
SIGNAL \dataMemory[207][0]~regout\ : std_logic;
SIGNAL \dataMemory[219][1]~regout\ : std_logic;
SIGNAL \dataMemory[107][1]~regout\ : std_logic;
SIGNAL \dataMemory[139][1]~regout\ : std_logic;
SIGNAL \dataMemory[11][1]~regout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \dataMemory[187][1]~regout\ : std_logic;
SIGNAL \dataMemory[123][1]~regout\ : std_logic;
SIGNAL \dataMemory[59][1]~regout\ : std_logic;
SIGNAL \Mux2~7_combout\ : std_logic;
SIGNAL \dataMemory[251][1]~regout\ : std_logic;
SIGNAL \Mux2~8_combout\ : std_logic;
SIGNAL \dataMemory[87][1]~regout\ : std_logic;
SIGNAL \dataMemory[183][1]~regout\ : std_logic;
SIGNAL \dataMemory[131][1]~regout\ : std_logic;
SIGNAL \dataMemory[3][1]~regout\ : std_logic;
SIGNAL \Mux2~24_combout\ : std_logic;
SIGNAL \dataMemory[179][1]~regout\ : std_logic;
SIGNAL \dataMemory[115][1]~regout\ : std_logic;
SIGNAL \dataMemory[51][1]~regout\ : std_logic;
SIGNAL \Mux2~27_combout\ : std_logic;
SIGNAL \dataMemory[243][1]~regout\ : std_logic;
SIGNAL \Mux2~28_combout\ : std_logic;
SIGNAL \dataMemory[159][1]~regout\ : std_logic;
SIGNAL \dataMemory[207][1]~regout\ : std_logic;
SIGNAL \dataMemory[255][1]~regout\ : std_logic;
SIGNAL \dataMemory[235][2]~regout\ : std_logic;
SIGNAL \dataMemory[167][2]~regout\ : std_logic;
SIGNAL \dataMemory[175][2]~regout\ : std_logic;
SIGNAL \dataMemory[111][2]~regout\ : std_logic;
SIGNAL \dataMemory[47][2]~regout\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \dataMemory[239][2]~regout\ : std_logic;
SIGNAL \Mux1~8_combout\ : std_logic;
SIGNAL \dataMemory[155][2]~regout\ : std_logic;
SIGNAL \dataMemory[31][2]~regout\ : std_logic;
SIGNAL \dataMemory[215][2]~regout\ : std_logic;
SIGNAL \dataMemory[219][2]~regout\ : std_logic;
SIGNAL \dataMemory[211][2]~regout\ : std_logic;
SIGNAL \Mux1~17_combout\ : std_logic;
SIGNAL \dataMemory[223][2]~regout\ : std_logic;
SIGNAL \Mux1~18_combout\ : std_logic;
SIGNAL \dataMemory[79][2]~regout\ : std_logic;
SIGNAL \dataMemory[139][2]~regout\ : std_logic;
SIGNAL \dataMemory[15][2]~regout\ : std_logic;
SIGNAL \dataMemory[207][2]~regout\ : std_logic;
SIGNAL \dataMemory[123][2]~regout\ : std_logic;
SIGNAL \dataMemory[119][2]~regout\ : std_logic;
SIGNAL \dataMemory[115][2]~regout\ : std_logic;
SIGNAL \Mux1~31_combout\ : std_logic;
SIGNAL \dataMemory[127][2]~regout\ : std_logic;
SIGNAL \Mux1~32_combout\ : std_logic;
SIGNAL \dataMemory[183][2]~regout\ : std_logic;
SIGNAL \dataMemory[187][2]~regout\ : std_logic;
SIGNAL \dataMemory[179][2]~regout\ : std_logic;
SIGNAL \Mux1~33_combout\ : std_logic;
SIGNAL \dataMemory[191][2]~regout\ : std_logic;
SIGNAL \Mux1~34_combout\ : std_logic;
SIGNAL \dataMemory[55][2]~regout\ : std_logic;
SIGNAL \dataMemory[59][2]~regout\ : std_logic;
SIGNAL \dataMemory[51][2]~regout\ : std_logic;
SIGNAL \Mux1~35_combout\ : std_logic;
SIGNAL \dataMemory[63][2]~regout\ : std_logic;
SIGNAL \Mux1~36_combout\ : std_logic;
SIGNAL \Mux1~37_combout\ : std_logic;
SIGNAL \dataMemory[251][2]~regout\ : std_logic;
SIGNAL \dataMemory[247][2]~regout\ : std_logic;
SIGNAL \dataMemory[243][2]~regout\ : std_logic;
SIGNAL \Mux1~38_combout\ : std_logic;
SIGNAL \dataMemory[255][2]~regout\ : std_logic;
SIGNAL \Mux1~39_combout\ : std_logic;
SIGNAL \Mux1~40_combout\ : std_logic;
SIGNAL \dataMemory[123][3]~regout\ : std_logic;
SIGNAL \dataMemory[119][3]~regout\ : std_logic;
SIGNAL \dataMemory[151][3]~regout\ : std_logic;
SIGNAL \dataMemory[135][3]~regout\ : std_logic;
SIGNAL \Mux0~10_combout\ : std_logic;
SIGNAL \dataMemory[147][3]~regout\ : std_logic;
SIGNAL \dataMemory[59][3]~regout\ : std_logic;
SIGNAL \dataMemory[47][3]~regout\ : std_logic;
SIGNAL \dataMemory[31][3]~regout\ : std_logic;
SIGNAL \dataMemory[15][3]~regout\ : std_logic;
SIGNAL \Mux0~27_combout\ : std_logic;
SIGNAL \dataMemory[63][3]~regout\ : std_logic;
SIGNAL \Mux0~28_combout\ : std_logic;
SIGNAL \dataMemory[227][3]~regout\ : std_logic;
SIGNAL \dataMemory[195][3]~regout\ : std_logic;
SIGNAL \Mux0~35_combout\ : std_logic;
SIGNAL \dataMemory[223][3]~regout\ : std_logic;
SIGNAL \dataMemory[207][3]~regout\ : std_logic;
SIGNAL \Mux0~38_combout\ : std_logic;
SIGNAL \dataMemory[231][4]~regout\ : std_logic;
SIGNAL \dataMemory[203][4]~regout\ : std_logic;
SIGNAL \dataMemory[147][4]~regout\ : std_logic;
SIGNAL \dataMemory[19][4]~regout\ : std_logic;
SIGNAL \Mux2052~20_combout\ : std_logic;
SIGNAL \dataMemory[227][4]~regout\ : std_logic;
SIGNAL \dataMemory[67][4]~regout\ : std_logic;
SIGNAL \dataMemory[3][4]~regout\ : std_logic;
SIGNAL \Mux2052~24_combout\ : std_logic;
SIGNAL \dataMemory[95][4]~regout\ : std_logic;
SIGNAL \dataMemory[63][4]~regout\ : std_logic;
SIGNAL \dataMemory[255][4]~regout\ : std_logic;
SIGNAL \dataMemory[151][5]~regout\ : std_logic;
SIGNAL \dataMemory[155][5]~regout\ : std_logic;
SIGNAL \dataMemory[147][5]~regout\ : std_logic;
SIGNAL \Mux2053~0_combout\ : std_logic;
SIGNAL \dataMemory[159][5]~regout\ : std_logic;
SIGNAL \Mux2053~1_combout\ : std_logic;
SIGNAL \dataMemory[223][5]~regout\ : std_logic;
SIGNAL \dataMemory[47][5]~regout\ : std_logic;
SIGNAL \dataMemory[79][5]~regout\ : std_logic;
SIGNAL \dataMemory[11][5]~regout\ : std_logic;
SIGNAL \dataMemory[3][5]~regout\ : std_logic;
SIGNAL \Mux2053~24_combout\ : std_logic;
SIGNAL \dataMemory[119][5]~regout\ : std_logic;
SIGNAL \dataMemory[183][5]~regout\ : std_logic;
SIGNAL \dataMemory[55][5]~regout\ : std_logic;
SIGNAL \Mux2053~31_combout\ : std_logic;
SIGNAL \dataMemory[247][5]~regout\ : std_logic;
SIGNAL \Mux2053~32_combout\ : std_logic;
SIGNAL \dataMemory[187][5]~regout\ : std_logic;
SIGNAL \dataMemory[123][5]~regout\ : std_logic;
SIGNAL \dataMemory[59][5]~regout\ : std_logic;
SIGNAL \Mux2053~33_combout\ : std_logic;
SIGNAL \dataMemory[251][5]~regout\ : std_logic;
SIGNAL \Mux2053~34_combout\ : std_logic;
SIGNAL \dataMemory[179][5]~regout\ : std_logic;
SIGNAL \dataMemory[115][5]~regout\ : std_logic;
SIGNAL \dataMemory[51][5]~regout\ : std_logic;
SIGNAL \Mux2053~35_combout\ : std_logic;
SIGNAL \dataMemory[243][5]~regout\ : std_logic;
SIGNAL \Mux2053~36_combout\ : std_logic;
SIGNAL \Mux2053~37_combout\ : std_logic;
SIGNAL \dataMemory[127][5]~regout\ : std_logic;
SIGNAL \dataMemory[191][5]~regout\ : std_logic;
SIGNAL \dataMemory[63][5]~regout\ : std_logic;
SIGNAL \Mux2053~38_combout\ : std_logic;
SIGNAL \dataMemory[255][5]~regout\ : std_logic;
SIGNAL \Mux2053~39_combout\ : std_logic;
SIGNAL \Mux2053~40_combout\ : std_logic;
SIGNAL \dataMemory[167][6]~regout\ : std_logic;
SIGNAL \dataMemory[163][6]~regout\ : std_logic;
SIGNAL \Mux2054~0_combout\ : std_logic;
SIGNAL \dataMemory[151][6]~regout\ : std_logic;
SIGNAL \dataMemory[143][6]~regout\ : std_logic;
SIGNAL \dataMemory[115][6]~regout\ : std_logic;
SIGNAL \dataMemory[31][6]~regout\ : std_logic;
SIGNAL \dataMemory[47][6]~regout\ : std_logic;
SIGNAL \dataMemory[15][6]~regout\ : std_logic;
SIGNAL \Mux2054~27_combout\ : std_logic;
SIGNAL \dataMemory[63][6]~regout\ : std_logic;
SIGNAL \Mux2054~28_combout\ : std_logic;
SIGNAL \dataMemory[239][6]~regout\ : std_logic;
SIGNAL \dataMemory[223][6]~regout\ : std_logic;
SIGNAL \dataMemory[207][6]~regout\ : std_logic;
SIGNAL \Mux2054~38_combout\ : std_logic;
SIGNAL \dataMemory[255][6]~regout\ : std_logic;
SIGNAL \Mux2054~39_combout\ : std_logic;
SIGNAL \dataMemory[219][7]~regout\ : std_logic;
SIGNAL \dataMemory[171][7]~regout\ : std_logic;
SIGNAL \dataMemory[107][7]~regout\ : std_logic;
SIGNAL \dataMemory[43][7]~regout\ : std_logic;
SIGNAL \Mux2055~2_combout\ : std_logic;
SIGNAL \dataMemory[235][7]~regout\ : std_logic;
SIGNAL \Mux2055~3_combout\ : std_logic;
SIGNAL \dataMemory[139][7]~regout\ : std_logic;
SIGNAL \dataMemory[75][7]~regout\ : std_logic;
SIGNAL \dataMemory[11][7]~regout\ : std_logic;
SIGNAL \Mux2055~4_combout\ : std_logic;
SIGNAL \dataMemory[203][7]~regout\ : std_logic;
SIGNAL \Mux2055~5_combout\ : std_logic;
SIGNAL \Mux2055~6_combout\ : std_logic;
SIGNAL \dataMemory[251][7]~regout\ : std_logic;
SIGNAL \dataMemory[167][7]~regout\ : std_logic;
SIGNAL \dataMemory[103][7]~regout\ : std_logic;
SIGNAL \dataMemory[39][7]~regout\ : std_logic;
SIGNAL \Mux2055~10_combout\ : std_logic;
SIGNAL \dataMemory[231][7]~regout\ : std_logic;
SIGNAL \Mux2055~11_combout\ : std_logic;
SIGNAL \dataMemory[87][7]~regout\ : std_logic;
SIGNAL \dataMemory[199][7]~regout\ : std_logic;
SIGNAL \dataMemory[119][7]~regout\ : std_logic;
SIGNAL \dataMemory[211][7]~regout\ : std_logic;
SIGNAL \dataMemory[95][7]~regout\ : std_logic;
SIGNAL \dataMemory[111][7]~regout\ : std_logic;
SIGNAL \dataMemory[79][7]~regout\ : std_logic;
SIGNAL \Mux2055~33_combout\ : std_logic;
SIGNAL \dataMemory[127][7]~regout\ : std_logic;
SIGNAL \Mux2055~34_combout\ : std_logic;
SIGNAL \dataMemory[47][7]~regout\ : std_logic;
SIGNAL \dataMemory[31][7]~regout\ : std_logic;
SIGNAL \dataMemory[15][7]~regout\ : std_logic;
SIGNAL \Mux2055~35_combout\ : std_logic;
SIGNAL \dataMemory[63][7]~regout\ : std_logic;
SIGNAL \Mux2055~36_combout\ : std_logic;
SIGNAL \Mux2055~37_combout\ : std_logic;
SIGNAL \dataMemory[255][7]~regout\ : std_logic;
SIGNAL \dataMemory[110][0]~regout\ : std_logic;
SIGNAL \dataMemory[166][0]~regout\ : std_logic;
SIGNAL \dataMemory[46][0]~regout\ : std_logic;
SIGNAL \dataMemory[150][0]~regout\ : std_logic;
SIGNAL \dataMemory[90][0]~regout\ : std_logic;
SIGNAL \dataMemory[142][0]~regout\ : std_logic;
SIGNAL \dataMemory[10][0]~regout\ : std_logic;
SIGNAL \dataMemory[2][0]~regout\ : std_logic;
SIGNAL \Mux2056~24_combout\ : std_logic;
SIGNAL \dataMemory[198][0]~regout\ : std_logic;
SIGNAL \dataMemory[194][0]~regout\ : std_logic;
SIGNAL \Mux2056~27_combout\ : std_logic;
SIGNAL \dataMemory[118][0]~regout\ : std_logic;
SIGNAL \dataMemory[182][0]~regout\ : std_logic;
SIGNAL \dataMemory[54][0]~regout\ : std_logic;
SIGNAL \Mux2056~31_combout\ : std_logic;
SIGNAL \dataMemory[246][0]~regout\ : std_logic;
SIGNAL \Mux2056~32_combout\ : std_logic;
SIGNAL \dataMemory[242][0]~regout\ : std_logic;
SIGNAL \dataMemory[190][0]~regout\ : std_logic;
SIGNAL \dataMemory[62][0]~regout\ : std_logic;
SIGNAL \Mux2056~38_combout\ : std_logic;
SIGNAL \dataMemory[106][1]~regout\ : std_logic;
SIGNAL \dataMemory[114][1]~regout\ : std_logic;
SIGNAL \dataMemory[150][1]~regout\ : std_logic;
SIGNAL \dataMemory[142][1]~regout\ : std_logic;
SIGNAL \dataMemory[22][1]~regout\ : std_logic;
SIGNAL \dataMemory[38][1]~regout\ : std_logic;
SIGNAL \dataMemory[6][1]~regout\ : std_logic;
SIGNAL \Mux2057~22_combout\ : std_logic;
SIGNAL \dataMemory[54][1]~regout\ : std_logic;
SIGNAL \Mux2057~23_combout\ : std_logic;
SIGNAL \dataMemory[30][1]~regout\ : std_logic;
SIGNAL \dataMemory[46][1]~regout\ : std_logic;
SIGNAL \dataMemory[14][1]~regout\ : std_logic;
SIGNAL \Mux2057~27_combout\ : std_logic;
SIGNAL \dataMemory[62][1]~regout\ : std_logic;
SIGNAL \Mux2057~28_combout\ : std_logic;
SIGNAL \dataMemory[238][1]~regout\ : std_logic;
SIGNAL \dataMemory[222][1]~regout\ : std_logic;
SIGNAL \dataMemory[206][1]~regout\ : std_logic;
SIGNAL \Mux2057~38_combout\ : std_logic;
SIGNAL \dataMemory[254][1]~regout\ : std_logic;
SIGNAL \Mux2057~39_combout\ : std_logic;
SIGNAL \dataMemory[166][2]~regout\ : std_logic;
SIGNAL \dataMemory[102][2]~regout\ : std_logic;
SIGNAL \dataMemory[38][2]~regout\ : std_logic;
SIGNAL \Mux2058~0_combout\ : std_logic;
SIGNAL \dataMemory[230][2]~regout\ : std_logic;
SIGNAL \Mux2058~1_combout\ : std_logic;
SIGNAL \dataMemory[86][2]~regout\ : std_logic;
SIGNAL \dataMemory[246][2]~regout\ : std_logic;
SIGNAL \dataMemory[122][2]~regout\ : std_logic;
SIGNAL \dataMemory[210][2]~regout\ : std_logic;
SIGNAL \dataMemory[226][2]~regout\ : std_logic;
SIGNAL \dataMemory[194][2]~regout\ : std_logic;
SIGNAL \dataMemory[174][2]~regout\ : std_logic;
SIGNAL \dataMemory[158][2]~regout\ : std_logic;
SIGNAL \dataMemory[142][2]~regout\ : std_logic;
SIGNAL \Mux2058~31_combout\ : std_logic;
SIGNAL \dataMemory[190][2]~regout\ : std_logic;
SIGNAL \Mux2058~32_combout\ : std_logic;
SIGNAL \dataMemory[94][2]~regout\ : std_logic;
SIGNAL \dataMemory[110][2]~regout\ : std_logic;
SIGNAL \dataMemory[78][2]~regout\ : std_logic;
SIGNAL \Mux2058~33_combout\ : std_logic;
SIGNAL \dataMemory[126][2]~regout\ : std_logic;
SIGNAL \Mux2058~34_combout\ : std_logic;
SIGNAL \dataMemory[46][2]~regout\ : std_logic;
SIGNAL \dataMemory[30][2]~regout\ : std_logic;
SIGNAL \dataMemory[14][2]~regout\ : std_logic;
SIGNAL \Mux2058~35_combout\ : std_logic;
SIGNAL \dataMemory[62][2]~regout\ : std_logic;
SIGNAL \Mux2058~36_combout\ : std_logic;
SIGNAL \Mux2058~37_combout\ : std_logic;
SIGNAL \dataMemory[222][2]~regout\ : std_logic;
SIGNAL \dataMemory[238][2]~regout\ : std_logic;
SIGNAL \dataMemory[206][2]~regout\ : std_logic;
SIGNAL \Mux2058~38_combout\ : std_logic;
SIGNAL \dataMemory[254][2]~regout\ : std_logic;
SIGNAL \Mux2058~39_combout\ : std_logic;
SIGNAL \Mux2058~40_combout\ : std_logic;
SIGNAL \dataMemory[158][3]~regout\ : std_logic;
SIGNAL \dataMemory[30][3]~regout\ : std_logic;
SIGNAL \dataMemory[106][3]~regout\ : std_logic;
SIGNAL \dataMemory[102][3]~regout\ : std_logic;
SIGNAL \dataMemory[98][3]~regout\ : std_logic;
SIGNAL \Mux2059~10_combout\ : std_logic;
SIGNAL \dataMemory[110][3]~regout\ : std_logic;
SIGNAL \Mux2059~11_combout\ : std_logic;
SIGNAL \dataMemory[122][3]~regout\ : std_logic;
SIGNAL \dataMemory[58][3]~regout\ : std_logic;
SIGNAL \Mux2059~33_combout\ : std_logic;
SIGNAL \dataMemory[242][3]~regout\ : std_logic;
SIGNAL \dataMemory[254][3]~regout\ : std_logic;
SIGNAL \dataMemory[174][4]~regout\ : std_logic;
SIGNAL \dataMemory[150][4]~regout\ : std_logic;
SIGNAL \dataMemory[154][4]~regout\ : std_logic;
SIGNAL \dataMemory[146][4]~regout\ : std_logic;
SIGNAL \Mux2060~2_combout\ : std_logic;
SIGNAL \dataMemory[158][4]~regout\ : std_logic;
SIGNAL \Mux2060~3_combout\ : std_logic;
SIGNAL \dataMemory[138][4]~regout\ : std_logic;
SIGNAL \dataMemory[134][4]~regout\ : std_logic;
SIGNAL \dataMemory[130][4]~regout\ : std_logic;
SIGNAL \Mux2060~4_combout\ : std_logic;
SIGNAL \dataMemory[142][4]~regout\ : std_logic;
SIGNAL \Mux2060~5_combout\ : std_logic;
SIGNAL \Mux2060~6_combout\ : std_logic;
SIGNAL \dataMemory[190][4]~regout\ : std_logic;
SIGNAL \dataMemory[122][4]~regout\ : std_logic;
SIGNAL \dataMemory[114][4]~regout\ : std_logic;
SIGNAL \dataMemory[94][4]~regout\ : std_logic;
SIGNAL \dataMemory[110][4]~regout\ : std_logic;
SIGNAL \dataMemory[78][4]~regout\ : std_logic;
SIGNAL \Mux2060~17_combout\ : std_logic;
SIGNAL \dataMemory[126][4]~regout\ : std_logic;
SIGNAL \Mux2060~18_combout\ : std_logic;
SIGNAL \dataMemory[54][4]~regout\ : std_logic;
SIGNAL \dataMemory[34][4]~regout\ : std_logic;
SIGNAL \dataMemory[250][4]~regout\ : std_logic;
SIGNAL \dataMemory[90][5]~regout\ : std_logic;
SIGNAL \dataMemory[154][5]~regout\ : std_logic;
SIGNAL \dataMemory[26][5]~regout\ : std_logic;
SIGNAL \Mux2061~0_combout\ : std_logic;
SIGNAL \dataMemory[218][5]~regout\ : std_logic;
SIGNAL \Mux2061~1_combout\ : std_logic;
SIGNAL \dataMemory[202][5]~regout\ : std_logic;
SIGNAL \dataMemory[250][5]~regout\ : std_logic;
SIGNAL \dataMemory[118][5]~regout\ : std_logic;
SIGNAL \dataMemory[182][5]~regout\ : std_logic;
SIGNAL \dataMemory[54][5]~regout\ : std_logic;
SIGNAL \Mux2061~17_combout\ : std_logic;
SIGNAL \dataMemory[246][5]~regout\ : std_logic;
SIGNAL \Mux2061~18_combout\ : std_logic;
SIGNAL \dataMemory[210][5]~regout\ : std_logic;
SIGNAL \dataMemory[226][5]~regout\ : std_logic;
SIGNAL \dataMemory[130][5]~regout\ : std_logic;
SIGNAL \dataMemory[114][5]~regout\ : std_logic;
SIGNAL \dataMemory[178][5]~regout\ : std_logic;
SIGNAL \dataMemory[50][5]~regout\ : std_logic;
SIGNAL \Mux2061~27_combout\ : std_logic;
SIGNAL \dataMemory[242][5]~regout\ : std_logic;
SIGNAL \Mux2061~28_combout\ : std_logic;
SIGNAL \dataMemory[46][5]~regout\ : std_logic;
SIGNAL \dataMemory[30][5]~regout\ : std_logic;
SIGNAL \dataMemory[14][5]~regout\ : std_logic;
SIGNAL \Mux2061~35_combout\ : std_logic;
SIGNAL \dataMemory[62][5]~regout\ : std_logic;
SIGNAL \Mux2061~36_combout\ : std_logic;
SIGNAL \dataMemory[238][5]~regout\ : std_logic;
SIGNAL \dataMemory[206][5]~regout\ : std_logic;
SIGNAL \Mux2061~38_combout\ : std_logic;
SIGNAL \dataMemory[110][6]~regout\ : std_logic;
SIGNAL \dataMemory[166][6]~regout\ : std_logic;
SIGNAL \dataMemory[238][6]~regout\ : std_logic;
SIGNAL \dataMemory[218][6]~regout\ : std_logic;
SIGNAL \dataMemory[138][6]~regout\ : std_logic;
SIGNAL \dataMemory[142][6]~regout\ : std_logic;
SIGNAL \dataMemory[246][6]~regout\ : std_logic;
SIGNAL \dataMemory[178][6]~regout\ : std_logic;
SIGNAL \dataMemory[114][6]~regout\ : std_logic;
SIGNAL \dataMemory[50][6]~regout\ : std_logic;
SIGNAL \Mux2062~35_combout\ : std_logic;
SIGNAL \dataMemory[242][6]~regout\ : std_logic;
SIGNAL \Mux2062~36_combout\ : std_logic;
SIGNAL \dataMemory[126][6]~regout\ : std_logic;
SIGNAL \dataMemory[190][6]~regout\ : std_logic;
SIGNAL \dataMemory[62][6]~regout\ : std_logic;
SIGNAL \Mux2062~38_combout\ : std_logic;
SIGNAL \dataMemory[254][6]~regout\ : std_logic;
SIGNAL \Mux2062~39_combout\ : std_logic;
SIGNAL \dataMemory[118][7]~regout\ : std_logic;
SIGNAL \dataMemory[170][7]~regout\ : std_logic;
SIGNAL \dataMemory[158][7]~regout\ : std_logic;
SIGNAL \dataMemory[134][7]~regout\ : std_logic;
SIGNAL \dataMemory[142][7]~regout\ : std_logic;
SIGNAL \dataMemory[182][7]~regout\ : std_logic;
SIGNAL \dataMemory[30][7]~regout\ : std_logic;
SIGNAL \dataMemory[46][7]~regout\ : std_logic;
SIGNAL \dataMemory[14][7]~regout\ : std_logic;
SIGNAL \Mux2063~27_combout\ : std_logic;
SIGNAL \dataMemory[62][7]~regout\ : std_logic;
SIGNAL \Mux2063~28_combout\ : std_logic;
SIGNAL \dataMemory[218][7]~regout\ : std_logic;
SIGNAL \dataMemory[234][7]~regout\ : std_logic;
SIGNAL \dataMemory[202][7]~regout\ : std_logic;
SIGNAL \Mux2063~31_combout\ : std_logic;
SIGNAL \dataMemory[250][7]~regout\ : std_logic;
SIGNAL \Mux2063~32_combout\ : std_logic;
SIGNAL \dataMemory[254][7]~regout\ : std_logic;
SIGNAL \dataMemory[165][0]~regout\ : std_logic;
SIGNAL \dataMemory[101][0]~regout\ : std_logic;
SIGNAL \dataMemory[37][0]~regout\ : std_logic;
SIGNAL \Mux2064~0_combout\ : std_logic;
SIGNAL \dataMemory[229][0]~regout\ : std_logic;
SIGNAL \Mux2064~1_combout\ : std_logic;
SIGNAL \dataMemory[85][0]~regout\ : std_logic;
SIGNAL \dataMemory[149][0]~regout\ : std_logic;
SIGNAL \dataMemory[21][0]~regout\ : std_logic;
SIGNAL \Mux2064~2_combout\ : std_logic;
SIGNAL \dataMemory[213][0]~regout\ : std_logic;
SIGNAL \Mux2064~3_combout\ : std_logic;
SIGNAL \dataMemory[133][0]~regout\ : std_logic;
SIGNAL \dataMemory[69][0]~regout\ : std_logic;
SIGNAL \dataMemory[5][0]~regout\ : std_logic;
SIGNAL \Mux2064~4_combout\ : std_logic;
SIGNAL \dataMemory[197][0]~regout\ : std_logic;
SIGNAL \Mux2064~5_combout\ : std_logic;
SIGNAL \Mux2064~6_combout\ : std_logic;
SIGNAL \dataMemory[117][0]~regout\ : std_logic;
SIGNAL \dataMemory[181][0]~regout\ : std_logic;
SIGNAL \dataMemory[53][0]~regout\ : std_logic;
SIGNAL \Mux2064~7_combout\ : std_logic;
SIGNAL \dataMemory[245][0]~regout\ : std_logic;
SIGNAL \Mux2064~8_combout\ : std_logic;
SIGNAL \Mux2064~9_combout\ : std_logic;
SIGNAL \dataMemory[185][0]~regout\ : std_logic;
SIGNAL \dataMemory[57][0]~regout\ : std_logic;
SIGNAL \Mux2064~17_combout\ : std_logic;
SIGNAL \dataMemory[209][0]~regout\ : std_logic;
SIGNAL \dataMemory[225][0]~regout\ : std_logic;
SIGNAL \dataMemory[65][0]~regout\ : std_logic;
SIGNAL \dataMemory[1][0]~regout\ : std_logic;
SIGNAL \Mux2064~24_combout\ : std_logic;
SIGNAL \dataMemory[61][0]~regout\ : std_logic;
SIGNAL \dataMemory[149][1]~regout\ : std_logic;
SIGNAL \dataMemory[153][1]~regout\ : std_logic;
SIGNAL \dataMemory[145][1]~regout\ : std_logic;
SIGNAL \Mux2065~0_combout\ : std_logic;
SIGNAL \dataMemory[157][1]~regout\ : std_logic;
SIGNAL \Mux2065~1_combout\ : std_logic;
SIGNAL \dataMemory[221][1]~regout\ : std_logic;
SIGNAL \dataMemory[165][1]~regout\ : std_logic;
SIGNAL \dataMemory[45][1]~regout\ : std_logic;
SIGNAL \dataMemory[77][1]~regout\ : std_logic;
SIGNAL \dataMemory[197][1]~regout\ : std_logic;
SIGNAL \dataMemory[193][1]~regout\ : std_logic;
SIGNAL \Mux2065~27_combout\ : std_logic;
SIGNAL \dataMemory[117][1]~regout\ : std_logic;
SIGNAL \dataMemory[181][1]~regout\ : std_logic;
SIGNAL \dataMemory[53][1]~regout\ : std_logic;
SIGNAL \Mux2065~31_combout\ : std_logic;
SIGNAL \dataMemory[245][1]~regout\ : std_logic;
SIGNAL \Mux2065~32_combout\ : std_logic;
SIGNAL \dataMemory[185][1]~regout\ : std_logic;
SIGNAL \dataMemory[121][1]~regout\ : std_logic;
SIGNAL \dataMemory[57][1]~regout\ : std_logic;
SIGNAL \Mux2065~33_combout\ : std_logic;
SIGNAL \dataMemory[249][1]~regout\ : std_logic;
SIGNAL \Mux2065~34_combout\ : std_logic;
SIGNAL \dataMemory[173][2]~regout\ : std_logic;
SIGNAL \dataMemory[141][2]~regout\ : std_logic;
SIGNAL \dataMemory[85][2]~regout\ : std_logic;
SIGNAL \dataMemory[113][2]~regout\ : std_logic;
SIGNAL \dataMemory[93][2]~regout\ : std_logic;
SIGNAL \dataMemory[49][2]~regout\ : std_logic;
SIGNAL \dataMemory[29][2]~regout\ : std_logic;
SIGNAL \dataMemory[45][2]~regout\ : std_logic;
SIGNAL \dataMemory[13][2]~regout\ : std_logic;
SIGNAL \Mux2066~27_combout\ : std_logic;
SIGNAL \dataMemory[61][2]~regout\ : std_logic;
SIGNAL \Mux2066~28_combout\ : std_logic;
SIGNAL \dataMemory[229][2]~regout\ : std_logic;
SIGNAL \dataMemory[153][3]~regout\ : std_logic;
SIGNAL \dataMemory[25][3]~regout\ : std_logic;
SIGNAL \Mux2067~0_combout\ : std_logic;
SIGNAL \dataMemory[85][3]~regout\ : std_logic;
SIGNAL \dataMemory[81][3]~regout\ : std_logic;
SIGNAL \dataMemory[145][3]~regout\ : std_logic;
SIGNAL \dataMemory[17][3]~regout\ : std_logic;
SIGNAL \Mux2067~20_combout\ : std_logic;
SIGNAL \dataMemory[209][3]~regout\ : std_logic;
SIGNAL \Mux2067~21_combout\ : std_logic;
SIGNAL \dataMemory[97][3]~regout\ : std_logic;
SIGNAL \dataMemory[33][3]~regout\ : std_logic;
SIGNAL \Mux2067~22_combout\ : std_logic;
SIGNAL \dataMemory[173][3]~regout\ : std_logic;
SIGNAL \dataMemory[157][3]~regout\ : std_logic;
SIGNAL \dataMemory[141][3]~regout\ : std_logic;
SIGNAL \Mux2067~31_combout\ : std_logic;
SIGNAL \dataMemory[189][3]~regout\ : std_logic;
SIGNAL \Mux2067~32_combout\ : std_logic;
SIGNAL \dataMemory[61][3]~regout\ : std_logic;
SIGNAL \dataMemory[253][3]~regout\ : std_logic;
SIGNAL \dataMemory[101][4]~regout\ : std_logic;
SIGNAL \dataMemory[97][4]~regout\ : std_logic;
SIGNAL \Mux2068~0_combout\ : std_logic;
SIGNAL \dataMemory[165][4]~regout\ : std_logic;
SIGNAL \dataMemory[149][4]~regout\ : std_logic;
SIGNAL \dataMemory[221][4]~regout\ : std_logic;
SIGNAL \dataMemory[133][4]~regout\ : std_logic;
SIGNAL \dataMemory[137][4]~regout\ : std_logic;
SIGNAL \dataMemory[201][4]~regout\ : std_logic;
SIGNAL \dataMemory[197][4]~regout\ : std_logic;
SIGNAL \dataMemory[193][4]~regout\ : std_logic;
SIGNAL \Mux2068~27_combout\ : std_logic;
SIGNAL \dataMemory[205][4]~regout\ : std_logic;
SIGNAL \Mux2068~28_combout\ : std_logic;
SIGNAL \dataMemory[245][4]~regout\ : std_logic;
SIGNAL \dataMemory[241][4]~regout\ : std_logic;
SIGNAL \dataMemory[125][4]~regout\ : std_logic;
SIGNAL \dataMemory[189][4]~regout\ : std_logic;
SIGNAL \dataMemory[61][4]~regout\ : std_logic;
SIGNAL \Mux2068~38_combout\ : std_logic;
SIGNAL \dataMemory[253][4]~regout\ : std_logic;
SIGNAL \Mux2068~39_combout\ : std_logic;
SIGNAL \dataMemory[117][5]~regout\ : std_logic;
SIGNAL \dataMemory[93][5]~regout\ : std_logic;
SIGNAL \dataMemory[109][5]~regout\ : std_logic;
SIGNAL \dataMemory[77][5]~regout\ : std_logic;
SIGNAL \Mux2069~7_combout\ : std_logic;
SIGNAL \dataMemory[125][5]~regout\ : std_logic;
SIGNAL \Mux2069~8_combout\ : std_logic;
SIGNAL \dataMemory[169][5]~regout\ : std_logic;
SIGNAL \dataMemory[165][5]~regout\ : std_logic;
SIGNAL \dataMemory[161][5]~regout\ : std_logic;
SIGNAL \Mux2069~10_combout\ : std_logic;
SIGNAL \dataMemory[173][5]~regout\ : std_logic;
SIGNAL \Mux2069~11_combout\ : std_logic;
SIGNAL \dataMemory[157][5]~regout\ : std_logic;
SIGNAL \dataMemory[137][5]~regout\ : std_logic;
SIGNAL \dataMemory[133][5]~regout\ : std_logic;
SIGNAL \dataMemory[129][5]~regout\ : std_logic;
SIGNAL \Mux2069~14_combout\ : std_logic;
SIGNAL \dataMemory[141][5]~regout\ : std_logic;
SIGNAL \Mux2069~15_combout\ : std_logic;
SIGNAL \dataMemory[33][5]~regout\ : std_logic;
SIGNAL \dataMemory[61][5]~regout\ : std_logic;
SIGNAL \dataMemory[217][5]~regout\ : std_logic;
SIGNAL \dataMemory[233][5]~regout\ : std_logic;
SIGNAL \dataMemory[201][5]~regout\ : std_logic;
SIGNAL \Mux2069~31_combout\ : std_logic;
SIGNAL \dataMemory[249][5]~regout\ : std_logic;
SIGNAL \Mux2069~32_combout\ : std_logic;
SIGNAL \dataMemory[229][5]~regout\ : std_logic;
SIGNAL \dataMemory[213][5]~regout\ : std_logic;
SIGNAL \dataMemory[197][5]~regout\ : std_logic;
SIGNAL \Mux2069~33_combout\ : std_logic;
SIGNAL \dataMemory[245][5]~regout\ : std_logic;
SIGNAL \Mux2069~34_combout\ : std_logic;
SIGNAL \dataMemory[209][5]~regout\ : std_logic;
SIGNAL \dataMemory[225][5]~regout\ : std_logic;
SIGNAL \dataMemory[193][5]~regout\ : std_logic;
SIGNAL \Mux2069~35_combout\ : std_logic;
SIGNAL \dataMemory[241][5]~regout\ : std_logic;
SIGNAL \Mux2069~36_combout\ : std_logic;
SIGNAL \Mux2069~37_combout\ : std_logic;
SIGNAL \dataMemory[237][5]~regout\ : std_logic;
SIGNAL \dataMemory[221][5]~regout\ : std_logic;
SIGNAL \dataMemory[205][5]~regout\ : std_logic;
SIGNAL \Mux2069~38_combout\ : std_logic;
SIGNAL \dataMemory[253][5]~regout\ : std_logic;
SIGNAL \Mux2069~39_combout\ : std_logic;
SIGNAL \Mux2069~40_combout\ : std_logic;
SIGNAL \dataMemory[153][6]~regout\ : std_logic;
SIGNAL \dataMemory[25][6]~regout\ : std_logic;
SIGNAL \Mux2070~10_combout\ : std_logic;
SIGNAL \dataMemory[193][6]~regout\ : std_logic;
SIGNAL \dataMemory[173][6]~regout\ : std_logic;
SIGNAL \dataMemory[157][6]~regout\ : std_logic;
SIGNAL \dataMemory[141][6]~regout\ : std_logic;
SIGNAL \Mux2070~31_combout\ : std_logic;
SIGNAL \dataMemory[189][6]~regout\ : std_logic;
SIGNAL \Mux2070~32_combout\ : std_logic;
SIGNAL \dataMemory[29][7]~regout\ : std_logic;
SIGNAL \dataMemory[221][7]~regout\ : std_logic;
SIGNAL \dataMemory[109][7]~regout\ : std_logic;
SIGNAL \dataMemory[165][7]~regout\ : std_logic;
SIGNAL \dataMemory[37][7]~regout\ : std_logic;
SIGNAL \dataMemory[237][7]~regout\ : std_logic;
SIGNAL \dataMemory[141][7]~regout\ : std_logic;
SIGNAL \dataMemory[205][7]~regout\ : std_logic;
SIGNAL \dataMemory[117][7]~regout\ : std_logic;
SIGNAL \dataMemory[181][7]~regout\ : std_logic;
SIGNAL \dataMemory[53][7]~regout\ : std_logic;
SIGNAL \Mux2071~31_combout\ : std_logic;
SIGNAL \dataMemory[245][7]~regout\ : std_logic;
SIGNAL \Mux2071~32_combout\ : std_logic;
SIGNAL \dataMemory[185][7]~regout\ : std_logic;
SIGNAL \dataMemory[121][7]~regout\ : std_logic;
SIGNAL \dataMemory[57][7]~regout\ : std_logic;
SIGNAL \Mux2071~33_combout\ : std_logic;
SIGNAL \dataMemory[249][7]~regout\ : std_logic;
SIGNAL \Mux2071~34_combout\ : std_logic;
SIGNAL \dataMemory[177][7]~regout\ : std_logic;
SIGNAL \dataMemory[113][7]~regout\ : std_logic;
SIGNAL \dataMemory[49][7]~regout\ : std_logic;
SIGNAL \Mux2071~35_combout\ : std_logic;
SIGNAL \dataMemory[241][7]~regout\ : std_logic;
SIGNAL \Mux2071~36_combout\ : std_logic;
SIGNAL \Mux2071~37_combout\ : std_logic;
SIGNAL \dataMemory[125][7]~regout\ : std_logic;
SIGNAL \dataMemory[189][7]~regout\ : std_logic;
SIGNAL \dataMemory[61][7]~regout\ : std_logic;
SIGNAL \Mux2071~38_combout\ : std_logic;
SIGNAL \dataMemory[253][7]~regout\ : std_logic;
SIGNAL \Mux2071~39_combout\ : std_logic;
SIGNAL \Mux2071~40_combout\ : std_logic;
SIGNAL \dataMemory[156][0]~regout\ : std_logic;
SIGNAL \dataMemory[132][0]~regout\ : std_logic;
SIGNAL \dataMemory[128][0]~regout\ : std_logic;
SIGNAL \Mux2072~4_combout\ : std_logic;
SIGNAL \dataMemory[180][0]~regout\ : std_logic;
SIGNAL \dataMemory[184][0]~regout\ : std_logic;
SIGNAL \dataMemory[176][0]~regout\ : std_logic;
SIGNAL \Mux2072~7_combout\ : std_logic;
SIGNAL \dataMemory[188][0]~regout\ : std_logic;
SIGNAL \Mux2072~8_combout\ : std_logic;
SIGNAL \dataMemory[84][0]~regout\ : std_logic;
SIGNAL \dataMemory[100][0]~regout\ : std_logic;
SIGNAL \dataMemory[68][0]~regout\ : std_logic;
SIGNAL \Mux2072~10_combout\ : std_logic;
SIGNAL \dataMemory[116][0]~regout\ : std_logic;
SIGNAL \Mux2072~11_combout\ : std_logic;
SIGNAL \dataMemory[120][0]~regout\ : std_logic;
SIGNAL \dataMemory[96][0]~regout\ : std_logic;
SIGNAL \dataMemory[124][0]~regout\ : std_logic;
SIGNAL \dataMemory[56][0]~regout\ : std_logic;
SIGNAL \dataMemory[32][0]~regout\ : std_logic;
SIGNAL \dataMemory[60][0]~regout\ : std_logic;
SIGNAL \dataMemory[216][0]~regout\ : std_logic;
SIGNAL \dataMemory[232][0]~regout\ : std_logic;
SIGNAL \dataMemory[200][0]~regout\ : std_logic;
SIGNAL \Mux2072~31_combout\ : std_logic;
SIGNAL \dataMemory[248][0]~regout\ : std_logic;
SIGNAL \Mux2072~32_combout\ : std_logic;
SIGNAL \dataMemory[244][0]~regout\ : std_logic;
SIGNAL \dataMemory[252][0]~regout\ : std_logic;
SIGNAL \dataMemory[200][1]~regout\ : std_logic;
SIGNAL \dataMemory[228][1]~regout\ : std_logic;
SIGNAL \dataMemory[244][1]~regout\ : std_logic;
SIGNAL \dataMemory[208][1]~regout\ : std_logic;
SIGNAL \dataMemory[124][1]~regout\ : std_logic;
SIGNAL \dataMemory[28][1]~regout\ : std_logic;
SIGNAL \dataMemory[12][1]~regout\ : std_logic;
SIGNAL \Mux2073~35_combout\ : std_logic;
SIGNAL \dataMemory[236][1]~regout\ : std_logic;
SIGNAL \dataMemory[204][1]~regout\ : std_logic;
SIGNAL \Mux2073~38_combout\ : std_logic;
SIGNAL \dataMemory[104][2]~regout\ : std_logic;
SIGNAL \dataMemory[100][2]~regout\ : std_logic;
SIGNAL \dataMemory[96][2]~regout\ : std_logic;
SIGNAL \Mux2074~0_combout\ : std_logic;
SIGNAL \dataMemory[108][2]~regout\ : std_logic;
SIGNAL \Mux2074~1_combout\ : std_logic;
SIGNAL \dataMemory[44][2]~regout\ : std_logic;
SIGNAL \dataMemory[228][2]~regout\ : std_logic;
SIGNAL \dataMemory[224][2]~regout\ : std_logic;
SIGNAL \Mux2074~7_combout\ : std_logic;
SIGNAL \dataMemory[216][2]~regout\ : std_logic;
SIGNAL \dataMemory[212][2]~regout\ : std_logic;
SIGNAL \dataMemory[208][2]~regout\ : std_logic;
SIGNAL \Mux2074~17_combout\ : std_logic;
SIGNAL \dataMemory[220][2]~regout\ : std_logic;
SIGNAL \Mux2074~18_combout\ : std_logic;
SIGNAL \dataMemory[76][2]~regout\ : std_logic;
SIGNAL \dataMemory[132][2]~regout\ : std_logic;
SIGNAL \dataMemory[4][2]~regout\ : std_logic;
SIGNAL \dataMemory[200][2]~regout\ : std_logic;
SIGNAL \dataMemory[196][2]~regout\ : std_logic;
SIGNAL \dataMemory[192][2]~regout\ : std_logic;
SIGNAL \Mux2074~27_combout\ : std_logic;
SIGNAL \dataMemory[204][2]~regout\ : std_logic;
SIGNAL \Mux2074~28_combout\ : std_logic;
SIGNAL \dataMemory[244][2]~regout\ : std_logic;
SIGNAL \dataMemory[184][2]~regout\ : std_logic;
SIGNAL \dataMemory[120][2]~regout\ : std_logic;
SIGNAL \dataMemory[56][2]~regout\ : std_logic;
SIGNAL \Mux2074~33_combout\ : std_logic;
SIGNAL \dataMemory[248][2]~regout\ : std_logic;
SIGNAL \Mux2074~34_combout\ : std_logic;
SIGNAL \dataMemory[176][2]~regout\ : std_logic;
SIGNAL \dataMemory[112][2]~regout\ : std_logic;
SIGNAL \dataMemory[48][2]~regout\ : std_logic;
SIGNAL \Mux2074~35_combout\ : std_logic;
SIGNAL \dataMemory[240][2]~regout\ : std_logic;
SIGNAL \Mux2074~36_combout\ : std_logic;
SIGNAL \Mux2074~37_combout\ : std_logic;
SIGNAL \dataMemory[252][2]~regout\ : std_logic;
SIGNAL \dataMemory[84][3]~regout\ : std_logic;
SIGNAL \dataMemory[100][3]~regout\ : std_logic;
SIGNAL \dataMemory[68][3]~regout\ : std_logic;
SIGNAL \Mux2075~0_combout\ : std_logic;
SIGNAL \dataMemory[116][3]~regout\ : std_logic;
SIGNAL \Mux2075~1_combout\ : std_logic;
SIGNAL \dataMemory[120][3]~regout\ : std_logic;
SIGNAL \dataMemory[168][3]~regout\ : std_logic;
SIGNAL \dataMemory[164][3]~regout\ : std_logic;
SIGNAL \dataMemory[160][3]~regout\ : std_logic;
SIGNAL \Mux2075~10_combout\ : std_logic;
SIGNAL \dataMemory[172][3]~regout\ : std_logic;
SIGNAL \Mux2075~11_combout\ : std_logic;
SIGNAL \dataMemory[136][3]~regout\ : std_logic;
SIGNAL \dataMemory[56][3]~regout\ : std_logic;
SIGNAL \dataMemory[60][3]~regout\ : std_logic;
SIGNAL \dataMemory[244][3]~regout\ : std_logic;
SIGNAL \dataMemory[220][3]~regout\ : std_logic;
SIGNAL \dataMemory[204][3]~regout\ : std_logic;
SIGNAL \Mux2075~38_combout\ : std_logic;
SIGNAL \dataMemory[228][4]~regout\ : std_logic;
SIGNAL \dataMemory[84][4]~regout\ : std_logic;
SIGNAL \dataMemory[116][4]~regout\ : std_logic;
SIGNAL \dataMemory[180][4]~regout\ : std_logic;
SIGNAL \dataMemory[52][4]~regout\ : std_logic;
SIGNAL \Mux2076~7_combout\ : std_logic;
SIGNAL \dataMemory[244][4]~regout\ : std_logic;
SIGNAL \Mux2076~8_combout\ : std_logic;
SIGNAL \dataMemory[88][4]~regout\ : std_logic;
SIGNAL \dataMemory[152][4]~regout\ : std_logic;
SIGNAL \dataMemory[24][4]~regout\ : std_logic;
SIGNAL \Mux2076~10_combout\ : std_logic;
SIGNAL \dataMemory[216][4]~regout\ : std_logic;
SIGNAL \Mux2076~11_combout\ : std_logic;
SIGNAL \dataMemory[120][4]~regout\ : std_logic;
SIGNAL \dataMemory[208][4]~regout\ : std_logic;
SIGNAL \dataMemory[172][4]~regout\ : std_logic;
SIGNAL \dataMemory[156][4]~regout\ : std_logic;
SIGNAL \dataMemory[140][4]~regout\ : std_logic;
SIGNAL \Mux2076~31_combout\ : std_logic;
SIGNAL \dataMemory[188][4]~regout\ : std_logic;
SIGNAL \Mux2076~32_combout\ : std_logic;
SIGNAL \dataMemory[60][4]~regout\ : std_logic;
SIGNAL \dataMemory[236][4]~regout\ : std_logic;
SIGNAL \dataMemory[204][4]~regout\ : std_logic;
SIGNAL \Mux2076~38_combout\ : std_logic;
SIGNAL \dataMemory[44][5]~regout\ : std_logic;
SIGNAL \dataMemory[204][5]~regout\ : std_logic;
SIGNAL \dataMemory[244][5]~regout\ : std_logic;
SIGNAL \dataMemory[184][5]~regout\ : std_logic;
SIGNAL \dataMemory[188][5]~regout\ : std_logic;
SIGNAL \dataMemory[60][5]~regout\ : std_logic;
SIGNAL \Mux2077~38_combout\ : std_logic;
SIGNAL \dataMemory[148][6]~regout\ : std_logic;
SIGNAL \dataMemory[140][6]~regout\ : std_logic;
SIGNAL \dataMemory[180][6]~regout\ : std_logic;
SIGNAL \dataMemory[184][6]~regout\ : std_logic;
SIGNAL \dataMemory[176][6]~regout\ : std_logic;
SIGNAL \Mux2078~7_combout\ : std_logic;
SIGNAL \dataMemory[188][6]~regout\ : std_logic;
SIGNAL \Mux2078~8_combout\ : std_logic;
SIGNAL \dataMemory[40][6]~regout\ : std_logic;
SIGNAL \dataMemory[24][6]~regout\ : std_logic;
SIGNAL \dataMemory[8][6]~regout\ : std_logic;
SIGNAL \Mux2078~20_combout\ : std_logic;
SIGNAL \dataMemory[56][6]~regout\ : std_logic;
SIGNAL \Mux2078~21_combout\ : std_logic;
SIGNAL \dataMemory[52][6]~regout\ : std_logic;
SIGNAL \dataMemory[60][6]~regout\ : std_logic;
SIGNAL \dataMemory[216][6]~regout\ : std_logic;
SIGNAL \dataMemory[232][6]~regout\ : std_logic;
SIGNAL \dataMemory[200][6]~regout\ : std_logic;
SIGNAL \Mux2078~31_combout\ : std_logic;
SIGNAL \dataMemory[248][6]~regout\ : std_logic;
SIGNAL \Mux2078~32_combout\ : std_logic;
SIGNAL \dataMemory[228][6]~regout\ : std_logic;
SIGNAL \dataMemory[212][6]~regout\ : std_logic;
SIGNAL \dataMemory[196][6]~regout\ : std_logic;
SIGNAL \Mux2078~33_combout\ : std_logic;
SIGNAL \dataMemory[244][6]~regout\ : std_logic;
SIGNAL \Mux2078~34_combout\ : std_logic;
SIGNAL \dataMemory[208][6]~regout\ : std_logic;
SIGNAL \dataMemory[224][6]~regout\ : std_logic;
SIGNAL \dataMemory[192][6]~regout\ : std_logic;
SIGNAL \Mux2078~35_combout\ : std_logic;
SIGNAL \dataMemory[240][6]~regout\ : std_logic;
SIGNAL \Mux2078~36_combout\ : std_logic;
SIGNAL \Mux2078~37_combout\ : std_logic;
SIGNAL \dataMemory[236][6]~regout\ : std_logic;
SIGNAL \dataMemory[220][6]~regout\ : std_logic;
SIGNAL \dataMemory[204][6]~regout\ : std_logic;
SIGNAL \Mux2078~38_combout\ : std_logic;
SIGNAL \dataMemory[252][6]~regout\ : std_logic;
SIGNAL \Mux2078~39_combout\ : std_logic;
SIGNAL \Mux2078~40_combout\ : std_logic;
SIGNAL \dataMemory[88][7]~regout\ : std_logic;
SIGNAL \dataMemory[152][7]~regout\ : std_logic;
SIGNAL \dataMemory[24][7]~regout\ : std_logic;
SIGNAL \Mux2079~0_combout\ : std_logic;
SIGNAL \dataMemory[216][7]~regout\ : std_logic;
SIGNAL \Mux2079~1_combout\ : std_logic;
SIGNAL \dataMemory[168][7]~regout\ : std_logic;
SIGNAL \dataMemory[104][7]~regout\ : std_logic;
SIGNAL \dataMemory[40][7]~regout\ : std_logic;
SIGNAL \Mux2079~2_combout\ : std_logic;
SIGNAL \dataMemory[232][7]~regout\ : std_logic;
SIGNAL \Mux2079~3_combout\ : std_logic;
SIGNAL \dataMemory[136][7]~regout\ : std_logic;
SIGNAL \dataMemory[72][7]~regout\ : std_logic;
SIGNAL \dataMemory[8][7]~regout\ : std_logic;
SIGNAL \Mux2079~4_combout\ : std_logic;
SIGNAL \dataMemory[200][7]~regout\ : std_logic;
SIGNAL \Mux2079~5_combout\ : std_logic;
SIGNAL \Mux2079~6_combout\ : std_logic;
SIGNAL \dataMemory[120][7]~regout\ : std_logic;
SIGNAL \dataMemory[184][7]~regout\ : std_logic;
SIGNAL \dataMemory[56][7]~regout\ : std_logic;
SIGNAL \Mux2079~7_combout\ : std_logic;
SIGNAL \dataMemory[248][7]~regout\ : std_logic;
SIGNAL \Mux2079~8_combout\ : std_logic;
SIGNAL \Mux2079~9_combout\ : std_logic;
SIGNAL \dataMemory[164][7]~regout\ : std_logic;
SIGNAL \dataMemory[100][7]~regout\ : std_logic;
SIGNAL \dataMemory[36][7]~regout\ : std_logic;
SIGNAL \Mux2079~10_combout\ : std_logic;
SIGNAL \dataMemory[228][7]~regout\ : std_logic;
SIGNAL \Mux2079~11_combout\ : std_logic;
SIGNAL \dataMemory[116][7]~regout\ : std_logic;
SIGNAL \dataMemory[160][7]~regout\ : std_logic;
SIGNAL \dataMemory[96][7]~regout\ : std_logic;
SIGNAL \dataMemory[32][7]~regout\ : std_logic;
SIGNAL \Mux2079~22_combout\ : std_logic;
SIGNAL \dataMemory[224][7]~regout\ : std_logic;
SIGNAL \Mux2079~23_combout\ : std_logic;
SIGNAL \dataMemory[192][7]~regout\ : std_logic;
SIGNAL \CLK~combout\ : std_logic;
SIGNAL \CLK~clkctrl_outclk\ : std_logic;
SIGNAL \dataMemory[55][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[207][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[71][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[63][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[111][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[127][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[107][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[139][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[87][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[219][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[123][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[219][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[59][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[119][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[15][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[127][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[187][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[255][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[239][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[31][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[79][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[59][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[63][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[203][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[231][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[227][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[255][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[63][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[115][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[243][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[183][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[47][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[223][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[79][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[255][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[167][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[223][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[115][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[255][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[151][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[211][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[219][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[203][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[63][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[199][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[255][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[31][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[142][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[242][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[10][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[166][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[110][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[190][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[246][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[222][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[150][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[106][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[254][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[158][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[190][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[230][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[194][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[106][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[242][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[30][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[254][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[102][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[250][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[174][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[34][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[54][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[202][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[250][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[218][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[226][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[242][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[178][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[118][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[62][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[30][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[218][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[246][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[166][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[190][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[138][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[110][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[142][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[134][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[250][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[234][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[118][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[65][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[225][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[181][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[209][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[85][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[197][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[101][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[197][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[181][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[77][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[45][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[141][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[173][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[61][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[85][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[49][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[209][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[137][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[253][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[205][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[141][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[165][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[225][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[33][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[221][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[253][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[61][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[249][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[109][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[213][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[121][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[241][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[237][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[181][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[189][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[205][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[245][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[253][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[116][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[100][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[28][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[208][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[228][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[200][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[212][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[220][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[248][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[240][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[112][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[132][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[56][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[164][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[100][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[60][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[172][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[180][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[156][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[88][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[244][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[228][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[208][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[184][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[204][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[44][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[56][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[184][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[148][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[224][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[60][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[252][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[192][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[100][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[184][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[248][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[224][7]~feeder_combout\ : std_logic;
SIGNAL \MEMREAD~combout\ : std_logic;
SIGNAL \DATAOUT[31]~0_combout\ : std_logic;
SIGNAL \DATAOUT[31]~0clkctrl_outclk\ : std_logic;
SIGNAL \dataMemory[183][0]~feeder_combout\ : std_logic;
SIGNAL \MEMWRITE~combout\ : std_logic;
SIGNAL \Mux2027~0_combout\ : std_logic;
SIGNAL \Mux2027~1_combout\ : std_logic;
SIGNAL \Mux2027~7_combout\ : std_logic;
SIGNAL \dataMemory[183][0]~regout\ : std_logic;
SIGNAL \Mux2027~3_combout\ : std_logic;
SIGNAL \dataMemory[151][0]~regout\ : std_logic;
SIGNAL \Mux2027~4_combout\ : std_logic;
SIGNAL \Mux2027~6_combout\ : std_logic;
SIGNAL \dataMemory[135][0]~regout\ : std_logic;
SIGNAL \dataMemory[167][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~2_combout\ : std_logic;
SIGNAL \Mux2027~5_combout\ : std_logic;
SIGNAL \dataMemory[167][0]~regout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \dataMemory[171][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~8_combout\ : std_logic;
SIGNAL \Mux2027~9_combout\ : std_logic;
SIGNAL \Mux2027~10_combout\ : std_logic;
SIGNAL \dataMemory[171][0]~regout\ : std_logic;
SIGNAL \Mux2027~11_combout\ : std_logic;
SIGNAL \Mux2027~14_combout\ : std_logic;
SIGNAL \dataMemory[187][0]~regout\ : std_logic;
SIGNAL \Mux2027~13_combout\ : std_logic;
SIGNAL \dataMemory[139][0]~regout\ : std_logic;
SIGNAL \Mux2027~12_combout\ : std_logic;
SIGNAL \dataMemory[155][0]~regout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Mux2027~18_combout\ : std_logic;
SIGNAL \dataMemory[179][0]~regout\ : std_logic;
SIGNAL \Mux2027~15_combout\ : std_logic;
SIGNAL \dataMemory[163][0]~regout\ : std_logic;
SIGNAL \Mux2027~17_combout\ : std_logic;
SIGNAL \dataMemory[131][0]~regout\ : std_logic;
SIGNAL \Mux2027~16_combout\ : std_logic;
SIGNAL \dataMemory[147][0]~regout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \Mux3~5_combout\ : std_logic;
SIGNAL \Mux3~6_combout\ : std_logic;
SIGNAL \Mux3~9_combout\ : std_logic;
SIGNAL \Mux2027~58_combout\ : std_logic;
SIGNAL \dataMemory[235][0]~regout\ : std_logic;
SIGNAL \Mux2027~57_combout\ : std_logic;
SIGNAL \Mux2027~60_combout\ : std_logic;
SIGNAL \dataMemory[227][0]~regout\ : std_logic;
SIGNAL \dataMemory[231][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~59_combout\ : std_logic;
SIGNAL \dataMemory[231][0]~regout\ : std_logic;
SIGNAL \Mux3~31_combout\ : std_logic;
SIGNAL \Mux3~32_combout\ : std_logic;
SIGNAL \dataMemory[215][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~62_combout\ : std_logic;
SIGNAL \dataMemory[215][0]~regout\ : std_logic;
SIGNAL \Mux2027~65_combout\ : std_logic;
SIGNAL \dataMemory[223][0]~regout\ : std_logic;
SIGNAL \Mux2027~64_combout\ : std_logic;
SIGNAL \dataMemory[211][0]~regout\ : std_logic;
SIGNAL \Mux2027~63_combout\ : std_logic;
SIGNAL \dataMemory[219][0]~regout\ : std_logic;
SIGNAL \Mux3~33_combout\ : std_logic;
SIGNAL \Mux3~34_combout\ : std_logic;
SIGNAL \Mux2027~66_combout\ : std_logic;
SIGNAL \dataMemory[203][0]~regout\ : std_logic;
SIGNAL \Mux2027~68_combout\ : std_logic;
SIGNAL \dataMemory[195][0]~regout\ : std_logic;
SIGNAL \Mux2027~67_combout\ : std_logic;
SIGNAL \dataMemory[199][0]~regout\ : std_logic;
SIGNAL \Mux3~35_combout\ : std_logic;
SIGNAL \Mux3~36_combout\ : std_logic;
SIGNAL \Mux3~37_combout\ : std_logic;
SIGNAL \dataMemory[255][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~73_combout\ : std_logic;
SIGNAL \dataMemory[255][0]~regout\ : std_logic;
SIGNAL \Mux2027~70_combout\ : std_logic;
SIGNAL \dataMemory[247][0]~regout\ : std_logic;
SIGNAL \Mux2027~72_combout\ : std_logic;
SIGNAL \dataMemory[243][0]~regout\ : std_logic;
SIGNAL \Mux2027~71_combout\ : std_logic;
SIGNAL \dataMemory[251][0]~regout\ : std_logic;
SIGNAL \Mux3~38_combout\ : std_logic;
SIGNAL \Mux3~39_combout\ : std_logic;
SIGNAL \Mux3~40_combout\ : std_logic;
SIGNAL \Mux2027~23_combout\ : std_logic;
SIGNAL \Mux2027~26_combout\ : std_logic;
SIGNAL \dataMemory[83][0]~regout\ : std_logic;
SIGNAL \dataMemory[87][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~25_combout\ : std_logic;
SIGNAL \dataMemory[87][0]~regout\ : std_logic;
SIGNAL \Mux3~10_combout\ : std_logic;
SIGNAL \Mux2027~24_combout\ : std_logic;
SIGNAL \dataMemory[91][0]~regout\ : std_logic;
SIGNAL \dataMemory[95][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~27_combout\ : std_logic;
SIGNAL \dataMemory[95][0]~regout\ : std_logic;
SIGNAL \Mux3~11_combout\ : std_logic;
SIGNAL \Mux2027~36_combout\ : std_logic;
SIGNAL \dataMemory[123][0]~regout\ : std_logic;
SIGNAL \Mux2027~38_combout\ : std_logic;
SIGNAL \dataMemory[115][0]~regout\ : std_logic;
SIGNAL \dataMemory[119][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~37_combout\ : std_logic;
SIGNAL \dataMemory[119][0]~regout\ : std_logic;
SIGNAL \Mux3~17_combout\ : std_logic;
SIGNAL \Mux3~18_combout\ : std_logic;
SIGNAL \Mux2027~28_combout\ : std_logic;
SIGNAL \dataMemory[103][0]~regout\ : std_logic;
SIGNAL \Mux2027~30_combout\ : std_logic;
SIGNAL \dataMemory[99][0]~regout\ : std_logic;
SIGNAL \dataMemory[107][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~29_combout\ : std_logic;
SIGNAL \dataMemory[107][0]~regout\ : std_logic;
SIGNAL \Mux3~12_combout\ : std_logic;
SIGNAL \Mux3~13_combout\ : std_logic;
SIGNAL \Mux2027~35_combout\ : std_logic;
SIGNAL \dataMemory[79][0]~regout\ : std_logic;
SIGNAL \Mux2027~34_combout\ : std_logic;
SIGNAL \dataMemory[67][0]~regout\ : std_logic;
SIGNAL \dataMemory[75][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~33_combout\ : std_logic;
SIGNAL \dataMemory[75][0]~regout\ : std_logic;
SIGNAL \Mux3~14_combout\ : std_logic;
SIGNAL \Mux3~15_combout\ : std_logic;
SIGNAL \Mux3~16_combout\ : std_logic;
SIGNAL \Mux3~19_combout\ : std_logic;
SIGNAL \dataMemory[47][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~44_combout\ : std_logic;
SIGNAL \dataMemory[47][0]~regout\ : std_logic;
SIGNAL \Mux2027~41_combout\ : std_logic;
SIGNAL \dataMemory[39][0]~regout\ : std_logic;
SIGNAL \Mux2027~43_combout\ : std_logic;
SIGNAL \dataMemory[35][0]~regout\ : std_logic;
SIGNAL \dataMemory[43][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~40_combout\ : std_logic;
SIGNAL \Mux2027~42_combout\ : std_logic;
SIGNAL \dataMemory[43][0]~regout\ : std_logic;
SIGNAL \Mux3~20_combout\ : std_logic;
SIGNAL \Mux3~21_combout\ : std_logic;
SIGNAL \dataMemory[15][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~52_combout\ : std_logic;
SIGNAL \dataMemory[15][0]~regout\ : std_logic;
SIGNAL \Mux2027~49_combout\ : std_logic;
SIGNAL \dataMemory[7][0]~regout\ : std_logic;
SIGNAL \Mux2027~51_combout\ : std_logic;
SIGNAL \dataMemory[3][0]~regout\ : std_logic;
SIGNAL \dataMemory[11][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~50_combout\ : std_logic;
SIGNAL \dataMemory[11][0]~regout\ : std_logic;
SIGNAL \Mux3~24_combout\ : std_logic;
SIGNAL \Mux3~25_combout\ : std_logic;
SIGNAL \Mux2027~45_combout\ : std_logic;
SIGNAL \dataMemory[27][0]~regout\ : std_logic;
SIGNAL \Mux2027~47_combout\ : std_logic;
SIGNAL \dataMemory[19][0]~regout\ : std_logic;
SIGNAL \dataMemory[23][0]~feeder_combout\ : std_logic;
SIGNAL \Mux2027~46_combout\ : std_logic;
SIGNAL \dataMemory[23][0]~regout\ : std_logic;
SIGNAL \Mux3~22_combout\ : std_logic;
SIGNAL \Mux3~23_combout\ : std_logic;
SIGNAL \Mux3~26_combout\ : std_logic;
SIGNAL \Mux3~29_combout\ : std_logic;
SIGNAL \Mux3~30_combout\ : std_logic;
SIGNAL \Mux3~41_combout\ : std_logic;
SIGNAL \DATAOUT[0]$latch~combout\ : std_logic;
SIGNAL \dataMemory[155][1]~regout\ : std_logic;
SIGNAL \dataMemory[27][1]~regout\ : std_logic;
SIGNAL \dataMemory[91][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[91][1]~regout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \dataMemory[75][1]~regout\ : std_logic;
SIGNAL \dataMemory[203][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[203][1]~regout\ : std_logic;
SIGNAL \Mux2~5_combout\ : std_logic;
SIGNAL \dataMemory[235][1]~regout\ : std_logic;
SIGNAL \dataMemory[43][1]~regout\ : std_logic;
SIGNAL \dataMemory[171][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[171][1]~regout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Mux2~6_combout\ : std_logic;
SIGNAL \Mux2~9_combout\ : std_logic;
SIGNAL \dataMemory[227][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[227][1]~regout\ : std_logic;
SIGNAL \dataMemory[99][1]~regout\ : std_logic;
SIGNAL \dataMemory[35][1]~regout\ : std_logic;
SIGNAL \dataMemory[163][1]~regout\ : std_logic;
SIGNAL \Mux2~22_combout\ : std_logic;
SIGNAL \Mux2~23_combout\ : std_logic;
SIGNAL \dataMemory[67][1]~regout\ : std_logic;
SIGNAL \dataMemory[195][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[195][1]~regout\ : std_logic;
SIGNAL \Mux2~25_combout\ : std_logic;
SIGNAL \Mux2~26_combout\ : std_logic;
SIGNAL \dataMemory[211][1]~regout\ : std_logic;
SIGNAL \dataMemory[147][1]~regout\ : std_logic;
SIGNAL \dataMemory[19][1]~regout\ : std_logic;
SIGNAL \dataMemory[83][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[83][1]~regout\ : std_logic;
SIGNAL \Mux2~20_combout\ : std_logic;
SIGNAL \Mux2~21_combout\ : std_logic;
SIGNAL \Mux2~29_combout\ : std_logic;
SIGNAL \dataMemory[103][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[103][1]~regout\ : std_logic;
SIGNAL \dataMemory[231][1]~regout\ : std_logic;
SIGNAL \dataMemory[39][1]~regout\ : std_logic;
SIGNAL \dataMemory[167][1]~regout\ : std_logic;
SIGNAL \Mux2~10_combout\ : std_logic;
SIGNAL \Mux2~11_combout\ : std_logic;
SIGNAL \dataMemory[247][1]~regout\ : std_logic;
SIGNAL \Mux2027~54_combout\ : std_logic;
SIGNAL \dataMemory[55][1]~regout\ : std_logic;
SIGNAL \dataMemory[119][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[119][1]~regout\ : std_logic;
SIGNAL \Mux2~17_combout\ : std_logic;
SIGNAL \Mux2~18_combout\ : std_logic;
SIGNAL \dataMemory[199][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[199][1]~regout\ : std_logic;
SIGNAL \Mux2027~32_combout\ : std_logic;
SIGNAL \dataMemory[71][1]~regout\ : std_logic;
SIGNAL \dataMemory[7][1]~regout\ : std_logic;
SIGNAL \dataMemory[135][1]~regout\ : std_logic;
SIGNAL \Mux2~14_combout\ : std_logic;
SIGNAL \Mux2~15_combout\ : std_logic;
SIGNAL \dataMemory[151][1]~regout\ : std_logic;
SIGNAL \dataMemory[215][1]~regout\ : std_logic;
SIGNAL \dataMemory[23][1]~regout\ : std_logic;
SIGNAL \Mux2~12_combout\ : std_logic;
SIGNAL \Mux2~13_combout\ : std_logic;
SIGNAL \Mux2~16_combout\ : std_logic;
SIGNAL \Mux2~19_combout\ : std_logic;
SIGNAL \Mux2~30_combout\ : std_logic;
SIGNAL \Mux2027~61_combout\ : std_logic;
SIGNAL \dataMemory[239][1]~regout\ : std_logic;
SIGNAL \Mux2027~31_combout\ : std_logic;
SIGNAL \dataMemory[111][1]~regout\ : std_logic;
SIGNAL \dataMemory[47][1]~regout\ : std_logic;
SIGNAL \Mux2027~20_combout\ : std_logic;
SIGNAL \dataMemory[175][1]~regout\ : std_logic;
SIGNAL \Mux2~31_combout\ : std_logic;
SIGNAL \Mux2~32_combout\ : std_logic;
SIGNAL \dataMemory[223][1]~regout\ : std_logic;
SIGNAL \Mux2027~48_combout\ : std_logic;
SIGNAL \dataMemory[31][1]~regout\ : std_logic;
SIGNAL \dataMemory[95][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[95][1]~regout\ : std_logic;
SIGNAL \Mux2~33_combout\ : std_logic;
SIGNAL \Mux2~34_combout\ : std_logic;
SIGNAL \dataMemory[79][1]~regout\ : std_logic;
SIGNAL \dataMemory[15][1]~regout\ : std_logic;
SIGNAL \Mux2027~21_combout\ : std_logic;
SIGNAL \dataMemory[143][1]~regout\ : std_logic;
SIGNAL \Mux2~35_combout\ : std_logic;
SIGNAL \Mux2~36_combout\ : std_logic;
SIGNAL \Mux2~37_combout\ : std_logic;
SIGNAL \Mux2027~22_combout\ : std_logic;
SIGNAL \dataMemory[191][1]~regout\ : std_logic;
SIGNAL \Mux2027~56_combout\ : std_logic;
SIGNAL \dataMemory[63][1]~regout\ : std_logic;
SIGNAL \Mux2027~39_combout\ : std_logic;
SIGNAL \dataMemory[127][1]~regout\ : std_logic;
SIGNAL \Mux2~38_combout\ : std_logic;
SIGNAL \Mux2~39_combout\ : std_logic;
SIGNAL \Mux2~40_combout\ : std_logic;
SIGNAL \Mux2~41_combout\ : std_logic;
SIGNAL \DATAOUT[1]$latch~combout\ : std_logic;
SIGNAL \dataMemory[107][2]~regout\ : std_logic;
SIGNAL \dataMemory[43][2]~regout\ : std_logic;
SIGNAL \dataMemory[171][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[171][2]~regout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \dataMemory[231][2]~regout\ : std_logic;
SIGNAL \dataMemory[39][2]~regout\ : std_logic;
SIGNAL \dataMemory[103][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[103][2]~regout\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \dataMemory[227][2]~regout\ : std_logic;
SIGNAL \dataMemory[99][2]~regout\ : std_logic;
SIGNAL \dataMemory[35][2]~regout\ : std_logic;
SIGNAL \dataMemory[163][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[163][2]~regout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \Mux2027~19_combout\ : std_logic;
SIGNAL \dataMemory[159][2]~regout\ : std_logic;
SIGNAL \dataMemory[147][2]~regout\ : std_logic;
SIGNAL \dataMemory[151][2]~regout\ : std_logic;
SIGNAL \Mux1~10_combout\ : std_logic;
SIGNAL \Mux1~11_combout\ : std_logic;
SIGNAL \dataMemory[27][2]~regout\ : std_logic;
SIGNAL \dataMemory[19][2]~regout\ : std_logic;
SIGNAL \dataMemory[23][2]~regout\ : std_logic;
SIGNAL \Mux1~14_combout\ : std_logic;
SIGNAL \Mux1~15_combout\ : std_logic;
SIGNAL \dataMemory[87][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[87][2]~regout\ : std_logic;
SIGNAL \dataMemory[95][2]~regout\ : std_logic;
SIGNAL \dataMemory[83][2]~regout\ : std_logic;
SIGNAL \dataMemory[91][2]~regout\ : std_logic;
SIGNAL \Mux1~12_combout\ : std_logic;
SIGNAL \Mux1~13_combout\ : std_logic;
SIGNAL \Mux1~16_combout\ : std_logic;
SIGNAL \Mux1~19_combout\ : std_logic;
SIGNAL \dataMemory[143][2]~regout\ : std_logic;
SIGNAL \dataMemory[131][2]~regout\ : std_logic;
SIGNAL \dataMemory[135][2]~regout\ : std_logic;
SIGNAL \Mux1~22_combout\ : std_logic;
SIGNAL \Mux1~23_combout\ : std_logic;
SIGNAL \dataMemory[3][2]~regout\ : std_logic;
SIGNAL \dataMemory[7][2]~regout\ : std_logic;
SIGNAL \Mux1~24_combout\ : std_logic;
SIGNAL \dataMemory[11][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[11][2]~regout\ : std_logic;
SIGNAL \Mux1~25_combout\ : std_logic;
SIGNAL \Mux1~26_combout\ : std_logic;
SIGNAL \dataMemory[71][2]~regout\ : std_logic;
SIGNAL \dataMemory[67][2]~regout\ : std_logic;
SIGNAL \dataMemory[75][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[75][2]~regout\ : std_logic;
SIGNAL \Mux1~20_combout\ : std_logic;
SIGNAL \Mux1~21_combout\ : std_logic;
SIGNAL \dataMemory[199][2]~regout\ : std_logic;
SIGNAL \dataMemory[195][2]~regout\ : std_logic;
SIGNAL \dataMemory[203][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[203][2]~regout\ : std_logic;
SIGNAL \Mux1~27_combout\ : std_logic;
SIGNAL \Mux1~28_combout\ : std_logic;
SIGNAL \Mux1~29_combout\ : std_logic;
SIGNAL \Mux1~30_combout\ : std_logic;
SIGNAL \Mux1~41_combout\ : std_logic;
SIGNAL \DATAOUT[2]$latch~combout\ : std_logic;
SIGNAL \dataMemory[91][3]~regout\ : std_logic;
SIGNAL \dataMemory[75][3]~regout\ : std_logic;
SIGNAL \dataMemory[107][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[107][3]~regout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \dataMemory[127][3]~regout\ : std_logic;
SIGNAL \dataMemory[111][3]~regout\ : std_logic;
SIGNAL \dataMemory[79][3]~regout\ : std_logic;
SIGNAL \dataMemory[95][3]~regout\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \dataMemory[103][3]~regout\ : std_logic;
SIGNAL \dataMemory[71][3]~regout\ : std_logic;
SIGNAL \dataMemory[87][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[87][3]~regout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \dataMemory[115][3]~regout\ : std_logic;
SIGNAL \dataMemory[83][3]~regout\ : std_logic;
SIGNAL \dataMemory[67][3]~regout\ : std_logic;
SIGNAL \dataMemory[99][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[99][3]~regout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \dataMemory[239][3]~regout\ : std_logic;
SIGNAL \dataMemory[255][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[255][3]~regout\ : std_logic;
SIGNAL \Mux0~39_combout\ : std_logic;
SIGNAL \dataMemory[251][3]~regout\ : std_logic;
SIGNAL \dataMemory[219][3]~regout\ : std_logic;
SIGNAL \dataMemory[203][3]~regout\ : std_logic;
SIGNAL \dataMemory[235][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[235][3]~regout\ : std_logic;
SIGNAL \Mux0~31_combout\ : std_logic;
SIGNAL \Mux0~32_combout\ : std_logic;
SIGNAL \dataMemory[247][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[247][3]~regout\ : std_logic;
SIGNAL \dataMemory[199][3]~regout\ : std_logic;
SIGNAL \dataMemory[215][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[215][3]~regout\ : std_logic;
SIGNAL \Mux0~33_combout\ : std_logic;
SIGNAL \dataMemory[231][3]~regout\ : std_logic;
SIGNAL \Mux0~34_combout\ : std_logic;
SIGNAL \dataMemory[211][3]~regout\ : std_logic;
SIGNAL \dataMemory[243][3]~regout\ : std_logic;
SIGNAL \Mux0~36_combout\ : std_logic;
SIGNAL \Mux0~37_combout\ : std_logic;
SIGNAL \Mux0~40_combout\ : std_logic;
SIGNAL \dataMemory[167][3]~regout\ : std_logic;
SIGNAL \dataMemory[183][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[183][3]~regout\ : std_logic;
SIGNAL \Mux0~11_combout\ : std_logic;
SIGNAL \dataMemory[191][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[191][3]~regout\ : std_logic;
SIGNAL \dataMemory[175][3]~regout\ : std_logic;
SIGNAL \dataMemory[143][3]~regout\ : std_logic;
SIGNAL \dataMemory[159][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[159][3]~regout\ : std_logic;
SIGNAL \Mux0~17_combout\ : std_logic;
SIGNAL \Mux0~18_combout\ : std_logic;
SIGNAL \dataMemory[179][3]~regout\ : std_logic;
SIGNAL \dataMemory[131][3]~regout\ : std_logic;
SIGNAL \dataMemory[163][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[163][3]~regout\ : std_logic;
SIGNAL \Mux0~14_combout\ : std_logic;
SIGNAL \Mux0~15_combout\ : std_logic;
SIGNAL \dataMemory[155][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[155][3]~regout\ : std_logic;
SIGNAL \dataMemory[187][3]~regout\ : std_logic;
SIGNAL \dataMemory[139][3]~regout\ : std_logic;
SIGNAL \dataMemory[171][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[171][3]~regout\ : std_logic;
SIGNAL \Mux0~12_combout\ : std_logic;
SIGNAL \Mux0~13_combout\ : std_logic;
SIGNAL \Mux0~16_combout\ : std_logic;
SIGNAL \Mux0~19_combout\ : std_logic;
SIGNAL \dataMemory[55][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[55][3]~regout\ : std_logic;
SIGNAL \dataMemory[39][3]~regout\ : std_logic;
SIGNAL \dataMemory[7][3]~regout\ : std_logic;
SIGNAL \dataMemory[23][3]~regout\ : std_logic;
SIGNAL \Mux0~20_combout\ : std_logic;
SIGNAL \Mux0~21_combout\ : std_logic;
SIGNAL \dataMemory[27][3]~regout\ : std_logic;
SIGNAL \dataMemory[11][3]~regout\ : std_logic;
SIGNAL \dataMemory[43][3]~regout\ : std_logic;
SIGNAL \Mux0~22_combout\ : std_logic;
SIGNAL \Mux0~23_combout\ : std_logic;
SIGNAL \Mux2027~55_combout\ : std_logic;
SIGNAL \dataMemory[51][3]~regout\ : std_logic;
SIGNAL \dataMemory[19][3]~regout\ : std_logic;
SIGNAL \dataMemory[3][3]~regout\ : std_logic;
SIGNAL \dataMemory[35][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[35][3]~regout\ : std_logic;
SIGNAL \Mux0~24_combout\ : std_logic;
SIGNAL \Mux0~25_combout\ : std_logic;
SIGNAL \Mux0~26_combout\ : std_logic;
SIGNAL \Mux0~29_combout\ : std_logic;
SIGNAL \Mux0~30_combout\ : std_logic;
SIGNAL \Mux0~41_combout\ : std_logic;
SIGNAL \DATAOUT[3]$latch~combout\ : std_logic;
SIGNAL \dataMemory[247][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[247][4]~regout\ : std_logic;
SIGNAL \dataMemory[119][4]~regout\ : std_logic;
SIGNAL \dataMemory[55][4]~regout\ : std_logic;
SIGNAL \dataMemory[183][4]~regout\ : std_logic;
SIGNAL \Mux2052~7_combout\ : std_logic;
SIGNAL \Mux2052~8_combout\ : std_logic;
SIGNAL \dataMemory[167][4]~regout\ : std_logic;
SIGNAL \dataMemory[39][4]~regout\ : std_logic;
SIGNAL \dataMemory[103][4]~regout\ : std_logic;
SIGNAL \Mux2052~0_combout\ : std_logic;
SIGNAL \Mux2052~1_combout\ : std_logic;
SIGNAL \dataMemory[199][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[199][4]~regout\ : std_logic;
SIGNAL \dataMemory[135][4]~regout\ : std_logic;
SIGNAL \dataMemory[7][4]~regout\ : std_logic;
SIGNAL \dataMemory[71][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[71][4]~regout\ : std_logic;
SIGNAL \Mux2052~4_combout\ : std_logic;
SIGNAL \Mux2052~5_combout\ : std_logic;
SIGNAL \dataMemory[87][4]~regout\ : std_logic;
SIGNAL \dataMemory[215][4]~regout\ : std_logic;
SIGNAL \dataMemory[23][4]~regout\ : std_logic;
SIGNAL \dataMemory[151][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[151][4]~regout\ : std_logic;
SIGNAL \Mux2052~2_combout\ : std_logic;
SIGNAL \Mux2052~3_combout\ : std_logic;
SIGNAL \Mux2052~6_combout\ : std_logic;
SIGNAL \Mux2052~9_combout\ : std_logic;
SIGNAL \dataMemory[91][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[91][4]~regout\ : std_logic;
SIGNAL \dataMemory[219][4]~regout\ : std_logic;
SIGNAL \dataMemory[27][4]~regout\ : std_logic;
SIGNAL \dataMemory[155][4]~regout\ : std_logic;
SIGNAL \Mux2052~10_combout\ : std_logic;
SIGNAL \Mux2052~11_combout\ : std_logic;
SIGNAL \Mux2027~53_combout\ : std_logic;
SIGNAL \dataMemory[59][4]~regout\ : std_logic;
SIGNAL \dataMemory[187][4]~regout\ : std_logic;
SIGNAL \Mux2052~17_combout\ : std_logic;
SIGNAL \dataMemory[251][4]~regout\ : std_logic;
SIGNAL \dataMemory[123][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[123][4]~regout\ : std_logic;
SIGNAL \Mux2052~18_combout\ : std_logic;
SIGNAL \dataMemory[171][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[171][4]~regout\ : std_logic;
SIGNAL \dataMemory[235][4]~regout\ : std_logic;
SIGNAL \dataMemory[43][4]~regout\ : std_logic;
SIGNAL \dataMemory[107][4]~regout\ : std_logic;
SIGNAL \Mux2052~12_combout\ : std_logic;
SIGNAL \Mux2052~13_combout\ : std_logic;
SIGNAL \dataMemory[139][4]~regout\ : std_logic;
SIGNAL \dataMemory[11][4]~regout\ : std_logic;
SIGNAL \dataMemory[75][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[75][4]~regout\ : std_logic;
SIGNAL \Mux2052~14_combout\ : std_logic;
SIGNAL \Mux2052~15_combout\ : std_logic;
SIGNAL \Mux2052~16_combout\ : std_logic;
SIGNAL \Mux2052~19_combout\ : std_logic;
SIGNAL \dataMemory[243][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[243][4]~regout\ : std_logic;
SIGNAL \dataMemory[115][4]~regout\ : std_logic;
SIGNAL \dataMemory[51][4]~regout\ : std_logic;
SIGNAL \dataMemory[179][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[179][4]~regout\ : std_logic;
SIGNAL \Mux2052~27_combout\ : std_logic;
SIGNAL \Mux2052~28_combout\ : std_logic;
SIGNAL \dataMemory[83][4]~regout\ : std_logic;
SIGNAL \dataMemory[211][4]~regout\ : std_logic;
SIGNAL \Mux2052~21_combout\ : std_logic;
SIGNAL \dataMemory[131][4]~regout\ : std_logic;
SIGNAL \dataMemory[195][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[195][4]~regout\ : std_logic;
SIGNAL \Mux2052~25_combout\ : std_logic;
SIGNAL \dataMemory[163][4]~regout\ : std_logic;
SIGNAL \dataMemory[35][4]~regout\ : std_logic;
SIGNAL \dataMemory[99][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[99][4]~regout\ : std_logic;
SIGNAL \Mux2052~22_combout\ : std_logic;
SIGNAL \Mux2052~23_combout\ : std_logic;
SIGNAL \Mux2052~26_combout\ : std_logic;
SIGNAL \Mux2052~29_combout\ : std_logic;
SIGNAL \Mux2052~30_combout\ : std_logic;
SIGNAL \dataMemory[191][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[191][4]~regout\ : std_logic;
SIGNAL \dataMemory[175][4]~regout\ : std_logic;
SIGNAL \dataMemory[143][4]~regout\ : std_logic;
SIGNAL \dataMemory[159][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[159][4]~regout\ : std_logic;
SIGNAL \Mux2052~31_combout\ : std_logic;
SIGNAL \Mux2052~32_combout\ : std_logic;
SIGNAL \dataMemory[127][4]~regout\ : std_logic;
SIGNAL \dataMemory[79][4]~regout\ : std_logic;
SIGNAL \dataMemory[111][4]~regout\ : std_logic;
SIGNAL \Mux2052~33_combout\ : std_logic;
SIGNAL \Mux2052~34_combout\ : std_logic;
SIGNAL \dataMemory[47][4]~regout\ : std_logic;
SIGNAL \dataMemory[15][4]~regout\ : std_logic;
SIGNAL \dataMemory[31][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[31][4]~regout\ : std_logic;
SIGNAL \Mux2052~35_combout\ : std_logic;
SIGNAL \Mux2052~36_combout\ : std_logic;
SIGNAL \Mux2052~37_combout\ : std_logic;
SIGNAL \dataMemory[223][4]~regout\ : std_logic;
SIGNAL \Mux2027~69_combout\ : std_logic;
SIGNAL \dataMemory[207][4]~regout\ : std_logic;
SIGNAL \dataMemory[239][4]~regout\ : std_logic;
SIGNAL \Mux2052~38_combout\ : std_logic;
SIGNAL \Mux2052~39_combout\ : std_logic;
SIGNAL \Mux2052~40_combout\ : std_logic;
SIGNAL \Mux2052~41_combout\ : std_logic;
SIGNAL \DATAOUT[4]$latch~combout\ : std_logic;
SIGNAL \dataMemory[207][5]~regout\ : std_logic;
SIGNAL \dataMemory[203][5]~regout\ : std_logic;
SIGNAL \dataMemory[195][5]~regout\ : std_logic;
SIGNAL \dataMemory[199][5]~regout\ : std_logic;
SIGNAL \Mux2053~27_combout\ : std_logic;
SIGNAL \Mux2053~28_combout\ : std_logic;
SIGNAL \dataMemory[75][5]~regout\ : std_logic;
SIGNAL \dataMemory[67][5]~regout\ : std_logic;
SIGNAL \dataMemory[71][5]~regout\ : std_logic;
SIGNAL \Mux2053~20_combout\ : std_logic;
SIGNAL \Mux2053~21_combout\ : std_logic;
SIGNAL \dataMemory[7][5]~regout\ : std_logic;
SIGNAL \dataMemory[15][5]~regout\ : std_logic;
SIGNAL \Mux2053~25_combout\ : std_logic;
SIGNAL \dataMemory[131][5]~regout\ : std_logic;
SIGNAL \dataMemory[139][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[139][5]~regout\ : std_logic;
SIGNAL \Mux2053~22_combout\ : std_logic;
SIGNAL \dataMemory[135][5]~regout\ : std_logic;
SIGNAL \dataMemory[143][5]~regout\ : std_logic;
SIGNAL \Mux2053~23_combout\ : std_logic;
SIGNAL \Mux2053~26_combout\ : std_logic;
SIGNAL \Mux2053~29_combout\ : std_logic;
SIGNAL \dataMemory[235][5]~regout\ : std_logic;
SIGNAL \dataMemory[239][5]~regout\ : std_logic;
SIGNAL \dataMemory[227][5]~regout\ : std_logic;
SIGNAL \dataMemory[231][5]~regout\ : std_logic;
SIGNAL \Mux2053~17_combout\ : std_logic;
SIGNAL \Mux2053~18_combout\ : std_logic;
SIGNAL \dataMemory[107][5]~regout\ : std_logic;
SIGNAL \dataMemory[111][5]~regout\ : std_logic;
SIGNAL \dataMemory[99][5]~regout\ : std_logic;
SIGNAL \dataMemory[103][5]~regout\ : std_logic;
SIGNAL \Mux2053~10_combout\ : std_logic;
SIGNAL \Mux2053~11_combout\ : std_logic;
SIGNAL \dataMemory[167][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[167][5]~regout\ : std_logic;
SIGNAL \dataMemory[175][5]~regout\ : std_logic;
SIGNAL \dataMemory[163][5]~regout\ : std_logic;
SIGNAL \dataMemory[171][5]~regout\ : std_logic;
SIGNAL \Mux2053~12_combout\ : std_logic;
SIGNAL \Mux2053~13_combout\ : std_logic;
SIGNAL \dataMemory[39][5]~regout\ : std_logic;
SIGNAL \dataMemory[35][5]~regout\ : std_logic;
SIGNAL \dataMemory[43][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[43][5]~regout\ : std_logic;
SIGNAL \Mux2053~14_combout\ : std_logic;
SIGNAL \Mux2053~15_combout\ : std_logic;
SIGNAL \Mux2053~16_combout\ : std_logic;
SIGNAL \Mux2053~19_combout\ : std_logic;
SIGNAL \Mux2053~30_combout\ : std_logic;
SIGNAL \dataMemory[219][5]~regout\ : std_logic;
SIGNAL \dataMemory[211][5]~regout\ : std_logic;
SIGNAL \dataMemory[215][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[215][5]~regout\ : std_logic;
SIGNAL \Mux2053~7_combout\ : std_logic;
SIGNAL \Mux2053~8_combout\ : std_logic;
SIGNAL \dataMemory[31][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[31][5]~regout\ : std_logic;
SIGNAL \dataMemory[23][5]~regout\ : std_logic;
SIGNAL \dataMemory[19][5]~regout\ : std_logic;
SIGNAL \dataMemory[27][5]~regout\ : std_logic;
SIGNAL \Mux2053~4_combout\ : std_logic;
SIGNAL \Mux2053~5_combout\ : std_logic;
SIGNAL \dataMemory[91][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[91][5]~regout\ : std_logic;
SIGNAL \dataMemory[95][5]~regout\ : std_logic;
SIGNAL \dataMemory[83][5]~regout\ : std_logic;
SIGNAL \dataMemory[87][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[87][5]~regout\ : std_logic;
SIGNAL \Mux2053~2_combout\ : std_logic;
SIGNAL \Mux2053~3_combout\ : std_logic;
SIGNAL \Mux2053~6_combout\ : std_logic;
SIGNAL \Mux2053~9_combout\ : std_logic;
SIGNAL \Mux2053~41_combout\ : std_logic;
SIGNAL \DATAOUT[5]$latch~combout\ : std_logic;
SIGNAL \dataMemory[191][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[191][6]~regout\ : std_logic;
SIGNAL \dataMemory[183][6]~regout\ : std_logic;
SIGNAL \dataMemory[179][6]~regout\ : std_logic;
SIGNAL \dataMemory[187][6]~regout\ : std_logic;
SIGNAL \Mux2054~7_combout\ : std_logic;
SIGNAL \Mux2054~8_combout\ : std_logic;
SIGNAL \dataMemory[139][6]~regout\ : std_logic;
SIGNAL \dataMemory[131][6]~regout\ : std_logic;
SIGNAL \dataMemory[135][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[135][6]~regout\ : std_logic;
SIGNAL \Mux2054~4_combout\ : std_logic;
SIGNAL \Mux2054~5_combout\ : std_logic;
SIGNAL \dataMemory[159][6]~regout\ : std_logic;
SIGNAL \dataMemory[147][6]~regout\ : std_logic;
SIGNAL \dataMemory[155][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[155][6]~regout\ : std_logic;
SIGNAL \Mux2054~2_combout\ : std_logic;
SIGNAL \Mux2054~3_combout\ : std_logic;
SIGNAL \Mux2054~6_combout\ : std_logic;
SIGNAL \dataMemory[171][6]~regout\ : std_logic;
SIGNAL \dataMemory[175][6]~regout\ : std_logic;
SIGNAL \Mux2054~1_combout\ : std_logic;
SIGNAL \Mux2054~9_combout\ : std_logic;
SIGNAL \dataMemory[203][6]~regout\ : std_logic;
SIGNAL \dataMemory[235][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[235][6]~regout\ : std_logic;
SIGNAL \Mux2054~31_combout\ : std_logic;
SIGNAL \dataMemory[219][6]~regout\ : std_logic;
SIGNAL \dataMemory[251][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[251][6]~regout\ : std_logic;
SIGNAL \Mux2054~32_combout\ : std_logic;
SIGNAL \dataMemory[199][6]~regout\ : std_logic;
SIGNAL \dataMemory[215][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[215][6]~regout\ : std_logic;
SIGNAL \Mux2054~33_combout\ : std_logic;
SIGNAL \dataMemory[247][6]~regout\ : std_logic;
SIGNAL \dataMemory[231][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[231][6]~regout\ : std_logic;
SIGNAL \Mux2054~34_combout\ : std_logic;
SIGNAL \dataMemory[243][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[243][6]~regout\ : std_logic;
SIGNAL \dataMemory[211][6]~regout\ : std_logic;
SIGNAL \dataMemory[195][6]~regout\ : std_logic;
SIGNAL \dataMemory[227][6]~regout\ : std_logic;
SIGNAL \Mux2054~35_combout\ : std_logic;
SIGNAL \Mux2054~36_combout\ : std_logic;
SIGNAL \Mux2054~37_combout\ : std_logic;
SIGNAL \Mux2054~40_combout\ : std_logic;
SIGNAL \dataMemory[59][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[59][6]~regout\ : std_logic;
SIGNAL \dataMemory[43][6]~regout\ : std_logic;
SIGNAL \dataMemory[11][6]~regout\ : std_logic;
SIGNAL \dataMemory[27][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[27][6]~regout\ : std_logic;
SIGNAL \Mux2054~20_combout\ : std_logic;
SIGNAL \Mux2054~21_combout\ : std_logic;
SIGNAL \dataMemory[55][6]~regout\ : std_logic;
SIGNAL \dataMemory[23][6]~regout\ : std_logic;
SIGNAL \dataMemory[7][6]~regout\ : std_logic;
SIGNAL \dataMemory[39][6]~regout\ : std_logic;
SIGNAL \Mux2054~22_combout\ : std_logic;
SIGNAL \Mux2054~23_combout\ : std_logic;
SIGNAL \dataMemory[51][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[51][6]~regout\ : std_logic;
SIGNAL \dataMemory[35][6]~regout\ : std_logic;
SIGNAL \dataMemory[3][6]~regout\ : std_logic;
SIGNAL \dataMemory[19][6]~regout\ : std_logic;
SIGNAL \Mux2054~24_combout\ : std_logic;
SIGNAL \Mux2054~25_combout\ : std_logic;
SIGNAL \Mux2054~26_combout\ : std_logic;
SIGNAL \Mux2054~29_combout\ : std_logic;
SIGNAL \dataMemory[95][6]~regout\ : std_logic;
SIGNAL \dataMemory[127][6]~regout\ : std_logic;
SIGNAL \dataMemory[79][6]~regout\ : std_logic;
SIGNAL \dataMemory[111][6]~regout\ : std_logic;
SIGNAL \Mux2054~17_combout\ : std_logic;
SIGNAL \Mux2054~18_combout\ : std_logic;
SIGNAL \dataMemory[87][6]~regout\ : std_logic;
SIGNAL \dataMemory[119][6]~regout\ : std_logic;
SIGNAL \dataMemory[71][6]~regout\ : std_logic;
SIGNAL \dataMemory[103][6]~regout\ : std_logic;
SIGNAL \Mux2054~10_combout\ : std_logic;
SIGNAL \Mux2054~11_combout\ : std_logic;
SIGNAL \dataMemory[99][6]~regout\ : std_logic;
SIGNAL \dataMemory[67][6]~regout\ : std_logic;
SIGNAL \dataMemory[83][6]~regout\ : std_logic;
SIGNAL \Mux2054~14_combout\ : std_logic;
SIGNAL \Mux2054~15_combout\ : std_logic;
SIGNAL \dataMemory[107][6]~regout\ : std_logic;
SIGNAL \dataMemory[123][6]~regout\ : std_logic;
SIGNAL \dataMemory[75][6]~regout\ : std_logic;
SIGNAL \dataMemory[91][6]~regout\ : std_logic;
SIGNAL \Mux2054~12_combout\ : std_logic;
SIGNAL \Mux2054~13_combout\ : std_logic;
SIGNAL \Mux2054~16_combout\ : std_logic;
SIGNAL \Mux2054~19_combout\ : std_logic;
SIGNAL \Mux2054~30_combout\ : std_logic;
SIGNAL \Mux2054~41_combout\ : std_logic;
SIGNAL \DATAOUT[6]$latch~combout\ : std_logic;
SIGNAL \dataMemory[223][7]~regout\ : std_logic;
SIGNAL \dataMemory[207][7]~regout\ : std_logic;
SIGNAL \dataMemory[239][7]~regout\ : std_logic;
SIGNAL \Mux2055~38_combout\ : std_logic;
SIGNAL \Mux2055~39_combout\ : std_logic;
SIGNAL \dataMemory[191][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[191][7]~regout\ : std_logic;
SIGNAL \dataMemory[175][7]~regout\ : std_logic;
SIGNAL \dataMemory[143][7]~regout\ : std_logic;
SIGNAL \dataMemory[159][7]~regout\ : std_logic;
SIGNAL \Mux2055~31_combout\ : std_logic;
SIGNAL \Mux2055~32_combout\ : std_logic;
SIGNAL \Mux2055~40_combout\ : std_logic;
SIGNAL \dataMemory[247][7]~regout\ : std_logic;
SIGNAL \dataMemory[55][7]~regout\ : std_logic;
SIGNAL \dataMemory[183][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[183][7]~regout\ : std_logic;
SIGNAL \Mux2055~17_combout\ : std_logic;
SIGNAL \Mux2055~18_combout\ : std_logic;
SIGNAL \dataMemory[135][7]~regout\ : std_logic;
SIGNAL \dataMemory[7][7]~regout\ : std_logic;
SIGNAL \dataMemory[71][7]~regout\ : std_logic;
SIGNAL \Mux2055~14_combout\ : std_logic;
SIGNAL \Mux2055~15_combout\ : std_logic;
SIGNAL \dataMemory[215][7]~regout\ : std_logic;
SIGNAL \dataMemory[23][7]~regout\ : std_logic;
SIGNAL \dataMemory[151][7]~regout\ : std_logic;
SIGNAL \Mux2055~12_combout\ : std_logic;
SIGNAL \Mux2055~13_combout\ : std_logic;
SIGNAL \Mux2055~16_combout\ : std_logic;
SIGNAL \Mux2055~19_combout\ : std_logic;
SIGNAL \dataMemory[243][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[243][7]~regout\ : std_logic;
SIGNAL \dataMemory[115][7]~regout\ : std_logic;
SIGNAL \dataMemory[51][7]~regout\ : std_logic;
SIGNAL \dataMemory[179][7]~regout\ : std_logic;
SIGNAL \Mux2055~27_combout\ : std_logic;
SIGNAL \Mux2055~28_combout\ : std_logic;
SIGNAL \dataMemory[83][7]~regout\ : std_logic;
SIGNAL \dataMemory[19][7]~regout\ : std_logic;
SIGNAL \dataMemory[147][7]~regout\ : std_logic;
SIGNAL \Mux2055~20_combout\ : std_logic;
SIGNAL \Mux2055~21_combout\ : std_logic;
SIGNAL \dataMemory[195][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[195][7]~regout\ : std_logic;
SIGNAL \dataMemory[131][7]~regout\ : std_logic;
SIGNAL \dataMemory[3][7]~regout\ : std_logic;
SIGNAL \dataMemory[67][7]~regout\ : std_logic;
SIGNAL \Mux2055~24_combout\ : std_logic;
SIGNAL \Mux2055~25_combout\ : std_logic;
SIGNAL \dataMemory[227][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[227][7]~regout\ : std_logic;
SIGNAL \dataMemory[163][7]~regout\ : std_logic;
SIGNAL \dataMemory[35][7]~regout\ : std_logic;
SIGNAL \dataMemory[99][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[99][7]~regout\ : std_logic;
SIGNAL \Mux2055~22_combout\ : std_logic;
SIGNAL \Mux2055~23_combout\ : std_logic;
SIGNAL \Mux2055~26_combout\ : std_logic;
SIGNAL \Mux2055~29_combout\ : std_logic;
SIGNAL \Mux2055~30_combout\ : std_logic;
SIGNAL \dataMemory[91][7]~regout\ : std_logic;
SIGNAL \dataMemory[27][7]~regout\ : std_logic;
SIGNAL \dataMemory[155][7]~regout\ : std_logic;
SIGNAL \Mux2055~0_combout\ : std_logic;
SIGNAL \Mux2055~1_combout\ : std_logic;
SIGNAL \dataMemory[123][7]~regout\ : std_logic;
SIGNAL \dataMemory[59][7]~regout\ : std_logic;
SIGNAL \dataMemory[187][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[187][7]~regout\ : std_logic;
SIGNAL \Mux2055~7_combout\ : std_logic;
SIGNAL \Mux2055~8_combout\ : std_logic;
SIGNAL \Mux2055~9_combout\ : std_logic;
SIGNAL \Mux2055~41_combout\ : std_logic;
SIGNAL \DATAOUT[7]$latch~combout\ : std_logic;
SIGNAL \dataMemory[106][0]~regout\ : std_logic;
SIGNAL \dataMemory[98][0]~regout\ : std_logic;
SIGNAL \dataMemory[102][0]~regout\ : std_logic;
SIGNAL \Mux2056~0_combout\ : std_logic;
SIGNAL \Mux2056~1_combout\ : std_logic;
SIGNAL \dataMemory[226][0]~regout\ : std_logic;
SIGNAL \dataMemory[230][0]~regout\ : std_logic;
SIGNAL \Mux2056~7_combout\ : std_logic;
SIGNAL \dataMemory[234][0]~regout\ : std_logic;
SIGNAL \dataMemory[238][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[238][0]~regout\ : std_logic;
SIGNAL \Mux2056~8_combout\ : std_logic;
SIGNAL \dataMemory[174][0]~regout\ : std_logic;
SIGNAL \dataMemory[162][0]~regout\ : std_logic;
SIGNAL \dataMemory[170][0]~regout\ : std_logic;
SIGNAL \Mux2056~2_combout\ : std_logic;
SIGNAL \Mux2056~3_combout\ : std_logic;
SIGNAL \dataMemory[38][0]~regout\ : std_logic;
SIGNAL \dataMemory[34][0]~regout\ : std_logic;
SIGNAL \dataMemory[42][0]~regout\ : std_logic;
SIGNAL \Mux2056~4_combout\ : std_logic;
SIGNAL \Mux2056~5_combout\ : std_logic;
SIGNAL \Mux2056~6_combout\ : std_logic;
SIGNAL \Mux2056~9_combout\ : std_logic;
SIGNAL \dataMemory[126][0]~regout\ : std_logic;
SIGNAL \dataMemory[254][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[254][0]~regout\ : std_logic;
SIGNAL \Mux2056~39_combout\ : std_logic;
SIGNAL \dataMemory[186][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[186][0]~regout\ : std_logic;
SIGNAL \dataMemory[250][0]~regout\ : std_logic;
SIGNAL \dataMemory[122][0]~regout\ : std_logic;
SIGNAL \dataMemory[58][0]~regout\ : std_logic;
SIGNAL \Mux2056~33_combout\ : std_logic;
SIGNAL \Mux2056~34_combout\ : std_logic;
SIGNAL \dataMemory[178][0]~regout\ : std_logic;
SIGNAL \dataMemory[50][0]~regout\ : std_logic;
SIGNAL \dataMemory[114][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[114][0]~regout\ : std_logic;
SIGNAL \Mux2056~35_combout\ : std_logic;
SIGNAL \Mux2056~36_combout\ : std_logic;
SIGNAL \Mux2056~37_combout\ : std_logic;
SIGNAL \Mux2056~40_combout\ : std_logic;
SIGNAL \dataMemory[218][0]~regout\ : std_logic;
SIGNAL \dataMemory[222][0]~regout\ : std_logic;
SIGNAL \dataMemory[210][0]~regout\ : std_logic;
SIGNAL \dataMemory[214][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[214][0]~regout\ : std_logic;
SIGNAL \Mux2056~17_combout\ : std_logic;
SIGNAL \Mux2056~18_combout\ : std_logic;
SIGNAL \dataMemory[158][0]~regout\ : std_logic;
SIGNAL \dataMemory[146][0]~regout\ : std_logic;
SIGNAL \dataMemory[154][0]~regout\ : std_logic;
SIGNAL \Mux2056~10_combout\ : std_logic;
SIGNAL \Mux2056~11_combout\ : std_logic;
SIGNAL \dataMemory[94][0]~regout\ : std_logic;
SIGNAL \dataMemory[82][0]~regout\ : std_logic;
SIGNAL \dataMemory[86][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[86][0]~regout\ : std_logic;
SIGNAL \Mux2056~12_combout\ : std_logic;
SIGNAL \Mux2056~13_combout\ : std_logic;
SIGNAL \dataMemory[30][0]~regout\ : std_logic;
SIGNAL \dataMemory[22][0]~regout\ : std_logic;
SIGNAL \dataMemory[18][0]~regout\ : std_logic;
SIGNAL \dataMemory[26][0]~regout\ : std_logic;
SIGNAL \Mux2056~14_combout\ : std_logic;
SIGNAL \Mux2056~15_combout\ : std_logic;
SIGNAL \Mux2056~16_combout\ : std_logic;
SIGNAL \Mux2056~19_combout\ : std_logic;
SIGNAL \dataMemory[202][0]~regout\ : std_logic;
SIGNAL \dataMemory[206][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[206][0]~regout\ : std_logic;
SIGNAL \Mux2056~28_combout\ : std_logic;
SIGNAL \dataMemory[134][0]~regout\ : std_logic;
SIGNAL \dataMemory[130][0]~regout\ : std_logic;
SIGNAL \dataMemory[138][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[138][0]~regout\ : std_logic;
SIGNAL \Mux2056~22_combout\ : std_logic;
SIGNAL \Mux2056~23_combout\ : std_logic;
SIGNAL \dataMemory[6][0]~regout\ : std_logic;
SIGNAL \dataMemory[14][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[14][0]~regout\ : std_logic;
SIGNAL \Mux2056~25_combout\ : std_logic;
SIGNAL \Mux2056~26_combout\ : std_logic;
SIGNAL \dataMemory[78][0]~regout\ : std_logic;
SIGNAL \dataMemory[74][0]~regout\ : std_logic;
SIGNAL \dataMemory[66][0]~regout\ : std_logic;
SIGNAL \dataMemory[70][0]~regout\ : std_logic;
SIGNAL \Mux2056~20_combout\ : std_logic;
SIGNAL \Mux2056~21_combout\ : std_logic;
SIGNAL \Mux2056~29_combout\ : std_logic;
SIGNAL \Mux2056~30_combout\ : std_logic;
SIGNAL \Mux2056~41_combout\ : std_logic;
SIGNAL \DATAOUT[8]$latch~combout\ : std_logic;
SIGNAL \dataMemory[250][1]~regout\ : std_logic;
SIGNAL \dataMemory[218][1]~regout\ : std_logic;
SIGNAL \dataMemory[202][1]~regout\ : std_logic;
SIGNAL \dataMemory[234][1]~regout\ : std_logic;
SIGNAL \Mux2057~31_combout\ : std_logic;
SIGNAL \Mux2057~32_combout\ : std_logic;
SIGNAL \dataMemory[230][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[230][1]~regout\ : std_logic;
SIGNAL \dataMemory[246][1]~regout\ : std_logic;
SIGNAL \dataMemory[198][1]~regout\ : std_logic;
SIGNAL \dataMemory[214][1]~regout\ : std_logic;
SIGNAL \Mux2057~33_combout\ : std_logic;
SIGNAL \Mux2057~34_combout\ : std_logic;
SIGNAL \dataMemory[242][1]~regout\ : std_logic;
SIGNAL \dataMemory[210][1]~regout\ : std_logic;
SIGNAL \dataMemory[194][1]~regout\ : std_logic;
SIGNAL \dataMemory[226][1]~regout\ : std_logic;
SIGNAL \Mux2057~35_combout\ : std_logic;
SIGNAL \Mux2057~36_combout\ : std_logic;
SIGNAL \Mux2057~37_combout\ : std_logic;
SIGNAL \Mux2057~40_combout\ : std_logic;
SIGNAL \dataMemory[126][1]~regout\ : std_logic;
SIGNAL \dataMemory[94][1]~regout\ : std_logic;
SIGNAL \dataMemory[78][1]~regout\ : std_logic;
SIGNAL \dataMemory[110][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[110][1]~regout\ : std_logic;
SIGNAL \Mux2057~7_combout\ : std_logic;
SIGNAL \Mux2057~8_combout\ : std_logic;
SIGNAL \dataMemory[118][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[118][1]~regout\ : std_logic;
SIGNAL \dataMemory[86][1]~regout\ : std_logic;
SIGNAL \dataMemory[70][1]~regout\ : std_logic;
SIGNAL \dataMemory[102][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[102][1]~regout\ : std_logic;
SIGNAL \Mux2057~0_combout\ : std_logic;
SIGNAL \Mux2057~1_combout\ : std_logic;
SIGNAL \dataMemory[122][1]~regout\ : std_logic;
SIGNAL \dataMemory[74][1]~regout\ : std_logic;
SIGNAL \dataMemory[90][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[90][1]~regout\ : std_logic;
SIGNAL \Mux2057~2_combout\ : std_logic;
SIGNAL \Mux2057~3_combout\ : std_logic;
SIGNAL \dataMemory[98][1]~regout\ : std_logic;
SIGNAL \dataMemory[66][1]~regout\ : std_logic;
SIGNAL \dataMemory[82][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[82][1]~regout\ : std_logic;
SIGNAL \Mux2057~4_combout\ : std_logic;
SIGNAL \Mux2057~5_combout\ : std_logic;
SIGNAL \Mux2057~6_combout\ : std_logic;
SIGNAL \Mux2057~9_combout\ : std_logic;
SIGNAL \dataMemory[50][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[50][1]~regout\ : std_logic;
SIGNAL \dataMemory[34][1]~regout\ : std_logic;
SIGNAL \dataMemory[2][1]~regout\ : std_logic;
SIGNAL \dataMemory[18][1]~regout\ : std_logic;
SIGNAL \Mux2057~24_combout\ : std_logic;
SIGNAL \Mux2057~25_combout\ : std_logic;
SIGNAL \Mux2057~26_combout\ : std_logic;
SIGNAL \dataMemory[58][1]~regout\ : std_logic;
SIGNAL \dataMemory[42][1]~regout\ : std_logic;
SIGNAL \dataMemory[10][1]~regout\ : std_logic;
SIGNAL \dataMemory[26][1]~regout\ : std_logic;
SIGNAL \Mux2057~20_combout\ : std_logic;
SIGNAL \Mux2057~21_combout\ : std_logic;
SIGNAL \Mux2057~29_combout\ : std_logic;
SIGNAL \dataMemory[170][1]~regout\ : std_logic;
SIGNAL \dataMemory[174][1]~regout\ : std_logic;
SIGNAL \dataMemory[162][1]~regout\ : std_logic;
SIGNAL \dataMemory[166][1]~regout\ : std_logic;
SIGNAL \Mux2057~10_combout\ : std_logic;
SIGNAL \Mux2057~11_combout\ : std_logic;
SIGNAL \dataMemory[182][1]~regout\ : std_logic;
SIGNAL \dataMemory[190][1]~regout\ : std_logic;
SIGNAL \dataMemory[178][1]~regout\ : std_logic;
SIGNAL \dataMemory[186][1]~regout\ : std_logic;
SIGNAL \Mux2057~17_combout\ : std_logic;
SIGNAL \Mux2057~18_combout\ : std_logic;
SIGNAL \dataMemory[158][1]~regout\ : std_logic;
SIGNAL \dataMemory[146][1]~regout\ : std_logic;
SIGNAL \dataMemory[154][1]~regout\ : std_logic;
SIGNAL \Mux2057~12_combout\ : std_logic;
SIGNAL \Mux2057~13_combout\ : std_logic;
SIGNAL \dataMemory[138][1]~regout\ : std_logic;
SIGNAL \dataMemory[130][1]~regout\ : std_logic;
SIGNAL \dataMemory[134][1]~regout\ : std_logic;
SIGNAL \Mux2057~14_combout\ : std_logic;
SIGNAL \Mux2057~15_combout\ : std_logic;
SIGNAL \Mux2057~16_combout\ : std_logic;
SIGNAL \Mux2057~19_combout\ : std_logic;
SIGNAL \Mux2057~30_combout\ : std_logic;
SIGNAL \Mux2057~41_combout\ : std_logic;
SIGNAL \DATAOUT[9]$latch~combout\ : std_logic;
SIGNAL \dataMemory[118][2]~regout\ : std_logic;
SIGNAL \dataMemory[54][2]~regout\ : std_logic;
SIGNAL \dataMemory[182][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[182][2]~regout\ : std_logic;
SIGNAL \Mux2058~7_combout\ : std_logic;
SIGNAL \Mux2058~8_combout\ : std_logic;
SIGNAL \dataMemory[198][2]~regout\ : std_logic;
SIGNAL \dataMemory[134][2]~regout\ : std_logic;
SIGNAL \dataMemory[6][2]~regout\ : std_logic;
SIGNAL \dataMemory[70][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[70][2]~regout\ : std_logic;
SIGNAL \Mux2058~4_combout\ : std_logic;
SIGNAL \Mux2058~5_combout\ : std_logic;
SIGNAL \dataMemory[214][2]~regout\ : std_logic;
SIGNAL \dataMemory[22][2]~regout\ : std_logic;
SIGNAL \dataMemory[150][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[150][2]~regout\ : std_logic;
SIGNAL \Mux2058~2_combout\ : std_logic;
SIGNAL \Mux2058~3_combout\ : std_logic;
SIGNAL \Mux2058~6_combout\ : std_logic;
SIGNAL \Mux2058~9_combout\ : std_logic;
SIGNAL \dataMemory[82][2]~regout\ : std_logic;
SIGNAL \dataMemory[18][2]~regout\ : std_logic;
SIGNAL \dataMemory[146][2]~regout\ : std_logic;
SIGNAL \Mux2058~20_combout\ : std_logic;
SIGNAL \Mux2058~21_combout\ : std_logic;
SIGNAL \dataMemory[162][2]~regout\ : std_logic;
SIGNAL \dataMemory[34][2]~regout\ : std_logic;
SIGNAL \dataMemory[98][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[98][2]~regout\ : std_logic;
SIGNAL \Mux2058~22_combout\ : std_logic;
SIGNAL \Mux2058~23_combout\ : std_logic;
SIGNAL \dataMemory[130][2]~regout\ : std_logic;
SIGNAL \dataMemory[2][2]~regout\ : std_logic;
SIGNAL \dataMemory[66][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[66][2]~regout\ : std_logic;
SIGNAL \Mux2058~24_combout\ : std_logic;
SIGNAL \Mux2058~25_combout\ : std_logic;
SIGNAL \Mux2058~26_combout\ : std_logic;
SIGNAL \dataMemory[242][2]~regout\ : std_logic;
SIGNAL \dataMemory[114][2]~regout\ : std_logic;
SIGNAL \dataMemory[50][2]~regout\ : std_logic;
SIGNAL \dataMemory[178][2]~regout\ : std_logic;
SIGNAL \Mux2058~27_combout\ : std_logic;
SIGNAL \Mux2058~28_combout\ : std_logic;
SIGNAL \Mux2058~29_combout\ : std_logic;
SIGNAL \dataMemory[90][2]~regout\ : std_logic;
SIGNAL \dataMemory[218][2]~regout\ : std_logic;
SIGNAL \dataMemory[26][2]~regout\ : std_logic;
SIGNAL \dataMemory[154][2]~regout\ : std_logic;
SIGNAL \Mux2058~10_combout\ : std_logic;
SIGNAL \Mux2058~11_combout\ : std_logic;
SIGNAL \dataMemory[250][2]~regout\ : std_logic;
SIGNAL \dataMemory[58][2]~regout\ : std_logic;
SIGNAL \dataMemory[186][2]~regout\ : std_logic;
SIGNAL \Mux2058~17_combout\ : std_logic;
SIGNAL \Mux2058~18_combout\ : std_logic;
SIGNAL \dataMemory[202][2]~regout\ : std_logic;
SIGNAL \dataMemory[138][2]~regout\ : std_logic;
SIGNAL \dataMemory[10][2]~regout\ : std_logic;
SIGNAL \dataMemory[74][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[74][2]~regout\ : std_logic;
SIGNAL \Mux2058~14_combout\ : std_logic;
SIGNAL \Mux2058~15_combout\ : std_logic;
SIGNAL \dataMemory[170][2]~regout\ : std_logic;
SIGNAL \dataMemory[234][2]~regout\ : std_logic;
SIGNAL \dataMemory[42][2]~regout\ : std_logic;
SIGNAL \dataMemory[106][2]~regout\ : std_logic;
SIGNAL \Mux2058~12_combout\ : std_logic;
SIGNAL \Mux2058~13_combout\ : std_logic;
SIGNAL \Mux2058~16_combout\ : std_logic;
SIGNAL \Mux2058~19_combout\ : std_logic;
SIGNAL \Mux2058~30_combout\ : std_logic;
SIGNAL \Mux2058~41_combout\ : std_logic;
SIGNAL \DATAOUT[10]$latch~combout\ : std_logic;
SIGNAL \dataMemory[150][3]~regout\ : std_logic;
SIGNAL \dataMemory[146][3]~regout\ : std_logic;
SIGNAL \dataMemory[154][3]~regout\ : std_logic;
SIGNAL \Mux2059~0_combout\ : std_logic;
SIGNAL \Mux2059~1_combout\ : std_logic;
SIGNAL \dataMemory[210][3]~regout\ : std_logic;
SIGNAL \dataMemory[214][3]~regout\ : std_logic;
SIGNAL \Mux2059~7_combout\ : std_logic;
SIGNAL \dataMemory[218][3]~regout\ : std_logic;
SIGNAL \dataMemory[222][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[222][3]~regout\ : std_logic;
SIGNAL \Mux2059~8_combout\ : std_logic;
SIGNAL \dataMemory[90][3]~regout\ : std_logic;
SIGNAL \dataMemory[94][3]~regout\ : std_logic;
SIGNAL \dataMemory[82][3]~regout\ : std_logic;
SIGNAL \dataMemory[86][3]~regout\ : std_logic;
SIGNAL \Mux2059~2_combout\ : std_logic;
SIGNAL \Mux2059~3_combout\ : std_logic;
SIGNAL \dataMemory[22][3]~regout\ : std_logic;
SIGNAL \dataMemory[18][3]~regout\ : std_logic;
SIGNAL \dataMemory[26][3]~regout\ : std_logic;
SIGNAL \Mux2059~4_combout\ : std_logic;
SIGNAL \Mux2059~5_combout\ : std_logic;
SIGNAL \Mux2059~6_combout\ : std_logic;
SIGNAL \Mux2059~9_combout\ : std_logic;
SIGNAL \dataMemory[126][3]~regout\ : std_logic;
SIGNAL \dataMemory[62][3]~regout\ : std_logic;
SIGNAL \dataMemory[190][3]~regout\ : std_logic;
SIGNAL \Mux2059~38_combout\ : std_logic;
SIGNAL \Mux2059~39_combout\ : std_logic;
SIGNAL \dataMemory[246][3]~regout\ : std_logic;
SIGNAL \dataMemory[118][3]~regout\ : std_logic;
SIGNAL \dataMemory[54][3]~regout\ : std_logic;
SIGNAL \dataMemory[182][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[182][3]~regout\ : std_logic;
SIGNAL \Mux2059~31_combout\ : std_logic;
SIGNAL \Mux2059~32_combout\ : std_logic;
SIGNAL \dataMemory[250][3]~regout\ : std_logic;
SIGNAL \dataMemory[186][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[186][3]~regout\ : std_logic;
SIGNAL \Mux2059~34_combout\ : std_logic;
SIGNAL \dataMemory[178][3]~regout\ : std_logic;
SIGNAL \dataMemory[50][3]~regout\ : std_logic;
SIGNAL \dataMemory[114][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[114][3]~regout\ : std_logic;
SIGNAL \Mux2059~35_combout\ : std_logic;
SIGNAL \Mux2059~36_combout\ : std_logic;
SIGNAL \Mux2059~37_combout\ : std_logic;
SIGNAL \Mux2059~40_combout\ : std_logic;
SIGNAL \dataMemory[234][3]~regout\ : std_logic;
SIGNAL \dataMemory[238][3]~regout\ : std_logic;
SIGNAL \dataMemory[226][3]~regout\ : std_logic;
SIGNAL \dataMemory[230][3]~regout\ : std_logic;
SIGNAL \Mux2059~17_combout\ : std_logic;
SIGNAL \Mux2059~18_combout\ : std_logic;
SIGNAL \dataMemory[46][3]~regout\ : std_logic;
SIGNAL \dataMemory[38][3]~regout\ : std_logic;
SIGNAL \dataMemory[34][3]~regout\ : std_logic;
SIGNAL \dataMemory[42][3]~regout\ : std_logic;
SIGNAL \Mux2059~14_combout\ : std_logic;
SIGNAL \Mux2059~15_combout\ : std_logic;
SIGNAL \dataMemory[174][3]~regout\ : std_logic;
SIGNAL \dataMemory[166][3]~regout\ : std_logic;
SIGNAL \dataMemory[162][3]~regout\ : std_logic;
SIGNAL \dataMemory[170][3]~regout\ : std_logic;
SIGNAL \Mux2059~12_combout\ : std_logic;
SIGNAL \Mux2059~13_combout\ : std_logic;
SIGNAL \Mux2059~16_combout\ : std_logic;
SIGNAL \Mux2059~19_combout\ : std_logic;
SIGNAL \dataMemory[206][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[206][3]~regout\ : std_logic;
SIGNAL \dataMemory[202][3]~regout\ : std_logic;
SIGNAL \dataMemory[194][3]~regout\ : std_logic;
SIGNAL \dataMemory[198][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[198][3]~regout\ : std_logic;
SIGNAL \Mux2059~27_combout\ : std_logic;
SIGNAL \Mux2059~28_combout\ : std_logic;
SIGNAL \dataMemory[78][3]~regout\ : std_logic;
SIGNAL \dataMemory[74][3]~regout\ : std_logic;
SIGNAL \dataMemory[66][3]~regout\ : std_logic;
SIGNAL \dataMemory[70][3]~regout\ : std_logic;
SIGNAL \Mux2059~20_combout\ : std_logic;
SIGNAL \Mux2059~21_combout\ : std_logic;
SIGNAL \dataMemory[6][3]~regout\ : std_logic;
SIGNAL \dataMemory[14][3]~regout\ : std_logic;
SIGNAL \dataMemory[2][3]~regout\ : std_logic;
SIGNAL \dataMemory[10][3]~regout\ : std_logic;
SIGNAL \Mux2059~24_combout\ : std_logic;
SIGNAL \Mux2059~25_combout\ : std_logic;
SIGNAL \dataMemory[130][3]~regout\ : std_logic;
SIGNAL \dataMemory[138][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[138][3]~regout\ : std_logic;
SIGNAL \Mux2059~22_combout\ : std_logic;
SIGNAL \dataMemory[134][3]~regout\ : std_logic;
SIGNAL \dataMemory[142][3]~regout\ : std_logic;
SIGNAL \Mux2059~23_combout\ : std_logic;
SIGNAL \Mux2059~26_combout\ : std_logic;
SIGNAL \Mux2059~29_combout\ : std_logic;
SIGNAL \Mux2059~30_combout\ : std_logic;
SIGNAL \Mux2059~41_combout\ : std_logic;
SIGNAL \DATAOUT[11]$latch~combout\ : std_logic;
SIGNAL \dataMemory[218][4]~regout\ : std_logic;
SIGNAL \dataMemory[202][4]~regout\ : std_logic;
SIGNAL \dataMemory[234][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[234][4]~regout\ : std_logic;
SIGNAL \Mux2060~31_combout\ : std_logic;
SIGNAL \Mux2060~32_combout\ : std_logic;
SIGNAL \dataMemory[254][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[254][4]~regout\ : std_logic;
SIGNAL \dataMemory[238][4]~regout\ : std_logic;
SIGNAL \dataMemory[206][4]~regout\ : std_logic;
SIGNAL \dataMemory[222][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[222][4]~regout\ : std_logic;
SIGNAL \Mux2060~38_combout\ : std_logic;
SIGNAL \Mux2060~39_combout\ : std_logic;
SIGNAL \dataMemory[230][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[230][4]~regout\ : std_logic;
SIGNAL \dataMemory[246][4]~regout\ : std_logic;
SIGNAL \dataMemory[198][4]~regout\ : std_logic;
SIGNAL \dataMemory[214][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[214][4]~regout\ : std_logic;
SIGNAL \Mux2060~33_combout\ : std_logic;
SIGNAL \Mux2060~34_combout\ : std_logic;
SIGNAL \dataMemory[242][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[242][4]~regout\ : std_logic;
SIGNAL \dataMemory[210][4]~regout\ : std_logic;
SIGNAL \dataMemory[194][4]~regout\ : std_logic;
SIGNAL \dataMemory[226][4]~regout\ : std_logic;
SIGNAL \Mux2060~35_combout\ : std_logic;
SIGNAL \Mux2060~36_combout\ : std_logic;
SIGNAL \Mux2060~37_combout\ : std_logic;
SIGNAL \Mux2060~40_combout\ : std_logic;
SIGNAL \dataMemory[170][4]~regout\ : std_logic;
SIGNAL \dataMemory[162][4]~regout\ : std_logic;
SIGNAL \dataMemory[166][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[166][4]~regout\ : std_logic;
SIGNAL \Mux2060~0_combout\ : std_logic;
SIGNAL \Mux2060~1_combout\ : std_logic;
SIGNAL \dataMemory[182][4]~regout\ : std_logic;
SIGNAL \dataMemory[178][4]~regout\ : std_logic;
SIGNAL \dataMemory[186][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[186][4]~regout\ : std_logic;
SIGNAL \Mux2060~7_combout\ : std_logic;
SIGNAL \Mux2060~8_combout\ : std_logic;
SIGNAL \Mux2060~9_combout\ : std_logic;
SIGNAL \dataMemory[86][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[86][4]~regout\ : std_logic;
SIGNAL \dataMemory[118][4]~regout\ : std_logic;
SIGNAL \dataMemory[70][4]~regout\ : std_logic;
SIGNAL \dataMemory[102][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[102][4]~regout\ : std_logic;
SIGNAL \Mux2060~10_combout\ : std_logic;
SIGNAL \Mux2060~11_combout\ : std_logic;
SIGNAL \dataMemory[98][4]~regout\ : std_logic;
SIGNAL \dataMemory[66][4]~regout\ : std_logic;
SIGNAL \dataMemory[82][4]~regout\ : std_logic;
SIGNAL \Mux2060~14_combout\ : std_logic;
SIGNAL \Mux2060~15_combout\ : std_logic;
SIGNAL \dataMemory[106][4]~regout\ : std_logic;
SIGNAL \dataMemory[74][4]~regout\ : std_logic;
SIGNAL \dataMemory[90][4]~regout\ : std_logic;
SIGNAL \Mux2060~12_combout\ : std_logic;
SIGNAL \Mux2060~13_combout\ : std_logic;
SIGNAL \Mux2060~16_combout\ : std_logic;
SIGNAL \Mux2060~19_combout\ : std_logic;
SIGNAL \dataMemory[62][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[62][4]~regout\ : std_logic;
SIGNAL \dataMemory[30][4]~regout\ : std_logic;
SIGNAL \dataMemory[14][4]~regout\ : std_logic;
SIGNAL \dataMemory[46][4]~regout\ : std_logic;
SIGNAL \Mux2060~27_combout\ : std_logic;
SIGNAL \Mux2060~28_combout\ : std_logic;
SIGNAL \dataMemory[22][4]~regout\ : std_logic;
SIGNAL \dataMemory[6][4]~regout\ : std_logic;
SIGNAL \dataMemory[38][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[38][4]~regout\ : std_logic;
SIGNAL \Mux2060~22_combout\ : std_logic;
SIGNAL \Mux2060~23_combout\ : std_logic;
SIGNAL \dataMemory[50][4]~regout\ : std_logic;
SIGNAL \dataMemory[2][4]~regout\ : std_logic;
SIGNAL \dataMemory[18][4]~regout\ : std_logic;
SIGNAL \Mux2060~24_combout\ : std_logic;
SIGNAL \Mux2060~25_combout\ : std_logic;
SIGNAL \Mux2060~26_combout\ : std_logic;
SIGNAL \dataMemory[58][4]~regout\ : std_logic;
SIGNAL \dataMemory[42][4]~regout\ : std_logic;
SIGNAL \dataMemory[10][4]~regout\ : std_logic;
SIGNAL \dataMemory[26][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[26][4]~regout\ : std_logic;
SIGNAL \Mux2060~20_combout\ : std_logic;
SIGNAL \Mux2060~21_combout\ : std_logic;
SIGNAL \Mux2060~29_combout\ : std_logic;
SIGNAL \Mux2060~30_combout\ : std_logic;
SIGNAL \Mux2060~41_combout\ : std_logic;
SIGNAL \DATAOUT[12]$latch~combout\ : std_logic;
SIGNAL \dataMemory[222][5]~regout\ : std_logic;
SIGNAL \dataMemory[254][5]~regout\ : std_logic;
SIGNAL \Mux2061~39_combout\ : std_logic;
SIGNAL \dataMemory[94][5]~regout\ : std_logic;
SIGNAL \dataMemory[126][5]~regout\ : std_logic;
SIGNAL \dataMemory[78][5]~regout\ : std_logic;
SIGNAL \dataMemory[110][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[110][5]~regout\ : std_logic;
SIGNAL \Mux2061~33_combout\ : std_logic;
SIGNAL \Mux2061~34_combout\ : std_logic;
SIGNAL \Mux2061~37_combout\ : std_logic;
SIGNAL \dataMemory[190][5]~regout\ : std_logic;
SIGNAL \dataMemory[174][5]~regout\ : std_logic;
SIGNAL \dataMemory[142][5]~regout\ : std_logic;
SIGNAL \dataMemory[158][5]~regout\ : std_logic;
SIGNAL \Mux2061~31_combout\ : std_logic;
SIGNAL \Mux2061~32_combout\ : std_logic;
SIGNAL \Mux2061~40_combout\ : std_logic;
SIGNAL \dataMemory[162][5]~regout\ : std_logic;
SIGNAL \dataMemory[34][5]~regout\ : std_logic;
SIGNAL \dataMemory[98][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[98][5]~regout\ : std_logic;
SIGNAL \Mux2061~22_combout\ : std_logic;
SIGNAL \Mux2061~23_combout\ : std_logic;
SIGNAL \dataMemory[194][5]~regout\ : std_logic;
SIGNAL \dataMemory[2][5]~regout\ : std_logic;
SIGNAL \dataMemory[66][5]~regout\ : std_logic;
SIGNAL \Mux2061~24_combout\ : std_logic;
SIGNAL \Mux2061~25_combout\ : std_logic;
SIGNAL \Mux2061~26_combout\ : std_logic;
SIGNAL \dataMemory[82][5]~regout\ : std_logic;
SIGNAL \dataMemory[18][5]~regout\ : std_logic;
SIGNAL \dataMemory[146][5]~regout\ : std_logic;
SIGNAL \Mux2061~20_combout\ : std_logic;
SIGNAL \Mux2061~21_combout\ : std_logic;
SIGNAL \Mux2061~29_combout\ : std_logic;
SIGNAL \dataMemory[198][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[198][5]~regout\ : std_logic;
SIGNAL \dataMemory[134][5]~regout\ : std_logic;
SIGNAL \dataMemory[6][5]~regout\ : std_logic;
SIGNAL \dataMemory[70][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[70][5]~regout\ : std_logic;
SIGNAL \Mux2061~14_combout\ : std_logic;
SIGNAL \Mux2061~15_combout\ : std_logic;
SIGNAL \dataMemory[214][5]~regout\ : std_logic;
SIGNAL \dataMemory[86][5]~regout\ : std_logic;
SIGNAL \dataMemory[22][5]~regout\ : std_logic;
SIGNAL \dataMemory[150][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[150][5]~regout\ : std_logic;
SIGNAL \Mux2061~12_combout\ : std_logic;
SIGNAL \Mux2061~13_combout\ : std_logic;
SIGNAL \Mux2061~16_combout\ : std_logic;
SIGNAL \dataMemory[166][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[166][5]~regout\ : std_logic;
SIGNAL \dataMemory[230][5]~regout\ : std_logic;
SIGNAL \dataMemory[38][5]~regout\ : std_logic;
SIGNAL \dataMemory[102][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[102][5]~regout\ : std_logic;
SIGNAL \Mux2061~10_combout\ : std_logic;
SIGNAL \Mux2061~11_combout\ : std_logic;
SIGNAL \Mux2061~19_combout\ : std_logic;
SIGNAL \Mux2061~30_combout\ : std_logic;
SIGNAL \dataMemory[122][5]~regout\ : std_logic;
SIGNAL \dataMemory[58][5]~regout\ : std_logic;
SIGNAL \dataMemory[186][5]~regout\ : std_logic;
SIGNAL \Mux2061~7_combout\ : std_logic;
SIGNAL \Mux2061~8_combout\ : std_logic;
SIGNAL \dataMemory[138][5]~regout\ : std_logic;
SIGNAL \dataMemory[10][5]~regout\ : std_logic;
SIGNAL \dataMemory[74][5]~regout\ : std_logic;
SIGNAL \Mux2061~4_combout\ : std_logic;
SIGNAL \Mux2061~5_combout\ : std_logic;
SIGNAL \dataMemory[170][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[170][5]~regout\ : std_logic;
SIGNAL \dataMemory[234][5]~regout\ : std_logic;
SIGNAL \dataMemory[42][5]~regout\ : std_logic;
SIGNAL \dataMemory[106][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[106][5]~regout\ : std_logic;
SIGNAL \Mux2061~2_combout\ : std_logic;
SIGNAL \Mux2061~3_combout\ : std_logic;
SIGNAL \Mux2061~6_combout\ : std_logic;
SIGNAL \Mux2061~9_combout\ : std_logic;
SIGNAL \Mux2061~41_combout\ : std_logic;
SIGNAL \DATAOUT[13]$latch~combout\ : std_logic;
SIGNAL \dataMemory[106][6]~regout\ : std_logic;
SIGNAL \dataMemory[98][6]~regout\ : std_logic;
SIGNAL \dataMemory[102][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[102][6]~regout\ : std_logic;
SIGNAL \Mux2062~0_combout\ : std_logic;
SIGNAL \Mux2062~1_combout\ : std_logic;
SIGNAL \dataMemory[234][6]~regout\ : std_logic;
SIGNAL \dataMemory[226][6]~regout\ : std_logic;
SIGNAL \dataMemory[230][6]~regout\ : std_logic;
SIGNAL \Mux2062~7_combout\ : std_logic;
SIGNAL \Mux2062~8_combout\ : std_logic;
SIGNAL \dataMemory[174][6]~regout\ : std_logic;
SIGNAL \dataMemory[162][6]~regout\ : std_logic;
SIGNAL \dataMemory[170][6]~regout\ : std_logic;
SIGNAL \Mux2062~2_combout\ : std_logic;
SIGNAL \Mux2062~3_combout\ : std_logic;
SIGNAL \dataMemory[46][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[46][6]~regout\ : std_logic;
SIGNAL \dataMemory[38][6]~regout\ : std_logic;
SIGNAL \dataMemory[34][6]~regout\ : std_logic;
SIGNAL \dataMemory[42][6]~regout\ : std_logic;
SIGNAL \Mux2062~4_combout\ : std_logic;
SIGNAL \Mux2062~5_combout\ : std_logic;
SIGNAL \Mux2062~6_combout\ : std_logic;
SIGNAL \Mux2062~9_combout\ : std_logic;
SIGNAL \dataMemory[118][6]~regout\ : std_logic;
SIGNAL \dataMemory[54][6]~regout\ : std_logic;
SIGNAL \dataMemory[182][6]~regout\ : std_logic;
SIGNAL \Mux2062~31_combout\ : std_logic;
SIGNAL \Mux2062~32_combout\ : std_logic;
SIGNAL \dataMemory[186][6]~regout\ : std_logic;
SIGNAL \dataMemory[250][6]~regout\ : std_logic;
SIGNAL \dataMemory[58][6]~regout\ : std_logic;
SIGNAL \dataMemory[122][6]~regout\ : std_logic;
SIGNAL \Mux2062~33_combout\ : std_logic;
SIGNAL \Mux2062~34_combout\ : std_logic;
SIGNAL \Mux2062~37_combout\ : std_logic;
SIGNAL \Mux2062~40_combout\ : std_logic;
SIGNAL \dataMemory[206][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[206][6]~regout\ : std_logic;
SIGNAL \dataMemory[202][6]~regout\ : std_logic;
SIGNAL \dataMemory[194][6]~regout\ : std_logic;
SIGNAL \dataMemory[198][6]~regout\ : std_logic;
SIGNAL \Mux2062~27_combout\ : std_logic;
SIGNAL \Mux2062~28_combout\ : std_logic;
SIGNAL \dataMemory[66][6]~regout\ : std_logic;
SIGNAL \dataMemory[70][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[70][6]~regout\ : std_logic;
SIGNAL \Mux2062~20_combout\ : std_logic;
SIGNAL \dataMemory[74][6]~regout\ : std_logic;
SIGNAL \dataMemory[78][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[78][6]~regout\ : std_logic;
SIGNAL \Mux2062~21_combout\ : std_logic;
SIGNAL \dataMemory[134][6]~regout\ : std_logic;
SIGNAL \dataMemory[130][6]~regout\ : std_logic;
SIGNAL \Mux2062~22_combout\ : std_logic;
SIGNAL \Mux2062~23_combout\ : std_logic;
SIGNAL \dataMemory[6][6]~regout\ : std_logic;
SIGNAL \dataMemory[14][6]~regout\ : std_logic;
SIGNAL \dataMemory[2][6]~regout\ : std_logic;
SIGNAL \dataMemory[10][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[10][6]~regout\ : std_logic;
SIGNAL \Mux2062~24_combout\ : std_logic;
SIGNAL \Mux2062~25_combout\ : std_logic;
SIGNAL \Mux2062~26_combout\ : std_logic;
SIGNAL \Mux2062~29_combout\ : std_logic;
SIGNAL \dataMemory[150][6]~regout\ : std_logic;
SIGNAL \dataMemory[158][6]~regout\ : std_logic;
SIGNAL \dataMemory[146][6]~regout\ : std_logic;
SIGNAL \dataMemory[154][6]~regout\ : std_logic;
SIGNAL \Mux2062~10_combout\ : std_logic;
SIGNAL \Mux2062~11_combout\ : std_logic;
SIGNAL \dataMemory[222][6]~regout\ : std_logic;
SIGNAL \dataMemory[214][6]~regout\ : std_logic;
SIGNAL \dataMemory[210][6]~regout\ : std_logic;
SIGNAL \Mux2062~17_combout\ : std_logic;
SIGNAL \Mux2062~18_combout\ : std_logic;
SIGNAL \dataMemory[94][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[94][6]~regout\ : std_logic;
SIGNAL \dataMemory[90][6]~regout\ : std_logic;
SIGNAL \dataMemory[82][6]~regout\ : std_logic;
SIGNAL \dataMemory[86][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[86][6]~regout\ : std_logic;
SIGNAL \Mux2062~12_combout\ : std_logic;
SIGNAL \Mux2062~13_combout\ : std_logic;
SIGNAL \dataMemory[30][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[30][6]~regout\ : std_logic;
SIGNAL \dataMemory[22][6]~regout\ : std_logic;
SIGNAL \dataMemory[18][6]~regout\ : std_logic;
SIGNAL \dataMemory[26][6]~regout\ : std_logic;
SIGNAL \Mux2062~14_combout\ : std_logic;
SIGNAL \Mux2062~15_combout\ : std_logic;
SIGNAL \Mux2062~16_combout\ : std_logic;
SIGNAL \Mux2062~19_combout\ : std_logic;
SIGNAL \Mux2062~30_combout\ : std_logic;
SIGNAL \Mux2062~41_combout\ : std_logic;
SIGNAL \DATAOUT[14]$latch~combout\ : std_logic;
SIGNAL \dataMemory[86][7]~regout\ : std_logic;
SIGNAL \dataMemory[70][7]~regout\ : std_logic;
SIGNAL \dataMemory[102][7]~regout\ : std_logic;
SIGNAL \Mux2063~0_combout\ : std_logic;
SIGNAL \Mux2063~1_combout\ : std_logic;
SIGNAL \dataMemory[114][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[114][7]~regout\ : std_logic;
SIGNAL \dataMemory[98][7]~regout\ : std_logic;
SIGNAL \dataMemory[66][7]~regout\ : std_logic;
SIGNAL \dataMemory[82][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[82][7]~regout\ : std_logic;
SIGNAL \Mux2063~4_combout\ : std_logic;
SIGNAL \Mux2063~5_combout\ : std_logic;
SIGNAL \dataMemory[106][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[106][7]~regout\ : std_logic;
SIGNAL \dataMemory[122][7]~regout\ : std_logic;
SIGNAL \dataMemory[74][7]~regout\ : std_logic;
SIGNAL \dataMemory[90][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[90][7]~regout\ : std_logic;
SIGNAL \Mux2063~2_combout\ : std_logic;
SIGNAL \Mux2063~3_combout\ : std_logic;
SIGNAL \Mux2063~6_combout\ : std_logic;
SIGNAL \dataMemory[126][7]~regout\ : std_logic;
SIGNAL \dataMemory[94][7]~regout\ : std_logic;
SIGNAL \dataMemory[78][7]~regout\ : std_logic;
SIGNAL \dataMemory[110][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[110][7]~regout\ : std_logic;
SIGNAL \Mux2063~7_combout\ : std_logic;
SIGNAL \Mux2063~8_combout\ : std_logic;
SIGNAL \Mux2063~9_combout\ : std_logic;
SIGNAL \dataMemory[190][7]~regout\ : std_logic;
SIGNAL \dataMemory[178][7]~regout\ : std_logic;
SIGNAL \dataMemory[186][7]~regout\ : std_logic;
SIGNAL \Mux2063~17_combout\ : std_logic;
SIGNAL \Mux2063~18_combout\ : std_logic;
SIGNAL \dataMemory[138][7]~regout\ : std_logic;
SIGNAL \dataMemory[130][7]~regout\ : std_logic;
SIGNAL \Mux2063~14_combout\ : std_logic;
SIGNAL \Mux2063~15_combout\ : std_logic;
SIGNAL \dataMemory[150][7]~regout\ : std_logic;
SIGNAL \dataMemory[146][7]~regout\ : std_logic;
SIGNAL \dataMemory[154][7]~regout\ : std_logic;
SIGNAL \Mux2063~12_combout\ : std_logic;
SIGNAL \Mux2063~13_combout\ : std_logic;
SIGNAL \Mux2063~16_combout\ : std_logic;
SIGNAL \dataMemory[174][7]~regout\ : std_logic;
SIGNAL \dataMemory[162][7]~regout\ : std_logic;
SIGNAL \dataMemory[166][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[166][7]~regout\ : std_logic;
SIGNAL \Mux2063~10_combout\ : std_logic;
SIGNAL \Mux2063~11_combout\ : std_logic;
SIGNAL \Mux2063~19_combout\ : std_logic;
SIGNAL \dataMemory[58][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[58][7]~regout\ : std_logic;
SIGNAL \dataMemory[42][7]~regout\ : std_logic;
SIGNAL \dataMemory[10][7]~regout\ : std_logic;
SIGNAL \dataMemory[26][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[26][7]~regout\ : std_logic;
SIGNAL \Mux2063~20_combout\ : std_logic;
SIGNAL \Mux2063~21_combout\ : std_logic;
SIGNAL \dataMemory[54][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[54][7]~regout\ : std_logic;
SIGNAL \dataMemory[22][7]~regout\ : std_logic;
SIGNAL \dataMemory[6][7]~regout\ : std_logic;
SIGNAL \dataMemory[38][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[38][7]~regout\ : std_logic;
SIGNAL \Mux2063~22_combout\ : std_logic;
SIGNAL \Mux2063~23_combout\ : std_logic;
SIGNAL \dataMemory[50][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[50][7]~regout\ : std_logic;
SIGNAL \dataMemory[34][7]~regout\ : std_logic;
SIGNAL \dataMemory[2][7]~regout\ : std_logic;
SIGNAL \dataMemory[18][7]~regout\ : std_logic;
SIGNAL \Mux2063~24_combout\ : std_logic;
SIGNAL \Mux2063~25_combout\ : std_logic;
SIGNAL \Mux2063~26_combout\ : std_logic;
SIGNAL \Mux2063~29_combout\ : std_logic;
SIGNAL \Mux2063~30_combout\ : std_logic;
SIGNAL \dataMemory[238][7]~regout\ : std_logic;
SIGNAL \dataMemory[206][7]~regout\ : std_logic;
SIGNAL \dataMemory[222][7]~regout\ : std_logic;
SIGNAL \Mux2063~38_combout\ : std_logic;
SIGNAL \Mux2063~39_combout\ : std_logic;
SIGNAL \dataMemory[242][7]~regout\ : std_logic;
SIGNAL \dataMemory[210][7]~regout\ : std_logic;
SIGNAL \dataMemory[194][7]~regout\ : std_logic;
SIGNAL \dataMemory[226][7]~regout\ : std_logic;
SIGNAL \Mux2063~35_combout\ : std_logic;
SIGNAL \Mux2063~36_combout\ : std_logic;
SIGNAL \dataMemory[230][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[230][7]~regout\ : std_logic;
SIGNAL \dataMemory[246][7]~regout\ : std_logic;
SIGNAL \dataMemory[198][7]~regout\ : std_logic;
SIGNAL \dataMemory[214][7]~regout\ : std_logic;
SIGNAL \Mux2063~33_combout\ : std_logic;
SIGNAL \Mux2063~34_combout\ : std_logic;
SIGNAL \Mux2063~37_combout\ : std_logic;
SIGNAL \Mux2063~40_combout\ : std_logic;
SIGNAL \Mux2063~41_combout\ : std_logic;
SIGNAL \DATAOUT[15]$latch~combout\ : std_logic;
SIGNAL \dataMemory[253][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[253][0]~regout\ : std_logic;
SIGNAL \dataMemory[221][0]~regout\ : std_logic;
SIGNAL \dataMemory[205][0]~regout\ : std_logic;
SIGNAL \dataMemory[237][0]~regout\ : std_logic;
SIGNAL \Mux2064~38_combout\ : std_logic;
SIGNAL \Mux2064~39_combout\ : std_logic;
SIGNAL \dataMemory[45][0]~regout\ : std_logic;
SIGNAL \dataMemory[13][0]~regout\ : std_logic;
SIGNAL \dataMemory[29][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[29][0]~regout\ : std_logic;
SIGNAL \Mux2064~35_combout\ : std_logic;
SIGNAL \Mux2064~36_combout\ : std_logic;
SIGNAL \dataMemory[93][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[93][0]~regout\ : std_logic;
SIGNAL \dataMemory[125][0]~regout\ : std_logic;
SIGNAL \dataMemory[77][0]~regout\ : std_logic;
SIGNAL \dataMemory[109][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[109][0]~regout\ : std_logic;
SIGNAL \Mux2064~33_combout\ : std_logic;
SIGNAL \Mux2064~34_combout\ : std_logic;
SIGNAL \Mux2064~37_combout\ : std_logic;
SIGNAL \dataMemory[189][0]~regout\ : std_logic;
SIGNAL \dataMemory[173][0]~regout\ : std_logic;
SIGNAL \dataMemory[141][0]~regout\ : std_logic;
SIGNAL \dataMemory[157][0]~regout\ : std_logic;
SIGNAL \Mux2064~31_combout\ : std_logic;
SIGNAL \Mux2064~32_combout\ : std_logic;
SIGNAL \Mux2064~40_combout\ : std_logic;
SIGNAL \dataMemory[81][0]~regout\ : std_logic;
SIGNAL \dataMemory[17][0]~regout\ : std_logic;
SIGNAL \dataMemory[145][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[145][0]~regout\ : std_logic;
SIGNAL \Mux2064~20_combout\ : std_logic;
SIGNAL \Mux2064~21_combout\ : std_logic;
SIGNAL \dataMemory[241][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[241][0]~regout\ : std_logic;
SIGNAL \dataMemory[113][0]~regout\ : std_logic;
SIGNAL \dataMemory[49][0]~regout\ : std_logic;
SIGNAL \dataMemory[177][0]~regout\ : std_logic;
SIGNAL \Mux2064~27_combout\ : std_logic;
SIGNAL \Mux2064~28_combout\ : std_logic;
SIGNAL \dataMemory[161][0]~regout\ : std_logic;
SIGNAL \dataMemory[33][0]~regout\ : std_logic;
SIGNAL \dataMemory[97][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[97][0]~regout\ : std_logic;
SIGNAL \Mux2064~22_combout\ : std_logic;
SIGNAL \Mux2064~23_combout\ : std_logic;
SIGNAL \dataMemory[129][0]~regout\ : std_logic;
SIGNAL \dataMemory[193][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[193][0]~regout\ : std_logic;
SIGNAL \Mux2064~25_combout\ : std_logic;
SIGNAL \Mux2064~26_combout\ : std_logic;
SIGNAL \Mux2064~29_combout\ : std_logic;
SIGNAL \dataMemory[249][0]~regout\ : std_logic;
SIGNAL \dataMemory[121][0]~regout\ : std_logic;
SIGNAL \Mux2064~18_combout\ : std_logic;
SIGNAL \dataMemory[89][0]~regout\ : std_logic;
SIGNAL \dataMemory[217][0]~regout\ : std_logic;
SIGNAL \dataMemory[25][0]~regout\ : std_logic;
SIGNAL \dataMemory[153][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[153][0]~regout\ : std_logic;
SIGNAL \Mux2064~10_combout\ : std_logic;
SIGNAL \Mux2064~11_combout\ : std_logic;
SIGNAL \dataMemory[201][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[201][0]~regout\ : std_logic;
SIGNAL \dataMemory[137][0]~regout\ : std_logic;
SIGNAL \dataMemory[9][0]~regout\ : std_logic;
SIGNAL \dataMemory[73][0]~regout\ : std_logic;
SIGNAL \Mux2064~14_combout\ : std_logic;
SIGNAL \Mux2064~15_combout\ : std_logic;
SIGNAL \dataMemory[169][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[169][0]~regout\ : std_logic;
SIGNAL \dataMemory[233][0]~regout\ : std_logic;
SIGNAL \dataMemory[41][0]~regout\ : std_logic;
SIGNAL \dataMemory[105][0]~regout\ : std_logic;
SIGNAL \Mux2064~12_combout\ : std_logic;
SIGNAL \Mux2064~13_combout\ : std_logic;
SIGNAL \Mux2064~16_combout\ : std_logic;
SIGNAL \Mux2064~19_combout\ : std_logic;
SIGNAL \Mux2064~30_combout\ : std_logic;
SIGNAL \Mux2064~41_combout\ : std_logic;
SIGNAL \DATAOUT[16]$latch~combout\ : std_logic;
SIGNAL \dataMemory[253][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[253][1]~regout\ : std_logic;
SIGNAL \dataMemory[125][1]~regout\ : std_logic;
SIGNAL \dataMemory[61][1]~regout\ : std_logic;
SIGNAL \dataMemory[189][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[189][1]~regout\ : std_logic;
SIGNAL \Mux2065~38_combout\ : std_logic;
SIGNAL \Mux2065~39_combout\ : std_logic;
SIGNAL \dataMemory[241][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[241][1]~regout\ : std_logic;
SIGNAL \dataMemory[177][1]~regout\ : std_logic;
SIGNAL \dataMemory[49][1]~regout\ : std_logic;
SIGNAL \dataMemory[113][1]~regout\ : std_logic;
SIGNAL \Mux2065~35_combout\ : std_logic;
SIGNAL \Mux2065~36_combout\ : std_logic;
SIGNAL \Mux2065~37_combout\ : std_logic;
SIGNAL \Mux2065~40_combout\ : std_logic;
SIGNAL \dataMemory[173][1]~regout\ : std_logic;
SIGNAL \dataMemory[161][1]~regout\ : std_logic;
SIGNAL \dataMemory[169][1]~regout\ : std_logic;
SIGNAL \Mux2065~12_combout\ : std_logic;
SIGNAL \Mux2065~13_combout\ : std_logic;
SIGNAL \dataMemory[37][1]~regout\ : std_logic;
SIGNAL \dataMemory[33][1]~regout\ : std_logic;
SIGNAL \dataMemory[41][1]~regout\ : std_logic;
SIGNAL \Mux2065~14_combout\ : std_logic;
SIGNAL \Mux2065~15_combout\ : std_logic;
SIGNAL \Mux2065~16_combout\ : std_logic;
SIGNAL \dataMemory[233][1]~regout\ : std_logic;
SIGNAL \dataMemory[237][1]~regout\ : std_logic;
SIGNAL \dataMemory[225][1]~regout\ : std_logic;
SIGNAL \dataMemory[229][1]~regout\ : std_logic;
SIGNAL \Mux2065~17_combout\ : std_logic;
SIGNAL \Mux2065~18_combout\ : std_logic;
SIGNAL \dataMemory[109][1]~regout\ : std_logic;
SIGNAL \dataMemory[105][1]~regout\ : std_logic;
SIGNAL \dataMemory[97][1]~regout\ : std_logic;
SIGNAL \dataMemory[101][1]~regout\ : std_logic;
SIGNAL \Mux2065~10_combout\ : std_logic;
SIGNAL \Mux2065~11_combout\ : std_logic;
SIGNAL \Mux2065~19_combout\ : std_logic;
SIGNAL \dataMemory[73][1]~regout\ : std_logic;
SIGNAL \dataMemory[65][1]~regout\ : std_logic;
SIGNAL \dataMemory[69][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[69][1]~regout\ : std_logic;
SIGNAL \Mux2065~20_combout\ : std_logic;
SIGNAL \Mux2065~21_combout\ : std_logic;
SIGNAL \dataMemory[201][1]~regout\ : std_logic;
SIGNAL \dataMemory[205][1]~regout\ : std_logic;
SIGNAL \Mux2065~28_combout\ : std_logic;
SIGNAL \dataMemory[141][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[141][1]~regout\ : std_logic;
SIGNAL \dataMemory[133][1]~regout\ : std_logic;
SIGNAL \dataMemory[129][1]~regout\ : std_logic;
SIGNAL \dataMemory[137][1]~regout\ : std_logic;
SIGNAL \Mux2065~22_combout\ : std_logic;
SIGNAL \Mux2065~23_combout\ : std_logic;
SIGNAL \dataMemory[1][1]~regout\ : std_logic;
SIGNAL \dataMemory[9][1]~regout\ : std_logic;
SIGNAL \Mux2065~24_combout\ : std_logic;
SIGNAL \dataMemory[5][1]~regout\ : std_logic;
SIGNAL \dataMemory[13][1]~regout\ : std_logic;
SIGNAL \Mux2065~25_combout\ : std_logic;
SIGNAL \Mux2065~26_combout\ : std_logic;
SIGNAL \Mux2065~29_combout\ : std_logic;
SIGNAL \Mux2065~30_combout\ : std_logic;
SIGNAL \dataMemory[217][1]~regout\ : std_logic;
SIGNAL \dataMemory[209][1]~regout\ : std_logic;
SIGNAL \dataMemory[213][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[213][1]~regout\ : std_logic;
SIGNAL \Mux2065~7_combout\ : std_logic;
SIGNAL \Mux2065~8_combout\ : std_logic;
SIGNAL \dataMemory[29][1]~regout\ : std_logic;
SIGNAL \dataMemory[21][1]~regout\ : std_logic;
SIGNAL \dataMemory[17][1]~regout\ : std_logic;
SIGNAL \dataMemory[25][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[25][1]~regout\ : std_logic;
SIGNAL \Mux2065~4_combout\ : std_logic;
SIGNAL \Mux2065~5_combout\ : std_logic;
SIGNAL \dataMemory[89][1]~regout\ : std_logic;
SIGNAL \dataMemory[93][1]~regout\ : std_logic;
SIGNAL \dataMemory[81][1]~regout\ : std_logic;
SIGNAL \dataMemory[85][1]~regout\ : std_logic;
SIGNAL \Mux2065~2_combout\ : std_logic;
SIGNAL \Mux2065~3_combout\ : std_logic;
SIGNAL \Mux2065~6_combout\ : std_logic;
SIGNAL \Mux2065~9_combout\ : std_logic;
SIGNAL \Mux2065~41_combout\ : std_logic;
SIGNAL \DATAOUT[17]$latch~combout\ : std_logic;
SIGNAL \dataMemory[205][2]~regout\ : std_logic;
SIGNAL \dataMemory[221][2]~regout\ : std_logic;
SIGNAL \Mux2066~38_combout\ : std_logic;
SIGNAL \dataMemory[237][2]~regout\ : std_logic;
SIGNAL \dataMemory[253][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[253][2]~regout\ : std_logic;
SIGNAL \Mux2066~39_combout\ : std_logic;
SIGNAL \dataMemory[249][2]~regout\ : std_logic;
SIGNAL \dataMemory[217][2]~regout\ : std_logic;
SIGNAL \dataMemory[201][2]~regout\ : std_logic;
SIGNAL \dataMemory[233][2]~regout\ : std_logic;
SIGNAL \Mux2066~31_combout\ : std_logic;
SIGNAL \Mux2066~32_combout\ : std_logic;
SIGNAL \dataMemory[241][2]~regout\ : std_logic;
SIGNAL \dataMemory[209][2]~regout\ : std_logic;
SIGNAL \dataMemory[193][2]~regout\ : std_logic;
SIGNAL \dataMemory[225][2]~regout\ : std_logic;
SIGNAL \Mux2066~35_combout\ : std_logic;
SIGNAL \Mux2066~36_combout\ : std_logic;
SIGNAL \dataMemory[245][2]~regout\ : std_logic;
SIGNAL \dataMemory[197][2]~regout\ : std_logic;
SIGNAL \dataMemory[213][2]~regout\ : std_logic;
SIGNAL \Mux2066~33_combout\ : std_logic;
SIGNAL \Mux2066~34_combout\ : std_logic;
SIGNAL \Mux2066~37_combout\ : std_logic;
SIGNAL \Mux2066~40_combout\ : std_logic;
SIGNAL \dataMemory[169][2]~regout\ : std_logic;
SIGNAL \dataMemory[161][2]~regout\ : std_logic;
SIGNAL \dataMemory[165][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[165][2]~regout\ : std_logic;
SIGNAL \Mux2066~0_combout\ : std_logic;
SIGNAL \Mux2066~1_combout\ : std_logic;
SIGNAL \dataMemory[177][2]~regout\ : std_logic;
SIGNAL \dataMemory[185][2]~regout\ : std_logic;
SIGNAL \Mux2066~7_combout\ : std_logic;
SIGNAL \dataMemory[181][2]~regout\ : std_logic;
SIGNAL \dataMemory[189][2]~regout\ : std_logic;
SIGNAL \Mux2066~8_combout\ : std_logic;
SIGNAL \dataMemory[149][2]~regout\ : std_logic;
SIGNAL \dataMemory[157][2]~regout\ : std_logic;
SIGNAL \dataMemory[145][2]~regout\ : std_logic;
SIGNAL \dataMemory[153][2]~regout\ : std_logic;
SIGNAL \Mux2066~2_combout\ : std_logic;
SIGNAL \Mux2066~3_combout\ : std_logic;
SIGNAL \dataMemory[137][2]~regout\ : std_logic;
SIGNAL \dataMemory[129][2]~regout\ : std_logic;
SIGNAL \dataMemory[133][2]~regout\ : std_logic;
SIGNAL \Mux2066~4_combout\ : std_logic;
SIGNAL \Mux2066~5_combout\ : std_logic;
SIGNAL \Mux2066~6_combout\ : std_logic;
SIGNAL \Mux2066~9_combout\ : std_logic;
SIGNAL \dataMemory[125][2]~regout\ : std_logic;
SIGNAL \dataMemory[77][2]~regout\ : std_logic;
SIGNAL \dataMemory[109][2]~regout\ : std_logic;
SIGNAL \Mux2066~17_combout\ : std_logic;
SIGNAL \Mux2066~18_combout\ : std_logic;
SIGNAL \dataMemory[97][2]~regout\ : std_logic;
SIGNAL \dataMemory[65][2]~regout\ : std_logic;
SIGNAL \dataMemory[81][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[81][2]~regout\ : std_logic;
SIGNAL \Mux2066~14_combout\ : std_logic;
SIGNAL \Mux2066~15_combout\ : std_logic;
SIGNAL \dataMemory[105][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[105][2]~regout\ : std_logic;
SIGNAL \dataMemory[121][2]~regout\ : std_logic;
SIGNAL \dataMemory[73][2]~regout\ : std_logic;
SIGNAL \dataMemory[89][2]~regout\ : std_logic;
SIGNAL \Mux2066~12_combout\ : std_logic;
SIGNAL \Mux2066~13_combout\ : std_logic;
SIGNAL \Mux2066~16_combout\ : std_logic;
SIGNAL \dataMemory[117][2]~regout\ : std_logic;
SIGNAL \dataMemory[69][2]~regout\ : std_logic;
SIGNAL \dataMemory[101][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[101][2]~regout\ : std_logic;
SIGNAL \Mux2066~10_combout\ : std_logic;
SIGNAL \Mux2066~11_combout\ : std_logic;
SIGNAL \Mux2066~19_combout\ : std_logic;
SIGNAL \dataMemory[53][2]~regout\ : std_logic;
SIGNAL \dataMemory[21][2]~regout\ : std_logic;
SIGNAL \dataMemory[5][2]~regout\ : std_logic;
SIGNAL \dataMemory[37][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[37][2]~regout\ : std_logic;
SIGNAL \Mux2066~22_combout\ : std_logic;
SIGNAL \Mux2066~23_combout\ : std_logic;
SIGNAL \dataMemory[33][2]~regout\ : std_logic;
SIGNAL \dataMemory[1][2]~regout\ : std_logic;
SIGNAL \dataMemory[17][2]~regout\ : std_logic;
SIGNAL \Mux2066~24_combout\ : std_logic;
SIGNAL \Mux2066~25_combout\ : std_logic;
SIGNAL \Mux2066~26_combout\ : std_logic;
SIGNAL \dataMemory[57][2]~regout\ : std_logic;
SIGNAL \dataMemory[41][2]~regout\ : std_logic;
SIGNAL \dataMemory[9][2]~regout\ : std_logic;
SIGNAL \dataMemory[25][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[25][2]~regout\ : std_logic;
SIGNAL \Mux2066~20_combout\ : std_logic;
SIGNAL \Mux2066~21_combout\ : std_logic;
SIGNAL \Mux2066~29_combout\ : std_logic;
SIGNAL \Mux2066~30_combout\ : std_logic;
SIGNAL \Mux2066~41_combout\ : std_logic;
SIGNAL \DATAOUT[18]$latch~combout\ : std_logic;
SIGNAL \dataMemory[221][3]~regout\ : std_logic;
SIGNAL \dataMemory[205][3]~regout\ : std_logic;
SIGNAL \dataMemory[237][3]~regout\ : std_logic;
SIGNAL \Mux2067~38_combout\ : std_logic;
SIGNAL \Mux2067~39_combout\ : std_logic;
SIGNAL \dataMemory[45][3]~regout\ : std_logic;
SIGNAL \dataMemory[13][3]~regout\ : std_logic;
SIGNAL \dataMemory[29][3]~regout\ : std_logic;
SIGNAL \Mux2067~35_combout\ : std_logic;
SIGNAL \Mux2067~36_combout\ : std_logic;
SIGNAL \dataMemory[93][3]~regout\ : std_logic;
SIGNAL \dataMemory[125][3]~regout\ : std_logic;
SIGNAL \dataMemory[77][3]~regout\ : std_logic;
SIGNAL \dataMemory[109][3]~regout\ : std_logic;
SIGNAL \Mux2067~33_combout\ : std_logic;
SIGNAL \Mux2067~34_combout\ : std_logic;
SIGNAL \Mux2067~37_combout\ : std_logic;
SIGNAL \Mux2067~40_combout\ : std_logic;
SIGNAL \dataMemory[89][3]~regout\ : std_logic;
SIGNAL \dataMemory[217][3]~regout\ : std_logic;
SIGNAL \Mux2067~1_combout\ : std_logic;
SIGNAL \dataMemory[249][3]~regout\ : std_logic;
SIGNAL \dataMemory[121][3]~regout\ : std_logic;
SIGNAL \dataMemory[57][3]~regout\ : std_logic;
SIGNAL \dataMemory[185][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[185][3]~regout\ : std_logic;
SIGNAL \Mux2067~7_combout\ : std_logic;
SIGNAL \Mux2067~8_combout\ : std_logic;
SIGNAL \dataMemory[201][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[201][3]~regout\ : std_logic;
SIGNAL \dataMemory[137][3]~regout\ : std_logic;
SIGNAL \dataMemory[9][3]~regout\ : std_logic;
SIGNAL \dataMemory[73][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[73][3]~regout\ : std_logic;
SIGNAL \Mux2067~4_combout\ : std_logic;
SIGNAL \Mux2067~5_combout\ : std_logic;
SIGNAL \dataMemory[169][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[169][3]~regout\ : std_logic;
SIGNAL \dataMemory[233][3]~regout\ : std_logic;
SIGNAL \dataMemory[41][3]~regout\ : std_logic;
SIGNAL \dataMemory[105][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[105][3]~regout\ : std_logic;
SIGNAL \Mux2067~2_combout\ : std_logic;
SIGNAL \Mux2067~3_combout\ : std_logic;
SIGNAL \Mux2067~6_combout\ : std_logic;
SIGNAL \Mux2067~9_combout\ : std_logic;
SIGNAL \dataMemory[241][3]~regout\ : std_logic;
SIGNAL \dataMemory[113][3]~regout\ : std_logic;
SIGNAL \dataMemory[49][3]~regout\ : std_logic;
SIGNAL \dataMemory[177][3]~regout\ : std_logic;
SIGNAL \Mux2067~27_combout\ : std_logic;
SIGNAL \Mux2067~28_combout\ : std_logic;
SIGNAL \dataMemory[161][3]~regout\ : std_logic;
SIGNAL \dataMemory[225][3]~regout\ : std_logic;
SIGNAL \Mux2067~23_combout\ : std_logic;
SIGNAL \dataMemory[193][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[193][3]~regout\ : std_logic;
SIGNAL \dataMemory[129][3]~regout\ : std_logic;
SIGNAL \dataMemory[1][3]~regout\ : std_logic;
SIGNAL \dataMemory[65][3]~regout\ : std_logic;
SIGNAL \Mux2067~24_combout\ : std_logic;
SIGNAL \Mux2067~25_combout\ : std_logic;
SIGNAL \Mux2067~26_combout\ : std_logic;
SIGNAL \Mux2067~29_combout\ : std_logic;
SIGNAL \dataMemory[213][3]~regout\ : std_logic;
SIGNAL \dataMemory[21][3]~regout\ : std_logic;
SIGNAL \dataMemory[149][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[149][3]~regout\ : std_logic;
SIGNAL \Mux2067~12_combout\ : std_logic;
SIGNAL \Mux2067~13_combout\ : std_logic;
SIGNAL \dataMemory[197][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[197][3]~regout\ : std_logic;
SIGNAL \dataMemory[133][3]~regout\ : std_logic;
SIGNAL \dataMemory[5][3]~regout\ : std_logic;
SIGNAL \dataMemory[69][3]~regout\ : std_logic;
SIGNAL \Mux2067~14_combout\ : std_logic;
SIGNAL \Mux2067~15_combout\ : std_logic;
SIGNAL \Mux2067~16_combout\ : std_logic;
SIGNAL \dataMemory[117][3]~regout\ : std_logic;
SIGNAL \dataMemory[245][3]~regout\ : std_logic;
SIGNAL \dataMemory[53][3]~regout\ : std_logic;
SIGNAL \dataMemory[181][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[181][3]~regout\ : std_logic;
SIGNAL \Mux2067~17_combout\ : std_logic;
SIGNAL \Mux2067~18_combout\ : std_logic;
SIGNAL \dataMemory[165][3]~regout\ : std_logic;
SIGNAL \dataMemory[229][3]~regout\ : std_logic;
SIGNAL \dataMemory[37][3]~regout\ : std_logic;
SIGNAL \dataMemory[101][3]~regout\ : std_logic;
SIGNAL \Mux2067~10_combout\ : std_logic;
SIGNAL \Mux2067~11_combout\ : std_logic;
SIGNAL \Mux2067~19_combout\ : std_logic;
SIGNAL \Mux2067~30_combout\ : std_logic;
SIGNAL \Mux2067~41_combout\ : std_logic;
SIGNAL \DATAOUT[19]$latch~combout\ : std_logic;
SIGNAL \dataMemory[249][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[249][4]~regout\ : std_logic;
SIGNAL \dataMemory[185][4]~regout\ : std_logic;
SIGNAL \dataMemory[57][4]~regout\ : std_logic;
SIGNAL \dataMemory[121][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[121][4]~regout\ : std_logic;
SIGNAL \Mux2068~33_combout\ : std_logic;
SIGNAL \Mux2068~34_combout\ : std_logic;
SIGNAL \dataMemory[177][4]~regout\ : std_logic;
SIGNAL \dataMemory[49][4]~regout\ : std_logic;
SIGNAL \dataMemory[113][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[113][4]~regout\ : std_logic;
SIGNAL \Mux2068~35_combout\ : std_logic;
SIGNAL \Mux2068~36_combout\ : std_logic;
SIGNAL \Mux2068~37_combout\ : std_logic;
SIGNAL \dataMemory[117][4]~regout\ : std_logic;
SIGNAL \dataMemory[53][4]~regout\ : std_logic;
SIGNAL \dataMemory[181][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[181][4]~regout\ : std_logic;
SIGNAL \Mux2068~31_combout\ : std_logic;
SIGNAL \Mux2068~32_combout\ : std_logic;
SIGNAL \Mux2068~40_combout\ : std_logic;
SIGNAL \dataMemory[105][4]~regout\ : std_logic;
SIGNAL \dataMemory[109][4]~regout\ : std_logic;
SIGNAL \Mux2068~1_combout\ : std_logic;
SIGNAL \dataMemory[237][4]~regout\ : std_logic;
SIGNAL \dataMemory[233][4]~regout\ : std_logic;
SIGNAL \dataMemory[225][4]~regout\ : std_logic;
SIGNAL \dataMemory[229][4]~regout\ : std_logic;
SIGNAL \Mux2068~7_combout\ : std_logic;
SIGNAL \Mux2068~8_combout\ : std_logic;
SIGNAL \dataMemory[45][4]~regout\ : std_logic;
SIGNAL \dataMemory[37][4]~regout\ : std_logic;
SIGNAL \dataMemory[33][4]~regout\ : std_logic;
SIGNAL \dataMemory[41][4]~regout\ : std_logic;
SIGNAL \Mux2068~4_combout\ : std_logic;
SIGNAL \Mux2068~5_combout\ : std_logic;
SIGNAL \dataMemory[173][4]~regout\ : std_logic;
SIGNAL \dataMemory[161][4]~regout\ : std_logic;
SIGNAL \dataMemory[169][4]~regout\ : std_logic;
SIGNAL \Mux2068~2_combout\ : std_logic;
SIGNAL \Mux2068~3_combout\ : std_logic;
SIGNAL \Mux2068~6_combout\ : std_logic;
SIGNAL \Mux2068~9_combout\ : std_logic;
SIGNAL \dataMemory[77][4]~regout\ : std_logic;
SIGNAL \dataMemory[73][4]~regout\ : std_logic;
SIGNAL \dataMemory[65][4]~regout\ : std_logic;
SIGNAL \dataMemory[69][4]~regout\ : std_logic;
SIGNAL \Mux2068~20_combout\ : std_logic;
SIGNAL \Mux2068~21_combout\ : std_logic;
SIGNAL \dataMemory[141][4]~regout\ : std_logic;
SIGNAL \dataMemory[129][4]~regout\ : std_logic;
SIGNAL \Mux2068~22_combout\ : std_logic;
SIGNAL \Mux2068~23_combout\ : std_logic;
SIGNAL \dataMemory[5][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[5][4]~regout\ : std_logic;
SIGNAL \dataMemory[13][4]~regout\ : std_logic;
SIGNAL \dataMemory[1][4]~regout\ : std_logic;
SIGNAL \dataMemory[9][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[9][4]~regout\ : std_logic;
SIGNAL \Mux2068~24_combout\ : std_logic;
SIGNAL \Mux2068~25_combout\ : std_logic;
SIGNAL \Mux2068~26_combout\ : std_logic;
SIGNAL \Mux2068~29_combout\ : std_logic;
SIGNAL \dataMemory[157][4]~regout\ : std_logic;
SIGNAL \dataMemory[145][4]~regout\ : std_logic;
SIGNAL \dataMemory[153][4]~regout\ : std_logic;
SIGNAL \Mux2068~10_combout\ : std_logic;
SIGNAL \Mux2068~11_combout\ : std_logic;
SIGNAL \dataMemory[217][4]~regout\ : std_logic;
SIGNAL \dataMemory[209][4]~regout\ : std_logic;
SIGNAL \dataMemory[213][4]~regout\ : std_logic;
SIGNAL \Mux2068~17_combout\ : std_logic;
SIGNAL \Mux2068~18_combout\ : std_logic;
SIGNAL \dataMemory[21][4]~regout\ : std_logic;
SIGNAL \dataMemory[29][4]~regout\ : std_logic;
SIGNAL \dataMemory[17][4]~regout\ : std_logic;
SIGNAL \dataMemory[25][4]~regout\ : std_logic;
SIGNAL \Mux2068~14_combout\ : std_logic;
SIGNAL \Mux2068~15_combout\ : std_logic;
SIGNAL \dataMemory[89][4]~regout\ : std_logic;
SIGNAL \dataMemory[93][4]~regout\ : std_logic;
SIGNAL \dataMemory[81][4]~regout\ : std_logic;
SIGNAL \dataMemory[85][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[85][4]~regout\ : std_logic;
SIGNAL \Mux2068~12_combout\ : std_logic;
SIGNAL \Mux2068~13_combout\ : std_logic;
SIGNAL \Mux2068~16_combout\ : std_logic;
SIGNAL \Mux2068~19_combout\ : std_logic;
SIGNAL \Mux2068~30_combout\ : std_logic;
SIGNAL \Mux2068~41_combout\ : std_logic;
SIGNAL \DATAOUT[20]$latch~combout\ : std_logic;
SIGNAL \dataMemory[177][5]~regout\ : std_logic;
SIGNAL \dataMemory[185][5]~regout\ : std_logic;
SIGNAL \Mux2069~17_combout\ : std_logic;
SIGNAL \dataMemory[181][5]~regout\ : std_logic;
SIGNAL \dataMemory[189][5]~regout\ : std_logic;
SIGNAL \Mux2069~18_combout\ : std_logic;
SIGNAL \dataMemory[149][5]~regout\ : std_logic;
SIGNAL \dataMemory[145][5]~regout\ : std_logic;
SIGNAL \dataMemory[153][5]~regout\ : std_logic;
SIGNAL \Mux2069~12_combout\ : std_logic;
SIGNAL \Mux2069~13_combout\ : std_logic;
SIGNAL \Mux2069~16_combout\ : std_logic;
SIGNAL \Mux2069~19_combout\ : std_logic;
SIGNAL \dataMemory[29][5]~regout\ : std_logic;
SIGNAL \dataMemory[13][5]~regout\ : std_logic;
SIGNAL \dataMemory[45][5]~regout\ : std_logic;
SIGNAL \Mux2069~27_combout\ : std_logic;
SIGNAL \Mux2069~28_combout\ : std_logic;
SIGNAL \dataMemory[57][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[57][5]~regout\ : std_logic;
SIGNAL \dataMemory[41][5]~regout\ : std_logic;
SIGNAL \dataMemory[9][5]~regout\ : std_logic;
SIGNAL \dataMemory[25][5]~regout\ : std_logic;
SIGNAL \Mux2069~20_combout\ : std_logic;
SIGNAL \Mux2069~21_combout\ : std_logic;
SIGNAL \dataMemory[21][5]~regout\ : std_logic;
SIGNAL \dataMemory[53][5]~regout\ : std_logic;
SIGNAL \dataMemory[5][5]~regout\ : std_logic;
SIGNAL \dataMemory[37][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[37][5]~regout\ : std_logic;
SIGNAL \Mux2069~22_combout\ : std_logic;
SIGNAL \Mux2069~23_combout\ : std_logic;
SIGNAL \dataMemory[49][5]~regout\ : std_logic;
SIGNAL \dataMemory[1][5]~regout\ : std_logic;
SIGNAL \dataMemory[17][5]~regout\ : std_logic;
SIGNAL \Mux2069~24_combout\ : std_logic;
SIGNAL \Mux2069~25_combout\ : std_logic;
SIGNAL \Mux2069~26_combout\ : std_logic;
SIGNAL \Mux2069~29_combout\ : std_logic;
SIGNAL \Mux2069~30_combout\ : std_logic;
SIGNAL \dataMemory[85][5]~regout\ : std_logic;
SIGNAL \dataMemory[69][5]~regout\ : std_logic;
SIGNAL \dataMemory[101][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[101][5]~regout\ : std_logic;
SIGNAL \Mux2069~0_combout\ : std_logic;
SIGNAL \Mux2069~1_combout\ : std_logic;
SIGNAL \dataMemory[121][5]~regout\ : std_logic;
SIGNAL \dataMemory[105][5]~regout\ : std_logic;
SIGNAL \dataMemory[73][5]~regout\ : std_logic;
SIGNAL \dataMemory[89][5]~regout\ : std_logic;
SIGNAL \Mux2069~2_combout\ : std_logic;
SIGNAL \Mux2069~3_combout\ : std_logic;
SIGNAL \dataMemory[113][5]~regout\ : std_logic;
SIGNAL \dataMemory[97][5]~regout\ : std_logic;
SIGNAL \dataMemory[65][5]~regout\ : std_logic;
SIGNAL \dataMemory[81][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[81][5]~regout\ : std_logic;
SIGNAL \Mux2069~4_combout\ : std_logic;
SIGNAL \Mux2069~5_combout\ : std_logic;
SIGNAL \Mux2069~6_combout\ : std_logic;
SIGNAL \Mux2069~9_combout\ : std_logic;
SIGNAL \Mux2069~41_combout\ : std_logic;
SIGNAL \DATAOUT[21]$latch~combout\ : std_logic;
SIGNAL \dataMemory[117][6]~regout\ : std_logic;
SIGNAL \dataMemory[53][6]~regout\ : std_logic;
SIGNAL \dataMemory[181][6]~regout\ : std_logic;
SIGNAL \Mux2070~7_combout\ : std_logic;
SIGNAL \dataMemory[245][6]~regout\ : std_logic;
SIGNAL \Mux2070~8_combout\ : std_logic;
SIGNAL \dataMemory[229][6]~regout\ : std_logic;
SIGNAL \dataMemory[165][6]~regout\ : std_logic;
SIGNAL \dataMemory[37][6]~regout\ : std_logic;
SIGNAL \dataMemory[101][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[101][6]~regout\ : std_logic;
SIGNAL \Mux2070~0_combout\ : std_logic;
SIGNAL \Mux2070~1_combout\ : std_logic;
SIGNAL \dataMemory[197][6]~regout\ : std_logic;
SIGNAL \dataMemory[133][6]~regout\ : std_logic;
SIGNAL \dataMemory[5][6]~regout\ : std_logic;
SIGNAL \dataMemory[69][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[69][6]~regout\ : std_logic;
SIGNAL \Mux2070~4_combout\ : std_logic;
SIGNAL \Mux2070~5_combout\ : std_logic;
SIGNAL \dataMemory[213][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[213][6]~regout\ : std_logic;
SIGNAL \dataMemory[85][6]~regout\ : std_logic;
SIGNAL \dataMemory[21][6]~regout\ : std_logic;
SIGNAL \dataMemory[149][6]~regout\ : std_logic;
SIGNAL \Mux2070~2_combout\ : std_logic;
SIGNAL \Mux2070~3_combout\ : std_logic;
SIGNAL \Mux2070~6_combout\ : std_logic;
SIGNAL \Mux2070~9_combout\ : std_logic;
SIGNAL \dataMemory[249][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[249][6]~regout\ : std_logic;
SIGNAL \dataMemory[121][6]~regout\ : std_logic;
SIGNAL \dataMemory[57][6]~regout\ : std_logic;
SIGNAL \dataMemory[185][6]~regout\ : std_logic;
SIGNAL \Mux2070~17_combout\ : std_logic;
SIGNAL \Mux2070~18_combout\ : std_logic;
SIGNAL \dataMemory[89][6]~regout\ : std_logic;
SIGNAL \dataMemory[217][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[217][6]~regout\ : std_logic;
SIGNAL \Mux2070~11_combout\ : std_logic;
SIGNAL \dataMemory[137][6]~regout\ : std_logic;
SIGNAL \dataMemory[201][6]~regout\ : std_logic;
SIGNAL \dataMemory[9][6]~regout\ : std_logic;
SIGNAL \dataMemory[73][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[73][6]~regout\ : std_logic;
SIGNAL \Mux2070~14_combout\ : std_logic;
SIGNAL \Mux2070~15_combout\ : std_logic;
SIGNAL \dataMemory[169][6]~regout\ : std_logic;
SIGNAL \dataMemory[233][6]~regout\ : std_logic;
SIGNAL \dataMemory[41][6]~regout\ : std_logic;
SIGNAL \dataMemory[105][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[105][6]~regout\ : std_logic;
SIGNAL \Mux2070~12_combout\ : std_logic;
SIGNAL \Mux2070~13_combout\ : std_logic;
SIGNAL \Mux2070~16_combout\ : std_logic;
SIGNAL \Mux2070~19_combout\ : std_logic;
SIGNAL \dataMemory[241][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[241][6]~regout\ : std_logic;
SIGNAL \dataMemory[113][6]~regout\ : std_logic;
SIGNAL \dataMemory[49][6]~regout\ : std_logic;
SIGNAL \dataMemory[177][6]~regout\ : std_logic;
SIGNAL \Mux2070~27_combout\ : std_logic;
SIGNAL \Mux2070~28_combout\ : std_logic;
SIGNAL \dataMemory[209][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[209][6]~regout\ : std_logic;
SIGNAL \dataMemory[81][6]~regout\ : std_logic;
SIGNAL \dataMemory[17][6]~regout\ : std_logic;
SIGNAL \dataMemory[145][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[145][6]~regout\ : std_logic;
SIGNAL \Mux2070~20_combout\ : std_logic;
SIGNAL \Mux2070~21_combout\ : std_logic;
SIGNAL \dataMemory[129][6]~regout\ : std_logic;
SIGNAL \dataMemory[1][6]~regout\ : std_logic;
SIGNAL \dataMemory[65][6]~regout\ : std_logic;
SIGNAL \Mux2070~24_combout\ : std_logic;
SIGNAL \Mux2070~25_combout\ : std_logic;
SIGNAL \dataMemory[161][6]~regout\ : std_logic;
SIGNAL \dataMemory[225][6]~regout\ : std_logic;
SIGNAL \dataMemory[33][6]~regout\ : std_logic;
SIGNAL \dataMemory[97][6]~regout\ : std_logic;
SIGNAL \Mux2070~22_combout\ : std_logic;
SIGNAL \Mux2070~23_combout\ : std_logic;
SIGNAL \Mux2070~26_combout\ : std_logic;
SIGNAL \Mux2070~29_combout\ : std_logic;
SIGNAL \Mux2070~30_combout\ : std_logic;
SIGNAL \dataMemory[253][6]~regout\ : std_logic;
SIGNAL \dataMemory[221][6]~regout\ : std_logic;
SIGNAL \dataMemory[205][6]~regout\ : std_logic;
SIGNAL \dataMemory[237][6]~regout\ : std_logic;
SIGNAL \Mux2070~38_combout\ : std_logic;
SIGNAL \Mux2070~39_combout\ : std_logic;
SIGNAL \dataMemory[61][6]~regout\ : std_logic;
SIGNAL \dataMemory[45][6]~regout\ : std_logic;
SIGNAL \dataMemory[13][6]~regout\ : std_logic;
SIGNAL \dataMemory[29][6]~regout\ : std_logic;
SIGNAL \Mux2070~35_combout\ : std_logic;
SIGNAL \Mux2070~36_combout\ : std_logic;
SIGNAL \dataMemory[125][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[125][6]~regout\ : std_logic;
SIGNAL \dataMemory[93][6]~regout\ : std_logic;
SIGNAL \dataMemory[77][6]~regout\ : std_logic;
SIGNAL \dataMemory[109][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[109][6]~regout\ : std_logic;
SIGNAL \Mux2070~33_combout\ : std_logic;
SIGNAL \Mux2070~34_combout\ : std_logic;
SIGNAL \Mux2070~37_combout\ : std_logic;
SIGNAL \Mux2070~40_combout\ : std_logic;
SIGNAL \Mux2070~41_combout\ : std_logic;
SIGNAL \DATAOUT[22]$latch~combout\ : std_logic;
SIGNAL \dataMemory[157][7]~regout\ : std_logic;
SIGNAL \dataMemory[149][7]~regout\ : std_logic;
SIGNAL \dataMemory[145][7]~regout\ : std_logic;
SIGNAL \dataMemory[153][7]~regout\ : std_logic;
SIGNAL \Mux2071~0_combout\ : std_logic;
SIGNAL \Mux2071~1_combout\ : std_logic;
SIGNAL \dataMemory[21][7]~regout\ : std_logic;
SIGNAL \dataMemory[17][7]~regout\ : std_logic;
SIGNAL \dataMemory[25][7]~regout\ : std_logic;
SIGNAL \Mux2071~4_combout\ : std_logic;
SIGNAL \Mux2071~5_combout\ : std_logic;
SIGNAL \dataMemory[93][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[93][7]~regout\ : std_logic;
SIGNAL \dataMemory[89][7]~regout\ : std_logic;
SIGNAL \dataMemory[81][7]~regout\ : std_logic;
SIGNAL \dataMemory[85][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[85][7]~regout\ : std_logic;
SIGNAL \Mux2071~2_combout\ : std_logic;
SIGNAL \Mux2071~3_combout\ : std_logic;
SIGNAL \Mux2071~6_combout\ : std_logic;
SIGNAL \dataMemory[217][7]~regout\ : std_logic;
SIGNAL \dataMemory[209][7]~regout\ : std_logic;
SIGNAL \dataMemory[213][7]~regout\ : std_logic;
SIGNAL \Mux2071~7_combout\ : std_logic;
SIGNAL \Mux2071~8_combout\ : std_logic;
SIGNAL \Mux2071~9_combout\ : std_logic;
SIGNAL \dataMemory[201][7]~regout\ : std_logic;
SIGNAL \dataMemory[193][7]~regout\ : std_logic;
SIGNAL \dataMemory[197][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[197][7]~regout\ : std_logic;
SIGNAL \Mux2071~27_combout\ : std_logic;
SIGNAL \Mux2071~28_combout\ : std_logic;
SIGNAL \dataMemory[77][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[77][7]~regout\ : std_logic;
SIGNAL \dataMemory[73][7]~regout\ : std_logic;
SIGNAL \dataMemory[65][7]~regout\ : std_logic;
SIGNAL \dataMemory[69][7]~regout\ : std_logic;
SIGNAL \Mux2071~20_combout\ : std_logic;
SIGNAL \Mux2071~21_combout\ : std_logic;
SIGNAL \dataMemory[13][7]~regout\ : std_logic;
SIGNAL \dataMemory[5][7]~regout\ : std_logic;
SIGNAL \dataMemory[1][7]~regout\ : std_logic;
SIGNAL \dataMemory[9][7]~regout\ : std_logic;
SIGNAL \Mux2071~24_combout\ : std_logic;
SIGNAL \Mux2071~25_combout\ : std_logic;
SIGNAL \dataMemory[133][7]~regout\ : std_logic;
SIGNAL \dataMemory[129][7]~regout\ : std_logic;
SIGNAL \dataMemory[137][7]~regout\ : std_logic;
SIGNAL \Mux2071~22_combout\ : std_logic;
SIGNAL \Mux2071~23_combout\ : std_logic;
SIGNAL \Mux2071~26_combout\ : std_logic;
SIGNAL \Mux2071~29_combout\ : std_logic;
SIGNAL \dataMemory[105][7]~regout\ : std_logic;
SIGNAL \dataMemory[97][7]~regout\ : std_logic;
SIGNAL \dataMemory[101][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[101][7]~regout\ : std_logic;
SIGNAL \Mux2071~10_combout\ : std_logic;
SIGNAL \Mux2071~11_combout\ : std_logic;
SIGNAL \dataMemory[173][7]~regout\ : std_logic;
SIGNAL \dataMemory[161][7]~regout\ : std_logic;
SIGNAL \dataMemory[169][7]~regout\ : std_logic;
SIGNAL \Mux2071~12_combout\ : std_logic;
SIGNAL \Mux2071~13_combout\ : std_logic;
SIGNAL \dataMemory[45][7]~regout\ : std_logic;
SIGNAL \dataMemory[41][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[41][7]~regout\ : std_logic;
SIGNAL \dataMemory[33][7]~regout\ : std_logic;
SIGNAL \Mux2071~14_combout\ : std_logic;
SIGNAL \Mux2071~15_combout\ : std_logic;
SIGNAL \Mux2071~16_combout\ : std_logic;
SIGNAL \dataMemory[233][7]~regout\ : std_logic;
SIGNAL \dataMemory[225][7]~regout\ : std_logic;
SIGNAL \dataMemory[229][7]~regout\ : std_logic;
SIGNAL \Mux2071~17_combout\ : std_logic;
SIGNAL \Mux2071~18_combout\ : std_logic;
SIGNAL \Mux2071~19_combout\ : std_logic;
SIGNAL \Mux2071~30_combout\ : std_logic;
SIGNAL \Mux2071~41_combout\ : std_logic;
SIGNAL \DATAOUT[23]$latch~combout\ : std_logic;
SIGNAL \dataMemory[172][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[172][0]~regout\ : std_logic;
SIGNAL \dataMemory[168][0]~regout\ : std_logic;
SIGNAL \dataMemory[160][0]~regout\ : std_logic;
SIGNAL \dataMemory[164][0]~regout\ : std_logic;
SIGNAL \Mux2072~0_combout\ : std_logic;
SIGNAL \Mux2072~1_combout\ : std_logic;
SIGNAL \dataMemory[136][0]~regout\ : std_logic;
SIGNAL \dataMemory[140][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[140][0]~regout\ : std_logic;
SIGNAL \Mux2072~5_combout\ : std_logic;
SIGNAL \dataMemory[148][0]~regout\ : std_logic;
SIGNAL \dataMemory[144][0]~regout\ : std_logic;
SIGNAL \dataMemory[152][0]~regout\ : std_logic;
SIGNAL \Mux2072~2_combout\ : std_logic;
SIGNAL \Mux2072~3_combout\ : std_logic;
SIGNAL \Mux2072~6_combout\ : std_logic;
SIGNAL \Mux2072~9_combout\ : std_logic;
SIGNAL \dataMemory[228][0]~regout\ : std_logic;
SIGNAL \dataMemory[196][0]~regout\ : std_logic;
SIGNAL \dataMemory[212][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[212][0]~regout\ : std_logic;
SIGNAL \Mux2072~33_combout\ : std_logic;
SIGNAL \Mux2072~34_combout\ : std_logic;
SIGNAL \dataMemory[240][0]~regout\ : std_logic;
SIGNAL \dataMemory[208][0]~regout\ : std_logic;
SIGNAL \dataMemory[192][0]~regout\ : std_logic;
SIGNAL \dataMemory[224][0]~regout\ : std_logic;
SIGNAL \Mux2072~35_combout\ : std_logic;
SIGNAL \Mux2072~36_combout\ : std_logic;
SIGNAL \Mux2072~37_combout\ : std_logic;
SIGNAL \dataMemory[236][0]~regout\ : std_logic;
SIGNAL \dataMemory[204][0]~regout\ : std_logic;
SIGNAL \dataMemory[220][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[220][0]~regout\ : std_logic;
SIGNAL \Mux2072~38_combout\ : std_logic;
SIGNAL \Mux2072~39_combout\ : std_logic;
SIGNAL \Mux2072~40_combout\ : std_logic;
SIGNAL \dataMemory[48][0]~regout\ : std_logic;
SIGNAL \dataMemory[0][0]~regout\ : std_logic;
SIGNAL \dataMemory[16][0]~regout\ : std_logic;
SIGNAL \Mux2072~24_combout\ : std_logic;
SIGNAL \Mux2072~25_combout\ : std_logic;
SIGNAL \dataMemory[4][0]~regout\ : std_logic;
SIGNAL \dataMemory[36][0]~regout\ : std_logic;
SIGNAL \Mux2072~22_combout\ : std_logic;
SIGNAL \dataMemory[52][0]~regout\ : std_logic;
SIGNAL \dataMemory[20][0]~regout\ : std_logic;
SIGNAL \Mux2072~23_combout\ : std_logic;
SIGNAL \Mux2072~26_combout\ : std_logic;
SIGNAL \dataMemory[28][0]~regout\ : std_logic;
SIGNAL \dataMemory[12][0]~regout\ : std_logic;
SIGNAL \dataMemory[44][0]~regout\ : std_logic;
SIGNAL \Mux2072~27_combout\ : std_logic;
SIGNAL \Mux2072~28_combout\ : std_logic;
SIGNAL \dataMemory[40][0]~regout\ : std_logic;
SIGNAL \dataMemory[8][0]~regout\ : std_logic;
SIGNAL \dataMemory[24][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[24][0]~regout\ : std_logic;
SIGNAL \Mux2072~20_combout\ : std_logic;
SIGNAL \Mux2072~21_combout\ : std_logic;
SIGNAL \Mux2072~29_combout\ : std_logic;
SIGNAL \dataMemory[92][0]~regout\ : std_logic;
SIGNAL \dataMemory[76][0]~regout\ : std_logic;
SIGNAL \dataMemory[108][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[108][0]~regout\ : std_logic;
SIGNAL \Mux2072~17_combout\ : std_logic;
SIGNAL \Mux2072~18_combout\ : std_logic;
SIGNAL \dataMemory[112][0]~regout\ : std_logic;
SIGNAL \dataMemory[64][0]~regout\ : std_logic;
SIGNAL \dataMemory[80][0]~regout\ : std_logic;
SIGNAL \Mux2072~14_combout\ : std_logic;
SIGNAL \Mux2072~15_combout\ : std_logic;
SIGNAL \dataMemory[104][0]~regout\ : std_logic;
SIGNAL \dataMemory[72][0]~regout\ : std_logic;
SIGNAL \dataMemory[88][0]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[88][0]~regout\ : std_logic;
SIGNAL \Mux2072~12_combout\ : std_logic;
SIGNAL \Mux2072~13_combout\ : std_logic;
SIGNAL \Mux2072~16_combout\ : std_logic;
SIGNAL \Mux2072~19_combout\ : std_logic;
SIGNAL \Mux2072~30_combout\ : std_logic;
SIGNAL \Mux2072~41_combout\ : std_logic;
SIGNAL \DATAOUT[24]$latch~combout\ : std_logic;
SIGNAL \dataMemory[188][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[188][1]~regout\ : std_logic;
SIGNAL \dataMemory[172][1]~regout\ : std_logic;
SIGNAL \dataMemory[140][1]~regout\ : std_logic;
SIGNAL \dataMemory[156][1]~regout\ : std_logic;
SIGNAL \Mux2073~31_combout\ : std_logic;
SIGNAL \Mux2073~32_combout\ : std_logic;
SIGNAL \dataMemory[76][1]~regout\ : std_logic;
SIGNAL \dataMemory[108][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[108][1]~regout\ : std_logic;
SIGNAL \Mux2073~33_combout\ : std_logic;
SIGNAL \dataMemory[92][1]~regout\ : std_logic;
SIGNAL \Mux2073~34_combout\ : std_logic;
SIGNAL \dataMemory[44][1]~regout\ : std_logic;
SIGNAL \dataMemory[60][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[60][1]~regout\ : std_logic;
SIGNAL \Mux2073~36_combout\ : std_logic;
SIGNAL \Mux2073~37_combout\ : std_logic;
SIGNAL \dataMemory[220][1]~regout\ : std_logic;
SIGNAL \dataMemory[252][1]~regout\ : std_logic;
SIGNAL \Mux2073~39_combout\ : std_logic;
SIGNAL \Mux2073~40_combout\ : std_logic;
SIGNAL \dataMemory[240][1]~regout\ : std_logic;
SIGNAL \dataMemory[112][1]~regout\ : std_logic;
SIGNAL \dataMemory[48][1]~regout\ : std_logic;
SIGNAL \dataMemory[176][1]~regout\ : std_logic;
SIGNAL \Mux2073~27_combout\ : std_logic;
SIGNAL \Mux2073~28_combout\ : std_logic;
SIGNAL \dataMemory[80][1]~regout\ : std_logic;
SIGNAL \dataMemory[16][1]~regout\ : std_logic;
SIGNAL \dataMemory[144][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[144][1]~regout\ : std_logic;
SIGNAL \Mux2073~20_combout\ : std_logic;
SIGNAL \Mux2073~21_combout\ : std_logic;
SIGNAL \dataMemory[128][1]~regout\ : std_logic;
SIGNAL \dataMemory[192][1]~regout\ : std_logic;
SIGNAL \dataMemory[0][1]~regout\ : std_logic;
SIGNAL \dataMemory[64][1]~regout\ : std_logic;
SIGNAL \Mux2073~24_combout\ : std_logic;
SIGNAL \Mux2073~25_combout\ : std_logic;
SIGNAL \dataMemory[160][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[160][1]~regout\ : std_logic;
SIGNAL \dataMemory[224][1]~regout\ : std_logic;
SIGNAL \dataMemory[32][1]~regout\ : std_logic;
SIGNAL \dataMemory[96][1]~regout\ : std_logic;
SIGNAL \Mux2073~22_combout\ : std_logic;
SIGNAL \Mux2073~23_combout\ : std_logic;
SIGNAL \Mux2073~26_combout\ : std_logic;
SIGNAL \Mux2073~29_combout\ : std_logic;
SIGNAL \dataMemory[116][1]~regout\ : std_logic;
SIGNAL \dataMemory[52][1]~regout\ : std_logic;
SIGNAL \dataMemory[180][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[180][1]~regout\ : std_logic;
SIGNAL \Mux2073~17_combout\ : std_logic;
SIGNAL \Mux2073~18_combout\ : std_logic;
SIGNAL \dataMemory[132][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[132][1]~regout\ : std_logic;
SIGNAL \dataMemory[196][1]~regout\ : std_logic;
SIGNAL \dataMemory[4][1]~regout\ : std_logic;
SIGNAL \dataMemory[68][1]~regout\ : std_logic;
SIGNAL \Mux2073~14_combout\ : std_logic;
SIGNAL \Mux2073~15_combout\ : std_logic;
SIGNAL \dataMemory[212][1]~regout\ : std_logic;
SIGNAL \dataMemory[84][1]~regout\ : std_logic;
SIGNAL \dataMemory[20][1]~regout\ : std_logic;
SIGNAL \dataMemory[148][1]~regout\ : std_logic;
SIGNAL \Mux2073~12_combout\ : std_logic;
SIGNAL \Mux2073~13_combout\ : std_logic;
SIGNAL \Mux2073~16_combout\ : std_logic;
SIGNAL \dataMemory[164][1]~regout\ : std_logic;
SIGNAL \dataMemory[36][1]~regout\ : std_logic;
SIGNAL \dataMemory[100][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[100][1]~regout\ : std_logic;
SIGNAL \Mux2073~10_combout\ : std_logic;
SIGNAL \Mux2073~11_combout\ : std_logic;
SIGNAL \Mux2073~19_combout\ : std_logic;
SIGNAL \Mux2073~30_combout\ : std_logic;
SIGNAL \dataMemory[24][1]~regout\ : std_logic;
SIGNAL \dataMemory[152][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[152][1]~regout\ : std_logic;
SIGNAL \Mux2073~0_combout\ : std_logic;
SIGNAL \dataMemory[88][1]~regout\ : std_logic;
SIGNAL \dataMemory[216][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[216][1]~regout\ : std_logic;
SIGNAL \Mux2073~1_combout\ : std_logic;
SIGNAL \dataMemory[248][1]~regout\ : std_logic;
SIGNAL \dataMemory[120][1]~regout\ : std_logic;
SIGNAL \dataMemory[56][1]~regout\ : std_logic;
SIGNAL \dataMemory[184][1]~regout\ : std_logic;
SIGNAL \Mux2073~7_combout\ : std_logic;
SIGNAL \Mux2073~8_combout\ : std_logic;
SIGNAL \dataMemory[136][1]~regout\ : std_logic;
SIGNAL \dataMemory[8][1]~regout\ : std_logic;
SIGNAL \dataMemory[72][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[72][1]~regout\ : std_logic;
SIGNAL \Mux2073~4_combout\ : std_logic;
SIGNAL \Mux2073~5_combout\ : std_logic;
SIGNAL \dataMemory[232][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[232][1]~regout\ : std_logic;
SIGNAL \dataMemory[168][1]~regout\ : std_logic;
SIGNAL \dataMemory[40][1]~regout\ : std_logic;
SIGNAL \dataMemory[104][1]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[104][1]~regout\ : std_logic;
SIGNAL \Mux2073~2_combout\ : std_logic;
SIGNAL \Mux2073~3_combout\ : std_logic;
SIGNAL \Mux2073~6_combout\ : std_logic;
SIGNAL \Mux2073~9_combout\ : std_logic;
SIGNAL \Mux2073~41_combout\ : std_logic;
SIGNAL \DATAOUT[25]$latch~combout\ : std_logic;
SIGNAL \dataMemory[72][2]~regout\ : std_logic;
SIGNAL \dataMemory[64][2]~regout\ : std_logic;
SIGNAL \dataMemory[68][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[68][2]~regout\ : std_logic;
SIGNAL \Mux2074~20_combout\ : std_logic;
SIGNAL \Mux2074~21_combout\ : std_logic;
SIGNAL \dataMemory[12][2]~regout\ : std_logic;
SIGNAL \dataMemory[0][2]~regout\ : std_logic;
SIGNAL \dataMemory[8][2]~regout\ : std_logic;
SIGNAL \Mux2074~24_combout\ : std_logic;
SIGNAL \Mux2074~25_combout\ : std_logic;
SIGNAL \dataMemory[140][2]~regout\ : std_logic;
SIGNAL \dataMemory[128][2]~regout\ : std_logic;
SIGNAL \dataMemory[136][2]~regout\ : std_logic;
SIGNAL \Mux2074~22_combout\ : std_logic;
SIGNAL \Mux2074~23_combout\ : std_logic;
SIGNAL \Mux2074~26_combout\ : std_logic;
SIGNAL \Mux2074~29_combout\ : std_logic;
SIGNAL \dataMemory[156][2]~regout\ : std_logic;
SIGNAL \dataMemory[148][2]~regout\ : std_logic;
SIGNAL \dataMemory[144][2]~regout\ : std_logic;
SIGNAL \dataMemory[152][2]~regout\ : std_logic;
SIGNAL \Mux2074~10_combout\ : std_logic;
SIGNAL \Mux2074~11_combout\ : std_logic;
SIGNAL \dataMemory[20][2]~regout\ : std_logic;
SIGNAL \dataMemory[28][2]~regout\ : std_logic;
SIGNAL \dataMemory[16][2]~regout\ : std_logic;
SIGNAL \dataMemory[24][2]~regout\ : std_logic;
SIGNAL \Mux2074~14_combout\ : std_logic;
SIGNAL \Mux2074~15_combout\ : std_logic;
SIGNAL \dataMemory[80][2]~regout\ : std_logic;
SIGNAL \dataMemory[84][2]~regout\ : std_logic;
SIGNAL \Mux2074~12_combout\ : std_logic;
SIGNAL \dataMemory[88][2]~regout\ : std_logic;
SIGNAL \dataMemory[92][2]~regout\ : std_logic;
SIGNAL \Mux2074~13_combout\ : std_logic;
SIGNAL \Mux2074~16_combout\ : std_logic;
SIGNAL \Mux2074~19_combout\ : std_logic;
SIGNAL \Mux2074~30_combout\ : std_logic;
SIGNAL \dataMemory[232][2]~regout\ : std_logic;
SIGNAL \dataMemory[236][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[236][2]~regout\ : std_logic;
SIGNAL \Mux2074~8_combout\ : std_logic;
SIGNAL \dataMemory[172][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[172][2]~regout\ : std_logic;
SIGNAL \dataMemory[164][2]~regout\ : std_logic;
SIGNAL \dataMemory[160][2]~regout\ : std_logic;
SIGNAL \dataMemory[168][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[168][2]~regout\ : std_logic;
SIGNAL \Mux2074~2_combout\ : std_logic;
SIGNAL \Mux2074~3_combout\ : std_logic;
SIGNAL \dataMemory[36][2]~regout\ : std_logic;
SIGNAL \dataMemory[32][2]~regout\ : std_logic;
SIGNAL \dataMemory[40][2]~regout\ : std_logic;
SIGNAL \Mux2074~4_combout\ : std_logic;
SIGNAL \Mux2074~5_combout\ : std_logic;
SIGNAL \Mux2074~6_combout\ : std_logic;
SIGNAL \Mux2074~9_combout\ : std_logic;
SIGNAL \dataMemory[116][2]~regout\ : std_logic;
SIGNAL \dataMemory[52][2]~regout\ : std_logic;
SIGNAL \dataMemory[180][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[180][2]~regout\ : std_logic;
SIGNAL \Mux2074~31_combout\ : std_logic;
SIGNAL \Mux2074~32_combout\ : std_logic;
SIGNAL \dataMemory[124][2]~regout\ : std_logic;
SIGNAL \dataMemory[60][2]~regout\ : std_logic;
SIGNAL \dataMemory[188][2]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[188][2]~regout\ : std_logic;
SIGNAL \Mux2074~38_combout\ : std_logic;
SIGNAL \Mux2074~39_combout\ : std_logic;
SIGNAL \Mux2074~40_combout\ : std_logic;
SIGNAL \Mux2074~41_combout\ : std_logic;
SIGNAL \DATAOUT[26]$latch~combout\ : std_logic;
SIGNAL \dataMemory[188][3]~regout\ : std_logic;
SIGNAL \dataMemory[180][3]~regout\ : std_logic;
SIGNAL \dataMemory[176][3]~regout\ : std_logic;
SIGNAL \dataMemory[184][3]~regout\ : std_logic;
SIGNAL \Mux2075~17_combout\ : std_logic;
SIGNAL \Mux2075~18_combout\ : std_logic;
SIGNAL \dataMemory[156][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[156][3]~regout\ : std_logic;
SIGNAL \dataMemory[148][3]~regout\ : std_logic;
SIGNAL \dataMemory[144][3]~regout\ : std_logic;
SIGNAL \dataMemory[152][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[152][3]~regout\ : std_logic;
SIGNAL \Mux2075~12_combout\ : std_logic;
SIGNAL \Mux2075~13_combout\ : std_logic;
SIGNAL \dataMemory[140][3]~regout\ : std_logic;
SIGNAL \dataMemory[128][3]~regout\ : std_logic;
SIGNAL \dataMemory[132][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[132][3]~regout\ : std_logic;
SIGNAL \Mux2075~14_combout\ : std_logic;
SIGNAL \Mux2075~15_combout\ : std_logic;
SIGNAL \Mux2075~16_combout\ : std_logic;
SIGNAL \Mux2075~19_combout\ : std_logic;
SIGNAL \dataMemory[48][3]~regout\ : std_logic;
SIGNAL \dataMemory[32][3]~regout\ : std_logic;
SIGNAL \dataMemory[0][3]~regout\ : std_logic;
SIGNAL \dataMemory[16][3]~regout\ : std_logic;
SIGNAL \Mux2075~24_combout\ : std_logic;
SIGNAL \Mux2075~25_combout\ : std_logic;
SIGNAL \dataMemory[20][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[20][3]~regout\ : std_logic;
SIGNAL \dataMemory[52][3]~regout\ : std_logic;
SIGNAL \dataMemory[4][3]~regout\ : std_logic;
SIGNAL \dataMemory[36][3]~regout\ : std_logic;
SIGNAL \Mux2075~22_combout\ : std_logic;
SIGNAL \Mux2075~23_combout\ : std_logic;
SIGNAL \Mux2075~26_combout\ : std_logic;
SIGNAL \dataMemory[28][3]~regout\ : std_logic;
SIGNAL \dataMemory[12][3]~regout\ : std_logic;
SIGNAL \dataMemory[44][3]~regout\ : std_logic;
SIGNAL \Mux2075~27_combout\ : std_logic;
SIGNAL \Mux2075~28_combout\ : std_logic;
SIGNAL \dataMemory[40][3]~regout\ : std_logic;
SIGNAL \dataMemory[8][3]~regout\ : std_logic;
SIGNAL \dataMemory[24][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[24][3]~regout\ : std_logic;
SIGNAL \Mux2075~20_combout\ : std_logic;
SIGNAL \Mux2075~21_combout\ : std_logic;
SIGNAL \Mux2075~29_combout\ : std_logic;
SIGNAL \Mux2075~30_combout\ : std_logic;
SIGNAL \dataMemory[124][3]~regout\ : std_logic;
SIGNAL \dataMemory[92][3]~regout\ : std_logic;
SIGNAL \dataMemory[76][3]~regout\ : std_logic;
SIGNAL \dataMemory[108][3]~regout\ : std_logic;
SIGNAL \Mux2075~7_combout\ : std_logic;
SIGNAL \Mux2075~8_combout\ : std_logic;
SIGNAL \dataMemory[104][3]~regout\ : std_logic;
SIGNAL \dataMemory[72][3]~regout\ : std_logic;
SIGNAL \dataMemory[88][3]~regout\ : std_logic;
SIGNAL \Mux2075~2_combout\ : std_logic;
SIGNAL \Mux2075~3_combout\ : std_logic;
SIGNAL \dataMemory[112][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[112][3]~regout\ : std_logic;
SIGNAL \dataMemory[96][3]~regout\ : std_logic;
SIGNAL \dataMemory[64][3]~regout\ : std_logic;
SIGNAL \dataMemory[80][3]~regout\ : std_logic;
SIGNAL \Mux2075~4_combout\ : std_logic;
SIGNAL \Mux2075~5_combout\ : std_logic;
SIGNAL \Mux2075~6_combout\ : std_logic;
SIGNAL \Mux2075~9_combout\ : std_logic;
SIGNAL \dataMemory[236][3]~regout\ : std_logic;
SIGNAL \dataMemory[252][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[252][3]~regout\ : std_logic;
SIGNAL \Mux2075~39_combout\ : std_logic;
SIGNAL \dataMemory[248][3]~regout\ : std_logic;
SIGNAL \dataMemory[216][3]~regout\ : std_logic;
SIGNAL \dataMemory[200][3]~regout\ : std_logic;
SIGNAL \dataMemory[232][3]~regout\ : std_logic;
SIGNAL \Mux2075~31_combout\ : std_logic;
SIGNAL \Mux2075~32_combout\ : std_logic;
SIGNAL \dataMemory[228][3]~regout\ : std_logic;
SIGNAL \dataMemory[196][3]~regout\ : std_logic;
SIGNAL \dataMemory[212][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[212][3]~regout\ : std_logic;
SIGNAL \Mux2075~33_combout\ : std_logic;
SIGNAL \Mux2075~34_combout\ : std_logic;
SIGNAL \dataMemory[240][3]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[240][3]~regout\ : std_logic;
SIGNAL \dataMemory[208][3]~regout\ : std_logic;
SIGNAL \dataMemory[192][3]~regout\ : std_logic;
SIGNAL \dataMemory[224][3]~regout\ : std_logic;
SIGNAL \Mux2075~35_combout\ : std_logic;
SIGNAL \Mux2075~36_combout\ : std_logic;
SIGNAL \Mux2075~37_combout\ : std_logic;
SIGNAL \Mux2075~40_combout\ : std_logic;
SIGNAL \Mux2075~41_combout\ : std_logic;
SIGNAL \DATAOUT[27]$latch~combout\ : std_logic;
SIGNAL \dataMemory[164][4]~regout\ : std_logic;
SIGNAL \dataMemory[36][4]~regout\ : std_logic;
SIGNAL \dataMemory[100][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[100][4]~regout\ : std_logic;
SIGNAL \Mux2076~0_combout\ : std_logic;
SIGNAL \Mux2076~1_combout\ : std_logic;
SIGNAL \dataMemory[212][4]~regout\ : std_logic;
SIGNAL \dataMemory[20][4]~regout\ : std_logic;
SIGNAL \dataMemory[148][4]~regout\ : std_logic;
SIGNAL \Mux2076~2_combout\ : std_logic;
SIGNAL \Mux2076~3_combout\ : std_logic;
SIGNAL \dataMemory[196][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[196][4]~regout\ : std_logic;
SIGNAL \dataMemory[132][4]~regout\ : std_logic;
SIGNAL \dataMemory[4][4]~regout\ : std_logic;
SIGNAL \dataMemory[68][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[68][4]~regout\ : std_logic;
SIGNAL \Mux2076~4_combout\ : std_logic;
SIGNAL \Mux2076~5_combout\ : std_logic;
SIGNAL \Mux2076~6_combout\ : std_logic;
SIGNAL \Mux2076~9_combout\ : std_logic;
SIGNAL \dataMemory[248][4]~regout\ : std_logic;
SIGNAL \dataMemory[56][4]~regout\ : std_logic;
SIGNAL \dataMemory[184][4]~regout\ : std_logic;
SIGNAL \Mux2076~17_combout\ : std_logic;
SIGNAL \Mux2076~18_combout\ : std_logic;
SIGNAL \dataMemory[200][4]~regout\ : std_logic;
SIGNAL \dataMemory[136][4]~regout\ : std_logic;
SIGNAL \dataMemory[8][4]~regout\ : std_logic;
SIGNAL \dataMemory[72][4]~regout\ : std_logic;
SIGNAL \Mux2076~14_combout\ : std_logic;
SIGNAL \Mux2076~15_combout\ : std_logic;
SIGNAL \dataMemory[168][4]~regout\ : std_logic;
SIGNAL \dataMemory[232][4]~regout\ : std_logic;
SIGNAL \dataMemory[40][4]~regout\ : std_logic;
SIGNAL \dataMemory[104][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[104][4]~regout\ : std_logic;
SIGNAL \Mux2076~12_combout\ : std_logic;
SIGNAL \Mux2076~13_combout\ : std_logic;
SIGNAL \Mux2076~16_combout\ : std_logic;
SIGNAL \Mux2076~19_combout\ : std_logic;
SIGNAL \dataMemory[80][4]~regout\ : std_logic;
SIGNAL \dataMemory[16][4]~regout\ : std_logic;
SIGNAL \dataMemory[144][4]~regout\ : std_logic;
SIGNAL \Mux2076~20_combout\ : std_logic;
SIGNAL \Mux2076~21_combout\ : std_logic;
SIGNAL \dataMemory[224][4]~regout\ : std_logic;
SIGNAL \dataMemory[160][4]~regout\ : std_logic;
SIGNAL \dataMemory[32][4]~regout\ : std_logic;
SIGNAL \dataMemory[96][4]~regout\ : std_logic;
SIGNAL \Mux2076~22_combout\ : std_logic;
SIGNAL \Mux2076~23_combout\ : std_logic;
SIGNAL \dataMemory[128][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[128][4]~regout\ : std_logic;
SIGNAL \dataMemory[192][4]~regout\ : std_logic;
SIGNAL \dataMemory[0][4]~regout\ : std_logic;
SIGNAL \dataMemory[64][4]~regout\ : std_logic;
SIGNAL \Mux2076~24_combout\ : std_logic;
SIGNAL \Mux2076~25_combout\ : std_logic;
SIGNAL \Mux2076~26_combout\ : std_logic;
SIGNAL \dataMemory[240][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[240][4]~regout\ : std_logic;
SIGNAL \dataMemory[112][4]~regout\ : std_logic;
SIGNAL \dataMemory[48][4]~regout\ : std_logic;
SIGNAL \dataMemory[176][4]~regout\ : std_logic;
SIGNAL \Mux2076~27_combout\ : std_logic;
SIGNAL \Mux2076~28_combout\ : std_logic;
SIGNAL \Mux2076~29_combout\ : std_logic;
SIGNAL \Mux2076~30_combout\ : std_logic;
SIGNAL \dataMemory[220][4]~regout\ : std_logic;
SIGNAL \dataMemory[252][4]~regout\ : std_logic;
SIGNAL \Mux2076~39_combout\ : std_logic;
SIGNAL \dataMemory[44][4]~regout\ : std_logic;
SIGNAL \dataMemory[12][4]~regout\ : std_logic;
SIGNAL \dataMemory[28][4]~regout\ : std_logic;
SIGNAL \Mux2076~35_combout\ : std_logic;
SIGNAL \Mux2076~36_combout\ : std_logic;
SIGNAL \dataMemory[92][4]~regout\ : std_logic;
SIGNAL \dataMemory[124][4]~regout\ : std_logic;
SIGNAL \dataMemory[76][4]~regout\ : std_logic;
SIGNAL \dataMemory[108][4]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[108][4]~regout\ : std_logic;
SIGNAL \Mux2076~33_combout\ : std_logic;
SIGNAL \Mux2076~34_combout\ : std_logic;
SIGNAL \Mux2076~37_combout\ : std_logic;
SIGNAL \Mux2076~40_combout\ : std_logic;
SIGNAL \Mux2076~41_combout\ : std_logic;
SIGNAL \DATAOUT[28]$latch~combout\ : std_logic;
SIGNAL \dataMemory[248][5]~regout\ : std_logic;
SIGNAL \dataMemory[56][5]~regout\ : std_logic;
SIGNAL \dataMemory[120][5]~regout\ : std_logic;
SIGNAL \Mux2077~33_combout\ : std_logic;
SIGNAL \Mux2077~34_combout\ : std_logic;
SIGNAL \dataMemory[48][5]~regout\ : std_logic;
SIGNAL \dataMemory[112][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[112][5]~regout\ : std_logic;
SIGNAL \Mux2077~35_combout\ : std_logic;
SIGNAL \dataMemory[176][5]~regout\ : std_logic;
SIGNAL \dataMemory[240][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[240][5]~regout\ : std_logic;
SIGNAL \Mux2077~36_combout\ : std_logic;
SIGNAL \Mux2077~37_combout\ : std_logic;
SIGNAL \dataMemory[124][5]~regout\ : std_logic;
SIGNAL \dataMemory[252][5]~regout\ : std_logic;
SIGNAL \Mux2077~39_combout\ : std_logic;
SIGNAL \dataMemory[116][5]~regout\ : std_logic;
SIGNAL \dataMemory[52][5]~regout\ : std_logic;
SIGNAL \dataMemory[180][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[180][5]~regout\ : std_logic;
SIGNAL \Mux2077~31_combout\ : std_logic;
SIGNAL \Mux2077~32_combout\ : std_logic;
SIGNAL \Mux2077~40_combout\ : std_logic;
SIGNAL \dataMemory[96][5]~regout\ : std_logic;
SIGNAL \dataMemory[100][5]~regout\ : std_logic;
SIGNAL \Mux2077~10_combout\ : std_logic;
SIGNAL \dataMemory[108][5]~regout\ : std_logic;
SIGNAL \dataMemory[104][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[104][5]~regout\ : std_logic;
SIGNAL \Mux2077~11_combout\ : std_logic;
SIGNAL \dataMemory[232][5]~regout\ : std_logic;
SIGNAL \dataMemory[236][5]~regout\ : std_logic;
SIGNAL \dataMemory[224][5]~regout\ : std_logic;
SIGNAL \dataMemory[228][5]~regout\ : std_logic;
SIGNAL \Mux2077~17_combout\ : std_logic;
SIGNAL \Mux2077~18_combout\ : std_logic;
SIGNAL \dataMemory[164][5]~regout\ : std_logic;
SIGNAL \dataMemory[172][5]~regout\ : std_logic;
SIGNAL \dataMemory[160][5]~regout\ : std_logic;
SIGNAL \dataMemory[168][5]~regout\ : std_logic;
SIGNAL \Mux2077~12_combout\ : std_logic;
SIGNAL \Mux2077~13_combout\ : std_logic;
SIGNAL \dataMemory[36][5]~regout\ : std_logic;
SIGNAL \dataMemory[32][5]~regout\ : std_logic;
SIGNAL \dataMemory[40][5]~regout\ : std_logic;
SIGNAL \Mux2077~14_combout\ : std_logic;
SIGNAL \Mux2077~15_combout\ : std_logic;
SIGNAL \Mux2077~16_combout\ : std_logic;
SIGNAL \Mux2077~19_combout\ : std_logic;
SIGNAL \dataMemory[12][5]~regout\ : std_logic;
SIGNAL \dataMemory[4][5]~regout\ : std_logic;
SIGNAL \dataMemory[0][5]~regout\ : std_logic;
SIGNAL \dataMemory[8][5]~regout\ : std_logic;
SIGNAL \Mux2077~24_combout\ : std_logic;
SIGNAL \Mux2077~25_combout\ : std_logic;
SIGNAL \dataMemory[140][5]~regout\ : std_logic;
SIGNAL \dataMemory[132][5]~regout\ : std_logic;
SIGNAL \dataMemory[128][5]~regout\ : std_logic;
SIGNAL \dataMemory[136][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[136][5]~regout\ : std_logic;
SIGNAL \Mux2077~22_combout\ : std_logic;
SIGNAL \Mux2077~23_combout\ : std_logic;
SIGNAL \Mux2077~26_combout\ : std_logic;
SIGNAL \dataMemory[76][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[76][5]~regout\ : std_logic;
SIGNAL \dataMemory[72][5]~regout\ : std_logic;
SIGNAL \dataMemory[64][5]~regout\ : std_logic;
SIGNAL \dataMemory[68][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[68][5]~regout\ : std_logic;
SIGNAL \Mux2077~20_combout\ : std_logic;
SIGNAL \Mux2077~21_combout\ : std_logic;
SIGNAL \dataMemory[200][5]~regout\ : std_logic;
SIGNAL \dataMemory[192][5]~regout\ : std_logic;
SIGNAL \dataMemory[196][5]~regout\ : std_logic;
SIGNAL \Mux2077~27_combout\ : std_logic;
SIGNAL \Mux2077~28_combout\ : std_logic;
SIGNAL \Mux2077~29_combout\ : std_logic;
SIGNAL \Mux2077~30_combout\ : std_logic;
SIGNAL \dataMemory[144][5]~regout\ : std_logic;
SIGNAL \dataMemory[152][5]~regout\ : std_logic;
SIGNAL \Mux2077~0_combout\ : std_logic;
SIGNAL \dataMemory[148][5]~regout\ : std_logic;
SIGNAL \dataMemory[156][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[156][5]~regout\ : std_logic;
SIGNAL \Mux2077~1_combout\ : std_logic;
SIGNAL \dataMemory[28][5]~regout\ : std_logic;
SIGNAL \dataMemory[20][5]~regout\ : std_logic;
SIGNAL \dataMemory[16][5]~regout\ : std_logic;
SIGNAL \dataMemory[24][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[24][5]~regout\ : std_logic;
SIGNAL \Mux2077~4_combout\ : std_logic;
SIGNAL \Mux2077~5_combout\ : std_logic;
SIGNAL \dataMemory[88][5]~regout\ : std_logic;
SIGNAL \dataMemory[92][5]~regout\ : std_logic;
SIGNAL \dataMemory[80][5]~regout\ : std_logic;
SIGNAL \dataMemory[84][5]~regout\ : std_logic;
SIGNAL \Mux2077~2_combout\ : std_logic;
SIGNAL \Mux2077~3_combout\ : std_logic;
SIGNAL \Mux2077~6_combout\ : std_logic;
SIGNAL \dataMemory[220][5]~regout\ : std_logic;
SIGNAL \dataMemory[216][5]~regout\ : std_logic;
SIGNAL \dataMemory[208][5]~regout\ : std_logic;
SIGNAL \dataMemory[212][5]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[212][5]~regout\ : std_logic;
SIGNAL \Mux2077~7_combout\ : std_logic;
SIGNAL \Mux2077~8_combout\ : std_logic;
SIGNAL \Mux2077~9_combout\ : std_logic;
SIGNAL \Mux2077~41_combout\ : std_logic;
SIGNAL \DATAOUT[29]$latch~combout\ : std_logic;
SIGNAL \dataMemory[172][6]~regout\ : std_logic;
SIGNAL \dataMemory[168][6]~regout\ : std_logic;
SIGNAL \dataMemory[160][6]~regout\ : std_logic;
SIGNAL \dataMemory[164][6]~regout\ : std_logic;
SIGNAL \Mux2078~0_combout\ : std_logic;
SIGNAL \Mux2078~1_combout\ : std_logic;
SIGNAL \dataMemory[156][6]~regout\ : std_logic;
SIGNAL \dataMemory[144][6]~regout\ : std_logic;
SIGNAL \dataMemory[152][6]~regout\ : std_logic;
SIGNAL \Mux2078~2_combout\ : std_logic;
SIGNAL \Mux2078~3_combout\ : std_logic;
SIGNAL \dataMemory[136][6]~regout\ : std_logic;
SIGNAL \dataMemory[128][6]~regout\ : std_logic;
SIGNAL \dataMemory[132][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[132][6]~regout\ : std_logic;
SIGNAL \Mux2078~4_combout\ : std_logic;
SIGNAL \Mux2078~5_combout\ : std_logic;
SIGNAL \Mux2078~6_combout\ : std_logic;
SIGNAL \Mux2078~9_combout\ : std_logic;
SIGNAL \dataMemory[92][6]~regout\ : std_logic;
SIGNAL \dataMemory[124][6]~regout\ : std_logic;
SIGNAL \dataMemory[76][6]~regout\ : std_logic;
SIGNAL \dataMemory[108][6]~regout\ : std_logic;
SIGNAL \Mux2078~17_combout\ : std_logic;
SIGNAL \Mux2078~18_combout\ : std_logic;
SIGNAL \dataMemory[84][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[84][6]~regout\ : std_logic;
SIGNAL \dataMemory[116][6]~regout\ : std_logic;
SIGNAL \dataMemory[68][6]~regout\ : std_logic;
SIGNAL \dataMemory[100][6]~regout\ : std_logic;
SIGNAL \Mux2078~10_combout\ : std_logic;
SIGNAL \Mux2078~11_combout\ : std_logic;
SIGNAL \dataMemory[112][6]~regout\ : std_logic;
SIGNAL \dataMemory[96][6]~regout\ : std_logic;
SIGNAL \dataMemory[64][6]~regout\ : std_logic;
SIGNAL \dataMemory[80][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[80][6]~regout\ : std_logic;
SIGNAL \Mux2078~14_combout\ : std_logic;
SIGNAL \Mux2078~15_combout\ : std_logic;
SIGNAL \dataMemory[104][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[104][6]~regout\ : std_logic;
SIGNAL \dataMemory[120][6]~regout\ : std_logic;
SIGNAL \dataMemory[72][6]~regout\ : std_logic;
SIGNAL \dataMemory[88][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[88][6]~regout\ : std_logic;
SIGNAL \Mux2078~12_combout\ : std_logic;
SIGNAL \Mux2078~13_combout\ : std_logic;
SIGNAL \Mux2078~16_combout\ : std_logic;
SIGNAL \Mux2078~19_combout\ : std_logic;
SIGNAL \dataMemory[28][6]~regout\ : std_logic;
SIGNAL \dataMemory[12][6]~regout\ : std_logic;
SIGNAL \dataMemory[44][6]~regout\ : std_logic;
SIGNAL \Mux2078~27_combout\ : std_logic;
SIGNAL \Mux2078~28_combout\ : std_logic;
SIGNAL \dataMemory[20][6]~regout\ : std_logic;
SIGNAL \dataMemory[4][6]~regout\ : std_logic;
SIGNAL \dataMemory[36][6]~regout\ : std_logic;
SIGNAL \Mux2078~22_combout\ : std_logic;
SIGNAL \Mux2078~23_combout\ : std_logic;
SIGNAL \dataMemory[32][6]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[32][6]~regout\ : std_logic;
SIGNAL \dataMemory[48][6]~regout\ : std_logic;
SIGNAL \dataMemory[0][6]~regout\ : std_logic;
SIGNAL \dataMemory[16][6]~regout\ : std_logic;
SIGNAL \Mux2078~24_combout\ : std_logic;
SIGNAL \Mux2078~25_combout\ : std_logic;
SIGNAL \Mux2078~26_combout\ : std_logic;
SIGNAL \Mux2078~29_combout\ : std_logic;
SIGNAL \Mux2078~30_combout\ : std_logic;
SIGNAL \Mux2078~41_combout\ : std_logic;
SIGNAL \DATAOUT[30]$latch~combout\ : std_logic;
SIGNAL \dataMemory[188][7]~regout\ : std_logic;
SIGNAL \dataMemory[172][7]~regout\ : std_logic;
SIGNAL \dataMemory[140][7]~regout\ : std_logic;
SIGNAL \dataMemory[156][7]~regout\ : std_logic;
SIGNAL \Mux2079~31_combout\ : std_logic;
SIGNAL \Mux2079~32_combout\ : std_logic;
SIGNAL \dataMemory[92][7]~regout\ : std_logic;
SIGNAL \dataMemory[124][7]~regout\ : std_logic;
SIGNAL \dataMemory[76][7]~regout\ : std_logic;
SIGNAL \dataMemory[108][7]~regout\ : std_logic;
SIGNAL \Mux2079~33_combout\ : std_logic;
SIGNAL \Mux2079~34_combout\ : std_logic;
SIGNAL \dataMemory[12][7]~regout\ : std_logic;
SIGNAL \dataMemory[28][7]~regout\ : std_logic;
SIGNAL \Mux2079~35_combout\ : std_logic;
SIGNAL \dataMemory[44][7]~regout\ : std_logic;
SIGNAL \dataMemory[60][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[60][7]~regout\ : std_logic;
SIGNAL \Mux2079~36_combout\ : std_logic;
SIGNAL \Mux2079~37_combout\ : std_logic;
SIGNAL \dataMemory[252][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[252][7]~regout\ : std_logic;
SIGNAL \dataMemory[220][7]~regout\ : std_logic;
SIGNAL \dataMemory[204][7]~regout\ : std_logic;
SIGNAL \dataMemory[236][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[236][7]~regout\ : std_logic;
SIGNAL \Mux2079~38_combout\ : std_logic;
SIGNAL \Mux2079~39_combout\ : std_logic;
SIGNAL \Mux2079~40_combout\ : std_logic;
SIGNAL \dataMemory[208][7]~regout\ : std_logic;
SIGNAL \dataMemory[80][7]~regout\ : std_logic;
SIGNAL \dataMemory[16][7]~regout\ : std_logic;
SIGNAL \dataMemory[144][7]~regout\ : std_logic;
SIGNAL \Mux2079~20_combout\ : std_logic;
SIGNAL \Mux2079~21_combout\ : std_logic;
SIGNAL \dataMemory[240][7]~regout\ : std_logic;
SIGNAL \dataMemory[112][7]~regout\ : std_logic;
SIGNAL \dataMemory[48][7]~regout\ : std_logic;
SIGNAL \dataMemory[176][7]~regout\ : std_logic;
SIGNAL \Mux2079~27_combout\ : std_logic;
SIGNAL \Mux2079~28_combout\ : std_logic;
SIGNAL \dataMemory[128][7]~regout\ : std_logic;
SIGNAL \dataMemory[0][7]~regout\ : std_logic;
SIGNAL \dataMemory[64][7]~regout\ : std_logic;
SIGNAL \Mux2079~24_combout\ : std_logic;
SIGNAL \Mux2079~25_combout\ : std_logic;
SIGNAL \Mux2079~26_combout\ : std_logic;
SIGNAL \Mux2079~29_combout\ : std_logic;
SIGNAL \dataMemory[244][7]~regout\ : std_logic;
SIGNAL \dataMemory[52][7]~regout\ : std_logic;
SIGNAL \dataMemory[180][7]~regout\ : std_logic;
SIGNAL \Mux2079~17_combout\ : std_logic;
SIGNAL \Mux2079~18_combout\ : std_logic;
SIGNAL \dataMemory[196][7]~regout\ : std_logic;
SIGNAL \dataMemory[132][7]~regout\ : std_logic;
SIGNAL \dataMemory[4][7]~regout\ : std_logic;
SIGNAL \dataMemory[68][7]~regout\ : std_logic;
SIGNAL \Mux2079~14_combout\ : std_logic;
SIGNAL \Mux2079~15_combout\ : std_logic;
SIGNAL \dataMemory[212][7]~feeder_combout\ : std_logic;
SIGNAL \dataMemory[212][7]~regout\ : std_logic;
SIGNAL \dataMemory[84][7]~regout\ : std_logic;
SIGNAL \dataMemory[20][7]~regout\ : std_logic;
SIGNAL \dataMemory[148][7]~regout\ : std_logic;
SIGNAL \Mux2079~12_combout\ : std_logic;
SIGNAL \Mux2079~13_combout\ : std_logic;
SIGNAL \Mux2079~16_combout\ : std_logic;
SIGNAL \Mux2079~19_combout\ : std_logic;
SIGNAL \Mux2079~30_combout\ : std_logic;
SIGNAL \Mux2079~41_combout\ : std_logic;
SIGNAL \DATAOUT[31]$latch~combout\ : std_logic;
SIGNAL \WRDATA~combout\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADDRESS~combout\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_CLK <= CLK;
ww_MEMREAD <= MEMREAD;
ww_MEMWRITE <= MEMWRITE;
ww_ADDRESS <= ADDRESS;
ww_WRDATA <= WRDATA;
DATAOUT <= ww_DATAOUT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLK~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLK~combout\);

\DATAOUT[31]~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \DATAOUT[31]~0_combout\);

-- Location: LCFF_X19_Y24_N17
\dataMemory[159][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[159][0]~regout\);

-- Location: LCFF_X17_Y23_N29
\dataMemory[175][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[175][0]~regout\);

-- Location: LCFF_X17_Y23_N3
\dataMemory[143][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[143][0]~regout\);

-- Location: LCCOMB_X17_Y23_N2
\Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~7_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[175][0]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[143][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[143][0]~regout\,
	datad => \dataMemory[175][0]~regout\,
	combout => \Mux3~7_combout\);

-- Location: LCFF_X19_Y24_N31
\dataMemory[191][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[191][0]~regout\);

-- Location: LCCOMB_X19_Y24_N16
\Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~8_combout\ = (\ADDRESS~combout\(4) & ((\Mux3~7_combout\ & (\dataMemory[191][0]~regout\)) # (!\Mux3~7_combout\ & ((\dataMemory[159][0]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[191][0]~regout\,
	datac => \dataMemory[159][0]~regout\,
	datad => \Mux3~7_combout\,
	combout => \Mux3~8_combout\);

-- Location: LCFF_X24_Y19_N9
\dataMemory[111][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[111][0]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[111][0]~regout\);

-- Location: LCFF_X25_Y17_N21
\dataMemory[71][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[71][0]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[71][0]~regout\);

-- Location: LCFF_X18_Y18_N5
\dataMemory[127][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[127][0]~feeder_combout\,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[127][0]~regout\);

-- Location: LCFF_X22_Y15_N5
\dataMemory[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[31][0]~regout\);

-- Location: LCFF_X10_Y16_N15
\dataMemory[59][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[59][0]~regout\);

-- Location: LCFF_X14_Y16_N25
\dataMemory[55][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[55][0]~feeder_combout\,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[55][0]~regout\);

-- Location: LCFF_X8_Y16_N21
\dataMemory[51][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[51][0]~regout\);

-- Location: LCCOMB_X8_Y16_N20
\Mux3~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[55][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[51][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[51][0]~regout\,
	datad => \dataMemory[55][0]~regout\,
	combout => \Mux3~27_combout\);

-- Location: LCFF_X21_Y20_N9
\dataMemory[63][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[63][0]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[63][0]~regout\);

-- Location: LCCOMB_X10_Y16_N14
\Mux3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~28_combout\ = (\Mux3~27_combout\ & (((\dataMemory[63][0]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux3~27_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[59][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~27_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[59][0]~regout\,
	datad => \dataMemory[63][0]~regout\,
	combout => \Mux3~28_combout\);

-- Location: LCFF_X20_Y20_N1
\dataMemory[239][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[239][0]~regout\);

-- Location: LCFF_X24_Y16_N11
\dataMemory[207][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[207][0]~feeder_combout\,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[207][0]~regout\);

-- Location: LCFF_X14_Y22_N9
\dataMemory[219][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[219][1]~feeder_combout\,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[219][1]~regout\);

-- Location: LCFF_X14_Y24_N1
\dataMemory[107][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[107][1]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[107][1]~regout\);

-- Location: LCFF_X9_Y24_N1
\dataMemory[139][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[139][1]~feeder_combout\,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[139][1]~regout\);

-- Location: LCFF_X9_Y24_N15
\dataMemory[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[11][1]~regout\);

-- Location: LCCOMB_X9_Y24_N14
\Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[139][1]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[11][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[11][1]~regout\,
	datad => \dataMemory[139][1]~regout\,
	combout => \Mux2~4_combout\);

-- Location: LCFF_X8_Y18_N17
\dataMemory[187][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[187][1]~regout\);

-- Location: LCFF_X6_Y17_N25
\dataMemory[123][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[123][1]~feeder_combout\,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[123][1]~regout\);

-- Location: LCFF_X7_Y18_N17
\dataMemory[59][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[59][1]~regout\);

-- Location: LCCOMB_X7_Y18_N16
\Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~7_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[123][1]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[59][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[59][1]~regout\,
	datad => \dataMemory[123][1]~regout\,
	combout => \Mux2~7_combout\);

-- Location: LCFF_X8_Y18_N11
\dataMemory[251][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[251][1]~regout\);

-- Location: LCCOMB_X8_Y18_N16
\Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~8_combout\ = (\ADDRESS~combout\(7) & ((\Mux2~7_combout\ & (\dataMemory[251][1]~regout\)) # (!\Mux2~7_combout\ & ((\dataMemory[187][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[251][1]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[187][1]~regout\,
	datad => \Mux2~7_combout\,
	combout => \Mux2~8_combout\);

-- Location: LCFF_X18_Y20_N17
\dataMemory[87][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[87][1]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[87][1]~regout\);

-- Location: LCFF_X20_Y16_N13
\dataMemory[183][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[183][1]~regout\);

-- Location: LCFF_X10_Y17_N1
\dataMemory[131][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[131][1]~regout\);

-- Location: LCFF_X10_Y17_N15
\dataMemory[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[3][1]~regout\);

-- Location: LCCOMB_X10_Y17_N14
\Mux2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~24_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[131][1]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[3][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[3][1]~regout\,
	datad => \dataMemory[131][1]~regout\,
	combout => \Mux2~24_combout\);

-- Location: LCFF_X11_Y16_N7
\dataMemory[179][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[179][1]~regout\);

-- Location: LCFF_X8_Y15_N13
\dataMemory[115][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[115][1]~regout\);

-- Location: LCFF_X8_Y15_N3
\dataMemory[51][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[51][1]~regout\);

-- Location: LCCOMB_X8_Y15_N2
\Mux2~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~27_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[115][1]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[51][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[51][1]~regout\,
	datad => \dataMemory[115][1]~regout\,
	combout => \Mux2~27_combout\);

-- Location: LCFF_X12_Y16_N13
\dataMemory[243][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[243][1]~regout\);

-- Location: LCCOMB_X11_Y16_N6
\Mux2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~28_combout\ = (\ADDRESS~combout\(7) & ((\Mux2~27_combout\ & (\dataMemory[243][1]~regout\)) # (!\Mux2~27_combout\ & ((\dataMemory[179][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[243][1]~regout\,
	datac => \dataMemory[179][1]~regout\,
	datad => \Mux2~27_combout\,
	combout => \Mux2~28_combout\);

-- Location: LCFF_X17_Y19_N17
\dataMemory[159][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[159][1]~regout\);

-- Location: LCFF_X24_Y16_N9
\dataMemory[207][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[207][1]~regout\);

-- Location: LCFF_X21_Y14_N3
\dataMemory[255][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[255][1]~regout\);

-- Location: LCFF_X16_Y23_N9
\dataMemory[235][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[235][2]~regout\);

-- Location: LCFF_X19_Y23_N21
\dataMemory[167][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[167][2]~regout\);

-- Location: LCFF_X23_Y19_N7
\dataMemory[175][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[175][2]~regout\);

-- Location: LCFF_X23_Y13_N1
\dataMemory[111][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[111][2]~regout\);

-- Location: LCFF_X23_Y13_N3
\dataMemory[47][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[47][2]~regout\);

-- Location: LCCOMB_X23_Y13_N2
\Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[111][2]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[47][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[47][2]~regout\,
	datad => \dataMemory[111][2]~regout\,
	combout => \Mux1~7_combout\);

-- Location: LCFF_X22_Y20_N11
\dataMemory[239][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[239][2]~feeder_combout\,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[239][2]~regout\);

-- Location: LCCOMB_X23_Y19_N6
\Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~8_combout\ = (\ADDRESS~combout\(7) & ((\Mux1~7_combout\ & (\dataMemory[239][2]~regout\)) # (!\Mux1~7_combout\ & ((\dataMemory[175][2]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[239][2]~regout\,
	datac => \dataMemory[175][2]~regout\,
	datad => \Mux1~7_combout\,
	combout => \Mux1~8_combout\);

-- Location: LCFF_X8_Y17_N9
\dataMemory[155][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[155][2]~regout\);

-- Location: LCFF_X22_Y19_N15
\dataMemory[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[31][2]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[31][2]~regout\);

-- Location: LCFF_X22_Y22_N11
\dataMemory[215][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[215][2]~regout\);

-- Location: LCFF_X14_Y22_N19
\dataMemory[219][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[219][2]~feeder_combout\,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[219][2]~regout\);

-- Location: LCFF_X21_Y22_N1
\dataMemory[211][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[211][2]~regout\);

-- Location: LCCOMB_X21_Y22_N0
\Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~17_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[219][2]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[211][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[211][2]~regout\,
	datad => \dataMemory[219][2]~regout\,
	combout => \Mux1~17_combout\);

-- Location: LCFF_X21_Y22_N19
\dataMemory[223][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[223][2]~regout\);

-- Location: LCCOMB_X21_Y22_N18
\Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~18_combout\ = (\ADDRESS~combout\(2) & ((\Mux1~17_combout\ & ((\dataMemory[223][2]~regout\))) # (!\Mux1~17_combout\ & (\dataMemory[215][2]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[215][2]~regout\,
	datac => \dataMemory[223][2]~regout\,
	datad => \Mux1~17_combout\,
	combout => \Mux1~18_combout\);

-- Location: LCFF_X24_Y19_N29
\dataMemory[79][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[79][2]~feeder_combout\,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[79][2]~regout\);

-- Location: LCFF_X11_Y19_N7
\dataMemory[139][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[139][2]~regout\);

-- Location: LCFF_X15_Y16_N9
\dataMemory[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[15][2]~feeder_combout\,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[15][2]~regout\);

-- Location: LCFF_X20_Y13_N5
\dataMemory[207][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[207][2]~regout\);

-- Location: LCFF_X7_Y16_N19
\dataMemory[123][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[123][2]~regout\);

-- Location: LCFF_X17_Y14_N1
\dataMemory[119][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[119][2]~feeder_combout\,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[119][2]~regout\);

-- Location: LCFF_X8_Y15_N1
\dataMemory[115][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[115][2]~regout\);

-- Location: LCCOMB_X8_Y15_N0
\Mux1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~31_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[119][2]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[115][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[115][2]~regout\,
	datad => \dataMemory[119][2]~regout\,
	combout => \Mux1~31_combout\);

-- Location: LCFF_X18_Y18_N9
\dataMemory[127][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[127][2]~feeder_combout\,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[127][2]~regout\);

-- Location: LCCOMB_X7_Y16_N18
\Mux1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~32_combout\ = (\ADDRESS~combout\(3) & ((\Mux1~31_combout\ & (\dataMemory[127][2]~regout\)) # (!\Mux1~31_combout\ & ((\dataMemory[123][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[127][2]~regout\,
	datac => \dataMemory[123][2]~regout\,
	datad => \Mux1~31_combout\,
	combout => \Mux1~32_combout\);

-- Location: LCFF_X16_Y14_N23
\dataMemory[183][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[183][2]~regout\);

-- Location: LCFF_X11_Y15_N29
\dataMemory[187][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[187][2]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[187][2]~regout\);

-- Location: LCFF_X11_Y15_N31
\dataMemory[179][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[179][2]~regout\);

-- Location: LCCOMB_X11_Y15_N30
\Mux1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~33_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[187][2]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[179][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[179][2]~regout\,
	datad => \dataMemory[187][2]~regout\,
	combout => \Mux1~33_combout\);

-- Location: LCFF_X16_Y14_N29
\dataMemory[191][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[191][2]~regout\);

-- Location: LCCOMB_X16_Y14_N22
\Mux1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~34_combout\ = (\ADDRESS~combout\(2) & ((\Mux1~33_combout\ & (\dataMemory[191][2]~regout\)) # (!\Mux1~33_combout\ & ((\dataMemory[183][2]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[191][2]~regout\,
	datac => \dataMemory[183][2]~regout\,
	datad => \Mux1~33_combout\,
	combout => \Mux1~34_combout\);

-- Location: LCFF_X14_Y16_N7
\dataMemory[55][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[55][2]~regout\);

-- Location: LCFF_X7_Y16_N17
\dataMemory[59][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[59][2]~feeder_combout\,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[59][2]~regout\);

-- Location: LCFF_X8_Y16_N23
\dataMemory[51][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[51][2]~regout\);

-- Location: LCCOMB_X8_Y16_N22
\Mux1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~35_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[59][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[51][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[51][2]~regout\,
	datad => \dataMemory[59][2]~regout\,
	combout => \Mux1~35_combout\);

-- Location: LCFF_X22_Y15_N27
\dataMemory[63][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[63][2]~regout\);

-- Location: LCCOMB_X14_Y16_N6
\Mux1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~36_combout\ = (\ADDRESS~combout\(2) & ((\Mux1~35_combout\ & (\dataMemory[63][2]~regout\)) # (!\Mux1~35_combout\ & ((\dataMemory[55][2]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[63][2]~regout\,
	datac => \dataMemory[55][2]~regout\,
	datad => \Mux1~35_combout\,
	combout => \Mux1~36_combout\);

-- Location: LCCOMB_X8_Y16_N24
\Mux1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~37_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\Mux1~34_combout\))) # (!\ADDRESS~combout\(7) & (\Mux1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux1~36_combout\,
	datad => \Mux1~34_combout\,
	combout => \Mux1~37_combout\);

-- Location: LCFF_X6_Y16_N21
\dataMemory[251][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[251][2]~regout\);

-- Location: LCFF_X21_Y16_N31
\dataMemory[247][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[247][2]~regout\);

-- Location: LCFF_X12_Y16_N7
\dataMemory[243][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[243][2]~regout\);

-- Location: LCCOMB_X12_Y16_N6
\Mux1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~38_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[247][2]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[243][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[243][2]~regout\,
	datad => \dataMemory[247][2]~regout\,
	combout => \Mux1~38_combout\);

-- Location: LCFF_X21_Y14_N13
\dataMemory[255][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[255][2]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[255][2]~regout\);

-- Location: LCCOMB_X6_Y16_N20
\Mux1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~39_combout\ = (\Mux1~38_combout\ & (((\dataMemory[255][2]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux1~38_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[251][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~38_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[251][2]~regout\,
	datad => \dataMemory[255][2]~regout\,
	combout => \Mux1~39_combout\);

-- Location: LCCOMB_X7_Y16_N10
\Mux1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~40_combout\ = (\ADDRESS~combout\(6) & ((\Mux1~37_combout\ & ((\Mux1~39_combout\))) # (!\Mux1~37_combout\ & (\Mux1~32_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux1~32_combout\,
	datac => \Mux1~39_combout\,
	datad => \Mux1~37_combout\,
	combout => \Mux1~40_combout\);

-- Location: LCFF_X8_Y20_N1
\dataMemory[123][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[123][3]~regout\);

-- Location: LCFF_X17_Y22_N1
\dataMemory[119][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[119][3]~regout\);

-- Location: LCFF_X11_Y14_N15
\dataMemory[151][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[151][3]~regout\);

-- Location: LCFF_X12_Y14_N1
\dataMemory[135][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[135][3]~regout\);

-- Location: LCCOMB_X12_Y14_N0
\Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~10_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[151][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[135][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[135][3]~regout\,
	datad => \dataMemory[151][3]~regout\,
	combout => \Mux0~10_combout\);

-- Location: LCFF_X10_Y19_N5
\dataMemory[147][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[147][3]~regout\);

-- Location: LCFF_X8_Y19_N5
\dataMemory[59][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[59][3]~feeder_combout\,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[59][3]~regout\);

-- Location: LCFF_X22_Y16_N25
\dataMemory[47][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[47][3]~regout\);

-- Location: LCFF_X22_Y19_N13
\dataMemory[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[31][3]~regout\);

-- Location: LCFF_X22_Y16_N19
\dataMemory[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[15][3]~regout\);

-- Location: LCCOMB_X22_Y16_N18
\Mux0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~27_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[31][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[15][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[15][3]~regout\,
	datad => \dataMemory[31][3]~regout\,
	combout => \Mux0~27_combout\);

-- Location: LCFF_X22_Y18_N9
\dataMemory[63][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[63][3]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[63][3]~regout\);

-- Location: LCCOMB_X22_Y16_N24
\Mux0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~28_combout\ = (\ADDRESS~combout\(5) & ((\Mux0~27_combout\ & ((\dataMemory[63][3]~regout\))) # (!\Mux0~27_combout\ & (\dataMemory[47][3]~regout\)))) # (!\ADDRESS~combout\(5) & (\Mux0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux0~27_combout\,
	datac => \dataMemory[47][3]~regout\,
	datad => \dataMemory[63][3]~regout\,
	combout => \Mux0~28_combout\);

-- Location: LCFF_X11_Y18_N23
\dataMemory[227][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[227][3]~regout\);

-- Location: LCFF_X11_Y18_N21
\dataMemory[195][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[195][3]~regout\);

-- Location: LCCOMB_X11_Y18_N20
\Mux0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~35_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[227][3]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[195][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[195][3]~regout\,
	datad => \dataMemory[227][3]~regout\,
	combout => \Mux0~35_combout\);

-- Location: LCFF_X21_Y22_N21
\dataMemory[223][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[223][3]~regout\);

-- Location: LCFF_X20_Y20_N21
\dataMemory[207][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[207][3]~regout\);

-- Location: LCCOMB_X20_Y20_N20
\Mux0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~38_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[223][3]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[207][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[207][3]~regout\,
	datad => \dataMemory[223][3]~regout\,
	combout => \Mux0~38_combout\);

-- Location: LCFF_X20_Y23_N17
\dataMemory[231][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[231][4]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[231][4]~regout\);

-- Location: LCFF_X15_Y23_N3
\dataMemory[203][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[203][4]~feeder_combout\,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[203][4]~regout\);

-- Location: LCFF_X7_Y21_N3
\dataMemory[147][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[147][4]~regout\);

-- Location: LCFF_X8_Y21_N3
\dataMemory[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[19][4]~regout\);

-- Location: LCCOMB_X8_Y21_N2
\Mux2052~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[147][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[19][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[19][4]~regout\,
	datad => \dataMemory[147][4]~regout\,
	combout => \Mux2052~20_combout\);

-- Location: LCFF_X11_Y18_N27
\dataMemory[227][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[227][4]~feeder_combout\,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[227][4]~regout\);

-- Location: LCFF_X10_Y20_N1
\dataMemory[67][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[67][4]~regout\);

-- Location: LCFF_X10_Y20_N27
\dataMemory[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[3][4]~regout\);

-- Location: LCCOMB_X10_Y20_N26
\Mux2052~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~24_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[67][4]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[3][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[3][4]~regout\,
	datad => \dataMemory[67][4]~regout\,
	combout => \Mux2052~24_combout\);

-- Location: LCFF_X19_Y21_N17
\dataMemory[95][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[95][4]~regout\);

-- Location: LCFF_X23_Y15_N7
\dataMemory[63][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[63][4]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[63][4]~regout\);

-- Location: LCFF_X22_Y14_N7
\dataMemory[255][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[255][4]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[255][4]~regout\);

-- Location: LCFF_X12_Y15_N15
\dataMemory[151][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[151][5]~regout\);

-- Location: LCFF_X8_Y17_N1
\dataMemory[155][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[155][5]~regout\);

-- Location: LCFF_X8_Y17_N27
\dataMemory[147][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[147][5]~regout\);

-- Location: LCCOMB_X8_Y17_N26
\Mux2053~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~0_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[155][5]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[147][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[147][5]~regout\,
	datad => \dataMemory[155][5]~regout\,
	combout => \Mux2053~0_combout\);

-- Location: LCFF_X16_Y19_N11
\dataMemory[159][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[159][5]~regout\);

-- Location: LCCOMB_X12_Y15_N14
\Mux2053~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~1_combout\ = (\ADDRESS~combout\(2) & ((\Mux2053~0_combout\ & (\dataMemory[159][5]~regout\)) # (!\Mux2053~0_combout\ & ((\dataMemory[151][5]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2053~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[159][5]~regout\,
	datac => \dataMemory[151][5]~regout\,
	datad => \Mux2053~0_combout\,
	combout => \Mux2053~1_combout\);

-- Location: LCFF_X22_Y14_N29
\dataMemory[223][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[223][5]~feeder_combout\,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[223][5]~regout\);

-- Location: LCFF_X21_Y15_N1
\dataMemory[47][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[47][5]~feeder_combout\,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[47][5]~regout\);

-- Location: LCFF_X25_Y21_N17
\dataMemory[79][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[79][5]~feeder_combout\,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[79][5]~regout\);

-- Location: LCFF_X15_Y13_N1
\dataMemory[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[11][5]~regout\);

-- Location: LCFF_X15_Y13_N3
\dataMemory[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[3][5]~regout\);

-- Location: LCCOMB_X15_Y13_N2
\Mux2053~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~24_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[11][5]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[3][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[3][5]~regout\,
	datad => \dataMemory[11][5]~regout\,
	combout => \Mux2053~24_combout\);

-- Location: LCFF_X17_Y14_N15
\dataMemory[119][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[119][5]~regout\);

-- Location: LCFF_X16_Y14_N19
\dataMemory[183][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[183][5]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[183][5]~regout\);

-- Location: LCFF_X17_Y15_N5
\dataMemory[55][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[55][5]~regout\);

-- Location: LCCOMB_X17_Y15_N4
\Mux2053~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~31_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[183][5]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[55][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[55][5]~regout\,
	datad => \dataMemory[183][5]~regout\,
	combout => \Mux2053~31_combout\);

-- Location: LCFF_X17_Y14_N29
\dataMemory[247][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[247][5]~regout\);

-- Location: LCCOMB_X17_Y14_N14
\Mux2053~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2053~31_combout\ & (\dataMemory[247][5]~regout\)) # (!\Mux2053~31_combout\ & ((\dataMemory[119][5]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2053~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[247][5]~regout\,
	datac => \dataMemory[119][5]~regout\,
	datad => \Mux2053~31_combout\,
	combout => \Mux2053~32_combout\);

-- Location: LCFF_X8_Y18_N7
\dataMemory[187][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[187][5]~regout\);

-- Location: LCFF_X7_Y16_N7
\dataMemory[123][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[123][5]~regout\);

-- Location: LCFF_X7_Y18_N15
\dataMemory[59][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[59][5]~regout\);

-- Location: LCCOMB_X7_Y18_N14
\Mux2053~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~33_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[123][5]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[59][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[59][5]~regout\,
	datad => \dataMemory[123][5]~regout\,
	combout => \Mux2053~33_combout\);

-- Location: LCFF_X8_Y18_N29
\dataMemory[251][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[251][5]~regout\);

-- Location: LCCOMB_X8_Y18_N28
\Mux2053~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2053~33_combout\ & ((\dataMemory[251][5]~regout\))) # (!\Mux2053~33_combout\ & (\dataMemory[187][5]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2053~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[187][5]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[251][5]~regout\,
	datad => \Mux2053~33_combout\,
	combout => \Mux2053~34_combout\);

-- Location: LCFF_X9_Y15_N15
\dataMemory[179][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[179][5]~regout\);

-- Location: LCFF_X8_Y15_N23
\dataMemory[115][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[115][5]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[115][5]~regout\);

-- Location: LCFF_X9_Y15_N9
\dataMemory[51][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[51][5]~regout\);

-- Location: LCCOMB_X9_Y15_N8
\Mux2053~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~35_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[115][5]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[51][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[51][5]~regout\,
	datad => \dataMemory[115][5]~regout\,
	combout => \Mux2053~35_combout\);

-- Location: LCFF_X5_Y15_N23
\dataMemory[243][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[243][5]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[243][5]~regout\);

-- Location: LCCOMB_X9_Y15_N14
\Mux2053~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2053~35_combout\ & ((\dataMemory[243][5]~regout\))) # (!\Mux2053~35_combout\ & (\dataMemory[179][5]~regout\)))) # (!\ADDRESS~combout\(7) & (\Mux2053~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2053~35_combout\,
	datac => \dataMemory[179][5]~regout\,
	datad => \dataMemory[243][5]~regout\,
	combout => \Mux2053~36_combout\);

-- Location: LCCOMB_X17_Y18_N2
\Mux2053~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~37_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2053~34_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\Mux2053~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2053~36_combout\,
	datad => \Mux2053~34_combout\,
	combout => \Mux2053~37_combout\);

-- Location: LCFF_X23_Y21_N19
\dataMemory[127][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[127][5]~regout\);

-- Location: LCFF_X19_Y24_N15
\dataMemory[191][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[191][5]~regout\);

-- Location: LCFF_X23_Y21_N1
\dataMemory[63][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[63][5]~regout\);

-- Location: LCCOMB_X23_Y21_N0
\Mux2053~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~38_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[191][5]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[63][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[63][5]~regout\,
	datad => \dataMemory[191][5]~regout\,
	combout => \Mux2053~38_combout\);

-- Location: LCFF_X24_Y14_N21
\dataMemory[255][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[255][5]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[255][5]~regout\);

-- Location: LCCOMB_X23_Y21_N18
\Mux2053~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~39_combout\ = (\ADDRESS~combout\(6) & ((\Mux2053~38_combout\ & (\dataMemory[255][5]~regout\)) # (!\Mux2053~38_combout\ & ((\dataMemory[127][5]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2053~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[255][5]~regout\,
	datac => \dataMemory[127][5]~regout\,
	datad => \Mux2053~38_combout\,
	combout => \Mux2053~39_combout\);

-- Location: LCCOMB_X17_Y18_N12
\Mux2053~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~40_combout\ = (\ADDRESS~combout\(2) & ((\Mux2053~37_combout\ & (\Mux2053~39_combout\)) # (!\Mux2053~37_combout\ & ((\Mux2053~32_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2053~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2053~39_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2053~32_combout\,
	datad => \Mux2053~37_combout\,
	combout => \Mux2053~40_combout\);

-- Location: LCFF_X19_Y17_N7
\dataMemory[167][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[167][6]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[167][6]~regout\);

-- Location: LCFF_X19_Y14_N7
\dataMemory[163][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[163][6]~regout\);

-- Location: LCCOMB_X19_Y14_N6
\Mux2054~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~0_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[167][6]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[163][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[163][6]~regout\,
	datad => \dataMemory[167][6]~regout\,
	combout => \Mux2054~0_combout\);

-- Location: LCFF_X16_Y19_N21
\dataMemory[151][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[151][6]~feeder_combout\,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[151][6]~regout\);

-- Location: LCFF_X11_Y19_N13
\dataMemory[143][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[143][6]~regout\);

-- Location: LCFF_X11_Y21_N15
\dataMemory[115][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[115][6]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[115][6]~regout\);

-- Location: LCFF_X22_Y17_N5
\dataMemory[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[31][6]~regout\);

-- Location: LCFF_X23_Y17_N23
\dataMemory[47][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[47][6]~regout\);

-- Location: LCFF_X23_Y17_N21
\dataMemory[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[15][6]~regout\);

-- Location: LCCOMB_X23_Y17_N20
\Mux2054~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~27_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[47][6]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[15][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[15][6]~regout\,
	datad => \dataMemory[47][6]~regout\,
	combout => \Mux2054~27_combout\);

-- Location: LCFF_X22_Y17_N23
\dataMemory[63][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[63][6]~regout\);

-- Location: LCCOMB_X22_Y17_N4
\Mux2054~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2054~27_combout\ & (\dataMemory[63][6]~regout\)) # (!\Mux2054~27_combout\ & ((\dataMemory[31][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2054~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[63][6]~regout\,
	datac => \dataMemory[31][6]~regout\,
	datad => \Mux2054~27_combout\,
	combout => \Mux2054~28_combout\);

-- Location: LCFF_X20_Y20_N17
\dataMemory[239][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[239][6]~regout\);

-- Location: LCFF_X21_Y13_N21
\dataMemory[223][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[223][6]~feeder_combout\,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[223][6]~regout\);

-- Location: LCFF_X20_Y20_N7
\dataMemory[207][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[207][6]~regout\);

-- Location: LCCOMB_X20_Y20_N6
\Mux2054~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~38_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[223][6]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[207][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[207][6]~regout\,
	datad => \dataMemory[223][6]~regout\,
	combout => \Mux2054~38_combout\);

-- Location: LCFF_X21_Y14_N1
\dataMemory[255][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[255][6]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[255][6]~regout\);

-- Location: LCCOMB_X20_Y20_N16
\Mux2054~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~39_combout\ = (\Mux2054~38_combout\ & (((\dataMemory[255][6]~regout\)) # (!\ADDRESS~combout\(5)))) # (!\Mux2054~38_combout\ & (\ADDRESS~combout\(5) & (\dataMemory[239][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2054~38_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[239][6]~regout\,
	datad => \dataMemory[255][6]~regout\,
	combout => \Mux2054~39_combout\);

-- Location: LCFF_X14_Y22_N7
\dataMemory[219][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[219][7]~feeder_combout\,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[219][7]~regout\);

-- Location: LCFF_X15_Y20_N13
\dataMemory[171][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[171][7]~regout\);

-- Location: LCFF_X12_Y19_N3
\dataMemory[107][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[107][7]~regout\);

-- Location: LCFF_X12_Y19_N9
\dataMemory[43][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[43][7]~regout\);

-- Location: LCCOMB_X12_Y19_N8
\Mux2055~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~2_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[107][7]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[43][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[43][7]~regout\,
	datad => \dataMemory[107][7]~regout\,
	combout => \Mux2055~2_combout\);

-- Location: LCFF_X16_Y21_N25
\dataMemory[235][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[235][7]~regout\);

-- Location: LCCOMB_X16_Y21_N24
\Mux2055~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~3_combout\ = (\ADDRESS~combout\(7) & ((\Mux2055~2_combout\ & ((\dataMemory[235][7]~regout\))) # (!\Mux2055~2_combout\ & (\dataMemory[171][7]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2055~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[171][7]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[235][7]~regout\,
	datad => \Mux2055~2_combout\,
	combout => \Mux2055~3_combout\);

-- Location: LCFF_X14_Y23_N21
\dataMemory[139][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[139][7]~regout\);

-- Location: LCFF_X10_Y23_N21
\dataMemory[75][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[75][7]~regout\);

-- Location: LCFF_X14_Y23_N3
\dataMemory[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[11][7]~regout\);

-- Location: LCCOMB_X14_Y23_N2
\Mux2055~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~4_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[75][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[11][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[11][7]~regout\,
	datad => \dataMemory[75][7]~regout\,
	combout => \Mux2055~4_combout\);

-- Location: LCFF_X15_Y23_N19
\dataMemory[203][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[203][7]~feeder_combout\,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[203][7]~regout\);

-- Location: LCCOMB_X14_Y23_N20
\Mux2055~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2055~4_combout\ & (\dataMemory[203][7]~regout\)) # (!\Mux2055~4_combout\ & ((\dataMemory[139][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2055~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[203][7]~regout\,
	datac => \dataMemory[139][7]~regout\,
	datad => \Mux2055~4_combout\,
	combout => \Mux2055~5_combout\);

-- Location: LCCOMB_X20_Y15_N12
\Mux2055~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~6_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2055~3_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\Mux2055~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2055~5_combout\,
	datad => \Mux2055~3_combout\,
	combout => \Mux2055~6_combout\);

-- Location: LCFF_X8_Y20_N13
\dataMemory[251][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[251][7]~regout\);

-- Location: LCFF_X19_Y23_N17
\dataMemory[167][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[167][7]~regout\);

-- Location: LCFF_X21_Y23_N29
\dataMemory[103][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[103][7]~regout\);

-- Location: LCFF_X19_Y23_N3
\dataMemory[39][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[39][7]~regout\);

-- Location: LCCOMB_X19_Y23_N2
\Mux2055~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~10_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[103][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[39][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[39][7]~regout\,
	datad => \dataMemory[103][7]~regout\,
	combout => \Mux2055~10_combout\);

-- Location: LCFF_X20_Y23_N11
\dataMemory[231][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[231][7]~regout\);

-- Location: LCCOMB_X20_Y23_N10
\Mux2055~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~11_combout\ = (\ADDRESS~combout\(7) & ((\Mux2055~10_combout\ & ((\dataMemory[231][7]~regout\))) # (!\Mux2055~10_combout\ & (\dataMemory[167][7]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2055~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[167][7]~regout\,
	datac => \dataMemory[231][7]~regout\,
	datad => \Mux2055~10_combout\,
	combout => \Mux2055~11_combout\);

-- Location: LCFF_X15_Y21_N31
\dataMemory[87][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[87][7]~regout\);

-- Location: LCFF_X20_Y22_N7
\dataMemory[199][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[199][7]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[199][7]~regout\);

-- Location: LCFF_X21_Y16_N21
\dataMemory[119][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[119][7]~regout\);

-- Location: LCFF_X7_Y20_N13
\dataMemory[211][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[211][7]~feeder_combout\,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[211][7]~regout\);

-- Location: LCFF_X21_Y21_N11
\dataMemory[95][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[95][7]~regout\);

-- Location: LCFF_X25_Y21_N27
\dataMemory[111][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[111][7]~regout\);

-- Location: LCFF_X25_Y21_N1
\dataMemory[79][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[79][7]~regout\);

-- Location: LCCOMB_X25_Y21_N0
\Mux2055~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~33_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[111][7]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[79][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[79][7]~regout\,
	datad => \dataMemory[111][7]~regout\,
	combout => \Mux2055~33_combout\);

-- Location: LCFF_X21_Y21_N21
\dataMemory[127][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[127][7]~regout\);

-- Location: LCCOMB_X21_Y21_N20
\Mux2055~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2055~33_combout\ & ((\dataMemory[127][7]~regout\))) # (!\Mux2055~33_combout\ & (\dataMemory[95][7]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2055~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[95][7]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[127][7]~regout\,
	datad => \Mux2055~33_combout\,
	combout => \Mux2055~34_combout\);

-- Location: LCFF_X21_Y15_N19
\dataMemory[47][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[47][7]~regout\);

-- Location: LCFF_X22_Y17_N13
\dataMemory[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[31][7]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[31][7]~regout\);

-- Location: LCFF_X23_Y17_N27
\dataMemory[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[15][7]~regout\);

-- Location: LCCOMB_X23_Y17_N26
\Mux2055~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~35_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[31][7]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[15][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[15][7]~regout\,
	datad => \dataMemory[31][7]~regout\,
	combout => \Mux2055~35_combout\);

-- Location: LCFF_X22_Y18_N3
\dataMemory[63][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[63][7]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[63][7]~regout\);

-- Location: LCCOMB_X21_Y15_N18
\Mux2055~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~36_combout\ = (\ADDRESS~combout\(5) & ((\Mux2055~35_combout\ & (\dataMemory[63][7]~regout\)) # (!\Mux2055~35_combout\ & ((\dataMemory[47][7]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2055~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[63][7]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[47][7]~regout\,
	datad => \Mux2055~35_combout\,
	combout => \Mux2055~36_combout\);

-- Location: LCCOMB_X21_Y15_N20
\Mux2055~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~37_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux2055~34_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & ((\Mux2055~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2055~34_combout\,
	datad => \Mux2055~36_combout\,
	combout => \Mux2055~37_combout\);

-- Location: LCFF_X22_Y14_N25
\dataMemory[255][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[255][7]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[255][7]~regout\);

-- Location: LCFF_X25_Y17_N11
\dataMemory[110][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[110][0]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[110][0]~regout\);

-- Location: LCFF_X20_Y14_N17
\dataMemory[166][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[166][0]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[166][0]~regout\);

-- Location: LCFF_X18_Y21_N9
\dataMemory[46][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[46][0]~regout\);

-- Location: LCFF_X18_Y14_N1
\dataMemory[150][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[150][0]~regout\);

-- Location: LCFF_X10_Y22_N13
\dataMemory[90][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[90][0]~regout\);

-- Location: LCFF_X15_Y16_N31
\dataMemory[142][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[142][0]~feeder_combout\,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[142][0]~regout\);

-- Location: LCFF_X15_Y21_N19
\dataMemory[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[10][0]~feeder_combout\,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[10][0]~regout\);

-- Location: LCFF_X16_Y17_N1
\dataMemory[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[2][0]~regout\);

-- Location: LCCOMB_X16_Y17_N0
\Mux2056~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[10][0]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[2][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[2][0]~regout\,
	datad => \dataMemory[10][0]~regout\,
	combout => \Mux2056~24_combout\);

-- Location: LCFF_X24_Y20_N25
\dataMemory[198][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[198][0]~regout\);

-- Location: LCFF_X24_Y20_N27
\dataMemory[194][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[194][0]~regout\);

-- Location: LCCOMB_X24_Y20_N26
\Mux2056~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[198][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[194][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[194][0]~regout\,
	datad => \dataMemory[198][0]~regout\,
	combout => \Mux2056~27_combout\);

-- Location: LCFF_X24_Y15_N3
\dataMemory[118][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[118][0]~regout\);

-- Location: LCFF_X20_Y16_N21
\dataMemory[182][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[182][0]~regout\);

-- Location: LCFF_X19_Y13_N11
\dataMemory[54][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[54][0]~regout\);

-- Location: LCCOMB_X19_Y13_N10
\Mux2056~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~31_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[182][0]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[54][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[54][0]~regout\,
	datad => \dataMemory[182][0]~regout\,
	combout => \Mux2056~31_combout\);

-- Location: LCFF_X20_Y18_N9
\dataMemory[246][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[246][0]~feeder_combout\,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[246][0]~regout\);

-- Location: LCCOMB_X24_Y15_N2
\Mux2056~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2056~31_combout\ & (\dataMemory[246][0]~regout\)) # (!\Mux2056~31_combout\ & ((\dataMemory[118][0]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2056~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[246][0]~regout\,
	datac => \dataMemory[118][0]~regout\,
	datad => \Mux2056~31_combout\,
	combout => \Mux2056~32_combout\);

-- Location: LCFF_X6_Y16_N11
\dataMemory[242][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[242][0]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[242][0]~regout\);

-- Location: LCFF_X19_Y24_N3
\dataMemory[190][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[190][0]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[190][0]~regout\);

-- Location: LCFF_X23_Y21_N17
\dataMemory[62][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[62][0]~regout\);

-- Location: LCCOMB_X23_Y21_N16
\Mux2056~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~38_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[190][0]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[62][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[62][0]~regout\,
	datad => \dataMemory[190][0]~regout\,
	combout => \Mux2056~38_combout\);

-- Location: LCFF_X12_Y19_N7
\dataMemory[106][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[106][1]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[106][1]~regout\);

-- Location: LCFF_X11_Y21_N3
\dataMemory[114][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[114][1]~regout\);

-- Location: LCFF_X12_Y15_N25
\dataMemory[150][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[150][1]~feeder_combout\,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[150][1]~regout\);

-- Location: LCFF_X11_Y19_N25
\dataMemory[142][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[142][1]~regout\);

-- Location: LCFF_X18_Y17_N7
\dataMemory[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[22][1]~regout\);

-- Location: LCFF_X19_Y16_N21
\dataMemory[38][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[38][1]~regout\);

-- Location: LCFF_X16_Y16_N29
\dataMemory[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[6][1]~regout\);

-- Location: LCCOMB_X16_Y16_N28
\Mux2057~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[38][1]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[6][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[6][1]~regout\,
	datad => \dataMemory[38][1]~regout\,
	combout => \Mux2057~22_combout\);

-- Location: LCFF_X19_Y13_N25
\dataMemory[54][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[54][1]~regout\);

-- Location: LCCOMB_X18_Y17_N6
\Mux2057~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2057~22_combout\ & (\dataMemory[54][1]~regout\)) # (!\Mux2057~22_combout\ & ((\dataMemory[22][1]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2057~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[54][1]~regout\,
	datac => \dataMemory[22][1]~regout\,
	datad => \Mux2057~22_combout\,
	combout => \Mux2057~23_combout\);

-- Location: LCFF_X22_Y17_N7
\dataMemory[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[30][1]~regout\);

-- Location: LCFF_X16_Y12_N5
\dataMemory[46][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[46][1]~regout\);

-- Location: LCFF_X15_Y16_N1
\dataMemory[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[14][1]~regout\);

-- Location: LCCOMB_X15_Y16_N0
\Mux2057~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~27_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[46][1]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[14][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[14][1]~regout\,
	datad => \dataMemory[46][1]~regout\,
	combout => \Mux2057~27_combout\);

-- Location: LCFF_X22_Y17_N29
\dataMemory[62][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[62][1]~regout\);

-- Location: LCCOMB_X22_Y17_N6
\Mux2057~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2057~27_combout\ & (\dataMemory[62][1]~regout\)) # (!\Mux2057~27_combout\ & ((\dataMemory[30][1]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2057~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[62][1]~regout\,
	datac => \dataMemory[30][1]~regout\,
	datad => \Mux2057~27_combout\,
	combout => \Mux2057~28_combout\);

-- Location: LCFF_X20_Y20_N3
\dataMemory[238][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[238][1]~regout\);

-- Location: LCFF_X21_Y22_N9
\dataMemory[222][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[222][1]~feeder_combout\,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[222][1]~regout\);

-- Location: LCFF_X20_Y20_N29
\dataMemory[206][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[206][1]~regout\);

-- Location: LCCOMB_X20_Y20_N28
\Mux2057~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~38_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[222][1]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[206][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[206][1]~regout\,
	datad => \dataMemory[222][1]~regout\,
	combout => \Mux2057~38_combout\);

-- Location: LCFF_X21_Y14_N15
\dataMemory[254][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[254][1]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[254][1]~regout\);

-- Location: LCCOMB_X20_Y20_N2
\Mux2057~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~39_combout\ = (\ADDRESS~combout\(5) & ((\Mux2057~38_combout\ & (\dataMemory[254][1]~regout\)) # (!\Mux2057~38_combout\ & ((\dataMemory[238][1]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2057~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[254][1]~regout\,
	datac => \dataMemory[238][1]~regout\,
	datad => \Mux2057~38_combout\,
	combout => \Mux2057~39_combout\);

-- Location: LCFF_X18_Y23_N25
\dataMemory[166][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[166][2]~regout\);

-- Location: LCFF_X21_Y23_N7
\dataMemory[102][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[102][2]~regout\);

-- Location: LCFF_X18_Y23_N11
\dataMemory[38][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[38][2]~regout\);

-- Location: LCCOMB_X18_Y23_N10
\Mux2058~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~0_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[102][2]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[38][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[38][2]~regout\,
	datad => \dataMemory[102][2]~regout\,
	combout => \Mux2058~0_combout\);

-- Location: LCFF_X25_Y20_N7
\dataMemory[230][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[230][2]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[230][2]~regout\);

-- Location: LCCOMB_X18_Y23_N24
\Mux2058~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~1_combout\ = (\Mux2058~0_combout\ & (((\dataMemory[230][2]~regout\)) # (!\ADDRESS~combout\(7)))) # (!\Mux2058~0_combout\ & (\ADDRESS~combout\(7) & (\dataMemory[166][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2058~0_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[166][2]~regout\,
	datad => \dataMemory[230][2]~regout\,
	combout => \Mux2058~1_combout\);

-- Location: LCFF_X18_Y20_N13
\dataMemory[86][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[86][2]~regout\);

-- Location: LCFF_X20_Y18_N17
\dataMemory[246][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[246][2]~regout\);

-- Location: LCFF_X8_Y20_N11
\dataMemory[122][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[122][2]~regout\);

-- Location: LCFF_X7_Y20_N3
\dataMemory[210][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[210][2]~regout\);

-- Location: LCFF_X21_Y17_N23
\dataMemory[226][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[226][2]~regout\);

-- Location: LCFF_X25_Y18_N27
\dataMemory[194][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[194][2]~feeder_combout\,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[194][2]~regout\);

-- Location: LCFF_X18_Y16_N27
\dataMemory[174][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[174][2]~regout\);

-- Location: LCFF_X19_Y24_N21
\dataMemory[158][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[158][2]~feeder_combout\,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[158][2]~regout\);

-- Location: LCFF_X18_Y16_N13
\dataMemory[142][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[142][2]~regout\);

-- Location: LCCOMB_X18_Y16_N12
\Mux2058~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[158][2]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[142][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[142][2]~regout\,
	datad => \dataMemory[158][2]~regout\,
	combout => \Mux2058~31_combout\);

-- Location: LCFF_X19_Y24_N19
\dataMemory[190][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[190][2]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[190][2]~regout\);

-- Location: LCCOMB_X18_Y16_N26
\Mux2058~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2058~31_combout\ & (\dataMemory[190][2]~regout\)) # (!\Mux2058~31_combout\ & ((\dataMemory[174][2]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2058~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[190][2]~regout\,
	datac => \dataMemory[174][2]~regout\,
	datad => \Mux2058~31_combout\,
	combout => \Mux2058~32_combout\);

-- Location: LCFF_X19_Y21_N19
\dataMemory[94][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[94][2]~regout\);

-- Location: LCFF_X9_Y21_N27
\dataMemory[110][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[110][2]~regout\);

-- Location: LCFF_X9_Y21_N13
\dataMemory[78][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[78][2]~regout\);

-- Location: LCCOMB_X9_Y21_N12
\Mux2058~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~33_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[110][2]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[78][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[78][2]~regout\,
	datad => \dataMemory[110][2]~regout\,
	combout => \Mux2058~33_combout\);

-- Location: LCFF_X19_Y21_N29
\dataMemory[126][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[126][2]~regout\);

-- Location: LCCOMB_X19_Y21_N28
\Mux2058~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2058~33_combout\ & ((\dataMemory[126][2]~regout\))) # (!\Mux2058~33_combout\ & (\dataMemory[94][2]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2058~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[94][2]~regout\,
	datac => \dataMemory[126][2]~regout\,
	datad => \Mux2058~33_combout\,
	combout => \Mux2058~34_combout\);

-- Location: LCFF_X18_Y21_N3
\dataMemory[46][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[46][2]~regout\);

-- Location: LCFF_X22_Y19_N19
\dataMemory[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[30][2]~regout\);

-- Location: LCFF_X22_Y19_N21
\dataMemory[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[14][2]~regout\);

-- Location: LCCOMB_X22_Y19_N20
\Mux2058~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~35_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[30][2]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[14][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[14][2]~regout\,
	datad => \dataMemory[30][2]~regout\,
	combout => \Mux2058~35_combout\);

-- Location: LCFF_X22_Y15_N23
\dataMemory[62][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[62][2]~regout\);

-- Location: LCCOMB_X18_Y21_N2
\Mux2058~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~36_combout\ = (\Mux2058~35_combout\ & (((\dataMemory[62][2]~regout\)) # (!\ADDRESS~combout\(5)))) # (!\Mux2058~35_combout\ & (\ADDRESS~combout\(5) & (\dataMemory[46][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2058~35_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[46][2]~regout\,
	datad => \dataMemory[62][2]~regout\,
	combout => \Mux2058~36_combout\);

-- Location: LCCOMB_X18_Y23_N2
\Mux2058~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~37_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux2058~34_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & ((\Mux2058~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2058~34_combout\,
	datad => \Mux2058~36_combout\,
	combout => \Mux2058~37_combout\);

-- Location: LCFF_X22_Y14_N27
\dataMemory[222][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[222][2]~regout\);

-- Location: LCFF_X22_Y13_N29
\dataMemory[238][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[238][2]~regout\);

-- Location: LCFF_X22_Y13_N19
\dataMemory[206][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[206][2]~regout\);

-- Location: LCCOMB_X22_Y13_N18
\Mux2058~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~38_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[238][2]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[206][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[206][2]~regout\,
	datad => \dataMemory[238][2]~regout\,
	combout => \Mux2058~38_combout\);

-- Location: LCFF_X22_Y14_N13
\dataMemory[254][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[254][2]~regout\);

-- Location: LCCOMB_X22_Y14_N26
\Mux2058~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~39_combout\ = (\ADDRESS~combout\(4) & ((\Mux2058~38_combout\ & (\dataMemory[254][2]~regout\)) # (!\Mux2058~38_combout\ & ((\dataMemory[222][2]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2058~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[254][2]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[222][2]~regout\,
	datad => \Mux2058~38_combout\,
	combout => \Mux2058~39_combout\);

-- Location: LCCOMB_X18_Y23_N16
\Mux2058~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2058~37_combout\ & (\Mux2058~39_combout\)) # (!\Mux2058~37_combout\ & ((\Mux2058~32_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2058~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2058~39_combout\,
	datac => \Mux2058~32_combout\,
	datad => \Mux2058~37_combout\,
	combout => \Mux2058~40_combout\);

-- Location: LCFF_X17_Y19_N5
\dataMemory[158][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[158][3]~regout\);

-- Location: LCFF_X18_Y19_N13
\dataMemory[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[30][3]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[30][3]~regout\);

-- Location: LCFF_X12_Y22_N9
\dataMemory[106][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[106][3]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[106][3]~regout\);

-- Location: LCFF_X24_Y22_N11
\dataMemory[102][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[102][3]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[102][3]~regout\);

-- Location: LCFF_X24_Y21_N13
\dataMemory[98][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[98][3]~regout\);

-- Location: LCCOMB_X24_Y21_N12
\Mux2059~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~10_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[102][3]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[98][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[98][3]~regout\,
	datad => \dataMemory[102][3]~regout\,
	combout => \Mux2059~10_combout\);

-- Location: LCFF_X24_Y21_N3
\dataMemory[110][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[110][3]~regout\);

-- Location: LCCOMB_X24_Y21_N2
\Mux2059~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux2059~10_combout\ & ((\dataMemory[110][3]~regout\))) # (!\Mux2059~10_combout\ & (\dataMemory[106][3]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2059~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[106][3]~regout\,
	datac => \dataMemory[110][3]~regout\,
	datad => \Mux2059~10_combout\,
	combout => \Mux2059~11_combout\);

-- Location: LCFF_X10_Y18_N23
\dataMemory[122][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[122][3]~regout\);

-- Location: LCFF_X10_Y18_N13
\dataMemory[58][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[58][3]~regout\);

-- Location: LCCOMB_X10_Y18_N12
\Mux2059~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~33_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[122][3]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[58][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[58][3]~regout\,
	datad => \dataMemory[122][3]~regout\,
	combout => \Mux2059~33_combout\);

-- Location: LCFF_X6_Y16_N29
\dataMemory[242][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[242][3]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[242][3]~regout\);

-- Location: LCFF_X24_Y14_N17
\dataMemory[254][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[254][3]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[254][3]~regout\);

-- Location: LCFF_X20_Y15_N17
\dataMemory[174][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[174][4]~feeder_combout\,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[174][4]~regout\);

-- Location: LCFF_X7_Y17_N29
\dataMemory[150][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[150][4]~regout\);

-- Location: LCFF_X8_Y17_N7
\dataMemory[154][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[154][4]~regout\);

-- Location: LCFF_X8_Y17_N25
\dataMemory[146][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[146][4]~regout\);

-- Location: LCCOMB_X8_Y17_N24
\Mux2060~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~2_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[154][4]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[146][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[146][4]~regout\,
	datad => \dataMemory[154][4]~regout\,
	combout => \Mux2060~2_combout\);

-- Location: LCFF_X7_Y17_N11
\dataMemory[158][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[158][4]~regout\);

-- Location: LCCOMB_X7_Y17_N10
\Mux2060~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2060~2_combout\ & ((\dataMemory[158][4]~regout\))) # (!\Mux2060~2_combout\ & (\dataMemory[150][4]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2060~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[150][4]~regout\,
	datac => \dataMemory[158][4]~regout\,
	datad => \Mux2060~2_combout\,
	combout => \Mux2060~3_combout\);

-- Location: LCFF_X11_Y19_N15
\dataMemory[138][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[138][4]~regout\);

-- Location: LCFF_X14_Y14_N23
\dataMemory[134][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[134][4]~regout\);

-- Location: LCFF_X14_Y14_N9
\dataMemory[130][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[130][4]~regout\);

-- Location: LCCOMB_X14_Y14_N8
\Mux2060~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~4_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[134][4]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[130][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[130][4]~regout\,
	datad => \dataMemory[134][4]~regout\,
	combout => \Mux2060~4_combout\);

-- Location: LCFF_X23_Y19_N19
\dataMemory[142][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[142][4]~regout\);

-- Location: LCCOMB_X11_Y19_N14
\Mux2060~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~5_combout\ = (\ADDRESS~combout\(3) & ((\Mux2060~4_combout\ & (\dataMemory[142][4]~regout\)) # (!\Mux2060~4_combout\ & ((\dataMemory[138][4]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2060~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[142][4]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[138][4]~regout\,
	datad => \Mux2060~4_combout\,
	combout => \Mux2060~5_combout\);

-- Location: LCCOMB_X11_Y19_N28
\Mux2060~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~6_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2060~3_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux2060~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2060~5_combout\,
	datad => \Mux2060~3_combout\,
	combout => \Mux2060~6_combout\);

-- Location: LCFF_X18_Y13_N21
\dataMemory[190][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[190][4]~regout\);

-- Location: LCFF_X6_Y17_N7
\dataMemory[122][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[122][4]~regout\);

-- Location: LCFF_X11_Y21_N23
\dataMemory[114][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[114][4]~regout\);

-- Location: LCFF_X19_Y21_N11
\dataMemory[94][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[94][4]~regout\);

-- Location: LCFF_X25_Y17_N7
\dataMemory[110][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[110][4]~regout\);

-- Location: LCFF_X24_Y17_N5
\dataMemory[78][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[78][4]~regout\);

-- Location: LCCOMB_X24_Y17_N4
\Mux2060~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~17_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[110][4]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[78][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[78][4]~regout\,
	datad => \dataMemory[110][4]~regout\,
	combout => \Mux2060~17_combout\);

-- Location: LCFF_X19_Y21_N13
\dataMemory[126][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[126][4]~regout\);

-- Location: LCCOMB_X19_Y21_N12
\Mux2060~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~18_combout\ = (\ADDRESS~combout\(4) & ((\Mux2060~17_combout\ & ((\dataMemory[126][4]~regout\))) # (!\Mux2060~17_combout\ & (\dataMemory[94][4]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2060~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[94][4]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[126][4]~regout\,
	datad => \Mux2060~17_combout\,
	combout => \Mux2060~18_combout\);

-- Location: LCFF_X17_Y15_N9
\dataMemory[54][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[54][4]~feeder_combout\,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[54][4]~regout\);

-- Location: LCFF_X16_Y15_N7
\dataMemory[34][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[34][4]~feeder_combout\,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[34][4]~regout\);

-- Location: LCFF_X14_Y21_N7
\dataMemory[250][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[250][4]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[250][4]~regout\);

-- Location: LCFF_X10_Y22_N5
\dataMemory[90][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[90][5]~regout\);

-- Location: LCFF_X9_Y22_N5
\dataMemory[154][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[154][5]~regout\);

-- Location: LCFF_X9_Y22_N15
\dataMemory[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[26][5]~regout\);

-- Location: LCCOMB_X9_Y22_N14
\Mux2061~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~0_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\dataMemory[154][5]~regout\)) # (!\ADDRESS~combout\(7) & ((\dataMemory[26][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[154][5]~regout\,
	datac => \dataMemory[26][5]~regout\,
	datad => \ADDRESS~combout\(7),
	combout => \Mux2061~0_combout\);

-- Location: LCFF_X14_Y21_N25
\dataMemory[218][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[218][5]~feeder_combout\,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[218][5]~regout\);

-- Location: LCCOMB_X10_Y22_N4
\Mux2061~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~1_combout\ = (\Mux2061~0_combout\ & (((\dataMemory[218][5]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2061~0_combout\ & (\ADDRESS~combout\(6) & (\dataMemory[90][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2061~0_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[90][5]~regout\,
	datad => \dataMemory[218][5]~regout\,
	combout => \Mux2061~1_combout\);

-- Location: LCFF_X16_Y23_N23
\dataMemory[202][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[202][5]~feeder_combout\,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[202][5]~regout\);

-- Location: LCFF_X8_Y20_N21
\dataMemory[250][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[250][5]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[250][5]~regout\);

-- Location: LCFF_X21_Y16_N23
\dataMemory[118][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[118][5]~feeder_combout\,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[118][5]~regout\);

-- Location: LCFF_X18_Y15_N9
\dataMemory[182][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[182][5]~regout\);

-- Location: LCFF_X19_Y18_N17
\dataMemory[54][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[54][5]~regout\);

-- Location: LCCOMB_X19_Y18_N16
\Mux2061~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~17_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[182][5]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[54][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[54][5]~regout\,
	datad => \dataMemory[182][5]~regout\,
	combout => \Mux2061~17_combout\);

-- Location: LCFF_X20_Y18_N15
\dataMemory[246][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[246][5]~regout\);

-- Location: LCCOMB_X20_Y18_N14
\Mux2061~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2061~17_combout\ & ((\dataMemory[246][5]~regout\))) # (!\Mux2061~17_combout\ & (\dataMemory[118][5]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2061~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[118][5]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[246][5]~regout\,
	datad => \Mux2061~17_combout\,
	combout => \Mux2061~18_combout\);

-- Location: LCFF_X7_Y20_N31
\dataMemory[210][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[210][5]~regout\);

-- Location: LCFF_X12_Y17_N5
\dataMemory[226][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[226][5]~feeder_combout\,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[226][5]~regout\);

-- Location: LCFF_X24_Y18_N9
\dataMemory[130][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[130][5]~regout\);

-- Location: LCFF_X9_Y16_N1
\dataMemory[114][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[114][5]~regout\);

-- Location: LCFF_X10_Y15_N9
\dataMemory[178][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[178][5]~feeder_combout\,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[178][5]~regout\);

-- Location: LCFF_X9_Y16_N19
\dataMemory[50][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[50][5]~regout\);

-- Location: LCCOMB_X9_Y16_N18
\Mux2061~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~27_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[178][5]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[50][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[50][5]~regout\,
	datad => \dataMemory[178][5]~regout\,
	combout => \Mux2061~27_combout\);

-- Location: LCFF_X6_Y16_N23
\dataMemory[242][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[242][5]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[242][5]~regout\);

-- Location: LCCOMB_X9_Y16_N0
\Mux2061~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2061~27_combout\ & (\dataMemory[242][5]~regout\)) # (!\Mux2061~27_combout\ & ((\dataMemory[114][5]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2061~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[242][5]~regout\,
	datac => \dataMemory[114][5]~regout\,
	datad => \Mux2061~27_combout\,
	combout => \Mux2061~28_combout\);

-- Location: LCFF_X18_Y21_N11
\dataMemory[46][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[46][5]~regout\);

-- Location: LCFF_X22_Y19_N29
\dataMemory[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[30][5]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[30][5]~regout\);

-- Location: LCFF_X22_Y19_N31
\dataMemory[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[14][5]~regout\);

-- Location: LCCOMB_X22_Y19_N30
\Mux2061~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~35_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[30][5]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[14][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[14][5]~regout\,
	datad => \dataMemory[30][5]~regout\,
	combout => \Mux2061~35_combout\);

-- Location: LCFF_X21_Y20_N21
\dataMemory[62][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[62][5]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[62][5]~regout\);

-- Location: LCCOMB_X18_Y21_N10
\Mux2061~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~36_combout\ = (\ADDRESS~combout\(5) & ((\Mux2061~35_combout\ & (\dataMemory[62][5]~regout\)) # (!\Mux2061~35_combout\ & ((\dataMemory[46][5]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2061~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[62][5]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[46][5]~regout\,
	datad => \Mux2061~35_combout\,
	combout => \Mux2061~36_combout\);

-- Location: LCFF_X20_Y20_N13
\dataMemory[238][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[238][5]~regout\);

-- Location: LCFF_X20_Y20_N23
\dataMemory[206][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[206][5]~regout\);

-- Location: LCCOMB_X20_Y20_N22
\Mux2061~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~38_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[238][5]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[206][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[206][5]~regout\,
	datad => \dataMemory[238][5]~regout\,
	combout => \Mux2061~38_combout\);

-- Location: LCFF_X25_Y17_N27
\dataMemory[110][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[110][6]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[110][6]~regout\);

-- Location: LCFF_X19_Y19_N15
\dataMemory[166][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[166][6]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[166][6]~regout\);

-- Location: LCFF_X15_Y18_N5
\dataMemory[238][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[238][6]~regout\);

-- Location: LCFF_X14_Y17_N7
\dataMemory[218][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[218][6]~feeder_combout\,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[218][6]~regout\);

-- Location: LCFF_X16_Y20_N21
\dataMemory[138][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[138][6]~feeder_combout\,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[138][6]~regout\);

-- Location: LCFF_X17_Y20_N11
\dataMemory[142][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[142][6]~regout\);

-- Location: LCFF_X21_Y16_N7
\dataMemory[246][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[246][6]~feeder_combout\,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[246][6]~regout\);

-- Location: LCFF_X10_Y14_N9
\dataMemory[178][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[178][6]~regout\);

-- Location: LCFF_X9_Y14_N3
\dataMemory[114][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[114][6]~regout\);

-- Location: LCFF_X9_Y14_N29
\dataMemory[50][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[50][6]~regout\);

-- Location: LCCOMB_X9_Y14_N28
\Mux2062~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~35_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[114][6]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[50][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[50][6]~regout\,
	datad => \dataMemory[114][6]~regout\,
	combout => \Mux2062~35_combout\);

-- Location: LCFF_X11_Y14_N25
\dataMemory[242][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[242][6]~regout\);

-- Location: LCCOMB_X10_Y14_N8
\Mux2062~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2062~35_combout\ & (\dataMemory[242][6]~regout\)) # (!\Mux2062~35_combout\ & ((\dataMemory[178][6]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2062~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[242][6]~regout\,
	datac => \dataMemory[178][6]~regout\,
	datad => \Mux2062~35_combout\,
	combout => \Mux2062~36_combout\);

-- Location: LCFF_X22_Y18_N29
\dataMemory[126][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[126][6]~regout\);

-- Location: LCFF_X17_Y19_N13
\dataMemory[190][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[190][6]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[190][6]~regout\);

-- Location: LCFF_X22_Y18_N31
\dataMemory[62][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[62][6]~regout\);

-- Location: LCCOMB_X22_Y18_N30
\Mux2062~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~38_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[190][6]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[62][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[62][6]~regout\,
	datad => \dataMemory[190][6]~regout\,
	combout => \Mux2062~38_combout\);

-- Location: LCFF_X22_Y14_N3
\dataMemory[254][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[254][6]~regout\);

-- Location: LCCOMB_X22_Y18_N28
\Mux2062~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~39_combout\ = (\ADDRESS~combout\(6) & ((\Mux2062~38_combout\ & (\dataMemory[254][6]~regout\)) # (!\Mux2062~38_combout\ & ((\dataMemory[126][6]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2062~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[254][6]~regout\,
	datac => \dataMemory[126][6]~regout\,
	datad => \Mux2062~38_combout\,
	combout => \Mux2062~39_combout\);

-- Location: LCFF_X17_Y22_N13
\dataMemory[118][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[118][7]~feeder_combout\,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[118][7]~regout\);

-- Location: LCFF_X19_Y15_N15
\dataMemory[170][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[170][7]~regout\);

-- Location: LCFF_X16_Y19_N13
\dataMemory[158][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[158][7]~regout\);

-- Location: LCFF_X17_Y20_N5
\dataMemory[134][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[134][7]~feeder_combout\,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[134][7]~regout\);

-- Location: LCFF_X17_Y20_N27
\dataMemory[142][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[142][7]~feeder_combout\,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[142][7]~regout\);

-- Location: LCFF_X18_Y15_N27
\dataMemory[182][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[182][7]~regout\);

-- Location: LCFF_X22_Y19_N23
\dataMemory[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[30][7]~regout\);

-- Location: LCFF_X23_Y17_N13
\dataMemory[46][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[46][7]~regout\);

-- Location: LCFF_X23_Y17_N15
\dataMemory[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[14][7]~regout\);

-- Location: LCCOMB_X23_Y17_N14
\Mux2063~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~27_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[46][7]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[14][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[14][7]~regout\,
	datad => \dataMemory[46][7]~regout\,
	combout => \Mux2063~27_combout\);

-- Location: LCFF_X21_Y20_N27
\dataMemory[62][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[62][7]~regout\);

-- Location: LCCOMB_X22_Y19_N22
\Mux2063~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2063~27_combout\ & (\dataMemory[62][7]~regout\)) # (!\Mux2063~27_combout\ & ((\dataMemory[30][7]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2063~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[62][7]~regout\,
	datac => \dataMemory[30][7]~regout\,
	datad => \Mux2063~27_combout\,
	combout => \Mux2063~28_combout\);

-- Location: LCFF_X14_Y22_N11
\dataMemory[218][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[218][7]~regout\);

-- Location: LCFF_X12_Y22_N31
\dataMemory[234][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[234][7]~feeder_combout\,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[234][7]~regout\);

-- Location: LCFF_X10_Y22_N23
\dataMemory[202][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[202][7]~regout\);

-- Location: LCCOMB_X10_Y22_N22
\Mux2063~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[234][7]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[202][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[202][7]~regout\,
	datad => \dataMemory[234][7]~regout\,
	combout => \Mux2063~31_combout\);

-- Location: LCFF_X7_Y22_N29
\dataMemory[250][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[250][7]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[250][7]~regout\);

-- Location: LCCOMB_X14_Y22_N10
\Mux2063~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2063~31_combout\ & (\dataMemory[250][7]~regout\)) # (!\Mux2063~31_combout\ & ((\dataMemory[218][7]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2063~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[250][7]~regout\,
	datac => \dataMemory[218][7]~regout\,
	datad => \Mux2063~31_combout\,
	combout => \Mux2063~32_combout\);

-- Location: LCFF_X21_Y14_N7
\dataMemory[254][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[254][7]~regout\);

-- Location: LCFF_X19_Y23_N9
\dataMemory[165][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[165][0]~regout\);

-- Location: LCFF_X21_Y23_N17
\dataMemory[101][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[101][0]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[101][0]~regout\);

-- Location: LCFF_X19_Y23_N7
\dataMemory[37][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[37][0]~regout\);

-- Location: LCCOMB_X19_Y23_N6
\Mux2064~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~0_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[101][0]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[37][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[37][0]~regout\,
	datad => \dataMemory[101][0]~regout\,
	combout => \Mux2064~0_combout\);

-- Location: LCFF_X20_Y23_N21
\dataMemory[229][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[229][0]~regout\);

-- Location: LCCOMB_X19_Y23_N8
\Mux2064~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~1_combout\ = (\ADDRESS~combout\(7) & ((\Mux2064~0_combout\ & (\dataMemory[229][0]~regout\)) # (!\Mux2064~0_combout\ & ((\dataMemory[165][0]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2064~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[229][0]~regout\,
	datac => \dataMemory[165][0]~regout\,
	datad => \Mux2064~0_combout\,
	combout => \Mux2064~1_combout\);

-- Location: LCFF_X18_Y22_N13
\dataMemory[85][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[85][0]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[85][0]~regout\);

-- Location: LCFF_X16_Y19_N15
\dataMemory[149][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[149][0]~regout\);

-- Location: LCFF_X18_Y19_N21
\dataMemory[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[21][0]~regout\);

-- Location: LCCOMB_X18_Y19_N20
\Mux2064~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~2_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[149][0]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[21][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[21][0]~regout\,
	datad => \dataMemory[149][0]~regout\,
	combout => \Mux2064~2_combout\);

-- Location: LCFF_X18_Y20_N9
\dataMemory[213][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[213][0]~regout\);

-- Location: LCCOMB_X18_Y20_N8
\Mux2064~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~3_combout\ = (\ADDRESS~combout\(6) & ((\Mux2064~2_combout\ & ((\dataMemory[213][0]~regout\))) # (!\Mux2064~2_combout\ & (\dataMemory[85][0]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2064~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[85][0]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[213][0]~regout\,
	datad => \Mux2064~2_combout\,
	combout => \Mux2064~3_combout\);

-- Location: LCFF_X17_Y20_N13
\dataMemory[133][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[133][0]~regout\);

-- Location: LCFF_X18_Y14_N27
\dataMemory[69][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[69][0]~regout\);

-- Location: LCFF_X19_Y13_N5
\dataMemory[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[5][0]~regout\);

-- Location: LCCOMB_X19_Y13_N4
\Mux2064~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~4_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[69][0]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[5][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[5][0]~regout\,
	datad => \dataMemory[69][0]~regout\,
	combout => \Mux2064~4_combout\);

-- Location: LCFF_X23_Y16_N9
\dataMemory[197][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[197][0]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[197][0]~regout\);

-- Location: LCCOMB_X17_Y20_N12
\Mux2064~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2064~4_combout\ & (\dataMemory[197][0]~regout\)) # (!\Mux2064~4_combout\ & ((\dataMemory[133][0]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2064~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[197][0]~regout\,
	datac => \dataMemory[133][0]~regout\,
	datad => \Mux2064~4_combout\,
	combout => \Mux2064~5_combout\);

-- Location: LCCOMB_X17_Y20_N30
\Mux2064~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~6_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2064~3_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & ((\Mux2064~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2064~3_combout\,
	datad => \Mux2064~5_combout\,
	combout => \Mux2064~6_combout\);

-- Location: LCFF_X17_Y14_N31
\dataMemory[117][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[117][0]~regout\);

-- Location: LCFF_X18_Y13_N27
\dataMemory[181][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[181][0]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[181][0]~regout\);

-- Location: LCFF_X19_Y13_N7
\dataMemory[53][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[53][0]~regout\);

-- Location: LCCOMB_X19_Y13_N6
\Mux2064~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~7_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[181][0]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[53][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[53][0]~regout\,
	datad => \dataMemory[181][0]~regout\,
	combout => \Mux2064~7_combout\);

-- Location: LCFF_X20_Y17_N23
\dataMemory[245][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[245][0]~regout\);

-- Location: LCCOMB_X17_Y14_N30
\Mux2064~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2064~7_combout\ & (\dataMemory[245][0]~regout\)) # (!\Mux2064~7_combout\ & ((\dataMemory[117][0]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2064~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[245][0]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[117][0]~regout\,
	datad => \Mux2064~7_combout\,
	combout => \Mux2064~8_combout\);

-- Location: LCCOMB_X17_Y20_N24
\Mux2064~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2064~6_combout\ & ((\Mux2064~8_combout\))) # (!\Mux2064~6_combout\ & (\Mux2064~1_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2064~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2064~1_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2064~8_combout\,
	datad => \Mux2064~6_combout\,
	combout => \Mux2064~9_combout\);

-- Location: LCFF_X7_Y18_N11
\dataMemory[185][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[185][0]~regout\);

-- Location: LCFF_X7_Y18_N21
\dataMemory[57][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[57][0]~regout\);

-- Location: LCCOMB_X7_Y18_N20
\Mux2064~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~17_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[185][0]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[57][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[57][0]~regout\,
	datad => \dataMemory[185][0]~regout\,
	combout => \Mux2064~17_combout\);

-- Location: LCFF_X11_Y20_N11
\dataMemory[209][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[209][0]~feeder_combout\,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[209][0]~regout\);

-- Location: LCFF_X12_Y17_N13
\dataMemory[225][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[225][0]~feeder_combout\,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[225][0]~regout\);

-- Location: LCFF_X25_Y18_N7
\dataMemory[65][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[65][0]~feeder_combout\,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[65][0]~regout\);

-- Location: LCFF_X24_Y18_N11
\dataMemory[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[1][0]~regout\);

-- Location: LCCOMB_X24_Y18_N10
\Mux2064~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~24_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[65][0]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[1][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[1][0]~regout\,
	datad => \dataMemory[65][0]~regout\,
	combout => \Mux2064~24_combout\);

-- Location: LCFF_X22_Y18_N27
\dataMemory[61][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[61][0]~regout\);

-- Location: LCFF_X7_Y17_N1
\dataMemory[149][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[149][1]~regout\);

-- Location: LCFF_X7_Y19_N1
\dataMemory[153][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[153][1]~regout\);

-- Location: LCFF_X7_Y19_N11
\dataMemory[145][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[145][1]~regout\);

-- Location: LCCOMB_X7_Y19_N10
\Mux2065~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~0_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[153][1]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[145][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[145][1]~regout\,
	datad => \dataMemory[153][1]~regout\,
	combout => \Mux2065~0_combout\);

-- Location: LCFF_X7_Y17_N27
\dataMemory[157][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[157][1]~regout\);

-- Location: LCCOMB_X7_Y17_N0
\Mux2065~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~1_combout\ = (\ADDRESS~combout\(2) & ((\Mux2065~0_combout\ & (\dataMemory[157][1]~regout\)) # (!\Mux2065~0_combout\ & ((\dataMemory[149][1]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2065~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[157][1]~regout\,
	datac => \dataMemory[149][1]~regout\,
	datad => \Mux2065~0_combout\,
	combout => \Mux2065~1_combout\);

-- Location: LCFF_X21_Y22_N7
\dataMemory[221][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[221][1]~regout\);

-- Location: LCFF_X20_Y14_N13
\dataMemory[165][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[165][1]~regout\);

-- Location: LCFF_X23_Y15_N21
\dataMemory[45][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[45][1]~feeder_combout\,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[45][1]~regout\);

-- Location: LCFF_X24_Y17_N17
\dataMemory[77][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[77][1]~feeder_combout\,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[77][1]~regout\);

-- Location: LCFF_X24_Y20_N31
\dataMemory[197][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[197][1]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[197][1]~regout\);

-- Location: LCFF_X24_Y20_N21
\dataMemory[193][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[193][1]~regout\);

-- Location: LCCOMB_X24_Y20_N20
\Mux2065~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[197][1]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[193][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[193][1]~regout\,
	datad => \dataMemory[197][1]~regout\,
	combout => \Mux2065~27_combout\);

-- Location: LCFF_X20_Y18_N1
\dataMemory[117][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[117][1]~regout\);

-- Location: LCFF_X18_Y13_N17
\dataMemory[181][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[181][1]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[181][1]~regout\);

-- Location: LCFF_X19_Y13_N29
\dataMemory[53][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[53][1]~regout\);

-- Location: LCCOMB_X19_Y13_N28
\Mux2065~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~31_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[181][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[53][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[53][1]~regout\,
	datad => \dataMemory[181][1]~regout\,
	combout => \Mux2065~31_combout\);

-- Location: LCFF_X20_Y18_N11
\dataMemory[245][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[245][1]~regout\);

-- Location: LCCOMB_X20_Y18_N0
\Mux2065~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2065~31_combout\ & (\dataMemory[245][1]~regout\)) # (!\Mux2065~31_combout\ & ((\dataMemory[117][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2065~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[245][1]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[117][1]~regout\,
	datad => \Mux2065~31_combout\,
	combout => \Mux2065~32_combout\);

-- Location: LCFF_X8_Y18_N3
\dataMemory[185][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[185][1]~regout\);

-- Location: LCFF_X15_Y14_N7
\dataMemory[121][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[121][1]~regout\);

-- Location: LCFF_X15_Y14_N9
\dataMemory[57][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[57][1]~regout\);

-- Location: LCCOMB_X15_Y14_N8
\Mux2065~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~33_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[121][1]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[57][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[57][1]~regout\,
	datad => \dataMemory[121][1]~regout\,
	combout => \Mux2065~33_combout\);

-- Location: LCFF_X21_Y18_N7
\dataMemory[249][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[249][1]~regout\);

-- Location: LCCOMB_X21_Y18_N6
\Mux2065~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2065~33_combout\ & ((\dataMemory[249][1]~regout\))) # (!\Mux2065~33_combout\ & (\dataMemory[185][1]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2065~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[185][1]~regout\,
	datac => \dataMemory[249][1]~regout\,
	datad => \Mux2065~33_combout\,
	combout => \Mux2065~34_combout\);

-- Location: LCFF_X18_Y16_N7
\dataMemory[173][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[173][2]~feeder_combout\,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[173][2]~regout\);

-- Location: LCFF_X15_Y16_N15
\dataMemory[141][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[141][2]~feeder_combout\,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[141][2]~regout\);

-- Location: LCFF_X18_Y22_N5
\dataMemory[85][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[85][2]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[85][2]~regout\);

-- Location: LCFF_X11_Y21_N17
\dataMemory[113][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[113][2]~regout\);

-- Location: LCFF_X23_Y18_N13
\dataMemory[93][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[93][2]~regout\);

-- Location: LCFF_X14_Y15_N17
\dataMemory[49][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[49][2]~feeder_combout\,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[49][2]~regout\);

-- Location: LCFF_X22_Y15_N17
\dataMemory[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[29][2]~regout\);

-- Location: LCFF_X22_Y16_N1
\dataMemory[45][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[45][2]~regout\);

-- Location: LCFF_X23_Y17_N31
\dataMemory[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[13][2]~regout\);

-- Location: LCCOMB_X23_Y17_N30
\Mux2066~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~27_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[45][2]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[13][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[13][2]~regout\,
	datad => \dataMemory[45][2]~regout\,
	combout => \Mux2066~27_combout\);

-- Location: LCFF_X22_Y15_N3
\dataMemory[61][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[61][2]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[61][2]~regout\);

-- Location: LCCOMB_X22_Y15_N16
\Mux2066~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2066~27_combout\ & (\dataMemory[61][2]~regout\)) # (!\Mux2066~27_combout\ & ((\dataMemory[29][2]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2066~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[61][2]~regout\,
	datac => \dataMemory[29][2]~regout\,
	datad => \Mux2066~27_combout\,
	combout => \Mux2066~28_combout\);

-- Location: LCFF_X25_Y20_N1
\dataMemory[229][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[229][2]~regout\);

-- Location: LCFF_X9_Y22_N9
\dataMemory[153][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[153][3]~regout\);

-- Location: LCFF_X9_Y22_N11
\dataMemory[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[25][3]~regout\);

-- Location: LCCOMB_X9_Y22_N10
\Mux2067~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~0_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\dataMemory[153][3]~regout\)) # (!\ADDRESS~combout\(7) & ((\dataMemory[25][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[153][3]~regout\,
	datac => \dataMemory[25][3]~regout\,
	datad => \ADDRESS~combout\(7),
	combout => \Mux2067~0_combout\);

-- Location: LCFF_X18_Y20_N7
\dataMemory[85][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[85][3]~regout\);

-- Location: LCFF_X7_Y20_N5
\dataMemory[81][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[81][3]~regout\);

-- Location: LCFF_X8_Y21_N27
\dataMemory[145][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[145][3]~regout\);

-- Location: LCFF_X8_Y21_N17
\dataMemory[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[17][3]~regout\);

-- Location: LCCOMB_X8_Y21_N16
\Mux2067~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[145][3]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[17][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[17][3]~regout\,
	datad => \dataMemory[145][3]~regout\,
	combout => \Mux2067~20_combout\);

-- Location: LCFF_X7_Y20_N11
\dataMemory[209][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[209][3]~feeder_combout\,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[209][3]~regout\);

-- Location: LCCOMB_X7_Y20_N4
\Mux2067~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2067~20_combout\ & (\dataMemory[209][3]~regout\)) # (!\Mux2067~20_combout\ & ((\dataMemory[81][3]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2067~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[209][3]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[81][3]~regout\,
	datad => \Mux2067~20_combout\,
	combout => \Mux2067~21_combout\);

-- Location: LCFF_X17_Y21_N5
\dataMemory[97][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[97][3]~regout\);

-- Location: LCFF_X17_Y18_N11
\dataMemory[33][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[33][3]~regout\);

-- Location: LCCOMB_X17_Y18_N10
\Mux2067~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~22_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[97][3]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[33][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[33][3]~regout\,
	datad => \dataMemory[97][3]~regout\,
	combout => \Mux2067~22_combout\);

-- Location: LCFF_X17_Y23_N11
\dataMemory[173][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[173][3]~regout\);

-- Location: LCFF_X18_Y24_N19
\dataMemory[157][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[157][3]~regout\);

-- Location: LCFF_X17_Y23_N9
\dataMemory[141][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[141][3]~regout\);

-- Location: LCCOMB_X17_Y23_N8
\Mux2067~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[157][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[141][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[141][3]~regout\,
	datad => \dataMemory[157][3]~regout\,
	combout => \Mux2067~31_combout\);

-- Location: LCFF_X19_Y24_N11
\dataMemory[189][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[189][3]~regout\);

-- Location: LCCOMB_X17_Y23_N10
\Mux2067~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2067~31_combout\ & ((\dataMemory[189][3]~regout\))) # (!\Mux2067~31_combout\ & (\dataMemory[173][3]~regout\)))) # (!\ADDRESS~combout\(5) & (\Mux2067~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2067~31_combout\,
	datac => \dataMemory[173][3]~regout\,
	datad => \dataMemory[189][3]~regout\,
	combout => \Mux2067~32_combout\);

-- Location: LCFF_X22_Y15_N7
\dataMemory[61][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[61][3]~regout\);

-- Location: LCFF_X22_Y14_N11
\dataMemory[253][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[253][3]~regout\);

-- Location: LCFF_X21_Y23_N19
\dataMemory[101][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[101][4]~regout\);

-- Location: LCFF_X22_Y21_N25
\dataMemory[97][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[97][4]~regout\);

-- Location: LCCOMB_X22_Y21_N24
\Mux2068~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~0_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[101][4]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[97][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[97][4]~regout\,
	datad => \dataMemory[101][4]~regout\,
	combout => \Mux2068~0_combout\);

-- Location: LCFF_X20_Y14_N21
\dataMemory[165][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[165][4]~regout\);

-- Location: LCFF_X7_Y17_N25
\dataMemory[149][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[149][4]~regout\);

-- Location: LCFF_X20_Y21_N9
\dataMemory[221][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[221][4]~regout\);

-- Location: LCFF_X17_Y20_N7
\dataMemory[133][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[133][4]~regout\);

-- Location: LCFF_X16_Y20_N13
\dataMemory[137][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[137][4]~feeder_combout\,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[137][4]~regout\);

-- Location: LCFF_X23_Y23_N21
\dataMemory[201][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[201][4]~regout\);

-- Location: LCFF_X24_Y20_N3
\dataMemory[197][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[197][4]~regout\);

-- Location: LCFF_X24_Y20_N5
\dataMemory[193][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[193][4]~regout\);

-- Location: LCCOMB_X24_Y20_N4
\Mux2068~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[197][4]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[193][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[193][4]~regout\,
	datad => \dataMemory[197][4]~regout\,
	combout => \Mux2068~27_combout\);

-- Location: LCFF_X22_Y13_N11
\dataMemory[205][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[205][4]~feeder_combout\,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[205][4]~regout\);

-- Location: LCCOMB_X23_Y23_N20
\Mux2068~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~28_combout\ = (\Mux2068~27_combout\ & (((\dataMemory[205][4]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux2068~27_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[201][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2068~27_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[201][4]~regout\,
	datad => \dataMemory[205][4]~regout\,
	combout => \Mux2068~28_combout\);

-- Location: LCFF_X22_Y20_N23
\dataMemory[245][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[245][4]~regout\);

-- Location: LCFF_X9_Y18_N23
\dataMemory[241][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[241][4]~regout\);

-- Location: LCFF_X22_Y18_N21
\dataMemory[125][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[125][4]~regout\);

-- Location: LCFF_X19_Y24_N5
\dataMemory[189][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[189][4]~regout\);

-- Location: LCFF_X22_Y18_N7
\dataMemory[61][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[61][4]~regout\);

-- Location: LCCOMB_X22_Y18_N6
\Mux2068~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~38_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[189][4]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[61][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[61][4]~regout\,
	datad => \dataMemory[189][4]~regout\,
	combout => \Mux2068~38_combout\);

-- Location: LCFF_X21_Y14_N23
\dataMemory[253][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[253][4]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[253][4]~regout\);

-- Location: LCCOMB_X22_Y18_N20
\Mux2068~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~39_combout\ = (\ADDRESS~combout\(6) & ((\Mux2068~38_combout\ & (\dataMemory[253][4]~regout\)) # (!\Mux2068~38_combout\ & ((\dataMemory[125][4]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2068~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[253][4]~regout\,
	datac => \dataMemory[125][4]~regout\,
	datad => \Mux2068~38_combout\,
	combout => \Mux2068~39_combout\);

-- Location: LCFF_X17_Y22_N11
\dataMemory[117][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[117][5]~regout\);

-- Location: LCFF_X18_Y18_N13
\dataMemory[93][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[93][5]~regout\);

-- Location: LCFF_X25_Y17_N5
\dataMemory[109][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[109][5]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[109][5]~regout\);

-- Location: LCFF_X24_Y17_N19
\dataMemory[77][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[77][5]~regout\);

-- Location: LCCOMB_X24_Y17_N18
\Mux2069~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~7_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[109][5]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[77][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[77][5]~regout\,
	datad => \dataMemory[109][5]~regout\,
	combout => \Mux2069~7_combout\);

-- Location: LCFF_X18_Y18_N19
\dataMemory[125][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[125][5]~regout\);

-- Location: LCCOMB_X18_Y18_N12
\Mux2069~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~8_combout\ = (\ADDRESS~combout\(4) & ((\Mux2069~7_combout\ & (\dataMemory[125][5]~regout\)) # (!\Mux2069~7_combout\ & ((\dataMemory[93][5]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2069~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[125][5]~regout\,
	datac => \dataMemory[93][5]~regout\,
	datad => \Mux2069~7_combout\,
	combout => \Mux2069~8_combout\);

-- Location: LCFF_X19_Y15_N23
\dataMemory[169][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[169][5]~regout\);

-- Location: LCFF_X19_Y19_N7
\dataMemory[165][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[165][5]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[165][5]~regout\);

-- Location: LCFF_X19_Y15_N25
\dataMemory[161][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[161][5]~regout\);

-- Location: LCCOMB_X19_Y15_N24
\Mux2069~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~10_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[165][5]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[161][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[161][5]~regout\,
	datad => \dataMemory[165][5]~regout\,
	combout => \Mux2069~10_combout\);

-- Location: LCFF_X20_Y15_N31
\dataMemory[173][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[173][5]~regout\);

-- Location: LCCOMB_X19_Y15_N22
\Mux2069~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~11_combout\ = (\Mux2069~10_combout\ & (((\dataMemory[173][5]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux2069~10_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[169][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2069~10_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[169][5]~regout\,
	datad => \dataMemory[173][5]~regout\,
	combout => \Mux2069~11_combout\);

-- Location: LCFF_X17_Y19_N27
\dataMemory[157][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[157][5]~regout\);

-- Location: LCFF_X15_Y15_N1
\dataMemory[137][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[137][5]~regout\);

-- Location: LCFF_X9_Y17_N7
\dataMemory[133][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[133][5]~regout\);

-- Location: LCFF_X9_Y17_N17
\dataMemory[129][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[129][5]~regout\);

-- Location: LCCOMB_X9_Y17_N16
\Mux2069~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~14_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[133][5]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[129][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[129][5]~regout\,
	datad => \dataMemory[133][5]~regout\,
	combout => \Mux2069~14_combout\);

-- Location: LCFF_X18_Y16_N9
\dataMemory[141][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[141][5]~feeder_combout\,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[141][5]~regout\);

-- Location: LCCOMB_X17_Y16_N6
\Mux2069~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~15_combout\ = (\ADDRESS~combout\(3) & ((\Mux2069~14_combout\ & ((\dataMemory[141][5]~regout\))) # (!\Mux2069~14_combout\ & (\dataMemory[137][5]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2069~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[137][5]~regout\,
	datac => \dataMemory[141][5]~regout\,
	datad => \Mux2069~14_combout\,
	combout => \Mux2069~15_combout\);

-- Location: LCFF_X14_Y16_N17
\dataMemory[33][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[33][5]~feeder_combout\,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[33][5]~regout\);

-- Location: LCFF_X22_Y15_N11
\dataMemory[61][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[61][5]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[61][5]~regout\);

-- Location: LCFF_X14_Y21_N15
\dataMemory[217][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[217][5]~regout\);

-- Location: LCFF_X16_Y23_N13
\dataMemory[233][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[233][5]~regout\);

-- Location: LCFF_X16_Y23_N7
\dataMemory[201][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[201][5]~regout\);

-- Location: LCCOMB_X16_Y23_N6
\Mux2069~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[233][5]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[201][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[201][5]~regout\,
	datad => \dataMemory[233][5]~regout\,
	combout => \Mux2069~31_combout\);

-- Location: LCFF_X14_Y21_N13
\dataMemory[249][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[249][5]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[249][5]~regout\);

-- Location: LCCOMB_X14_Y21_N14
\Mux2069~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2069~31_combout\ & (\dataMemory[249][5]~regout\)) # (!\Mux2069~31_combout\ & ((\dataMemory[217][5]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2069~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[249][5]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[217][5]~regout\,
	datad => \Mux2069~31_combout\,
	combout => \Mux2069~32_combout\);

-- Location: LCFF_X20_Y23_N13
\dataMemory[229][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[229][5]~regout\);

-- Location: LCFF_X22_Y22_N23
\dataMemory[213][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[213][5]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[213][5]~regout\);

-- Location: LCFF_X20_Y22_N1
\dataMemory[197][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[197][5]~regout\);

-- Location: LCCOMB_X20_Y22_N0
\Mux2069~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~33_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[213][5]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[197][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[197][5]~regout\,
	datad => \dataMemory[213][5]~regout\,
	combout => \Mux2069~33_combout\);

-- Location: LCFF_X20_Y23_N19
\dataMemory[245][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[245][5]~regout\);

-- Location: LCCOMB_X20_Y23_N12
\Mux2069~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2069~33_combout\ & (\dataMemory[245][5]~regout\)) # (!\Mux2069~33_combout\ & ((\dataMemory[229][5]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2069~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[245][5]~regout\,
	datac => \dataMemory[229][5]~regout\,
	datad => \Mux2069~33_combout\,
	combout => \Mux2069~34_combout\);

-- Location: LCFF_X12_Y16_N29
\dataMemory[209][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[209][5]~regout\);

-- Location: LCFF_X12_Y17_N1
\dataMemory[225][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[225][5]~feeder_combout\,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[225][5]~regout\);

-- Location: LCFF_X11_Y18_N9
\dataMemory[193][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[193][5]~regout\);

-- Location: LCCOMB_X11_Y18_N8
\Mux2069~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~35_combout\ = (\ADDRESS~combout\(5) & ((\dataMemory[225][5]~regout\) # ((\ADDRESS~combout\(4))))) # (!\ADDRESS~combout\(5) & (((\dataMemory[193][5]~regout\ & !\ADDRESS~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[225][5]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[193][5]~regout\,
	datad => \ADDRESS~combout\(4),
	combout => \Mux2069~35_combout\);

-- Location: LCFF_X12_Y16_N11
\dataMemory[241][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[241][5]~regout\);

-- Location: LCCOMB_X12_Y16_N28
\Mux2069~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2069~35_combout\ & (\dataMemory[241][5]~regout\)) # (!\Mux2069~35_combout\ & ((\dataMemory[209][5]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2069~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[241][5]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[209][5]~regout\,
	datad => \Mux2069~35_combout\,
	combout => \Mux2069~36_combout\);

-- Location: LCCOMB_X16_Y17_N26
\Mux2069~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~37_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2069~34_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2069~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2069~34_combout\,
	datad => \Mux2069~36_combout\,
	combout => \Mux2069~37_combout\);

-- Location: LCFF_X22_Y13_N5
\dataMemory[237][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[237][5]~regout\);

-- Location: LCFF_X21_Y13_N29
\dataMemory[221][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[221][5]~feeder_combout\,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[221][5]~regout\);

-- Location: LCFF_X22_Y13_N7
\dataMemory[205][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[205][5]~regout\);

-- Location: LCCOMB_X22_Y13_N6
\Mux2069~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~38_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[221][5]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[205][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[205][5]~regout\,
	datad => \dataMemory[221][5]~regout\,
	combout => \Mux2069~38_combout\);

-- Location: LCFF_X22_Y14_N21
\dataMemory[253][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[253][5]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[253][5]~regout\);

-- Location: LCCOMB_X22_Y13_N4
\Mux2069~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~39_combout\ = (\Mux2069~38_combout\ & (((\dataMemory[253][5]~regout\)) # (!\ADDRESS~combout\(5)))) # (!\Mux2069~38_combout\ & (\ADDRESS~combout\(5) & (\dataMemory[237][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2069~38_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[237][5]~regout\,
	datad => \dataMemory[253][5]~regout\,
	combout => \Mux2069~39_combout\);

-- Location: LCCOMB_X16_Y17_N20
\Mux2069~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2069~37_combout\ & (\Mux2069~39_combout\)) # (!\Mux2069~37_combout\ & ((\Mux2069~32_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2069~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2069~39_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2069~32_combout\,
	datad => \Mux2069~37_combout\,
	combout => \Mux2069~40_combout\);

-- Location: LCFF_X9_Y22_N13
\dataMemory[153][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[153][6]~regout\);

-- Location: LCFF_X9_Y22_N3
\dataMemory[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[25][6]~regout\);

-- Location: LCCOMB_X9_Y22_N2
\Mux2070~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~10_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[153][6]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[25][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[25][6]~regout\,
	datad => \dataMemory[153][6]~regout\,
	combout => \Mux2070~10_combout\);

-- Location: LCFF_X25_Y18_N5
\dataMemory[193][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[193][6]~regout\);

-- Location: LCFF_X18_Y16_N5
\dataMemory[173][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[173][6]~regout\);

-- Location: LCFF_X17_Y19_N9
\dataMemory[157][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[157][6]~regout\);

-- Location: LCFF_X18_Y16_N15
\dataMemory[141][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[141][6]~regout\);

-- Location: LCCOMB_X18_Y16_N14
\Mux2070~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[157][6]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[141][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[141][6]~regout\,
	datad => \dataMemory[157][6]~regout\,
	combout => \Mux2070~31_combout\);

-- Location: LCFF_X18_Y13_N9
\dataMemory[189][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[189][6]~regout\);

-- Location: LCCOMB_X18_Y16_N4
\Mux2070~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2070~31_combout\ & ((\dataMemory[189][6]~regout\))) # (!\Mux2070~31_combout\ & (\dataMemory[173][6]~regout\)))) # (!\ADDRESS~combout\(5) & (\Mux2070~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2070~31_combout\,
	datac => \dataMemory[173][6]~regout\,
	datad => \dataMemory[189][6]~regout\,
	combout => \Mux2070~32_combout\);

-- Location: LCFF_X22_Y15_N25
\dataMemory[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[29][7]~regout\);

-- Location: LCFF_X17_Y16_N1
\dataMemory[221][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[221][7]~regout\);

-- Location: LCFF_X24_Y21_N1
\dataMemory[109][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[109][7]~regout\);

-- Location: LCFF_X20_Y14_N25
\dataMemory[165][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[165][7]~regout\);

-- Location: LCFF_X19_Y16_N27
\dataMemory[37][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[37][7]~regout\);

-- Location: LCFF_X15_Y18_N17
\dataMemory[237][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[237][7]~feeder_combout\,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[237][7]~regout\);

-- Location: LCFF_X15_Y16_N5
\dataMemory[141][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[141][7]~regout\);

-- Location: LCFF_X20_Y13_N21
\dataMemory[205][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[205][7]~feeder_combout\,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[205][7]~regout\);

-- Location: LCFF_X21_Y16_N15
\dataMemory[117][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[117][7]~regout\);

-- Location: LCFF_X18_Y13_N11
\dataMemory[181][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[181][7]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[181][7]~regout\);

-- Location: LCFF_X19_Y13_N23
\dataMemory[53][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[53][7]~regout\);

-- Location: LCCOMB_X19_Y13_N22
\Mux2071~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~31_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[181][7]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[53][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[53][7]~regout\,
	datad => \dataMemory[181][7]~regout\,
	combout => \Mux2071~31_combout\);

-- Location: LCFF_X21_Y16_N13
\dataMemory[245][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[245][7]~feeder_combout\,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[245][7]~regout\);

-- Location: LCCOMB_X21_Y16_N14
\Mux2071~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2071~31_combout\ & (\dataMemory[245][7]~regout\)) # (!\Mux2071~31_combout\ & ((\dataMemory[117][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2071~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[245][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[117][7]~regout\,
	datad => \Mux2071~31_combout\,
	combout => \Mux2071~32_combout\);

-- Location: LCFF_X10_Y15_N11
\dataMemory[185][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[185][7]~regout\);

-- Location: LCFF_X10_Y16_N13
\dataMemory[121][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[121][7]~feeder_combout\,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[121][7]~regout\);

-- Location: LCFF_X10_Y16_N11
\dataMemory[57][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[57][7]~regout\);

-- Location: LCCOMB_X10_Y16_N10
\Mux2071~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~33_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[121][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[57][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[57][7]~regout\,
	datad => \dataMemory[121][7]~regout\,
	combout => \Mux2071~33_combout\);

-- Location: LCFF_X7_Y15_N13
\dataMemory[249][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[249][7]~regout\);

-- Location: LCCOMB_X10_Y15_N10
\Mux2071~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2071~33_combout\ & (\dataMemory[249][7]~regout\)) # (!\Mux2071~33_combout\ & ((\dataMemory[185][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2071~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[249][7]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[185][7]~regout\,
	datad => \Mux2071~33_combout\,
	combout => \Mux2071~34_combout\);

-- Location: LCFF_X10_Y15_N5
\dataMemory[177][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[177][7]~regout\);

-- Location: LCFF_X9_Y16_N27
\dataMemory[113][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[113][7]~regout\);

-- Location: LCFF_X9_Y16_N9
\dataMemory[49][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[49][7]~regout\);

-- Location: LCCOMB_X9_Y16_N8
\Mux2071~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~35_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[113][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[49][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[49][7]~regout\,
	datad => \dataMemory[113][7]~regout\,
	combout => \Mux2071~35_combout\);

-- Location: LCFF_X9_Y18_N29
\dataMemory[241][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[241][7]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[241][7]~regout\);

-- Location: LCCOMB_X10_Y15_N4
\Mux2071~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2071~35_combout\ & (\dataMemory[241][7]~regout\)) # (!\Mux2071~35_combout\ & ((\dataMemory[177][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2071~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[241][7]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[177][7]~regout\,
	datad => \Mux2071~35_combout\,
	combout => \Mux2071~36_combout\);

-- Location: LCCOMB_X11_Y15_N2
\Mux2071~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~37_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2071~34_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\Mux2071~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2071~36_combout\,
	datad => \Mux2071~34_combout\,
	combout => \Mux2071~37_combout\);

-- Location: LCFF_X23_Y18_N9
\dataMemory[125][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[125][7]~regout\);

-- Location: LCFF_X18_Y13_N1
\dataMemory[189][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[189][7]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[189][7]~regout\);

-- Location: LCFF_X22_Y15_N15
\dataMemory[61][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[61][7]~regout\);

-- Location: LCCOMB_X22_Y15_N14
\Mux2071~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~38_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[189][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[61][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[61][7]~regout\,
	datad => \dataMemory[189][7]~regout\,
	combout => \Mux2071~38_combout\);

-- Location: LCFF_X24_Y14_N29
\dataMemory[253][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[253][7]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[253][7]~regout\);

-- Location: LCCOMB_X23_Y18_N8
\Mux2071~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~39_combout\ = (\ADDRESS~combout\(6) & ((\Mux2071~38_combout\ & (\dataMemory[253][7]~regout\)) # (!\Mux2071~38_combout\ & ((\dataMemory[125][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2071~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[253][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[125][7]~regout\,
	datad => \Mux2071~38_combout\,
	combout => \Mux2071~39_combout\);

-- Location: LCCOMB_X23_Y18_N30
\Mux2071~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~40_combout\ = (\ADDRESS~combout\(2) & ((\Mux2071~37_combout\ & ((\Mux2071~39_combout\))) # (!\Mux2071~37_combout\ & (\Mux2071~32_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2071~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2071~32_combout\,
	datac => \Mux2071~39_combout\,
	datad => \Mux2071~37_combout\,
	combout => \Mux2071~40_combout\);

-- Location: LCFF_X16_Y19_N25
\dataMemory[156][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[156][0]~regout\);

-- Location: LCFF_X14_Y14_N15
\dataMemory[132][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[132][0]~regout\);

-- Location: LCFF_X14_Y14_N17
\dataMemory[128][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[128][0]~regout\);

-- Location: LCCOMB_X14_Y14_N16
\Mux2072~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~4_combout\ = (\ADDRESS~combout\(3) & (((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & (\dataMemory[132][0]~regout\)) # (!\ADDRESS~combout\(2) & ((\dataMemory[128][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[132][0]~regout\,
	datac => \dataMemory[128][0]~regout\,
	datad => \ADDRESS~combout\(2),
	combout => \Mux2072~4_combout\);

-- Location: LCFF_X16_Y14_N1
\dataMemory[180][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[180][0]~regout\);

-- Location: LCFF_X10_Y15_N23
\dataMemory[184][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[184][0]~regout\);

-- Location: LCFF_X10_Y15_N25
\dataMemory[176][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[176][0]~regout\);

-- Location: LCCOMB_X10_Y15_N24
\Mux2072~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~7_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[184][0]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[176][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[176][0]~regout\,
	datad => \dataMemory[184][0]~regout\,
	combout => \Mux2072~7_combout\);

-- Location: LCFF_X16_Y14_N15
\dataMemory[188][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[188][0]~regout\);

-- Location: LCCOMB_X16_Y14_N0
\Mux2072~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~8_combout\ = (\ADDRESS~combout\(2) & ((\Mux2072~7_combout\ & (\dataMemory[188][0]~regout\)) # (!\Mux2072~7_combout\ & ((\dataMemory[180][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2072~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[188][0]~regout\,
	datac => \dataMemory[180][0]~regout\,
	datad => \Mux2072~7_combout\,
	combout => \Mux2072~8_combout\);

-- Location: LCFF_X17_Y22_N5
\dataMemory[84][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[84][0]~regout\);

-- Location: LCFF_X17_Y21_N9
\dataMemory[100][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[100][0]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[100][0]~regout\);

-- Location: LCFF_X16_Y22_N23
\dataMemory[68][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[68][0]~regout\);

-- Location: LCCOMB_X16_Y22_N22
\Mux2072~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~10_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[100][0]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[68][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[68][0]~regout\,
	datad => \dataMemory[100][0]~regout\,
	combout => \Mux2072~10_combout\);

-- Location: LCFF_X17_Y22_N7
\dataMemory[116][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[116][0]~feeder_combout\,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[116][0]~regout\);

-- Location: LCCOMB_X17_Y22_N4
\Mux2072~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~11_combout\ = (\ADDRESS~combout\(4) & ((\Mux2072~10_combout\ & (\dataMemory[116][0]~regout\)) # (!\Mux2072~10_combout\ & ((\dataMemory[84][0]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2072~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[116][0]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[84][0]~regout\,
	datad => \Mux2072~10_combout\,
	combout => \Mux2072~11_combout\);

-- Location: LCFF_X6_Y17_N11
\dataMemory[120][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[120][0]~regout\);

-- Location: LCFF_X11_Y24_N9
\dataMemory[96][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[96][0]~regout\);

-- Location: LCFF_X23_Y18_N7
\dataMemory[124][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[124][0]~regout\);

-- Location: LCFF_X10_Y18_N3
\dataMemory[56][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[56][0]~regout\);

-- Location: LCFF_X14_Y18_N25
\dataMemory[32][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[32][0]~regout\);

-- Location: LCFF_X22_Y17_N25
\dataMemory[60][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[60][0]~regout\);

-- Location: LCFF_X14_Y21_N27
\dataMemory[216][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[216][0]~regout\);

-- Location: LCFF_X16_Y23_N25
\dataMemory[232][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[232][0]~regout\);

-- Location: LCFF_X15_Y23_N27
\dataMemory[200][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[200][0]~regout\);

-- Location: LCCOMB_X15_Y23_N26
\Mux2072~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[232][0]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[200][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[200][0]~regout\,
	datad => \dataMemory[232][0]~regout\,
	combout => \Mux2072~31_combout\);

-- Location: LCFF_X14_Y21_N21
\dataMemory[248][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[248][0]~regout\);

-- Location: LCCOMB_X14_Y21_N26
\Mux2072~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2072~31_combout\ & (\dataMemory[248][0]~regout\)) # (!\Mux2072~31_combout\ & ((\dataMemory[216][0]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2072~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[248][0]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[216][0]~regout\,
	datad => \Mux2072~31_combout\,
	combout => \Mux2072~32_combout\);

-- Location: LCFF_X20_Y18_N29
\dataMemory[244][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[244][0]~regout\);

-- Location: LCFF_X21_Y14_N21
\dataMemory[252][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[252][0]~regout\);

-- Location: LCFF_X4_Y18_N1
\dataMemory[200][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[200][1]~feeder_combout\,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[200][1]~regout\);

-- Location: LCFF_X21_Y23_N1
\dataMemory[228][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[228][1]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[228][1]~regout\);

-- Location: LCFF_X17_Y14_N13
\dataMemory[244][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[244][1]~regout\);

-- Location: LCFF_X7_Y20_N7
\dataMemory[208][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[208][1]~feeder_combout\,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[208][1]~regout\);

-- Location: LCFF_X23_Y18_N11
\dataMemory[124][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[124][1]~regout\);

-- Location: LCFF_X22_Y17_N15
\dataMemory[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[28][1]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[28][1]~regout\);

-- Location: LCFF_X23_Y17_N17
\dataMemory[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[12][1]~regout\);

-- Location: LCCOMB_X23_Y17_N16
\Mux2073~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~35_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[28][1]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[12][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[12][1]~regout\,
	datad => \dataMemory[28][1]~regout\,
	combout => \Mux2073~35_combout\);

-- Location: LCFF_X20_Y13_N3
\dataMemory[236][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[236][1]~regout\);

-- Location: LCFF_X20_Y13_N9
\dataMemory[204][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[204][1]~regout\);

-- Location: LCCOMB_X20_Y13_N8
\Mux2073~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~38_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[236][1]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[204][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[204][1]~regout\,
	datad => \dataMemory[236][1]~regout\,
	combout => \Mux2073~38_combout\);

-- Location: LCFF_X12_Y19_N11
\dataMemory[104][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[104][2]~regout\);

-- Location: LCFF_X17_Y24_N19
\dataMemory[100][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[100][2]~regout\);

-- Location: LCFF_X11_Y22_N9
\dataMemory[96][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[96][2]~regout\);

-- Location: LCCOMB_X11_Y22_N8
\Mux2074~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~0_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[100][2]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[96][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[96][2]~regout\,
	datad => \dataMemory[100][2]~regout\,
	combout => \Mux2074~0_combout\);

-- Location: LCFF_X24_Y19_N21
\dataMemory[108][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[108][2]~regout\);

-- Location: LCCOMB_X12_Y19_N10
\Mux2074~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~1_combout\ = (\ADDRESS~combout\(3) & ((\Mux2074~0_combout\ & (\dataMemory[108][2]~regout\)) # (!\Mux2074~0_combout\ & ((\dataMemory[104][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2074~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[108][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[104][2]~regout\,
	datad => \Mux2074~0_combout\,
	combout => \Mux2074~1_combout\);

-- Location: LCFF_X22_Y16_N5
\dataMemory[44][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[44][2]~regout\);

-- Location: LCFF_X12_Y17_N31
\dataMemory[228][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[228][2]~regout\);

-- Location: LCFF_X12_Y17_N21
\dataMemory[224][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[224][2]~regout\);

-- Location: LCCOMB_X12_Y17_N20
\Mux2074~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~7_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[228][2]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[224][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[224][2]~regout\,
	datad => \dataMemory[228][2]~regout\,
	combout => \Mux2074~7_combout\);

-- Location: LCFF_X14_Y21_N19
\dataMemory[216][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[216][2]~regout\);

-- Location: LCFF_X22_Y22_N19
\dataMemory[212][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[212][2]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[212][2]~regout\);

-- Location: LCFF_X21_Y22_N25
\dataMemory[208][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[208][2]~regout\);

-- Location: LCCOMB_X21_Y22_N24
\Mux2074~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~17_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[212][2]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[208][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[208][2]~regout\,
	datad => \dataMemory[212][2]~regout\,
	combout => \Mux2074~17_combout\);

-- Location: LCFF_X17_Y16_N11
\dataMemory[220][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[220][2]~feeder_combout\,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[220][2]~regout\);

-- Location: LCCOMB_X14_Y21_N18
\Mux2074~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2074~17_combout\ & (\dataMemory[220][2]~regout\)) # (!\Mux2074~17_combout\ & ((\dataMemory[216][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2074~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[220][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[216][2]~regout\,
	datad => \Mux2074~17_combout\,
	combout => \Mux2074~18_combout\);

-- Location: LCFF_X24_Y19_N11
\dataMemory[76][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[76][2]~regout\);

-- Location: LCFF_X14_Y14_N31
\dataMemory[132][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[132][2]~feeder_combout\,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[132][2]~regout\);

-- Location: LCFF_X19_Y13_N3
\dataMemory[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[4][2]~regout\);

-- Location: LCFF_X24_Y16_N31
\dataMemory[200][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[200][2]~regout\);

-- Location: LCFF_X24_Y20_N1
\dataMemory[196][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[196][2]~regout\);

-- Location: LCFF_X24_Y20_N15
\dataMemory[192][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[192][2]~regout\);

-- Location: LCCOMB_X24_Y20_N14
\Mux2074~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[196][2]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[192][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[192][2]~regout\,
	datad => \dataMemory[196][2]~regout\,
	combout => \Mux2074~27_combout\);

-- Location: LCFF_X24_Y13_N3
\dataMemory[204][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[204][2]~regout\);

-- Location: LCCOMB_X24_Y16_N30
\Mux2074~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~28_combout\ = (\ADDRESS~combout\(3) & ((\Mux2074~27_combout\ & (\dataMemory[204][2]~regout\)) # (!\Mux2074~27_combout\ & ((\dataMemory[200][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2074~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[204][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[200][2]~regout\,
	datad => \Mux2074~27_combout\,
	combout => \Mux2074~28_combout\);

-- Location: LCFF_X20_Y18_N25
\dataMemory[244][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[244][2]~regout\);

-- Location: LCFF_X10_Y15_N29
\dataMemory[184][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[184][2]~regout\);

-- Location: LCFF_X10_Y18_N1
\dataMemory[120][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[120][2]~regout\);

-- Location: LCFF_X10_Y18_N7
\dataMemory[56][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[56][2]~regout\);

-- Location: LCCOMB_X10_Y18_N6
\Mux2074~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~33_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[120][2]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[56][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[56][2]~regout\,
	datad => \dataMemory[120][2]~regout\,
	combout => \Mux2074~33_combout\);

-- Location: LCFF_X7_Y15_N19
\dataMemory[248][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[248][2]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[248][2]~regout\);

-- Location: LCCOMB_X10_Y15_N28
\Mux2074~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2074~33_combout\ & (\dataMemory[248][2]~regout\)) # (!\Mux2074~33_combout\ & ((\dataMemory[184][2]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2074~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[248][2]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[184][2]~regout\,
	datad => \Mux2074~33_combout\,
	combout => \Mux2074~34_combout\);

-- Location: LCFF_X9_Y15_N21
\dataMemory[176][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[176][2]~regout\);

-- Location: LCFF_X8_Y15_N15
\dataMemory[112][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[112][2]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[112][2]~regout\);

-- Location: LCFF_X9_Y15_N19
\dataMemory[48][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[48][2]~regout\);

-- Location: LCCOMB_X9_Y15_N18
\Mux2074~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~35_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[112][2]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[48][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[48][2]~regout\,
	datad => \dataMemory[112][2]~regout\,
	combout => \Mux2074~35_combout\);

-- Location: LCFF_X5_Y15_N11
\dataMemory[240][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[240][2]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[240][2]~regout\);

-- Location: LCCOMB_X9_Y15_N20
\Mux2074~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2074~35_combout\ & ((\dataMemory[240][2]~regout\))) # (!\Mux2074~35_combout\ & (\dataMemory[176][2]~regout\)))) # (!\ADDRESS~combout\(7) & (\Mux2074~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2074~35_combout\,
	datac => \dataMemory[176][2]~regout\,
	datad => \dataMemory[240][2]~regout\,
	combout => \Mux2074~36_combout\);

-- Location: LCCOMB_X10_Y15_N30
\Mux2074~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~37_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2074~34_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\Mux2074~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2074~36_combout\,
	datad => \Mux2074~34_combout\,
	combout => \Mux2074~37_combout\);

-- Location: LCFF_X21_Y14_N5
\dataMemory[252][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[252][2]~regout\);

-- Location: LCFF_X18_Y22_N31
\dataMemory[84][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[84][3]~regout\);

-- Location: LCFF_X17_Y24_N29
\dataMemory[100][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[100][3]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[100][3]~regout\);

-- Location: LCFF_X16_Y22_N17
\dataMemory[68][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[68][3]~regout\);

-- Location: LCCOMB_X16_Y22_N16
\Mux2075~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~0_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[100][3]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[68][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[68][3]~regout\,
	datad => \dataMemory[100][3]~regout\,
	combout => \Mux2075~0_combout\);

-- Location: LCFF_X17_Y22_N29
\dataMemory[116][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[116][3]~regout\);

-- Location: LCCOMB_X17_Y22_N28
\Mux2075~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~1_combout\ = (\ADDRESS~combout\(4) & ((\Mux2075~0_combout\ & ((\dataMemory[116][3]~regout\))) # (!\Mux2075~0_combout\ & (\dataMemory[84][3]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2075~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[84][3]~regout\,
	datac => \dataMemory[116][3]~regout\,
	datad => \Mux2075~0_combout\,
	combout => \Mux2075~1_combout\);

-- Location: LCFF_X8_Y20_N17
\dataMemory[120][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[120][3]~regout\);

-- Location: LCFF_X15_Y20_N19
\dataMemory[168][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[168][3]~regout\);

-- Location: LCFF_X15_Y24_N7
\dataMemory[164][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[164][3]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[164][3]~regout\);

-- Location: LCFF_X14_Y20_N19
\dataMemory[160][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[160][3]~regout\);

-- Location: LCCOMB_X14_Y20_N18
\Mux2075~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~10_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[164][3]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[160][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[160][3]~regout\,
	datad => \dataMemory[164][3]~regout\,
	combout => \Mux2075~10_combout\);

-- Location: LCFF_X20_Y21_N31
\dataMemory[172][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[172][3]~feeder_combout\,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[172][3]~regout\);

-- Location: LCCOMB_X15_Y20_N18
\Mux2075~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux2075~10_combout\ & (\dataMemory[172][3]~regout\)) # (!\Mux2075~10_combout\ & ((\dataMemory[168][3]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2075~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[172][3]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[168][3]~regout\,
	datad => \Mux2075~10_combout\,
	combout => \Mux2075~11_combout\);

-- Location: LCFF_X15_Y15_N25
\dataMemory[136][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[136][3]~regout\);

-- Location: LCFF_X10_Y18_N25
\dataMemory[56][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[56][3]~feeder_combout\,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[56][3]~regout\);

-- Location: LCFF_X22_Y17_N21
\dataMemory[60][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[60][3]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[60][3]~regout\);

-- Location: LCFF_X20_Y18_N31
\dataMemory[244][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[244][3]~regout\);

-- Location: LCFF_X21_Y13_N7
\dataMemory[220][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[220][3]~regout\);

-- Location: LCFF_X20_Y13_N11
\dataMemory[204][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[204][3]~regout\);

-- Location: LCCOMB_X20_Y13_N10
\Mux2075~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~38_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[220][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[204][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[204][3]~regout\,
	datad => \dataMemory[220][3]~regout\,
	combout => \Mux2075~38_combout\);

-- Location: LCFF_X20_Y23_N5
\dataMemory[228][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[228][4]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[228][4]~regout\);

-- Location: LCFF_X18_Y20_N25
\dataMemory[84][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[84][4]~regout\);

-- Location: LCFF_X17_Y22_N27
\dataMemory[116][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[116][4]~regout\);

-- Location: LCFF_X20_Y16_N23
\dataMemory[180][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[180][4]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[180][4]~regout\);

-- Location: LCFF_X19_Y18_N21
\dataMemory[52][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[52][4]~regout\);

-- Location: LCCOMB_X19_Y18_N20
\Mux2076~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~7_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[180][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[52][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[52][4]~regout\,
	datad => \dataMemory[180][4]~regout\,
	combout => \Mux2076~7_combout\);

-- Location: LCFF_X21_Y16_N3
\dataMemory[244][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[244][4]~feeder_combout\,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[244][4]~regout\);

-- Location: LCCOMB_X17_Y22_N26
\Mux2076~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2076~7_combout\ & (\dataMemory[244][4]~regout\)) # (!\Mux2076~7_combout\ & ((\dataMemory[116][4]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2076~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[244][4]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[116][4]~regout\,
	datad => \Mux2076~7_combout\,
	combout => \Mux2076~8_combout\);

-- Location: LCFF_X12_Y23_N1
\dataMemory[88][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[88][4]~feeder_combout\,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[88][4]~regout\);

-- Location: LCFF_X9_Y22_N1
\dataMemory[152][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[152][4]~regout\);

-- Location: LCFF_X9_Y22_N7
\dataMemory[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[24][4]~regout\);

-- Location: LCCOMB_X9_Y22_N6
\Mux2076~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~10_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[152][4]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[24][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[24][4]~regout\,
	datad => \dataMemory[152][4]~regout\,
	combout => \Mux2076~10_combout\);

-- Location: LCFF_X12_Y23_N19
\dataMemory[216][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[216][4]~regout\);

-- Location: LCCOMB_X12_Y23_N18
\Mux2076~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~11_combout\ = (\ADDRESS~combout\(6) & ((\Mux2076~10_combout\ & ((\dataMemory[216][4]~regout\))) # (!\Mux2076~10_combout\ & (\dataMemory[88][4]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2076~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[88][4]~regout\,
	datac => \dataMemory[216][4]~regout\,
	datad => \Mux2076~10_combout\,
	combout => \Mux2076~11_combout\);

-- Location: LCFF_X8_Y20_N7
\dataMemory[120][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[120][4]~regout\);

-- Location: LCFF_X7_Y20_N21
\dataMemory[208][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[208][4]~feeder_combout\,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[208][4]~regout\);

-- Location: LCFF_X12_Y18_N17
\dataMemory[172][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[172][4]~regout\);

-- Location: LCFF_X17_Y19_N1
\dataMemory[156][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[156][4]~feeder_combout\,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[156][4]~regout\);

-- Location: LCFF_X12_Y18_N23
\dataMemory[140][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[140][4]~regout\);

-- Location: LCCOMB_X12_Y18_N22
\Mux2076~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[156][4]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[140][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[140][4]~regout\,
	datad => \dataMemory[156][4]~regout\,
	combout => \Mux2076~31_combout\);

-- Location: LCFF_X16_Y14_N21
\dataMemory[188][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[188][4]~regout\);

-- Location: LCCOMB_X12_Y18_N16
\Mux2076~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2076~31_combout\ & (\dataMemory[188][4]~regout\)) # (!\Mux2076~31_combout\ & ((\dataMemory[172][4]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2076~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[188][4]~regout\,
	datac => \dataMemory[172][4]~regout\,
	datad => \Mux2076~31_combout\,
	combout => \Mux2076~32_combout\);

-- Location: LCFF_X22_Y17_N17
\dataMemory[60][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[60][4]~regout\);

-- Location: LCFF_X20_Y13_N1
\dataMemory[236][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[236][4]~regout\);

-- Location: LCFF_X20_Y13_N15
\dataMemory[204][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[204][4]~regout\);

-- Location: LCCOMB_X20_Y13_N14
\Mux2076~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~38_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[236][4]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[204][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[204][4]~regout\,
	datad => \dataMemory[236][4]~regout\,
	combout => \Mux2076~38_combout\);

-- Location: LCFF_X22_Y16_N15
\dataMemory[44][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[44][5]~feeder_combout\,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[44][5]~regout\);

-- Location: LCFF_X12_Y13_N11
\dataMemory[204][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[204][5]~feeder_combout\,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[204][5]~regout\);

-- Location: LCFF_X20_Y18_N7
\dataMemory[244][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[244][5]~regout\);

-- Location: LCFF_X8_Y18_N13
\dataMemory[184][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[184][5]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[184][5]~regout\);

-- Location: LCFF_X18_Y15_N7
\dataMemory[188][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[188][5]~regout\);

-- Location: LCFF_X22_Y15_N19
\dataMemory[60][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[60][5]~regout\);

-- Location: LCCOMB_X22_Y15_N18
\Mux2077~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~38_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[188][5]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[60][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[60][5]~regout\,
	datad => \dataMemory[188][5]~regout\,
	combout => \Mux2077~38_combout\);

-- Location: LCFF_X12_Y15_N27
\dataMemory[148][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[148][6]~feeder_combout\,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[148][6]~regout\);

-- Location: LCFF_X15_Y16_N27
\dataMemory[140][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[140][6]~regout\);

-- Location: LCFF_X16_Y14_N17
\dataMemory[180][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[180][6]~regout\);

-- Location: LCFF_X11_Y15_N11
\dataMemory[184][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[184][6]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[184][6]~regout\);

-- Location: LCFF_X11_Y15_N5
\dataMemory[176][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[176][6]~regout\);

-- Location: LCCOMB_X11_Y15_N4
\Mux2078~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~7_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[184][6]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[176][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[176][6]~regout\,
	datad => \dataMemory[184][6]~regout\,
	combout => \Mux2078~7_combout\);

-- Location: LCFF_X16_Y14_N27
\dataMemory[188][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[188][6]~regout\);

-- Location: LCCOMB_X16_Y14_N16
\Mux2078~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~8_combout\ = (\ADDRESS~combout\(2) & ((\Mux2078~7_combout\ & (\dataMemory[188][6]~regout\)) # (!\Mux2078~7_combout\ & ((\dataMemory[180][6]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2078~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[188][6]~regout\,
	datac => \dataMemory[180][6]~regout\,
	datad => \Mux2078~7_combout\,
	combout => \Mux2078~8_combout\);

-- Location: LCFF_X14_Y18_N7
\dataMemory[40][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[40][6]~regout\);

-- Location: LCFF_X8_Y22_N9
\dataMemory[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[24][6]~regout\);

-- Location: LCFF_X16_Y22_N3
\dataMemory[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[8][6]~regout\);

-- Location: LCCOMB_X16_Y22_N2
\Mux2078~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~20_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[24][6]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[8][6]~regout\,
	datad => \dataMemory[24][6]~regout\,
	combout => \Mux2078~20_combout\);

-- Location: LCFF_X10_Y18_N11
\dataMemory[56][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[56][6]~feeder_combout\,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[56][6]~regout\);

-- Location: LCCOMB_X14_Y18_N6
\Mux2078~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2078~20_combout\ & (\dataMemory[56][6]~regout\)) # (!\Mux2078~20_combout\ & ((\dataMemory[40][6]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2078~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[56][6]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[40][6]~regout\,
	datad => \Mux2078~20_combout\,
	combout => \Mux2078~21_combout\);

-- Location: LCFF_X19_Y18_N11
\dataMemory[52][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[52][6]~regout\);

-- Location: LCFF_X22_Y17_N3
\dataMemory[60][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[60][6]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[60][6]~regout\);

-- Location: LCFF_X14_Y17_N29
\dataMemory[216][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[216][6]~regout\);

-- Location: LCFF_X16_Y21_N11
\dataMemory[232][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[232][6]~regout\);

-- Location: LCFF_X15_Y23_N7
\dataMemory[200][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[200][6]~regout\);

-- Location: LCCOMB_X15_Y23_N6
\Mux2078~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[232][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[200][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[200][6]~regout\,
	datad => \dataMemory[232][6]~regout\,
	combout => \Mux2078~31_combout\);

-- Location: LCFF_X6_Y18_N17
\dataMemory[248][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[248][6]~regout\);

-- Location: LCCOMB_X14_Y17_N28
\Mux2078~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2078~31_combout\ & (\dataMemory[248][6]~regout\)) # (!\Mux2078~31_combout\ & ((\dataMemory[216][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2078~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[248][6]~regout\,
	datac => \dataMemory[216][6]~regout\,
	datad => \Mux2078~31_combout\,
	combout => \Mux2078~32_combout\);

-- Location: LCFF_X25_Y20_N13
\dataMemory[228][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[228][6]~regout\);

-- Location: LCFF_X21_Y20_N17
\dataMemory[212][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[212][6]~regout\);

-- Location: LCFF_X21_Y19_N15
\dataMemory[196][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[196][6]~regout\);

-- Location: LCCOMB_X21_Y19_N14
\Mux2078~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~33_combout\ = (\ADDRESS~combout\(4) & ((\dataMemory[212][6]~regout\) # ((\ADDRESS~combout\(5))))) # (!\ADDRESS~combout\(4) & (((\dataMemory[196][6]~regout\ & !\ADDRESS~combout\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[212][6]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[196][6]~regout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2078~33_combout\);

-- Location: LCFF_X22_Y20_N17
\dataMemory[244][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[244][6]~regout\);

-- Location: LCCOMB_X22_Y20_N16
\Mux2078~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2078~33_combout\ & ((\dataMemory[244][6]~regout\))) # (!\Mux2078~33_combout\ & (\dataMemory[228][6]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2078~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[228][6]~regout\,
	datac => \dataMemory[244][6]~regout\,
	datad => \Mux2078~33_combout\,
	combout => \Mux2078~34_combout\);

-- Location: LCFF_X11_Y20_N3
\dataMemory[208][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[208][6]~regout\);

-- Location: LCFF_X12_Y17_N25
\dataMemory[224][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[224][6]~feeder_combout\,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[224][6]~regout\);

-- Location: LCFF_X12_Y20_N5
\dataMemory[192][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[192][6]~regout\);

-- Location: LCCOMB_X12_Y20_N4
\Mux2078~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~35_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[224][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[192][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[192][6]~regout\,
	datad => \dataMemory[224][6]~regout\,
	combout => \Mux2078~35_combout\);

-- Location: LCFF_X11_Y20_N5
\dataMemory[240][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[240][6]~regout\);

-- Location: LCCOMB_X11_Y20_N2
\Mux2078~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2078~35_combout\ & (\dataMemory[240][6]~regout\)) # (!\Mux2078~35_combout\ & ((\dataMemory[208][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2078~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[240][6]~regout\,
	datac => \dataMemory[208][6]~regout\,
	datad => \Mux2078~35_combout\,
	combout => \Mux2078~36_combout\);

-- Location: LCCOMB_X15_Y19_N14
\Mux2078~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~37_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2078~34_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2078~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2078~34_combout\,
	datad => \Mux2078~36_combout\,
	combout => \Mux2078~37_combout\);

-- Location: LCFF_X20_Y13_N25
\dataMemory[236][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[236][6]~regout\);

-- Location: LCFF_X21_Y13_N23
\dataMemory[220][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[220][6]~regout\);

-- Location: LCFF_X20_Y13_N31
\dataMemory[204][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[204][6]~regout\);

-- Location: LCCOMB_X20_Y13_N30
\Mux2078~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~38_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[220][6]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[204][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[204][6]~regout\,
	datad => \dataMemory[220][6]~regout\,
	combout => \Mux2078~38_combout\);

-- Location: LCFF_X22_Y14_N23
\dataMemory[252][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[252][6]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[252][6]~regout\);

-- Location: LCCOMB_X20_Y13_N24
\Mux2078~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~39_combout\ = (\ADDRESS~combout\(5) & ((\Mux2078~38_combout\ & ((\dataMemory[252][6]~regout\))) # (!\Mux2078~38_combout\ & (\dataMemory[236][6]~regout\)))) # (!\ADDRESS~combout\(5) & (\Mux2078~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2078~38_combout\,
	datac => \dataMemory[236][6]~regout\,
	datad => \dataMemory[252][6]~regout\,
	combout => \Mux2078~39_combout\);

-- Location: LCCOMB_X15_Y19_N24
\Mux2078~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2078~37_combout\ & (\Mux2078~39_combout\)) # (!\Mux2078~37_combout\ & ((\Mux2078~32_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2078~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2078~39_combout\,
	datac => \Mux2078~37_combout\,
	datad => \Mux2078~32_combout\,
	combout => \Mux2078~40_combout\);

-- Location: LCFF_X10_Y22_N9
\dataMemory[88][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[88][7]~regout\);

-- Location: LCFF_X8_Y17_N5
\dataMemory[152][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[152][7]~regout\);

-- Location: LCFF_X8_Y19_N25
\dataMemory[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[24][7]~regout\);

-- Location: LCCOMB_X8_Y19_N24
\Mux2079~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~0_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[152][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[24][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[24][7]~regout\,
	datad => \dataMemory[152][7]~regout\,
	combout => \Mux2079~0_combout\);

-- Location: LCFF_X14_Y21_N5
\dataMemory[216][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[216][7]~regout\);

-- Location: LCCOMB_X10_Y22_N8
\Mux2079~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~1_combout\ = (\ADDRESS~combout\(6) & ((\Mux2079~0_combout\ & (\dataMemory[216][7]~regout\)) # (!\Mux2079~0_combout\ & ((\dataMemory[88][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2079~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[216][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[88][7]~regout\,
	datad => \Mux2079~0_combout\,
	combout => \Mux2079~1_combout\);

-- Location: LCFF_X16_Y24_N21
\dataMemory[168][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[168][7]~regout\);

-- Location: LCFF_X12_Y19_N1
\dataMemory[104][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[104][7]~regout\);

-- Location: LCFF_X12_Y19_N19
\dataMemory[40][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[40][7]~regout\);

-- Location: LCCOMB_X12_Y19_N18
\Mux2079~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~2_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[104][7]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[40][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[40][7]~regout\,
	datad => \dataMemory[104][7]~regout\,
	combout => \Mux2079~2_combout\);

-- Location: LCFF_X16_Y21_N5
\dataMemory[232][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[232][7]~regout\);

-- Location: LCCOMB_X16_Y21_N4
\Mux2079~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~3_combout\ = (\ADDRESS~combout\(7) & ((\Mux2079~2_combout\ & ((\dataMemory[232][7]~regout\))) # (!\Mux2079~2_combout\ & (\dataMemory[168][7]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2079~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[168][7]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[232][7]~regout\,
	datad => \Mux2079~2_combout\,
	combout => \Mux2079~3_combout\);

-- Location: LCFF_X14_Y23_N17
\dataMemory[136][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[136][7]~regout\);

-- Location: LCFF_X10_Y23_N27
\dataMemory[72][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[72][7]~regout\);

-- Location: LCFF_X14_Y23_N27
\dataMemory[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[8][7]~regout\);

-- Location: LCCOMB_X14_Y23_N26
\Mux2079~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~4_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[72][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[8][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[8][7]~regout\,
	datad => \dataMemory[72][7]~regout\,
	combout => \Mux2079~4_combout\);

-- Location: LCFF_X16_Y23_N3
\dataMemory[200][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[200][7]~regout\);

-- Location: LCCOMB_X14_Y23_N16
\Mux2079~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2079~4_combout\ & (\dataMemory[200][7]~regout\)) # (!\Mux2079~4_combout\ & ((\dataMemory[136][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2079~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[200][7]~regout\,
	datac => \dataMemory[136][7]~regout\,
	datad => \Mux2079~4_combout\,
	combout => \Mux2079~5_combout\);

-- Location: LCCOMB_X15_Y22_N30
\Mux2079~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~6_combout\ = (\ADDRESS~combout\(4) & (((\ADDRESS~combout\(5))))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\Mux2079~3_combout\))) # (!\ADDRESS~combout\(5) & (\Mux2079~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2079~5_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2079~3_combout\,
	combout => \Mux2079~6_combout\);

-- Location: LCFF_X10_Y18_N5
\dataMemory[120][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[120][7]~regout\);

-- Location: LCFF_X6_Y18_N11
\dataMemory[184][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[184][7]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[184][7]~regout\);

-- Location: LCFF_X10_Y18_N31
\dataMemory[56][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[56][7]~regout\);

-- Location: LCCOMB_X10_Y18_N30
\Mux2079~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~7_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[184][7]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[56][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[56][7]~regout\,
	datad => \dataMemory[184][7]~regout\,
	combout => \Mux2079~7_combout\);

-- Location: LCFF_X6_Y18_N21
\dataMemory[248][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[248][7]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[248][7]~regout\);

-- Location: LCCOMB_X10_Y18_N4
\Mux2079~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2079~7_combout\ & (\dataMemory[248][7]~regout\)) # (!\Mux2079~7_combout\ & ((\dataMemory[120][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2079~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[248][7]~regout\,
	datac => \dataMemory[120][7]~regout\,
	datad => \Mux2079~7_combout\,
	combout => \Mux2079~8_combout\);

-- Location: LCCOMB_X15_Y22_N24
\Mux2079~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~9_combout\ = (\ADDRESS~combout\(4) & ((\Mux2079~6_combout\ & (\Mux2079~8_combout\)) # (!\Mux2079~6_combout\ & ((\Mux2079~1_combout\))))) # (!\ADDRESS~combout\(4) & (\Mux2079~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2079~6_combout\,
	datac => \Mux2079~8_combout\,
	datad => \Mux2079~1_combout\,
	combout => \Mux2079~9_combout\);

-- Location: LCFF_X19_Y23_N19
\dataMemory[164][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[164][7]~regout\);

-- Location: LCFF_X21_Y23_N13
\dataMemory[100][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[100][7]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[100][7]~regout\);

-- Location: LCFF_X19_Y23_N13
\dataMemory[36][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[36][7]~regout\);

-- Location: LCCOMB_X19_Y23_N12
\Mux2079~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~10_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[100][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[36][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[36][7]~regout\,
	datad => \dataMemory[100][7]~regout\,
	combout => \Mux2079~10_combout\);

-- Location: LCFF_X20_Y23_N31
\dataMemory[228][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[228][7]~regout\);

-- Location: LCCOMB_X19_Y23_N18
\Mux2079~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~11_combout\ = (\ADDRESS~combout\(7) & ((\Mux2079~10_combout\ & (\dataMemory[228][7]~regout\)) # (!\Mux2079~10_combout\ & ((\dataMemory[164][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2079~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[228][7]~regout\,
	datac => \dataMemory[164][7]~regout\,
	datad => \Mux2079~10_combout\,
	combout => \Mux2079~11_combout\);

-- Location: LCFF_X20_Y18_N21
\dataMemory[116][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[116][7]~regout\);

-- Location: LCFF_X15_Y22_N11
\dataMemory[160][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[160][7]~regout\);

-- Location: LCFF_X15_Y17_N13
\dataMemory[96][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[96][7]~regout\);

-- Location: LCFF_X15_Y17_N11
\dataMemory[32][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[32][7]~regout\);

-- Location: LCCOMB_X15_Y17_N10
\Mux2079~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~22_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[96][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[32][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[32][7]~regout\,
	datad => \dataMemory[96][7]~regout\,
	combout => \Mux2079~22_combout\);

-- Location: LCFF_X14_Y20_N7
\dataMemory[224][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[224][7]~feeder_combout\,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[224][7]~regout\);

-- Location: LCCOMB_X15_Y22_N10
\Mux2079~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2079~22_combout\ & (\dataMemory[224][7]~regout\)) # (!\Mux2079~22_combout\ & ((\dataMemory[160][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2079~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[224][7]~regout\,
	datac => \dataMemory[160][7]~regout\,
	datad => \Mux2079~22_combout\,
	combout => \Mux2079~23_combout\);

-- Location: LCFF_X12_Y20_N23
\dataMemory[192][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[192][7]~feeder_combout\,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[192][7]~regout\);

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLK,
	combout => \CLK~combout\);

-- Location: CLKCTRL_G3
\CLK~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y16_N24
\dataMemory[55][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[55][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[55][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N10
\dataMemory[207][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[207][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[207][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N20
\dataMemory[71][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[71][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[71][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N8
\dataMemory[63][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[63][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[63][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N8
\dataMemory[111][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[111][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[111][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y18_N4
\dataMemory[127][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[127][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[127][0]~feeder_combout\);

-- Location: LCCOMB_X14_Y24_N0
\dataMemory[107][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[107][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[107][1]~feeder_combout\);

-- Location: LCCOMB_X9_Y24_N0
\dataMemory[139][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[139][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[139][1]~feeder_combout\);

-- Location: LCCOMB_X18_Y20_N16
\dataMemory[87][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[87][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[87][1]~feeder_combout\);

-- Location: LCCOMB_X14_Y22_N8
\dataMemory[219][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[219][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[219][1]~feeder_combout\);

-- Location: LCCOMB_X6_Y17_N24
\dataMemory[123][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[123][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[123][1]~feeder_combout\);

-- Location: LCCOMB_X14_Y22_N18
\dataMemory[219][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[219][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[219][2]~feeder_combout\);

-- Location: LCCOMB_X7_Y16_N16
\dataMemory[59][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[59][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[59][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y14_N0
\dataMemory[119][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[119][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[119][2]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N8
\dataMemory[15][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[15][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[15][2]~feeder_combout\);

-- Location: LCCOMB_X18_Y18_N8
\dataMemory[127][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[127][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[127][2]~feeder_combout\);

-- Location: LCCOMB_X11_Y15_N28
\dataMemory[187][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[187][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[187][2]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N12
\dataMemory[255][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[255][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[255][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y20_N10
\dataMemory[239][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[239][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[239][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N14
\dataMemory[31][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[31][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[31][2]~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N28
\dataMemory[79][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[79][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[79][2]~feeder_combout\);

-- Location: LCCOMB_X8_Y19_N4
\dataMemory[59][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[59][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[59][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N8
\dataMemory[63][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[63][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[63][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y23_N2
\dataMemory[203][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[203][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[203][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y23_N16
\dataMemory[231][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[231][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[231][4]~feeder_combout\);

-- Location: LCCOMB_X11_Y18_N26
\dataMemory[227][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[227][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[227][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N6
\dataMemory[255][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[255][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[255][4]~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N6
\dataMemory[63][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[63][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[63][4]~feeder_combout\);

-- Location: LCCOMB_X8_Y15_N22
\dataMemory[115][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[115][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[115][5]~feeder_combout\);

-- Location: LCCOMB_X5_Y15_N22
\dataMemory[243][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[243][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[243][5]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N18
\dataMemory[183][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[183][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[183][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y15_N0
\dataMemory[47][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[47][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[47][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N28
\dataMemory[223][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[223][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[223][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y21_N16
\dataMemory[79][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[79][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[79][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N20
\dataMemory[255][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[255][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[255][5]~feeder_combout\);

-- Location: LCCOMB_X19_Y17_N6
\dataMemory[167][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[167][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[167][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N20
\dataMemory[223][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[223][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[223][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y21_N14
\dataMemory[115][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[115][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[115][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N0
\dataMemory[255][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[255][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[255][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y19_N20
\dataMemory[151][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[151][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[151][6]~feeder_combout\);

-- Location: LCCOMB_X7_Y20_N12
\dataMemory[211][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[211][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[211][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y22_N6
\dataMemory[219][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[219][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[219][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y23_N18
\dataMemory[203][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[203][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[203][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y18_N2
\dataMemory[63][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[63][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[63][7]~feeder_combout\);

-- Location: LCCOMB_X20_Y22_N6
\dataMemory[199][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[199][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[199][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N24
\dataMemory[255][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[255][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[255][7]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N12
\dataMemory[31][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[31][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[31][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N30
\dataMemory[142][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[142][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[142][0]~feeder_combout\);

-- Location: LCCOMB_X6_Y16_N10
\dataMemory[242][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[242][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[242][0]~feeder_combout\);

-- Location: LCCOMB_X15_Y21_N18
\dataMemory[10][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[10][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[10][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N16
\dataMemory[166][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[166][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[166][0]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N10
\dataMemory[110][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[110][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[110][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N2
\dataMemory[190][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[190][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[190][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N8
\dataMemory[246][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[246][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[246][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N8
\dataMemory[222][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[222][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[222][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y15_N24
\dataMemory[150][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[150][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[150][1]~feeder_combout\);

-- Location: LCCOMB_X12_Y19_N6
\dataMemory[106][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[106][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[106][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N14
\dataMemory[254][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[254][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[254][1]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N20
\dataMemory[158][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[158][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[158][2]~feeder_combout\);

-- Location: LCCOMB_X19_Y24_N18
\dataMemory[190][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[190][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[190][2]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N6
\dataMemory[230][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[230][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[230][2]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N26
\dataMemory[194][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[194][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[194][2]~feeder_combout\);

-- Location: LCCOMB_X12_Y22_N8
\dataMemory[106][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[106][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[106][3]~feeder_combout\);

-- Location: LCCOMB_X6_Y16_N28
\dataMemory[242][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[242][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[242][3]~feeder_combout\);

-- Location: LCCOMB_X18_Y19_N12
\dataMemory[30][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[30][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[30][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N16
\dataMemory[254][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[254][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[254][3]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N10
\dataMemory[102][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[102][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[102][3]~feeder_combout\);

-- Location: LCCOMB_X14_Y21_N6
\dataMemory[250][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[250][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[250][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y15_N16
\dataMemory[174][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[174][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[174][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y15_N6
\dataMemory[34][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[34][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[34][4]~feeder_combout\);

-- Location: LCCOMB_X17_Y15_N8
\dataMemory[54][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[54][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[54][4]~feeder_combout\);

-- Location: LCCOMB_X16_Y23_N22
\dataMemory[202][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[202][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[202][5]~feeder_combout\);

-- Location: LCCOMB_X8_Y20_N20
\dataMemory[250][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[250][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[250][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y21_N24
\dataMemory[218][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[218][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[218][5]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N4
\dataMemory[226][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[226][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[226][5]~feeder_combout\);

-- Location: LCCOMB_X6_Y16_N22
\dataMemory[242][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[242][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[242][5]~feeder_combout\);

-- Location: LCCOMB_X10_Y15_N8
\dataMemory[178][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[178][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[178][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N22
\dataMemory[118][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[118][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[118][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y20_N20
\dataMemory[62][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[62][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[62][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y19_N28
\dataMemory[30][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[30][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[30][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y17_N6
\dataMemory[218][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[218][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[218][6]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N6
\dataMemory[246][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[246][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[246][6]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N14
\dataMemory[166][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[166][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[166][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y19_N12
\dataMemory[190][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[190][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[190][6]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N20
\dataMemory[138][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[138][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[138][6]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N26
\dataMemory[110][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[110][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[110][6]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N26
\dataMemory[142][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[142][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[142][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y20_N4
\dataMemory[134][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[134][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[134][7]~feeder_combout\);

-- Location: LCCOMB_X7_Y22_N28
\dataMemory[250][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[250][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[250][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y22_N30
\dataMemory[234][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[234][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[234][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N12
\dataMemory[118][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[118][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[118][7]~feeder_combout\);

-- Location: LCCOMB_X25_Y18_N6
\dataMemory[65][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[65][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[65][0]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N12
\dataMemory[225][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[225][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[225][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N26
\dataMemory[181][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[181][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[181][0]~feeder_combout\);

-- Location: LCCOMB_X11_Y20_N10
\dataMemory[209][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[209][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[209][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y22_N12
\dataMemory[85][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[85][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[85][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N8
\dataMemory[197][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[197][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[197][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N16
\dataMemory[101][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[101][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[101][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N30
\dataMemory[197][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[197][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[197][1]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N16
\dataMemory[181][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[181][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[181][1]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N16
\dataMemory[77][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[77][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[77][1]~feeder_combout\);

-- Location: LCCOMB_X23_Y15_N20
\dataMemory[45][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[45][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[45][1]~feeder_combout\);

-- Location: LCCOMB_X15_Y16_N14
\dataMemory[141][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[141][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[141][2]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N6
\dataMemory[173][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[173][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[173][2]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N2
\dataMemory[61][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[61][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[61][2]~feeder_combout\);

-- Location: LCCOMB_X18_Y22_N4
\dataMemory[85][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[85][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[85][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y15_N16
\dataMemory[49][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[49][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[49][2]~feeder_combout\);

-- Location: LCCOMB_X7_Y20_N10
\dataMemory[209][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[209][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[209][3]~feeder_combout\);

-- Location: LCCOMB_X16_Y20_N12
\dataMemory[137][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[137][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[137][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N22
\dataMemory[253][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[253][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[253][4]~feeder_combout\);

-- Location: LCCOMB_X22_Y13_N10
\dataMemory[205][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[205][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[205][4]~feeder_combout\);

-- Location: LCCOMB_X18_Y16_N8
\dataMemory[141][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[141][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[141][5]~feeder_combout\);

-- Location: LCCOMB_X19_Y19_N6
\dataMemory[165][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[165][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[165][5]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N0
\dataMemory[225][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[225][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[225][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y16_N16
\dataMemory[33][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[33][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[33][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N28
\dataMemory[221][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[221][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[221][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N20
\dataMemory[253][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[253][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[253][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y15_N10
\dataMemory[61][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[61][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[61][5]~feeder_combout\);

-- Location: LCCOMB_X14_Y21_N12
\dataMemory[249][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[249][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[249][5]~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N4
\dataMemory[109][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[109][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[109][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N22
\dataMemory[213][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[213][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[213][5]~feeder_combout\);

-- Location: LCCOMB_X10_Y16_N12
\dataMemory[121][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[121][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[121][7]~feeder_combout\);

-- Location: LCCOMB_X9_Y18_N28
\dataMemory[241][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[241][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[241][7]~feeder_combout\);

-- Location: LCCOMB_X15_Y18_N16
\dataMemory[237][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[237][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[237][7]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N10
\dataMemory[181][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[181][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[181][7]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N0
\dataMemory[189][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[189][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[189][7]~feeder_combout\);

-- Location: LCCOMB_X20_Y13_N20
\dataMemory[205][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[205][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[205][7]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N12
\dataMemory[245][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[245][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[245][7]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N28
\dataMemory[253][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[253][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[253][7]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N6
\dataMemory[116][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[116][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[116][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y21_N8
\dataMemory[100][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[100][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[100][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N14
\dataMemory[28][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[28][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[28][1]~feeder_combout\);

-- Location: LCCOMB_X7_Y20_N6
\dataMemory[208][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[208][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[208][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N0
\dataMemory[228][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[228][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[228][1]~feeder_combout\);

-- Location: LCCOMB_X4_Y18_N0
\dataMemory[200][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[200][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[200][1]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N18
\dataMemory[212][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[212][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[212][2]~feeder_combout\);

-- Location: LCCOMB_X17_Y16_N10
\dataMemory[220][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[220][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[220][2]~feeder_combout\);

-- Location: LCCOMB_X7_Y15_N18
\dataMemory[248][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[248][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[248][2]~feeder_combout\);

-- Location: LCCOMB_X5_Y15_N10
\dataMemory[240][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[240][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[240][2]~feeder_combout\);

-- Location: LCCOMB_X8_Y15_N14
\dataMemory[112][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[112][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[112][2]~feeder_combout\);

-- Location: LCCOMB_X14_Y14_N30
\dataMemory[132][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[132][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[132][2]~feeder_combout\);

-- Location: LCCOMB_X10_Y18_N24
\dataMemory[56][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[56][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[56][3]~feeder_combout\);

-- Location: LCCOMB_X15_Y24_N6
\dataMemory[164][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[164][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[164][3]~feeder_combout\);

-- Location: LCCOMB_X17_Y24_N28
\dataMemory[100][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[100][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[100][3]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N20
\dataMemory[60][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[60][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[60][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y21_N30
\dataMemory[172][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[172][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[172][3]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N22
\dataMemory[180][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[180][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[180][4]~feeder_combout\);

-- Location: LCCOMB_X17_Y19_N0
\dataMemory[156][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[156][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[156][4]~feeder_combout\);

-- Location: LCCOMB_X12_Y23_N0
\dataMemory[88][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[88][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[88][4]~feeder_combout\);

-- Location: LCCOMB_X21_Y16_N2
\dataMemory[244][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[244][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[244][4]~feeder_combout\);

-- Location: LCCOMB_X20_Y23_N4
\dataMemory[228][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[228][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[228][4]~feeder_combout\);

-- Location: LCCOMB_X7_Y20_N20
\dataMemory[208][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[208][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[208][4]~feeder_combout\);

-- Location: LCCOMB_X8_Y18_N12
\dataMemory[184][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[184][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[184][5]~feeder_combout\);

-- Location: LCCOMB_X12_Y13_N10
\dataMemory[204][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[204][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[204][5]~feeder_combout\);

-- Location: LCCOMB_X22_Y16_N14
\dataMemory[44][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[44][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[44][5]~feeder_combout\);

-- Location: LCCOMB_X10_Y18_N10
\dataMemory[56][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[56][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[56][6]~feeder_combout\);

-- Location: LCCOMB_X11_Y15_N10
\dataMemory[184][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[184][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[184][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y15_N26
\dataMemory[148][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[148][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[148][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y17_N24
\dataMemory[224][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[224][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[224][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y17_N2
\dataMemory[60][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[60][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[60][6]~feeder_combout\);

-- Location: LCCOMB_X22_Y14_N22
\dataMemory[252][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[252][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[252][6]~feeder_combout\);

-- Location: LCCOMB_X12_Y20_N22
\dataMemory[192][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[192][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[192][7]~feeder_combout\);

-- Location: LCCOMB_X21_Y23_N12
\dataMemory[100][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[100][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[100][7]~feeder_combout\);

-- Location: LCCOMB_X6_Y18_N10
\dataMemory[184][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[184][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[184][7]~feeder_combout\);

-- Location: LCCOMB_X6_Y18_N20
\dataMemory[248][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[248][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[248][7]~feeder_combout\);

-- Location: LCCOMB_X14_Y20_N6
\dataMemory[224][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[224][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[224][7]~feeder_combout\);

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MEMREAD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MEMREAD,
	combout => \MEMREAD~combout\);

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(0),
	combout => \ADDRESS~combout\(0));

-- Location: LCCOMB_X1_Y17_N24
\DATAOUT[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[31]~0_combout\ = (!\ADDRESS~combout\(1) & (\MEMREAD~combout\ & !\ADDRESS~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(1),
	datac => \MEMREAD~combout\,
	datad => \ADDRESS~combout\(0),
	combout => \DATAOUT[31]~0_combout\);

-- Location: CLKCTRL_G2
\DATAOUT[31]~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DATAOUT[31]~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DATAOUT[31]~0clkctrl_outclk\);

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(2),
	combout => \ADDRESS~combout\(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(0),
	combout => \WRDATA~combout\(0));

-- Location: LCCOMB_X16_Y14_N4
\dataMemory[183][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[183][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[183][0]~feeder_combout\);

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(3),
	combout => \ADDRESS~combout\(3));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(5),
	combout => \ADDRESS~combout\(5));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\MEMWRITE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_MEMWRITE,
	combout => \MEMWRITE~combout\);

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(1),
	combout => \ADDRESS~combout\(1));

-- Location: LCCOMB_X20_Y17_N12
\Mux2027~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~0_combout\ = (\ADDRESS~combout\(2) & (\MEMWRITE~combout\ & (!\ADDRESS~combout\(1) & !\ADDRESS~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \MEMWRITE~combout\,
	datac => \ADDRESS~combout\(1),
	datad => \ADDRESS~combout\(0),
	combout => \Mux2027~0_combout\);

-- Location: LCCOMB_X20_Y17_N30
\Mux2027~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~1_combout\ = (\ADDRESS~combout\(4) & \Mux2027~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datad => \Mux2027~0_combout\,
	combout => \Mux2027~1_combout\);

-- Location: LCCOMB_X19_Y17_N16
\Mux2027~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~7_combout\ = (\Mux2027~2_combout\ & (!\ADDRESS~combout\(3) & (\ADDRESS~combout\(5) & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~2_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~7_combout\);

-- Location: LCFF_X16_Y14_N5
\dataMemory[183][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[183][0]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[183][0]~regout\);

-- Location: LCCOMB_X19_Y17_N14
\Mux2027~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~3_combout\ = (\Mux2027~2_combout\ & (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~2_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~3_combout\);

-- Location: LCFF_X11_Y14_N5
\dataMemory[151][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[151][0]~regout\);

-- Location: LCCOMB_X20_Y17_N8
\Mux2027~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~4_combout\ = (!\ADDRESS~combout\(4) & \Mux2027~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datad => \Mux2027~0_combout\,
	combout => \Mux2027~4_combout\);

-- Location: LCCOMB_X19_Y17_N18
\Mux2027~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~6_combout\ = (\Mux2027~2_combout\ & (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~2_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~6_combout\);

-- Location: LCFF_X14_Y14_N21
\dataMemory[135][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[135][0]~regout\);

-- Location: LCCOMB_X20_Y14_N28
\dataMemory[167][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[167][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[167][0]~feeder_combout\);

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(6),
	combout => \ADDRESS~combout\(6));

-- Location: LCCOMB_X19_Y17_N26
\Mux2027~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~2_combout\ = (\ADDRESS~combout\(7) & !\ADDRESS~combout\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	combout => \Mux2027~2_combout\);

-- Location: LCCOMB_X19_Y17_N12
\Mux2027~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~5_combout\ = (!\ADDRESS~combout\(3) & (\ADDRESS~combout\(5) & (\Mux2027~2_combout\ & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~2_combout\,
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~5_combout\);

-- Location: LCFF_X20_Y14_N29
\dataMemory[167][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[167][0]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[167][0]~regout\);

-- Location: LCCOMB_X14_Y14_N20
\Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[167][0]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[135][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[135][0]~regout\,
	datad => \dataMemory[167][0]~regout\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X11_Y14_N4
\Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = (\ADDRESS~combout\(4) & ((\Mux3~0_combout\ & (\dataMemory[183][0]~regout\)) # (!\Mux3~0_combout\ & ((\dataMemory[151][0]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[183][0]~regout\,
	datac => \dataMemory[151][0]~regout\,
	datad => \Mux3~0_combout\,
	combout => \Mux3~1_combout\);

-- Location: LCCOMB_X15_Y24_N24
\dataMemory[171][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[171][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[171][0]~feeder_combout\);

-- Location: LCCOMB_X1_Y17_N10
\Mux2027~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~8_combout\ = (!\ADDRESS~combout\(1) & (!\ADDRESS~combout\(2) & (\MEMWRITE~combout\ & !\ADDRESS~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(1),
	datab => \ADDRESS~combout\(2),
	datac => \MEMWRITE~combout\,
	datad => \ADDRESS~combout\(0),
	combout => \Mux2027~8_combout\);

-- Location: LCCOMB_X1_Y17_N26
\Mux2027~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~9_combout\ = (!\ADDRESS~combout\(4) & \Mux2027~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datad => \Mux2027~8_combout\,
	combout => \Mux2027~9_combout\);

-- Location: LCCOMB_X14_Y17_N26
\Mux2027~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~10_combout\ = (\Mux2027~2_combout\ & (\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & \Mux2027~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~2_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~9_combout\,
	combout => \Mux2027~10_combout\);

-- Location: LCFF_X15_Y24_N25
\dataMemory[171][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[171][0]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[171][0]~regout\);

-- Location: LCCOMB_X1_Y17_N12
\Mux2027~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~11_combout\ = (\ADDRESS~combout\(4) & \Mux2027~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datad => \Mux2027~8_combout\,
	combout => \Mux2027~11_combout\);

-- Location: LCCOMB_X2_Y17_N8
\Mux2027~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~14_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & (\Mux2027~2_combout\ & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~2_combout\,
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~14_combout\);

-- Location: LCFF_X11_Y23_N25
\dataMemory[187][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[187][0]~regout\);

-- Location: LCCOMB_X1_Y17_N4
\Mux2027~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~13_combout\ = (\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & (\Mux2027~2_combout\ & \Mux2027~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~2_combout\,
	datad => \Mux2027~9_combout\,
	combout => \Mux2027~13_combout\);

-- Location: LCFF_X11_Y19_N5
\dataMemory[139][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[139][0]~regout\);

-- Location: LCCOMB_X8_Y17_N22
\Mux2027~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~12_combout\ = (!\ADDRESS~combout\(5) & (\Mux2027~2_combout\ & (\Mux2027~11_combout\ & \ADDRESS~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~2_combout\,
	datac => \Mux2027~11_combout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2027~12_combout\);

-- Location: LCFF_X7_Y21_N21
\dataMemory[155][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[155][0]~regout\);

-- Location: LCCOMB_X11_Y19_N4
\Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[155][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[139][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[139][0]~regout\,
	datad => \dataMemory[155][0]~regout\,
	combout => \Mux3~2_combout\);

-- Location: LCCOMB_X11_Y23_N24
\Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = (\ADDRESS~combout\(5) & ((\Mux3~2_combout\ & ((\dataMemory[187][0]~regout\))) # (!\Mux3~2_combout\ & (\dataMemory[171][0]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[171][0]~regout\,
	datac => \dataMemory[187][0]~regout\,
	datad => \Mux3~2_combout\,
	combout => \Mux3~3_combout\);

-- Location: LCCOMB_X2_Y17_N30
\Mux2027~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~18_combout\ = (\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~2_combout\ & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~2_combout\,
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~18_combout\);

-- Location: LCFF_X11_Y16_N23
\dataMemory[179][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[179][0]~regout\);

-- Location: LCCOMB_X1_Y17_N30
\Mux2027~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~15_combout\ = (!\ADDRESS~combout\(3) & (\Mux2027~9_combout\ & (\Mux2027~2_combout\ & \ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2027~9_combout\,
	datac => \Mux2027~2_combout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~15_combout\);

-- Location: LCFF_X11_Y16_N9
\dataMemory[163][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[163][0]~regout\);

-- Location: LCCOMB_X1_Y17_N0
\Mux2027~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~17_combout\ = (!\ADDRESS~combout\(3) & (\Mux2027~9_combout\ & (\Mux2027~2_combout\ & !\ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2027~9_combout\,
	datac => \Mux2027~2_combout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~17_combout\);

-- Location: LCFF_X5_Y18_N3
\dataMemory[131][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[131][0]~regout\);

-- Location: LCCOMB_X7_Y19_N18
\Mux2027~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~16_combout\ = (\Mux2027~2_combout\ & (!\ADDRESS~combout\(5) & (\Mux2027~11_combout\ & !\ADDRESS~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~2_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~11_combout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2027~16_combout\);

-- Location: LCFF_X5_Y18_N1
\dataMemory[147][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[147][0]~regout\);

-- Location: LCCOMB_X5_Y18_N2
\Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[147][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[131][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[131][0]~regout\,
	datad => \dataMemory[147][0]~regout\,
	combout => \Mux3~4_combout\);

-- Location: LCCOMB_X11_Y16_N8
\Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~5_combout\ = (\ADDRESS~combout\(5) & ((\Mux3~4_combout\ & (\dataMemory[179][0]~regout\)) # (!\Mux3~4_combout\ & ((\dataMemory[163][0]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[179][0]~regout\,
	datac => \dataMemory[163][0]~regout\,
	datad => \Mux3~4_combout\,
	combout => \Mux3~5_combout\);

-- Location: LCCOMB_X11_Y23_N26
\Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~6_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux3~3_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & ((\Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux3~3_combout\,
	datad => \Mux3~5_combout\,
	combout => \Mux3~6_combout\);

-- Location: LCCOMB_X11_Y23_N8
\Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~9_combout\ = (\ADDRESS~combout\(2) & ((\Mux3~6_combout\ & (\Mux3~8_combout\)) # (!\Mux3~6_combout\ & ((\Mux3~1_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~8_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux3~1_combout\,
	datad => \Mux3~6_combout\,
	combout => \Mux3~9_combout\);

-- Location: LCCOMB_X16_Y21_N6
\Mux2027~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~58_combout\ = (\Mux2027~57_combout\ & (\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & \Mux2027~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~57_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~9_combout\,
	combout => \Mux2027~58_combout\);

-- Location: LCFF_X16_Y21_N21
\dataMemory[235][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[235][0]~regout\);

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(7),
	combout => \ADDRESS~combout\(7));

-- Location: LCCOMB_X1_Y17_N18
\Mux2027~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~57_combout\ = (\ADDRESS~combout\(6) & \ADDRESS~combout\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ADDRESS~combout\(6),
	datad => \ADDRESS~combout\(7),
	combout => \Mux2027~57_combout\);

-- Location: LCCOMB_X12_Y17_N18
\Mux2027~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~60_combout\ = (\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~9_combout\ & \Mux2027~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~9_combout\,
	datad => \Mux2027~57_combout\,
	combout => \Mux2027~60_combout\);

-- Location: LCFF_X21_Y17_N25
\dataMemory[227][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[227][0]~regout\);

-- Location: LCCOMB_X20_Y22_N8
\dataMemory[231][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[231][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[231][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N10
\Mux2027~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~59_combout\ = (\ADDRESS~combout\(5) & (\Mux2027~57_combout\ & (!\ADDRESS~combout\(3) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~57_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~59_combout\);

-- Location: LCFF_X20_Y22_N9
\dataMemory[231][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[231][0]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[231][0]~regout\);

-- Location: LCCOMB_X21_Y17_N24
\Mux3~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~31_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[231][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[227][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[227][0]~regout\,
	datad => \dataMemory[231][0]~regout\,
	combout => \Mux3~31_combout\);

-- Location: LCCOMB_X16_Y21_N20
\Mux3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~32_combout\ = (\ADDRESS~combout\(3) & ((\Mux3~31_combout\ & (\dataMemory[239][0]~regout\)) # (!\Mux3~31_combout\ & ((\dataMemory[235][0]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux3~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[239][0]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[235][0]~regout\,
	datad => \Mux3~31_combout\,
	combout => \Mux3~32_combout\);

-- Location: LCCOMB_X22_Y22_N0
\dataMemory[215][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[215][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[215][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y17_N14
\Mux2027~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~62_combout\ = (!\ADDRESS~combout\(5) & (\Mux2027~57_combout\ & (\Mux2027~1_combout\ & !\ADDRESS~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~57_combout\,
	datac => \Mux2027~1_combout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2027~62_combout\);

-- Location: LCFF_X22_Y22_N1
\dataMemory[215][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[215][0]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[215][0]~regout\);

-- Location: LCCOMB_X21_Y17_N16
\Mux2027~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~65_combout\ = (!\ADDRESS~combout\(5) & (\Mux2027~57_combout\ & (\Mux2027~1_combout\ & \ADDRESS~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~57_combout\,
	datac => \Mux2027~1_combout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2027~65_combout\);

-- Location: LCFF_X21_Y22_N11
\dataMemory[223][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[223][0]~regout\);

-- Location: LCCOMB_X1_Y17_N28
\Mux2027~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~64_combout\ = (\Mux2027~11_combout\ & (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & \Mux2027~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~11_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~57_combout\,
	combout => \Mux2027~64_combout\);

-- Location: LCFF_X21_Y22_N13
\dataMemory[211][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[211][0]~regout\);

-- Location: LCCOMB_X14_Y21_N22
\Mux2027~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~63_combout\ = (!\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & (\Mux2027~57_combout\ & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~57_combout\,
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~63_combout\);

-- Location: LCFF_X14_Y21_N1
\dataMemory[219][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[219][0]~regout\);

-- Location: LCCOMB_X21_Y22_N12
\Mux3~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~33_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[219][0]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[211][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[211][0]~regout\,
	datad => \dataMemory[219][0]~regout\,
	combout => \Mux3~33_combout\);

-- Location: LCCOMB_X21_Y22_N10
\Mux3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~34_combout\ = (\ADDRESS~combout\(2) & ((\Mux3~33_combout\ & ((\dataMemory[223][0]~regout\))) # (!\Mux3~33_combout\ & (\dataMemory[215][0]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux3~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[215][0]~regout\,
	datac => \dataMemory[223][0]~regout\,
	datad => \Mux3~33_combout\,
	combout => \Mux3~34_combout\);

-- Location: LCCOMB_X1_Y17_N20
\Mux2027~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~66_combout\ = (\Mux2027~57_combout\ & (\Mux2027~9_combout\ & (\ADDRESS~combout\(3) & !\ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~57_combout\,
	datab => \Mux2027~9_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~66_combout\);

-- Location: LCFF_X24_Y16_N25
\dataMemory[203][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[203][0]~regout\);

-- Location: LCCOMB_X1_Y17_N22
\Mux2027~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~68_combout\ = (!\ADDRESS~combout\(3) & (\Mux2027~9_combout\ & (\Mux2027~57_combout\ & !\ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2027~9_combout\,
	datac => \Mux2027~57_combout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~68_combout\);

-- Location: LCFF_X24_Y20_N19
\dataMemory[195][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[195][0]~regout\);

-- Location: LCCOMB_X20_Y20_N8
\Mux2027~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~67_combout\ = (\Mux2027~57_combout\ & (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~57_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~67_combout\);

-- Location: LCFF_X24_Y20_N29
\dataMemory[199][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[199][0]~regout\);

-- Location: LCCOMB_X24_Y20_N18
\Mux3~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~35_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[199][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[195][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[195][0]~regout\,
	datad => \dataMemory[199][0]~regout\,
	combout => \Mux3~35_combout\);

-- Location: LCCOMB_X24_Y16_N24
\Mux3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~36_combout\ = (\ADDRESS~combout\(3) & ((\Mux3~35_combout\ & (\dataMemory[207][0]~regout\)) # (!\Mux3~35_combout\ & ((\dataMemory[203][0]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux3~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[207][0]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[203][0]~regout\,
	datad => \Mux3~35_combout\,
	combout => \Mux3~36_combout\);

-- Location: LCCOMB_X11_Y23_N4
\Mux3~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~37_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux3~34_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & ((\Mux3~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux3~34_combout\,
	datad => \Mux3~36_combout\,
	combout => \Mux3~37_combout\);

-- Location: LCCOMB_X21_Y14_N24
\dataMemory[255][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[255][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[255][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y14_N18
\Mux2027~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~73_combout\ = (\ADDRESS~combout\(3) & (\Mux2027~57_combout\ & (\Mux2027~1_combout\ & \ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2027~57_combout\,
	datac => \Mux2027~1_combout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~73_combout\);

-- Location: LCFF_X21_Y14_N25
\dataMemory[255][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[255][0]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[255][0]~regout\);

-- Location: LCCOMB_X21_Y18_N20
\Mux2027~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~70_combout\ = (\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~57_combout\ & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~57_combout\,
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~70_combout\);

-- Location: LCFF_X20_Y17_N21
\dataMemory[247][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[247][0]~regout\);

-- Location: LCCOMB_X2_Y17_N0
\Mux2027~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~72_combout\ = (\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~57_combout\ & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~57_combout\,
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~72_combout\);

-- Location: LCFF_X6_Y16_N7
\dataMemory[243][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[243][0]~regout\);

-- Location: LCCOMB_X6_Y17_N4
\Mux2027~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~71_combout\ = (\Mux2027~57_combout\ & (\ADDRESS~combout\(3) & (\Mux2027~11_combout\ & \ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~57_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~11_combout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~71_combout\);

-- Location: LCFF_X6_Y16_N13
\dataMemory[251][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[251][0]~regout\);

-- Location: LCCOMB_X6_Y16_N6
\Mux3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~38_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[251][0]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[243][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[243][0]~regout\,
	datad => \dataMemory[251][0]~regout\,
	combout => \Mux3~38_combout\);

-- Location: LCCOMB_X20_Y17_N20
\Mux3~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~39_combout\ = (\ADDRESS~combout\(2) & ((\Mux3~38_combout\ & (\dataMemory[255][0]~regout\)) # (!\Mux3~38_combout\ & ((\dataMemory[247][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux3~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[255][0]~regout\,
	datac => \dataMemory[247][0]~regout\,
	datad => \Mux3~38_combout\,
	combout => \Mux3~39_combout\);

-- Location: LCCOMB_X12_Y23_N8
\Mux3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~40_combout\ = (\ADDRESS~combout\(5) & ((\Mux3~37_combout\ & ((\Mux3~39_combout\))) # (!\Mux3~37_combout\ & (\Mux3~32_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux3~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux3~32_combout\,
	datac => \Mux3~37_combout\,
	datad => \Mux3~39_combout\,
	combout => \Mux3~40_combout\);

-- Location: LCCOMB_X24_Y18_N8
\Mux2027~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~23_combout\ = (\ADDRESS~combout\(6) & !\ADDRESS~combout\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datad => \ADDRESS~combout\(7),
	combout => \Mux2027~23_combout\);

-- Location: LCCOMB_X9_Y21_N16
\Mux2027~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~26_combout\ = (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~23_combout\ & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~23_combout\,
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~26_combout\);

-- Location: LCFF_X12_Y21_N15
\dataMemory[83][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[83][0]~regout\);

-- Location: LCCOMB_X15_Y21_N8
\dataMemory[87][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[87][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[87][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y21_N2
\Mux2027~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~25_combout\ = (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & (\Mux2027~23_combout\ & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~23_combout\,
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~25_combout\);

-- Location: LCFF_X15_Y21_N9
\dataMemory[87][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[87][0]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[87][0]~regout\);

-- Location: LCCOMB_X12_Y21_N14
\Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~10_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[87][0]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[83][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[83][0]~regout\,
	datad => \dataMemory[87][0]~regout\,
	combout => \Mux3~10_combout\);

-- Location: LCCOMB_X9_Y21_N22
\Mux2027~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~24_combout\ = (!\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & (\Mux2027~23_combout\ & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~23_combout\,
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~24_combout\);

-- Location: LCFF_X12_Y21_N1
\dataMemory[91][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[91][0]~regout\);

-- Location: LCCOMB_X19_Y21_N20
\dataMemory[95][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[95][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[95][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N22
\Mux2027~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~27_combout\ = (\Mux2027~23_combout\ & (!\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~23_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~27_combout\);

-- Location: LCFF_X19_Y21_N21
\dataMemory[95][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[95][0]~feeder_combout\,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[95][0]~regout\);

-- Location: LCCOMB_X12_Y21_N0
\Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux3~10_combout\ & ((\dataMemory[95][0]~regout\))) # (!\Mux3~10_combout\ & (\dataMemory[91][0]~regout\)))) # (!\ADDRESS~combout\(3) & (\Mux3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux3~10_combout\,
	datac => \dataMemory[91][0]~regout\,
	datad => \dataMemory[95][0]~regout\,
	combout => \Mux3~11_combout\);

-- Location: LCCOMB_X9_Y17_N2
\Mux2027~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~36_combout\ = (\Mux2027~23_combout\ & (\ADDRESS~combout\(3) & (\ADDRESS~combout\(5) & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~23_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~36_combout\);

-- Location: LCFF_X10_Y16_N29
\dataMemory[123][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[123][0]~regout\);

-- Location: LCCOMB_X9_Y17_N24
\Mux2027~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~38_combout\ = (\ADDRESS~combout\(5) & (\Mux2027~11_combout\ & (\Mux2027~23_combout\ & !\ADDRESS~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~11_combout\,
	datac => \Mux2027~23_combout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2027~38_combout\);

-- Location: LCFF_X9_Y14_N25
\dataMemory[115][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[115][0]~regout\);

-- Location: LCCOMB_X17_Y14_N20
\dataMemory[119][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[119][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[119][0]~feeder_combout\);

-- Location: LCCOMB_X20_Y17_N0
\Mux2027~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~37_combout\ = (\ADDRESS~combout\(5) & (\Mux2027~1_combout\ & (\Mux2027~23_combout\ & !\ADDRESS~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~1_combout\,
	datac => \Mux2027~23_combout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2027~37_combout\);

-- Location: LCFF_X17_Y14_N21
\dataMemory[119][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[119][0]~feeder_combout\,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[119][0]~regout\);

-- Location: LCCOMB_X9_Y14_N24
\Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~17_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[119][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[115][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[115][0]~regout\,
	datad => \dataMemory[119][0]~regout\,
	combout => \Mux3~17_combout\);

-- Location: LCCOMB_X10_Y16_N28
\Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux3~17_combout\ & (\dataMemory[127][0]~regout\)) # (!\Mux3~17_combout\ & ((\dataMemory[123][0]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[127][0]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[123][0]~regout\,
	datad => \Mux3~17_combout\,
	combout => \Mux3~18_combout\);

-- Location: LCCOMB_X21_Y17_N6
\Mux2027~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~28_combout\ = (\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~23_combout\ & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~23_combout\,
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~28_combout\);

-- Location: LCFF_X21_Y23_N9
\dataMemory[103][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[103][0]~regout\);

-- Location: LCCOMB_X10_Y17_N12
\Mux2027~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~30_combout\ = (\Mux2027~23_combout\ & (\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & \Mux2027~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~23_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~9_combout\,
	combout => \Mux2027~30_combout\);

-- Location: LCFF_X22_Y21_N11
\dataMemory[99][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[99][0]~regout\);

-- Location: LCCOMB_X22_Y21_N28
\dataMemory[107][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[107][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[107][0]~feeder_combout\);

-- Location: LCCOMB_X10_Y17_N6
\Mux2027~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~29_combout\ = (\Mux2027~23_combout\ & (\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & \Mux2027~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~23_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~9_combout\,
	combout => \Mux2027~29_combout\);

-- Location: LCFF_X22_Y21_N29
\dataMemory[107][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[107][0]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[107][0]~regout\);

-- Location: LCCOMB_X22_Y21_N10
\Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~12_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[107][0]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[99][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[99][0]~regout\,
	datad => \dataMemory[107][0]~regout\,
	combout => \Mux3~12_combout\);

-- Location: LCCOMB_X21_Y23_N8
\Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux3~12_combout\ & (\dataMemory[111][0]~regout\)) # (!\Mux3~12_combout\ & ((\dataMemory[103][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[111][0]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[103][0]~regout\,
	datad => \Mux3~12_combout\,
	combout => \Mux3~13_combout\);

-- Location: LCCOMB_X24_Y17_N22
\Mux2027~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~35_combout\ = (!\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & (\Mux2027~23_combout\ & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~23_combout\,
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~35_combout\);

-- Location: LCFF_X24_Y19_N7
\dataMemory[79][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[79][0]~regout\);

-- Location: LCCOMB_X2_Y17_N18
\Mux2027~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~34_combout\ = (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~9_combout\ & \Mux2027~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~9_combout\,
	datad => \Mux2027~23_combout\,
	combout => \Mux2027~34_combout\);

-- Location: LCFF_X25_Y19_N5
\dataMemory[67][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[67][0]~regout\);

-- Location: LCCOMB_X27_Y19_N16
\dataMemory[75][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[75][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[75][0]~feeder_combout\);

-- Location: LCCOMB_X2_Y17_N28
\Mux2027~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~33_combout\ = (\Mux2027~9_combout\ & (\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & \Mux2027~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~9_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~23_combout\,
	combout => \Mux2027~33_combout\);

-- Location: LCFF_X27_Y19_N17
\dataMemory[75][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[75][0]~feeder_combout\,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[75][0]~regout\);

-- Location: LCCOMB_X25_Y19_N4
\Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~14_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[75][0]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[67][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[67][0]~regout\,
	datad => \dataMemory[75][0]~regout\,
	combout => \Mux3~14_combout\);

-- Location: LCCOMB_X24_Y19_N6
\Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux3~14_combout\ & ((\dataMemory[79][0]~regout\))) # (!\Mux3~14_combout\ & (\dataMemory[71][0]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[71][0]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[79][0]~regout\,
	datad => \Mux3~14_combout\,
	combout => \Mux3~15_combout\);

-- Location: LCCOMB_X11_Y23_N10
\Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~16_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & (\Mux3~13_combout\)) # (!\ADDRESS~combout\(5) & ((\Mux3~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux3~13_combout\,
	datad => \Mux3~15_combout\,
	combout => \Mux3~16_combout\);

-- Location: LCCOMB_X11_Y23_N16
\Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~19_combout\ = (\ADDRESS~combout\(4) & ((\Mux3~16_combout\ & ((\Mux3~18_combout\))) # (!\Mux3~16_combout\ & (\Mux3~11_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux3~11_combout\,
	datac => \Mux3~18_combout\,
	datad => \Mux3~16_combout\,
	combout => \Mux3~19_combout\);

-- Location: LCCOMB_X22_Y16_N16
\dataMemory[47][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[47][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[47][0]~feeder_combout\);

-- Location: LCCOMB_X19_Y15_N26
\Mux2027~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~44_combout\ = (\Mux2027~40_combout\ & (\ADDRESS~combout\(3) & (\ADDRESS~combout\(5) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~40_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~44_combout\);

-- Location: LCFF_X22_Y16_N17
\dataMemory[47][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[47][0]~feeder_combout\,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[47][0]~regout\);

-- Location: LCCOMB_X19_Y16_N28
\Mux2027~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~41_combout\ = (\Mux2027~40_combout\ & (!\ADDRESS~combout\(3) & (\ADDRESS~combout\(5) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~40_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~41_combout\);

-- Location: LCFF_X19_Y19_N1
\dataMemory[39][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[39][0]~regout\);

-- Location: LCCOMB_X14_Y17_N0
\Mux2027~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~43_combout\ = (\Mux2027~40_combout\ & (\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & \Mux2027~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~40_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~9_combout\,
	combout => \Mux2027~43_combout\);

-- Location: LCFF_X18_Y17_N25
\dataMemory[35][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[35][0]~regout\);

-- Location: LCCOMB_X16_Y18_N16
\dataMemory[43][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[43][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[43][0]~feeder_combout\);

-- Location: LCCOMB_X9_Y15_N16
\Mux2027~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~40_combout\ = (!\ADDRESS~combout\(7) & !\ADDRESS~combout\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	combout => \Mux2027~40_combout\);

-- Location: LCCOMB_X15_Y18_N2
\Mux2027~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~42_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(5) & (\Mux2027~9_combout\ & \Mux2027~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~9_combout\,
	datad => \Mux2027~40_combout\,
	combout => \Mux2027~42_combout\);

-- Location: LCFF_X16_Y18_N17
\dataMemory[43][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[43][0]~feeder_combout\,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[43][0]~regout\);

-- Location: LCCOMB_X18_Y17_N24
\Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~20_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[43][0]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[35][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[35][0]~regout\,
	datad => \dataMemory[43][0]~regout\,
	combout => \Mux3~20_combout\);

-- Location: LCCOMB_X19_Y19_N0
\Mux3~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~21_combout\ = (\ADDRESS~combout\(2) & ((\Mux3~20_combout\ & (\dataMemory[47][0]~regout\)) # (!\Mux3~20_combout\ & ((\dataMemory[39][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[47][0]~regout\,
	datac => \dataMemory[39][0]~regout\,
	datad => \Mux3~20_combout\,
	combout => \Mux3~21_combout\);

-- Location: LCCOMB_X22_Y16_N2
\dataMemory[15][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[15][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[15][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y17_N18
\Mux2027~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~52_combout\ = (\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & (\Mux2027~40_combout\ & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~40_combout\,
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~52_combout\);

-- Location: LCFF_X22_Y16_N3
\dataMemory[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[15][0]~feeder_combout\,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[15][0]~regout\);

-- Location: LCCOMB_X19_Y16_N22
\Mux2027~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~49_combout\ = (\Mux2027~40_combout\ & (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~40_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~49_combout\);

-- Location: LCFF_X15_Y19_N9
\dataMemory[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[7][0]~regout\);

-- Location: LCCOMB_X10_Y17_N18
\Mux2027~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~51_combout\ = (\Mux2027~40_combout\ & (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & \Mux2027~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~40_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~9_combout\,
	combout => \Mux2027~51_combout\);

-- Location: LCFF_X15_Y19_N23
\dataMemory[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[3][0]~regout\);

-- Location: LCCOMB_X15_Y21_N26
\dataMemory[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[11][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[11][0]~feeder_combout\);

-- Location: LCCOMB_X1_Y17_N8
\Mux2027~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~50_combout\ = (\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & (\Mux2027~40_combout\ & \Mux2027~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~40_combout\,
	datad => \Mux2027~9_combout\,
	combout => \Mux2027~50_combout\);

-- Location: LCFF_X15_Y21_N27
\dataMemory[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[11][0]~feeder_combout\,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[11][0]~regout\);

-- Location: LCCOMB_X15_Y19_N22
\Mux3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[11][0]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[3][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[3][0]~regout\,
	datad => \dataMemory[11][0]~regout\,
	combout => \Mux3~24_combout\);

-- Location: LCCOMB_X15_Y19_N8
\Mux3~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~25_combout\ = (\ADDRESS~combout\(2) & ((\Mux3~24_combout\ & (\dataMemory[15][0]~regout\)) # (!\Mux3~24_combout\ & ((\dataMemory[7][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[15][0]~regout\,
	datac => \dataMemory[7][0]~regout\,
	datad => \Mux3~24_combout\,
	combout => \Mux3~25_combout\);

-- Location: LCCOMB_X8_Y19_N30
\Mux2027~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~45_combout\ = (\ADDRESS~combout\(3) & (\Mux2027~40_combout\ & (!\ADDRESS~combout\(5) & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2027~40_combout\,
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~45_combout\);

-- Location: LCFF_X9_Y19_N25
\dataMemory[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[27][0]~regout\);

-- Location: LCCOMB_X9_Y19_N10
\Mux2027~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~47_combout\ = (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~40_combout\ & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~40_combout\,
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~47_combout\);

-- Location: LCFF_X10_Y19_N21
\dataMemory[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(0),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[19][0]~regout\);

-- Location: LCCOMB_X18_Y17_N2
\dataMemory[23][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[23][0]~feeder_combout\ = \WRDATA~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(0),
	combout => \dataMemory[23][0]~feeder_combout\);

-- Location: LCCOMB_X18_Y17_N16
\Mux2027~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~46_combout\ = (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(3) & (\Mux2027~1_combout\ & \Mux2027~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~1_combout\,
	datad => \Mux2027~40_combout\,
	combout => \Mux2027~46_combout\);

-- Location: LCFF_X18_Y17_N3
\dataMemory[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[23][0]~feeder_combout\,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[23][0]~regout\);

-- Location: LCCOMB_X10_Y19_N20
\Mux3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~22_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[23][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[19][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[19][0]~regout\,
	datad => \dataMemory[23][0]~regout\,
	combout => \Mux3~22_combout\);

-- Location: LCCOMB_X9_Y19_N24
\Mux3~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~23_combout\ = (\ADDRESS~combout\(3) & ((\Mux3~22_combout\ & (\dataMemory[31][0]~regout\)) # (!\Mux3~22_combout\ & ((\dataMemory[27][0]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[31][0]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[27][0]~regout\,
	datad => \Mux3~22_combout\,
	combout => \Mux3~23_combout\);

-- Location: LCCOMB_X11_Y23_N22
\Mux3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~26_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux3~23_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux3~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux3~25_combout\,
	datad => \Mux3~23_combout\,
	combout => \Mux3~26_combout\);

-- Location: LCCOMB_X11_Y23_N0
\Mux3~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~29_combout\ = (\ADDRESS~combout\(5) & ((\Mux3~26_combout\ & (\Mux3~28_combout\)) # (!\Mux3~26_combout\ & ((\Mux3~21_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~28_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux3~21_combout\,
	datad => \Mux3~26_combout\,
	combout => \Mux3~29_combout\);

-- Location: LCCOMB_X11_Y23_N30
\Mux3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~30_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux3~19_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & ((\Mux3~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux3~19_combout\,
	datad => \Mux3~29_combout\,
	combout => \Mux3~30_combout\);

-- Location: LCCOMB_X11_Y23_N6
\Mux3~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux3~41_combout\ = (\ADDRESS~combout\(7) & ((\Mux3~30_combout\ & ((\Mux3~40_combout\))) # (!\Mux3~30_combout\ & (\Mux3~9_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux3~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux3~9_combout\,
	datac => \Mux3~40_combout\,
	datad => \Mux3~30_combout\,
	combout => \Mux3~41_combout\);

-- Location: LCCOMB_X11_Y23_N18
\DATAOUT[0]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[0]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux3~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[0]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[0]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux3~41_combout\,
	combout => \DATAOUT[0]$latch~combout\);

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(4),
	combout => \ADDRESS~combout\(4));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(1),
	combout => \WRDATA~combout\(1));

-- Location: LCFF_X8_Y22_N13
\dataMemory[155][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[155][1]~regout\);

-- Location: LCFF_X8_Y22_N3
\dataMemory[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[27][1]~regout\);

-- Location: LCCOMB_X10_Y22_N16
\dataMemory[91][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[91][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[91][1]~feeder_combout\);

-- Location: LCFF_X10_Y22_N17
\dataMemory[91][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[91][1]~feeder_combout\,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[91][1]~regout\);

-- Location: LCCOMB_X8_Y22_N2
\Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[91][1]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[27][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[27][1]~regout\,
	datad => \dataMemory[91][1]~regout\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X8_Y22_N12
\Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = (\ADDRESS~combout\(7) & ((\Mux2~0_combout\ & (\dataMemory[219][1]~regout\)) # (!\Mux2~0_combout\ & ((\dataMemory[155][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[219][1]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[155][1]~regout\,
	datad => \Mux2~0_combout\,
	combout => \Mux2~1_combout\);

-- Location: LCFF_X10_Y24_N1
\dataMemory[75][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[75][1]~regout\);

-- Location: LCCOMB_X5_Y24_N20
\dataMemory[203][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[203][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[203][1]~feeder_combout\);

-- Location: LCFF_X5_Y24_N21
\dataMemory[203][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[203][1]~feeder_combout\,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[203][1]~regout\);

-- Location: LCCOMB_X10_Y24_N0
\Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~5_combout\ = (\Mux2~4_combout\ & (((\dataMemory[203][1]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2~4_combout\ & (\ADDRESS~combout\(6) & (\dataMemory[75][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~4_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[75][1]~regout\,
	datad => \dataMemory[203][1]~regout\,
	combout => \Mux2~5_combout\);

-- Location: LCFF_X16_Y24_N9
\dataMemory[235][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[235][1]~regout\);

-- Location: LCFF_X16_Y21_N23
\dataMemory[43][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[43][1]~regout\);

-- Location: LCCOMB_X15_Y24_N30
\dataMemory[171][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[171][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[171][1]~feeder_combout\);

-- Location: LCFF_X15_Y24_N31
\dataMemory[171][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[171][1]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[171][1]~regout\);

-- Location: LCCOMB_X16_Y21_N22
\Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[171][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[43][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[43][1]~regout\,
	datad => \dataMemory[171][1]~regout\,
	combout => \Mux2~2_combout\);

-- Location: LCCOMB_X15_Y24_N8
\Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = (\ADDRESS~combout\(6) & ((\Mux2~2_combout\ & ((\dataMemory[235][1]~regout\))) # (!\Mux2~2_combout\ & (\dataMemory[107][1]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[107][1]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[235][1]~regout\,
	datad => \Mux2~2_combout\,
	combout => \Mux2~3_combout\);

-- Location: LCCOMB_X11_Y24_N24
\Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~6_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\Mux2~3_combout\))) # (!\ADDRESS~combout\(5) & (\Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2~5_combout\,
	datad => \Mux2~3_combout\,
	combout => \Mux2~6_combout\);

-- Location: LCCOMB_X11_Y16_N4
\Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~9_combout\ = (\ADDRESS~combout\(4) & ((\Mux2~6_combout\ & (\Mux2~8_combout\)) # (!\Mux2~6_combout\ & ((\Mux2~1_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~8_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2~1_combout\,
	datad => \Mux2~6_combout\,
	combout => \Mux2~9_combout\);

-- Location: LCCOMB_X12_Y17_N8
\dataMemory[227][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[227][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[227][1]~feeder_combout\);

-- Location: LCFF_X12_Y17_N9
\dataMemory[227][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[227][1]~feeder_combout\,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[227][1]~regout\);

-- Location: LCFF_X15_Y17_N17
\dataMemory[99][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[99][1]~regout\);

-- Location: LCFF_X14_Y16_N21
\dataMemory[35][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[35][1]~regout\);

-- Location: LCFF_X11_Y16_N11
\dataMemory[163][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[163][1]~regout\);

-- Location: LCCOMB_X14_Y16_N20
\Mux2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~22_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[163][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[35][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[35][1]~regout\,
	datad => \dataMemory[163][1]~regout\,
	combout => \Mux2~22_combout\);

-- Location: LCCOMB_X15_Y17_N16
\Mux2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~23_combout\ = (\ADDRESS~combout\(6) & ((\Mux2~22_combout\ & (\dataMemory[227][1]~regout\)) # (!\Mux2~22_combout\ & ((\dataMemory[99][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[227][1]~regout\,
	datac => \dataMemory[99][1]~regout\,
	datad => \Mux2~22_combout\,
	combout => \Mux2~23_combout\);

-- Location: LCFF_X10_Y20_N13
\dataMemory[67][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[67][1]~regout\);

-- Location: LCCOMB_X11_Y18_N4
\dataMemory[195][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[195][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[195][1]~feeder_combout\);

-- Location: LCFF_X11_Y18_N5
\dataMemory[195][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[195][1]~feeder_combout\,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[195][1]~regout\);

-- Location: LCCOMB_X10_Y20_N12
\Mux2~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~25_combout\ = (\Mux2~24_combout\ & (((\dataMemory[195][1]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2~24_combout\ & (\ADDRESS~combout\(6) & (\dataMemory[67][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~24_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[67][1]~regout\,
	datad => \dataMemory[195][1]~regout\,
	combout => \Mux2~25_combout\);

-- Location: LCCOMB_X11_Y16_N24
\Mux2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~26_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2~23_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & ((\Mux2~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2~23_combout\,
	datad => \Mux2~25_combout\,
	combout => \Mux2~26_combout\);

-- Location: LCFF_X7_Y20_N9
\dataMemory[211][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[211][1]~regout\);

-- Location: LCFF_X7_Y19_N13
\dataMemory[147][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[147][1]~regout\);

-- Location: LCFF_X8_Y21_N25
\dataMemory[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[19][1]~regout\);

-- Location: LCCOMB_X10_Y21_N4
\dataMemory[83][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[83][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[83][1]~feeder_combout\);

-- Location: LCFF_X10_Y21_N5
\dataMemory[83][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[83][1]~feeder_combout\,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[83][1]~regout\);

-- Location: LCCOMB_X8_Y21_N24
\Mux2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~20_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[83][1]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[19][1]~regout\,
	datad => \dataMemory[83][1]~regout\,
	combout => \Mux2~20_combout\);

-- Location: LCCOMB_X7_Y19_N12
\Mux2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~21_combout\ = (\ADDRESS~combout\(7) & ((\Mux2~20_combout\ & (\dataMemory[211][1]~regout\)) # (!\Mux2~20_combout\ & ((\dataMemory[147][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[211][1]~regout\,
	datac => \dataMemory[147][1]~regout\,
	datad => \Mux2~20_combout\,
	combout => \Mux2~21_combout\);

-- Location: LCCOMB_X11_Y16_N16
\Mux2~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2~26_combout\ & (\Mux2~28_combout\)) # (!\Mux2~26_combout\ & ((\Mux2~21_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~28_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2~26_combout\,
	datad => \Mux2~21_combout\,
	combout => \Mux2~29_combout\);

-- Location: LCCOMB_X21_Y23_N30
\dataMemory[103][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[103][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[103][1]~feeder_combout\);

-- Location: LCFF_X21_Y23_N31
\dataMemory[103][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[103][1]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[103][1]~regout\);

-- Location: LCFF_X20_Y23_N9
\dataMemory[231][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[231][1]~regout\);

-- Location: LCFF_X19_Y23_N23
\dataMemory[39][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[39][1]~regout\);

-- Location: LCFF_X19_Y23_N29
\dataMemory[167][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[167][1]~regout\);

-- Location: LCCOMB_X19_Y23_N22
\Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~10_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[167][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[39][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[39][1]~regout\,
	datad => \dataMemory[167][1]~regout\,
	combout => \Mux2~10_combout\);

-- Location: LCCOMB_X20_Y23_N8
\Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~11_combout\ = (\ADDRESS~combout\(6) & ((\Mux2~10_combout\ & ((\dataMemory[231][1]~regout\))) # (!\Mux2~10_combout\ & (\dataMemory[103][1]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[103][1]~regout\,
	datac => \dataMemory[231][1]~regout\,
	datad => \Mux2~10_combout\,
	combout => \Mux2~11_combout\);

-- Location: LCFF_X21_Y16_N9
\dataMemory[247][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[247][1]~regout\);

-- Location: LCCOMB_X19_Y15_N4
\Mux2027~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~54_combout\ = (\Mux2027~40_combout\ & (!\ADDRESS~combout\(3) & (\ADDRESS~combout\(5) & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~40_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~54_combout\);

-- Location: LCFF_X14_Y16_N11
\dataMemory[55][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[55][1]~regout\);

-- Location: LCCOMB_X17_Y14_N10
\dataMemory[119][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[119][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[119][1]~feeder_combout\);

-- Location: LCFF_X17_Y14_N11
\dataMemory[119][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[119][1]~feeder_combout\,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[119][1]~regout\);

-- Location: LCCOMB_X14_Y16_N10
\Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~17_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[119][1]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[55][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[55][1]~regout\,
	datad => \dataMemory[119][1]~regout\,
	combout => \Mux2~17_combout\);

-- Location: LCCOMB_X21_Y16_N8
\Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~18_combout\ = (\ADDRESS~combout\(7) & ((\Mux2~17_combout\ & ((\dataMemory[247][1]~regout\))) # (!\Mux2~17_combout\ & (\dataMemory[183][1]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[183][1]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[247][1]~regout\,
	datad => \Mux2~17_combout\,
	combout => \Mux2~18_combout\);

-- Location: LCCOMB_X19_Y20_N30
\dataMemory[199][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[199][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[199][1]~feeder_combout\);

-- Location: LCFF_X19_Y20_N31
\dataMemory[199][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[199][1]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[199][1]~regout\);

-- Location: LCCOMB_X20_Y17_N10
\Mux2027~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~32_combout\ = (\Mux2027~23_combout\ & (!\ADDRESS~combout\(3) & (\Mux2027~4_combout\ & !\ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~23_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~4_combout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~32_combout\);

-- Location: LCFF_X19_Y20_N17
\dataMemory[71][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[71][1]~regout\);

-- Location: LCFF_X19_Y22_N7
\dataMemory[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[7][1]~regout\);

-- Location: LCFF_X19_Y22_N13
\dataMemory[135][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[135][1]~regout\);

-- Location: LCCOMB_X19_Y22_N6
\Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~14_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[135][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[7][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[7][1]~regout\,
	datad => \dataMemory[135][1]~regout\,
	combout => \Mux2~14_combout\);

-- Location: LCCOMB_X19_Y20_N16
\Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~15_combout\ = (\ADDRESS~combout\(6) & ((\Mux2~14_combout\ & (\dataMemory[199][1]~regout\)) # (!\Mux2~14_combout\ & ((\dataMemory[71][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[199][1]~regout\,
	datac => \dataMemory[71][1]~regout\,
	datad => \Mux2~14_combout\,
	combout => \Mux2~15_combout\);

-- Location: LCFF_X16_Y19_N29
\dataMemory[151][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[151][1]~regout\);

-- Location: LCFF_X21_Y19_N9
\dataMemory[215][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[215][1]~regout\);

-- Location: LCFF_X18_Y19_N17
\dataMemory[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[23][1]~regout\);

-- Location: LCCOMB_X18_Y19_N16
\Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~12_combout\ = (\ADDRESS~combout\(7) & (((\ADDRESS~combout\(6))))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & (\dataMemory[87][1]~regout\)) # (!\ADDRESS~combout\(6) & ((\dataMemory[23][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[87][1]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[23][1]~regout\,
	datad => \ADDRESS~combout\(6),
	combout => \Mux2~12_combout\);

-- Location: LCCOMB_X21_Y19_N8
\Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~13_combout\ = (\ADDRESS~combout\(7) & ((\Mux2~12_combout\ & ((\dataMemory[215][1]~regout\))) # (!\Mux2~12_combout\ & (\dataMemory[151][1]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[151][1]~regout\,
	datac => \dataMemory[215][1]~regout\,
	datad => \Mux2~12_combout\,
	combout => \Mux2~13_combout\);

-- Location: LCCOMB_X11_Y16_N26
\Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~16_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\Mux2~13_combout\))) # (!\ADDRESS~combout\(4) & (\Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2~15_combout\,
	datad => \Mux2~13_combout\,
	combout => \Mux2~16_combout\);

-- Location: LCCOMB_X11_Y16_N28
\Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2~16_combout\ & ((\Mux2~18_combout\))) # (!\Mux2~16_combout\ & (\Mux2~11_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2~11_combout\,
	datac => \Mux2~18_combout\,
	datad => \Mux2~16_combout\,
	combout => \Mux2~19_combout\);

-- Location: LCCOMB_X11_Y16_N14
\Mux2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~30_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2~19_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\Mux2~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2~29_combout\,
	datad => \Mux2~19_combout\,
	combout => \Mux2~30_combout\);

-- Location: LCCOMB_X21_Y17_N0
\Mux2027~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~61_combout\ = (\ADDRESS~combout\(5) & (\Mux2027~57_combout\ & (\ADDRESS~combout\(3) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~57_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~61_combout\);

-- Location: LCFF_X22_Y20_N1
\dataMemory[239][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[239][1]~regout\);

-- Location: LCCOMB_X21_Y17_N4
\Mux2027~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & (\Mux2027~23_combout\ & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~23_combout\,
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~31_combout\);

-- Location: LCFF_X24_Y19_N13
\dataMemory[111][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[111][1]~regout\);

-- Location: LCFF_X23_Y15_N25
\dataMemory[47][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[47][1]~regout\);

-- Location: LCCOMB_X19_Y17_N20
\Mux2027~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~20_combout\ = (\Mux2027~2_combout\ & (\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~2_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~20_combout\);

-- Location: LCFF_X20_Y15_N29
\dataMemory[175][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[175][1]~regout\);

-- Location: LCCOMB_X23_Y15_N24
\Mux2~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~31_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[175][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[47][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[47][1]~regout\,
	datad => \dataMemory[175][1]~regout\,
	combout => \Mux2~31_combout\);

-- Location: LCCOMB_X24_Y19_N12
\Mux2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2~31_combout\ & (\dataMemory[239][1]~regout\)) # (!\Mux2~31_combout\ & ((\dataMemory[111][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[239][1]~regout\,
	datac => \dataMemory[111][1]~regout\,
	datad => \Mux2~31_combout\,
	combout => \Mux2~32_combout\);

-- Location: LCFF_X17_Y16_N25
\dataMemory[223][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[223][1]~regout\);

-- Location: LCCOMB_X21_Y17_N18
\Mux2027~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~48_combout\ = (\Mux2027~1_combout\ & (!\ADDRESS~combout\(5) & (\Mux2027~40_combout\ & \ADDRESS~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~1_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~40_combout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2027~48_combout\);

-- Location: LCFF_X22_Y19_N9
\dataMemory[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[31][1]~regout\);

-- Location: LCCOMB_X21_Y21_N4
\dataMemory[95][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[95][1]~feeder_combout\ = \WRDATA~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(1),
	combout => \dataMemory[95][1]~feeder_combout\);

-- Location: LCFF_X21_Y21_N5
\dataMemory[95][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[95][1]~feeder_combout\,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[95][1]~regout\);

-- Location: LCCOMB_X22_Y19_N8
\Mux2~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~33_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[95][1]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[31][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[31][1]~regout\,
	datad => \dataMemory[95][1]~regout\,
	combout => \Mux2~33_combout\);

-- Location: LCCOMB_X17_Y16_N24
\Mux2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2~33_combout\ & ((\dataMemory[223][1]~regout\))) # (!\Mux2~33_combout\ & (\dataMemory[159][1]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[159][1]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[223][1]~regout\,
	datad => \Mux2~33_combout\,
	combout => \Mux2~34_combout\);

-- Location: LCFF_X24_Y19_N23
\dataMemory[79][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[79][1]~regout\);

-- Location: LCFF_X23_Y17_N29
\dataMemory[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[15][1]~regout\);

-- Location: LCCOMB_X19_Y19_N12
\Mux2027~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~21_combout\ = (\ADDRESS~combout\(3) & (\Mux2027~2_combout\ & (\Mux2027~4_combout\ & !\ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2027~2_combout\,
	datac => \Mux2027~4_combout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~21_combout\);

-- Location: LCFF_X23_Y19_N29
\dataMemory[143][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[143][1]~regout\);

-- Location: LCCOMB_X23_Y17_N28
\Mux2~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~35_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[143][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[15][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[15][1]~regout\,
	datad => \dataMemory[143][1]~regout\,
	combout => \Mux2~35_combout\);

-- Location: LCCOMB_X24_Y19_N22
\Mux2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~36_combout\ = (\ADDRESS~combout\(6) & ((\Mux2~35_combout\ & (\dataMemory[207][1]~regout\)) # (!\Mux2~35_combout\ & ((\dataMemory[79][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[207][1]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[79][1]~regout\,
	datad => \Mux2~35_combout\,
	combout => \Mux2~36_combout\);

-- Location: LCCOMB_X11_Y16_N20
\Mux2~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~37_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & (\Mux2~34_combout\)) # (!\ADDRESS~combout\(4) & ((\Mux2~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2~34_combout\,
	datad => \Mux2~36_combout\,
	combout => \Mux2~37_combout\);

-- Location: LCCOMB_X19_Y17_N2
\Mux2027~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~22_combout\ = (\Mux2027~2_combout\ & (\ADDRESS~combout\(3) & (\ADDRESS~combout\(5) & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~2_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~22_combout\);

-- Location: LCFF_X19_Y24_N9
\dataMemory[191][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[191][1]~regout\);

-- Location: LCCOMB_X21_Y17_N20
\Mux2027~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~56_combout\ = (\Mux2027~1_combout\ & (\ADDRESS~combout\(5) & (\Mux2027~40_combout\ & \ADDRESS~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~1_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2027~40_combout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2027~56_combout\);

-- Location: LCFF_X21_Y20_N3
\dataMemory[63][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[63][1]~regout\);

-- Location: LCCOMB_X20_Y17_N26
\Mux2027~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~39_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(3) & (\Mux2027~23_combout\ & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~23_combout\,
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~39_combout\);

-- Location: LCFF_X9_Y20_N5
\dataMemory[127][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(1),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[127][1]~regout\);

-- Location: LCCOMB_X21_Y20_N2
\Mux2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~38_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[127][1]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[63][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[63][1]~regout\,
	datad => \dataMemory[127][1]~regout\,
	combout => \Mux2~38_combout\);

-- Location: LCCOMB_X19_Y24_N8
\Mux2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~39_combout\ = (\ADDRESS~combout\(7) & ((\Mux2~38_combout\ & (\dataMemory[255][1]~regout\)) # (!\Mux2~38_combout\ & ((\dataMemory[191][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[255][1]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[191][1]~regout\,
	datad => \Mux2~38_combout\,
	combout => \Mux2~39_combout\);

-- Location: LCCOMB_X11_Y16_N30
\Mux2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~40_combout\ = (\ADDRESS~combout\(5) & ((\Mux2~37_combout\ & ((\Mux2~39_combout\))) # (!\Mux2~37_combout\ & (\Mux2~32_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2~32_combout\,
	datac => \Mux2~37_combout\,
	datad => \Mux2~39_combout\,
	combout => \Mux2~40_combout\);

-- Location: LCCOMB_X11_Y16_N0
\Mux2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2~41_combout\ = (\ADDRESS~combout\(3) & ((\Mux2~30_combout\ & ((\Mux2~40_combout\))) # (!\Mux2~30_combout\ & (\Mux2~9_combout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2~9_combout\,
	datac => \Mux2~30_combout\,
	datad => \Mux2~40_combout\,
	combout => \Mux2~41_combout\);

-- Location: LCCOMB_X11_Y16_N12
\DATAOUT[1]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[1]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[1]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[1]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2~41_combout\,
	combout => \DATAOUT[1]$latch~combout\);

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(2),
	combout => \WRDATA~combout\(2));

-- Location: LCFF_X19_Y17_N5
\dataMemory[107][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[107][2]~regout\);

-- Location: LCFF_X16_Y15_N25
\dataMemory[43][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[43][2]~regout\);

-- Location: LCCOMB_X19_Y15_N8
\dataMemory[171][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[171][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[171][2]~feeder_combout\);

-- Location: LCFF_X19_Y15_N9
\dataMemory[171][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[171][2]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[171][2]~regout\);

-- Location: LCCOMB_X16_Y15_N24
\Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[171][2]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[43][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[43][2]~regout\,
	datad => \dataMemory[171][2]~regout\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X19_Y17_N4
\Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = (\ADDRESS~combout\(6) & ((\Mux1~0_combout\ & (\dataMemory[235][2]~regout\)) # (!\Mux1~0_combout\ & ((\dataMemory[107][2]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[235][2]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[107][2]~regout\,
	datad => \Mux1~0_combout\,
	combout => \Mux1~1_combout\);

-- Location: LCFF_X20_Y23_N23
\dataMemory[231][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[231][2]~regout\);

-- Location: LCFF_X19_Y23_N15
\dataMemory[39][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[39][2]~regout\);

-- Location: LCCOMB_X21_Y23_N20
\dataMemory[103][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[103][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[103][2]~feeder_combout\);

-- Location: LCFF_X21_Y23_N21
\dataMemory[103][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[103][2]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[103][2]~regout\);

-- Location: LCCOMB_X19_Y23_N14
\Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[103][2]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[39][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[39][2]~regout\,
	datad => \dataMemory[103][2]~regout\,
	combout => \Mux1~2_combout\);

-- Location: LCCOMB_X20_Y23_N22
\Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = (\ADDRESS~combout\(7) & ((\Mux1~2_combout\ & ((\dataMemory[231][2]~regout\))) # (!\Mux1~2_combout\ & (\dataMemory[167][2]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[167][2]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[231][2]~regout\,
	datad => \Mux1~2_combout\,
	combout => \Mux1~3_combout\);

-- Location: LCFF_X12_Y17_N15
\dataMemory[227][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[227][2]~regout\);

-- Location: LCFF_X15_Y17_N15
\dataMemory[99][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[99][2]~regout\);

-- Location: LCFF_X16_Y15_N27
\dataMemory[35][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[35][2]~regout\);

-- Location: LCCOMB_X19_Y15_N6
\dataMemory[163][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[163][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[163][2]~feeder_combout\);

-- Location: LCFF_X19_Y15_N7
\dataMemory[163][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[163][2]~feeder_combout\,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[163][2]~regout\);

-- Location: LCCOMB_X16_Y15_N26
\Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[163][2]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[35][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[35][2]~regout\,
	datad => \dataMemory[163][2]~regout\,
	combout => \Mux1~4_combout\);

-- Location: LCCOMB_X15_Y17_N14
\Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = (\ADDRESS~combout\(6) & ((\Mux1~4_combout\ & (\dataMemory[227][2]~regout\)) # (!\Mux1~4_combout\ & ((\dataMemory[99][2]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[227][2]~regout\,
	datac => \dataMemory[99][2]~regout\,
	datad => \Mux1~4_combout\,
	combout => \Mux1~5_combout\);

-- Location: LCCOMB_X20_Y17_N6
\Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux1~3_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux1~3_combout\,
	datad => \Mux1~5_combout\,
	combout => \Mux1~6_combout\);

-- Location: LCCOMB_X20_Y17_N16
\Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~9_combout\ = (\ADDRESS~combout\(3) & ((\Mux1~6_combout\ & (\Mux1~8_combout\)) # (!\Mux1~6_combout\ & ((\Mux1~1_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~8_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux1~1_combout\,
	datad => \Mux1~6_combout\,
	combout => \Mux1~9_combout\);

-- Location: LCCOMB_X19_Y17_N10
\Mux2027~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~19_combout\ = (\Mux2027~2_combout\ & (\ADDRESS~combout\(3) & (!\ADDRESS~combout\(5) & \Mux2027~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~2_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2027~1_combout\,
	combout => \Mux2027~19_combout\);

-- Location: LCFF_X8_Y14_N9
\dataMemory[159][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[159][2]~regout\);

-- Location: LCFF_X8_Y17_N15
\dataMemory[147][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[147][2]~regout\);

-- Location: LCFF_X12_Y15_N29
\dataMemory[151][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[151][2]~regout\);

-- Location: LCCOMB_X8_Y17_N14
\Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~10_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[151][2]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[147][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[147][2]~regout\,
	datad => \dataMemory[151][2]~regout\,
	combout => \Mux1~10_combout\);

-- Location: LCCOMB_X8_Y14_N8
\Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux1~10_combout\ & ((\dataMemory[159][2]~regout\))) # (!\Mux1~10_combout\ & (\dataMemory[155][2]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[155][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[159][2]~regout\,
	datad => \Mux1~10_combout\,
	combout => \Mux1~11_combout\);

-- Location: LCFF_X9_Y19_N15
\dataMemory[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[27][2]~regout\);

-- Location: LCFF_X10_Y19_N31
\dataMemory[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[19][2]~regout\);

-- Location: LCFF_X18_Y19_N23
\dataMemory[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[23][2]~regout\);

-- Location: LCCOMB_X10_Y19_N30
\Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~14_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[23][2]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[19][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[19][2]~regout\,
	datad => \dataMemory[23][2]~regout\,
	combout => \Mux1~14_combout\);

-- Location: LCCOMB_X9_Y19_N14
\Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~15_combout\ = (\ADDRESS~combout\(3) & ((\Mux1~14_combout\ & (\dataMemory[31][2]~regout\)) # (!\Mux1~14_combout\ & ((\dataMemory[27][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[31][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[27][2]~regout\,
	datad => \Mux1~14_combout\,
	combout => \Mux1~15_combout\);

-- Location: LCCOMB_X18_Y22_N16
\dataMemory[87][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[87][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[87][2]~feeder_combout\);

-- Location: LCFF_X18_Y22_N17
\dataMemory[87][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[87][2]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[87][2]~regout\);

-- Location: LCFF_X18_Y18_N7
\dataMemory[95][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[95][2]~regout\);

-- Location: LCFF_X11_Y22_N25
\dataMemory[83][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[83][2]~regout\);

-- Location: LCFF_X10_Y22_N15
\dataMemory[91][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[91][2]~regout\);

-- Location: LCCOMB_X11_Y22_N24
\Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~12_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[91][2]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[83][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[83][2]~regout\,
	datad => \dataMemory[91][2]~regout\,
	combout => \Mux1~12_combout\);

-- Location: LCCOMB_X18_Y18_N6
\Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux1~12_combout\ & ((\dataMemory[95][2]~regout\))) # (!\Mux1~12_combout\ & (\dataMemory[87][2]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[87][2]~regout\,
	datac => \dataMemory[95][2]~regout\,
	datad => \Mux1~12_combout\,
	combout => \Mux1~13_combout\);

-- Location: LCCOMB_X7_Y16_N12
\Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~16_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux1~13_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\Mux1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux1~15_combout\,
	datad => \Mux1~13_combout\,
	combout => \Mux1~16_combout\);

-- Location: LCCOMB_X7_Y16_N14
\Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~19_combout\ = (\ADDRESS~combout\(7) & ((\Mux1~16_combout\ & (\Mux1~18_combout\)) # (!\Mux1~16_combout\ & ((\Mux1~11_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~18_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \Mux1~11_combout\,
	datad => \Mux1~16_combout\,
	combout => \Mux1~19_combout\);

-- Location: LCFF_X11_Y19_N1
\dataMemory[143][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[143][2]~regout\);

-- Location: LCFF_X9_Y17_N23
\dataMemory[131][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[131][2]~regout\);

-- Location: LCFF_X9_Y17_N13
\dataMemory[135][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[135][2]~regout\);

-- Location: LCCOMB_X9_Y17_N22
\Mux1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~22_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[135][2]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[131][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[131][2]~regout\,
	datad => \dataMemory[135][2]~regout\,
	combout => \Mux1~22_combout\);

-- Location: LCCOMB_X11_Y19_N0
\Mux1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~23_combout\ = (\ADDRESS~combout\(3) & ((\Mux1~22_combout\ & ((\dataMemory[143][2]~regout\))) # (!\Mux1~22_combout\ & (\dataMemory[139][2]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[139][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[143][2]~regout\,
	datad => \Mux1~22_combout\,
	combout => \Mux1~23_combout\);

-- Location: LCFF_X10_Y17_N17
\dataMemory[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[3][2]~regout\);

-- Location: LCFF_X16_Y16_N21
\dataMemory[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[7][2]~regout\);

-- Location: LCCOMB_X10_Y17_N16
\Mux1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~24_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[7][2]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[3][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[3][2]~regout\,
	datad => \dataMemory[7][2]~regout\,
	combout => \Mux1~24_combout\);

-- Location: LCCOMB_X9_Y24_N28
\dataMemory[11][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[11][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[11][2]~feeder_combout\);

-- Location: LCFF_X9_Y24_N29
\dataMemory[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[11][2]~feeder_combout\,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[11][2]~regout\);

-- Location: LCCOMB_X10_Y16_N20
\Mux1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~25_combout\ = (\ADDRESS~combout\(3) & ((\Mux1~24_combout\ & (\dataMemory[15][2]~regout\)) # (!\Mux1~24_combout\ & ((\dataMemory[11][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[15][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux1~24_combout\,
	datad => \dataMemory[11][2]~regout\,
	combout => \Mux1~25_combout\);

-- Location: LCCOMB_X7_Y16_N8
\Mux1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~26_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux1~23_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux1~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux1~23_combout\,
	datad => \Mux1~25_combout\,
	combout => \Mux1~26_combout\);

-- Location: LCFF_X19_Y20_N13
\dataMemory[71][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[71][2]~regout\);

-- Location: LCFF_X10_Y20_N23
\dataMemory[67][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[67][2]~regout\);

-- Location: LCCOMB_X9_Y23_N12
\dataMemory[75][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[75][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[75][2]~feeder_combout\);

-- Location: LCFF_X9_Y23_N13
\dataMemory[75][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[75][2]~feeder_combout\,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[75][2]~regout\);

-- Location: LCCOMB_X10_Y20_N22
\Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~20_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[75][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[67][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[67][2]~regout\,
	datad => \dataMemory[75][2]~regout\,
	combout => \Mux1~20_combout\);

-- Location: LCCOMB_X19_Y20_N12
\Mux1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~21_combout\ = (\ADDRESS~combout\(2) & ((\Mux1~20_combout\ & (\dataMemory[79][2]~regout\)) # (!\Mux1~20_combout\ & ((\dataMemory[71][2]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[79][2]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[71][2]~regout\,
	datad => \Mux1~20_combout\,
	combout => \Mux1~21_combout\);

-- Location: LCFF_X19_Y20_N7
\dataMemory[199][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[199][2]~regout\);

-- Location: LCFF_X12_Y20_N29
\dataMemory[195][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(2),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[195][2]~regout\);

-- Location: LCCOMB_X24_Y16_N2
\dataMemory[203][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[203][2]~feeder_combout\ = \WRDATA~combout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(2),
	combout => \dataMemory[203][2]~feeder_combout\);

-- Location: LCFF_X24_Y16_N3
\dataMemory[203][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[203][2]~feeder_combout\,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[203][2]~regout\);

-- Location: LCCOMB_X12_Y20_N28
\Mux1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~27_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[203][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[195][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[195][2]~regout\,
	datad => \dataMemory[203][2]~regout\,
	combout => \Mux1~27_combout\);

-- Location: LCCOMB_X19_Y20_N6
\Mux1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~28_combout\ = (\ADDRESS~combout\(2) & ((\Mux1~27_combout\ & (\dataMemory[207][2]~regout\)) # (!\Mux1~27_combout\ & ((\dataMemory[199][2]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux1~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[207][2]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[199][2]~regout\,
	datad => \Mux1~27_combout\,
	combout => \Mux1~28_combout\);

-- Location: LCCOMB_X7_Y16_N22
\Mux1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux1~26_combout\ & ((\Mux1~28_combout\))) # (!\Mux1~26_combout\ & (\Mux1~21_combout\)))) # (!\ADDRESS~combout\(6) & (\Mux1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux1~26_combout\,
	datac => \Mux1~21_combout\,
	datad => \Mux1~28_combout\,
	combout => \Mux1~29_combout\);

-- Location: LCCOMB_X7_Y16_N0
\Mux1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~30_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux1~19_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & ((\Mux1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux1~19_combout\,
	datad => \Mux1~29_combout\,
	combout => \Mux1~30_combout\);

-- Location: LCCOMB_X7_Y16_N28
\Mux1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux1~41_combout\ = (\ADDRESS~combout\(5) & ((\Mux1~30_combout\ & (\Mux1~40_combout\)) # (!\Mux1~30_combout\ & ((\Mux1~9_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux1~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~40_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux1~9_combout\,
	datad => \Mux1~30_combout\,
	combout => \Mux1~41_combout\);

-- Location: LCCOMB_X7_Y16_N4
\DATAOUT[2]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[2]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux1~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[2]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[2]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux1~41_combout\,
	combout => \DATAOUT[2]$latch~combout\);

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(3),
	combout => \WRDATA~combout\(3));

-- Location: LCFF_X12_Y21_N21
\dataMemory[91][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[91][3]~regout\);

-- Location: LCFF_X11_Y17_N5
\dataMemory[75][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[75][3]~regout\);

-- Location: LCCOMB_X12_Y19_N4
\dataMemory[107][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[107][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[107][3]~feeder_combout\);

-- Location: LCFF_X12_Y19_N5
\dataMemory[107][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[107][3]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[107][3]~regout\);

-- Location: LCCOMB_X11_Y17_N4
\Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[107][3]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[75][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[75][3]~regout\,
	datad => \dataMemory[107][3]~regout\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X12_Y21_N20
\Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (\ADDRESS~combout\(4) & ((\Mux0~0_combout\ & (\dataMemory[123][3]~regout\)) # (!\Mux0~0_combout\ & ((\dataMemory[91][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[123][3]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[91][3]~regout\,
	datad => \Mux0~0_combout\,
	combout => \Mux0~1_combout\);

-- Location: LCFF_X23_Y21_N9
\dataMemory[127][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[127][3]~regout\);

-- Location: LCFF_X9_Y21_N29
\dataMemory[111][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[111][3]~regout\);

-- Location: LCFF_X9_Y21_N31
\dataMemory[79][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[79][3]~regout\);

-- Location: LCFF_X19_Y21_N31
\dataMemory[95][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[95][3]~regout\);

-- Location: LCCOMB_X9_Y21_N30
\Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[95][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[79][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[79][3]~regout\,
	datad => \dataMemory[95][3]~regout\,
	combout => \Mux0~7_combout\);

-- Location: LCCOMB_X9_Y21_N28
\Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = (\ADDRESS~combout\(5) & ((\Mux0~7_combout\ & (\dataMemory[127][3]~regout\)) # (!\Mux0~7_combout\ & ((\dataMemory[111][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[127][3]~regout\,
	datac => \dataMemory[111][3]~regout\,
	datad => \Mux0~7_combout\,
	combout => \Mux0~8_combout\);

-- Location: LCFF_X21_Y23_N27
\dataMemory[103][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[103][3]~regout\);

-- Location: LCFF_X19_Y20_N21
\dataMemory[71][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[71][3]~regout\);

-- Location: LCCOMB_X18_Y20_N2
\dataMemory[87][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[87][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[87][3]~feeder_combout\);

-- Location: LCFF_X18_Y20_N3
\dataMemory[87][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[87][3]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[87][3]~regout\);

-- Location: LCCOMB_X19_Y20_N20
\Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[87][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[71][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[71][3]~regout\,
	datad => \dataMemory[87][3]~regout\,
	combout => \Mux0~2_combout\);

-- Location: LCCOMB_X21_Y23_N26
\Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (\ADDRESS~combout\(5) & ((\Mux0~2_combout\ & (\dataMemory[119][3]~regout\)) # (!\Mux0~2_combout\ & ((\dataMemory[103][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[119][3]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[103][3]~regout\,
	datad => \Mux0~2_combout\,
	combout => \Mux0~3_combout\);

-- Location: LCFF_X11_Y21_N31
\dataMemory[115][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[115][3]~regout\);

-- Location: LCFF_X10_Y21_N19
\dataMemory[83][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[83][3]~regout\);

-- Location: LCFF_X11_Y21_N25
\dataMemory[67][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[67][3]~regout\);

-- Location: LCCOMB_X11_Y22_N18
\dataMemory[99][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[99][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[99][3]~feeder_combout\);

-- Location: LCFF_X11_Y22_N19
\dataMemory[99][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[99][3]~feeder_combout\,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[99][3]~regout\);

-- Location: LCCOMB_X11_Y21_N24
\Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[99][3]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[67][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[67][3]~regout\,
	datad => \dataMemory[99][3]~regout\,
	combout => \Mux0~4_combout\);

-- Location: LCCOMB_X10_Y21_N18
\Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = (\ADDRESS~combout\(4) & ((\Mux0~4_combout\ & (\dataMemory[115][3]~regout\)) # (!\Mux0~4_combout\ & ((\dataMemory[83][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[115][3]~regout\,
	datac => \dataMemory[83][3]~regout\,
	datad => \Mux0~4_combout\,
	combout => \Mux0~5_combout\);

-- Location: LCCOMB_X23_Y19_N8
\Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = (\ADDRESS~combout\(2) & ((\Mux0~3_combout\) # ((\ADDRESS~combout\(3))))) # (!\ADDRESS~combout\(2) & (((!\ADDRESS~combout\(3) & \Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux0~3_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \Mux0~5_combout\,
	combout => \Mux0~6_combout\);

-- Location: LCCOMB_X23_Y15_N30
\Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = (\ADDRESS~combout\(3) & ((\Mux0~6_combout\ & ((\Mux0~8_combout\))) # (!\Mux0~6_combout\ & (\Mux0~1_combout\)))) # (!\ADDRESS~combout\(3) & (((\Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux0~1_combout\,
	datac => \Mux0~8_combout\,
	datad => \Mux0~6_combout\,
	combout => \Mux0~9_combout\);

-- Location: LCFF_X20_Y20_N19
\dataMemory[239][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[239][3]~regout\);

-- Location: LCCOMB_X21_Y14_N30
\dataMemory[255][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[255][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[255][3]~feeder_combout\);

-- Location: LCFF_X21_Y14_N31
\dataMemory[255][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[255][3]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[255][3]~regout\);

-- Location: LCCOMB_X20_Y20_N18
\Mux0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~39_combout\ = (\Mux0~38_combout\ & (((\dataMemory[255][3]~regout\)) # (!\ADDRESS~combout\(5)))) # (!\Mux0~38_combout\ & (\ADDRESS~combout\(5) & (\dataMemory[239][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~38_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[239][3]~regout\,
	datad => \dataMemory[255][3]~regout\,
	combout => \Mux0~39_combout\);

-- Location: LCFF_X14_Y22_N3
\dataMemory[251][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[251][3]~regout\);

-- Location: LCFF_X14_Y22_N21
\dataMemory[219][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[219][3]~regout\);

-- Location: LCFF_X15_Y23_N21
\dataMemory[203][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[203][3]~regout\);

-- Location: LCCOMB_X16_Y23_N30
\dataMemory[235][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[235][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[235][3]~feeder_combout\);

-- Location: LCFF_X16_Y23_N31
\dataMemory[235][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[235][3]~feeder_combout\,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[235][3]~regout\);

-- Location: LCCOMB_X15_Y23_N20
\Mux0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[235][3]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[203][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[203][3]~regout\,
	datad => \dataMemory[235][3]~regout\,
	combout => \Mux0~31_combout\);

-- Location: LCCOMB_X14_Y22_N20
\Mux0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux0~31_combout\ & (\dataMemory[251][3]~regout\)) # (!\Mux0~31_combout\ & ((\dataMemory[219][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[251][3]~regout\,
	datac => \dataMemory[219][3]~regout\,
	datad => \Mux0~31_combout\,
	combout => \Mux0~32_combout\);

-- Location: LCCOMB_X22_Y20_N4
\dataMemory[247][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[247][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[247][3]~feeder_combout\);

-- Location: LCFF_X22_Y20_N5
\dataMemory[247][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[247][3]~feeder_combout\,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[247][3]~regout\);

-- Location: LCFF_X19_Y20_N23
\dataMemory[199][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[199][3]~regout\);

-- Location: LCCOMB_X20_Y24_N24
\dataMemory[215][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[215][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[215][3]~feeder_combout\);

-- Location: LCFF_X20_Y24_N25
\dataMemory[215][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[215][3]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[215][3]~regout\);

-- Location: LCCOMB_X19_Y20_N22
\Mux0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~33_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[215][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[199][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[199][3]~regout\,
	datad => \dataMemory[215][3]~regout\,
	combout => \Mux0~33_combout\);

-- Location: LCFF_X21_Y23_N25
\dataMemory[231][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[231][3]~regout\);

-- Location: LCCOMB_X23_Y20_N20
\Mux0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux0~33_combout\ & (\dataMemory[247][3]~regout\)) # (!\Mux0~33_combout\ & ((\dataMemory[231][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[247][3]~regout\,
	datac => \Mux0~33_combout\,
	datad => \dataMemory[231][3]~regout\,
	combout => \Mux0~34_combout\);

-- Location: LCFF_X12_Y16_N17
\dataMemory[211][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[211][3]~regout\);

-- Location: LCFF_X12_Y16_N27
\dataMemory[243][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[243][3]~regout\);

-- Location: LCCOMB_X12_Y16_N16
\Mux0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~36_combout\ = (\Mux0~35_combout\ & (((\dataMemory[243][3]~regout\)) # (!\ADDRESS~combout\(4)))) # (!\Mux0~35_combout\ & (\ADDRESS~combout\(4) & (\dataMemory[211][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~35_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[211][3]~regout\,
	datad => \dataMemory[243][3]~regout\,
	combout => \Mux0~36_combout\);

-- Location: LCCOMB_X23_Y15_N2
\Mux0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~37_combout\ = (\ADDRESS~combout\(2) & ((\Mux0~34_combout\) # ((\ADDRESS~combout\(3))))) # (!\ADDRESS~combout\(2) & (((!\ADDRESS~combout\(3) & \Mux0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux0~34_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \Mux0~36_combout\,
	combout => \Mux0~37_combout\);

-- Location: LCCOMB_X23_Y15_N4
\Mux0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux0~37_combout\ & (\Mux0~39_combout\)) # (!\Mux0~37_combout\ & ((\Mux0~32_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux0~39_combout\,
	datac => \Mux0~32_combout\,
	datad => \Mux0~37_combout\,
	combout => \Mux0~40_combout\);

-- Location: LCFF_X19_Y19_N19
\dataMemory[167][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[167][3]~regout\);

-- Location: LCCOMB_X20_Y16_N30
\dataMemory[183][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[183][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[183][3]~feeder_combout\);

-- Location: LCFF_X20_Y16_N31
\dataMemory[183][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[183][3]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[183][3]~regout\);

-- Location: LCCOMB_X19_Y19_N18
\Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~11_combout\ = (\Mux0~10_combout\ & (((\dataMemory[183][3]~regout\)) # (!\ADDRESS~combout\(5)))) # (!\Mux0~10_combout\ & (\ADDRESS~combout\(5) & (\dataMemory[167][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~10_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[167][3]~regout\,
	datad => \dataMemory[183][3]~regout\,
	combout => \Mux0~11_combout\);

-- Location: LCCOMB_X19_Y24_N26
\dataMemory[191][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[191][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[191][3]~feeder_combout\);

-- Location: LCFF_X19_Y24_N27
\dataMemory[191][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[191][3]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[191][3]~regout\);

-- Location: LCFF_X17_Y23_N21
\dataMemory[175][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[175][3]~regout\);

-- Location: LCFF_X17_Y23_N19
\dataMemory[143][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[143][3]~regout\);

-- Location: LCCOMB_X17_Y19_N10
\dataMemory[159][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[159][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[159][3]~feeder_combout\);

-- Location: LCFF_X17_Y19_N11
\dataMemory[159][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[159][3]~feeder_combout\,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[159][3]~regout\);

-- Location: LCCOMB_X17_Y23_N18
\Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~17_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[159][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[143][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[143][3]~regout\,
	datad => \dataMemory[159][3]~regout\,
	combout => \Mux0~17_combout\);

-- Location: LCCOMB_X17_Y23_N20
\Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~18_combout\ = (\ADDRESS~combout\(5) & ((\Mux0~17_combout\ & (\dataMemory[191][3]~regout\)) # (!\Mux0~17_combout\ & ((\dataMemory[175][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[191][3]~regout\,
	datac => \dataMemory[175][3]~regout\,
	datad => \Mux0~17_combout\,
	combout => \Mux0~18_combout\);

-- Location: LCFF_X10_Y14_N3
\dataMemory[179][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[179][3]~regout\);

-- Location: LCFF_X10_Y14_N1
\dataMemory[131][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[131][3]~regout\);

-- Location: LCCOMB_X7_Y14_N12
\dataMemory[163][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[163][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[163][3]~feeder_combout\);

-- Location: LCFF_X7_Y14_N13
\dataMemory[163][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[163][3]~feeder_combout\,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[163][3]~regout\);

-- Location: LCCOMB_X10_Y14_N0
\Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~14_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[163][3]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[131][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[131][3]~regout\,
	datad => \dataMemory[163][3]~regout\,
	combout => \Mux0~14_combout\);

-- Location: LCCOMB_X10_Y14_N2
\Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~15_combout\ = (\ADDRESS~combout\(4) & ((\Mux0~14_combout\ & ((\dataMemory[179][3]~regout\))) # (!\Mux0~14_combout\ & (\dataMemory[147][3]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[147][3]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[179][3]~regout\,
	datad => \Mux0~14_combout\,
	combout => \Mux0~15_combout\);

-- Location: LCCOMB_X10_Y23_N16
\dataMemory[155][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[155][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[155][3]~feeder_combout\);

-- Location: LCFF_X10_Y23_N17
\dataMemory[155][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[155][3]~feeder_combout\,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[155][3]~regout\);

-- Location: LCFF_X11_Y15_N13
\dataMemory[187][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[187][3]~regout\);

-- Location: LCFF_X11_Y19_N27
\dataMemory[139][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[139][3]~regout\);

-- Location: LCCOMB_X11_Y24_N18
\dataMemory[171][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[171][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[171][3]~feeder_combout\);

-- Location: LCFF_X11_Y24_N19
\dataMemory[171][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[171][3]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[171][3]~regout\);

-- Location: LCCOMB_X11_Y19_N26
\Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~12_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[171][3]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[139][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[139][3]~regout\,
	datad => \dataMemory[171][3]~regout\,
	combout => \Mux0~12_combout\);

-- Location: LCCOMB_X11_Y15_N12
\Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~13_combout\ = (\ADDRESS~combout\(4) & ((\Mux0~12_combout\ & ((\dataMemory[187][3]~regout\))) # (!\Mux0~12_combout\ & (\dataMemory[155][3]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[155][3]~regout\,
	datac => \dataMemory[187][3]~regout\,
	datad => \Mux0~12_combout\,
	combout => \Mux0~13_combout\);

-- Location: LCCOMB_X23_Y15_N12
\Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~16_combout\ = (\ADDRESS~combout\(2) & (((\ADDRESS~combout\(3))))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\Mux0~13_combout\))) # (!\ADDRESS~combout\(3) & (\Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux0~15_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \Mux0~13_combout\,
	combout => \Mux0~16_combout\);

-- Location: LCCOMB_X23_Y15_N14
\Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~19_combout\ = (\ADDRESS~combout\(2) & ((\Mux0~16_combout\ & ((\Mux0~18_combout\))) # (!\Mux0~16_combout\ & (\Mux0~11_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux0~11_combout\,
	datac => \Mux0~18_combout\,
	datad => \Mux0~16_combout\,
	combout => \Mux0~19_combout\);

-- Location: LCCOMB_X19_Y13_N16
\dataMemory[55][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[55][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[55][3]~feeder_combout\);

-- Location: LCFF_X19_Y13_N17
\dataMemory[55][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[55][3]~feeder_combout\,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[55][3]~regout\);

-- Location: LCFF_X20_Y15_N23
\dataMemory[39][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[39][3]~regout\);

-- Location: LCFF_X20_Y19_N9
\dataMemory[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[7][3]~regout\);

-- Location: LCFF_X19_Y18_N1
\dataMemory[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[23][3]~regout\);

-- Location: LCCOMB_X20_Y19_N8
\Mux0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~20_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[23][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[7][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[7][3]~regout\,
	datad => \dataMemory[23][3]~regout\,
	combout => \Mux0~20_combout\);

-- Location: LCCOMB_X20_Y15_N22
\Mux0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux0~20_combout\ & (\dataMemory[55][3]~regout\)) # (!\Mux0~20_combout\ & ((\dataMemory[39][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[55][3]~regout\,
	datac => \dataMemory[39][3]~regout\,
	datad => \Mux0~20_combout\,
	combout => \Mux0~21_combout\);

-- Location: LCFF_X23_Y22_N29
\dataMemory[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[27][3]~regout\);

-- Location: LCFF_X16_Y22_N29
\dataMemory[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[11][3]~regout\);

-- Location: LCFF_X16_Y18_N15
\dataMemory[43][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[43][3]~regout\);

-- Location: LCCOMB_X16_Y22_N28
\Mux0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[43][3]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[11][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[11][3]~regout\,
	datad => \dataMemory[43][3]~regout\,
	combout => \Mux0~22_combout\);

-- Location: LCCOMB_X23_Y22_N28
\Mux0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux0~22_combout\ & (\dataMemory[59][3]~regout\)) # (!\Mux0~22_combout\ & ((\dataMemory[27][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[59][3]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[27][3]~regout\,
	datad => \Mux0~22_combout\,
	combout => \Mux0~23_combout\);

-- Location: LCCOMB_X9_Y15_N22
\Mux2027~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~55_combout\ = (\Mux2027~40_combout\ & (!\ADDRESS~combout\(3) & (\Mux2027~11_combout\ & \ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2027~40_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2027~11_combout\,
	datad => \ADDRESS~combout\(5),
	combout => \Mux2027~55_combout\);

-- Location: LCFF_X9_Y15_N17
\dataMemory[51][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[51][3]~regout\);

-- Location: LCFF_X10_Y19_N19
\dataMemory[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[19][3]~regout\);

-- Location: LCFF_X10_Y17_N3
\dataMemory[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(3),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[3][3]~regout\);

-- Location: LCCOMB_X15_Y17_N0
\dataMemory[35][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[35][3]~feeder_combout\ = \WRDATA~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(3),
	combout => \dataMemory[35][3]~feeder_combout\);

-- Location: LCFF_X15_Y17_N1
\dataMemory[35][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[35][3]~feeder_combout\,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[35][3]~regout\);

-- Location: LCCOMB_X10_Y17_N2
\Mux0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~24_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[35][3]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[3][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[3][3]~regout\,
	datad => \dataMemory[35][3]~regout\,
	combout => \Mux0~24_combout\);

-- Location: LCCOMB_X10_Y19_N18
\Mux0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~25_combout\ = (\ADDRESS~combout\(4) & ((\Mux0~24_combout\ & (\dataMemory[51][3]~regout\)) # (!\Mux0~24_combout\ & ((\dataMemory[19][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[51][3]~regout\,
	datac => \dataMemory[19][3]~regout\,
	datad => \Mux0~24_combout\,
	combout => \Mux0~25_combout\);

-- Location: LCCOMB_X23_Y15_N0
\Mux0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~26_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & (\Mux0~23_combout\)) # (!\ADDRESS~combout\(3) & ((\Mux0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux0~23_combout\,
	datad => \Mux0~25_combout\,
	combout => \Mux0~26_combout\);

-- Location: LCCOMB_X23_Y15_N22
\Mux0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~29_combout\ = (\ADDRESS~combout\(2) & ((\Mux0~26_combout\ & (\Mux0~28_combout\)) # (!\Mux0~26_combout\ & ((\Mux0~21_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~28_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux0~21_combout\,
	datad => \Mux0~26_combout\,
	combout => \Mux0~29_combout\);

-- Location: LCCOMB_X23_Y15_N28
\Mux0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~30_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux0~19_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux0~19_combout\,
	datad => \Mux0~29_combout\,
	combout => \Mux0~30_combout\);

-- Location: LCCOMB_X23_Y15_N10
\Mux0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux0~41_combout\ = (\ADDRESS~combout\(6) & ((\Mux0~30_combout\ & ((\Mux0~40_combout\))) # (!\Mux0~30_combout\ & (\Mux0~9_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux0~9_combout\,
	datac => \Mux0~40_combout\,
	datad => \Mux0~30_combout\,
	combout => \Mux0~41_combout\);

-- Location: LCCOMB_X23_Y15_N16
\DATAOUT[3]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[3]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux0~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[3]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[3]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux0~41_combout\,
	combout => \DATAOUT[3]$latch~combout\);

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(4),
	combout => \WRDATA~combout\(4));

-- Location: LCCOMB_X17_Y14_N4
\dataMemory[247][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[247][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[247][4]~feeder_combout\);

-- Location: LCFF_X17_Y14_N5
\dataMemory[247][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[247][4]~feeder_combout\,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[247][4]~regout\);

-- Location: LCFF_X17_Y14_N7
\dataMemory[119][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[119][4]~regout\);

-- Location: LCFF_X17_Y15_N21
\dataMemory[55][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[55][4]~regout\);

-- Location: LCFF_X18_Y15_N29
\dataMemory[183][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[183][4]~regout\);

-- Location: LCCOMB_X17_Y15_N20
\Mux2052~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~7_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[183][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[55][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[55][4]~regout\,
	datad => \dataMemory[183][4]~regout\,
	combout => \Mux2052~7_combout\);

-- Location: LCCOMB_X17_Y14_N6
\Mux2052~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2052~7_combout\ & (\dataMemory[247][4]~regout\)) # (!\Mux2052~7_combout\ & ((\dataMemory[119][4]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2052~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[247][4]~regout\,
	datac => \dataMemory[119][4]~regout\,
	datad => \Mux2052~7_combout\,
	combout => \Mux2052~8_combout\);

-- Location: LCFF_X19_Y23_N25
\dataMemory[167][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[167][4]~regout\);

-- Location: LCFF_X19_Y23_N31
\dataMemory[39][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[39][4]~regout\);

-- Location: LCFF_X21_Y23_N3
\dataMemory[103][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[103][4]~regout\);

-- Location: LCCOMB_X19_Y23_N30
\Mux2052~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~0_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[103][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[39][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[39][4]~regout\,
	datad => \dataMemory[103][4]~regout\,
	combout => \Mux2052~0_combout\);

-- Location: LCCOMB_X19_Y23_N24
\Mux2052~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~1_combout\ = (\ADDRESS~combout\(7) & ((\Mux2052~0_combout\ & (\dataMemory[231][4]~regout\)) # (!\Mux2052~0_combout\ & ((\dataMemory[167][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2052~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[231][4]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[167][4]~regout\,
	datad => \Mux2052~0_combout\,
	combout => \Mux2052~1_combout\);

-- Location: LCCOMB_X19_Y20_N18
\dataMemory[199][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[199][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[199][4]~feeder_combout\);

-- Location: LCFF_X19_Y20_N19
\dataMemory[199][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[199][4]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[199][4]~regout\);

-- Location: LCFF_X19_Y22_N17
\dataMemory[135][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[135][4]~regout\);

-- Location: LCFF_X19_Y22_N27
\dataMemory[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[7][4]~regout\);

-- Location: LCCOMB_X19_Y20_N8
\dataMemory[71][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[71][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[71][4]~feeder_combout\);

-- Location: LCFF_X19_Y20_N9
\dataMemory[71][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[71][4]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[71][4]~regout\);

-- Location: LCCOMB_X19_Y22_N26
\Mux2052~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~4_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[71][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[7][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[7][4]~regout\,
	datad => \dataMemory[71][4]~regout\,
	combout => \Mux2052~4_combout\);

-- Location: LCCOMB_X19_Y22_N16
\Mux2052~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2052~4_combout\ & (\dataMemory[199][4]~regout\)) # (!\Mux2052~4_combout\ & ((\dataMemory[135][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2052~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[199][4]~regout\,
	datac => \dataMemory[135][4]~regout\,
	datad => \Mux2052~4_combout\,
	combout => \Mux2052~5_combout\);

-- Location: LCFF_X18_Y22_N3
\dataMemory[87][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[87][4]~regout\);

-- Location: LCFF_X21_Y20_N29
\dataMemory[215][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[215][4]~regout\);

-- Location: LCFF_X18_Y19_N1
\dataMemory[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[23][4]~regout\);

-- Location: LCCOMB_X18_Y14_N8
\dataMemory[151][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[151][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[151][4]~feeder_combout\);

-- Location: LCFF_X18_Y14_N9
\dataMemory[151][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[151][4]~feeder_combout\,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[151][4]~regout\);

-- Location: LCCOMB_X18_Y19_N0
\Mux2052~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~2_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[151][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[23][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[23][4]~regout\,
	datad => \dataMemory[151][4]~regout\,
	combout => \Mux2052~2_combout\);

-- Location: LCCOMB_X21_Y20_N28
\Mux2052~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~3_combout\ = (\ADDRESS~combout\(6) & ((\Mux2052~2_combout\ & ((\dataMemory[215][4]~regout\))) # (!\Mux2052~2_combout\ & (\dataMemory[87][4]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2052~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[87][4]~regout\,
	datac => \dataMemory[215][4]~regout\,
	datad => \Mux2052~2_combout\,
	combout => \Mux2052~3_combout\);

-- Location: LCCOMB_X9_Y20_N22
\Mux2052~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~6_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2052~3_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux2052~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2052~5_combout\,
	datad => \Mux2052~3_combout\,
	combout => \Mux2052~6_combout\);

-- Location: LCCOMB_X9_Y20_N0
\Mux2052~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2052~6_combout\ & (\Mux2052~8_combout\)) # (!\Mux2052~6_combout\ & ((\Mux2052~1_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2052~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2052~8_combout\,
	datac => \Mux2052~1_combout\,
	datad => \Mux2052~6_combout\,
	combout => \Mux2052~9_combout\);

-- Location: LCCOMB_X12_Y23_N2
\dataMemory[91][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[91][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[91][4]~feeder_combout\);

-- Location: LCFF_X12_Y23_N3
\dataMemory[91][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[91][4]~feeder_combout\,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[91][4]~regout\);

-- Location: LCFF_X12_Y23_N17
\dataMemory[219][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[219][4]~regout\);

-- Location: LCFF_X9_Y22_N23
\dataMemory[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[27][4]~regout\);

-- Location: LCFF_X9_Y22_N29
\dataMemory[155][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[155][4]~regout\);

-- Location: LCCOMB_X9_Y22_N22
\Mux2052~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~10_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[155][4]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[27][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[27][4]~regout\,
	datad => \dataMemory[155][4]~regout\,
	combout => \Mux2052~10_combout\);

-- Location: LCCOMB_X12_Y23_N16
\Mux2052~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~11_combout\ = (\ADDRESS~combout\(6) & ((\Mux2052~10_combout\ & ((\dataMemory[219][4]~regout\))) # (!\Mux2052~10_combout\ & (\dataMemory[91][4]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2052~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[91][4]~regout\,
	datac => \dataMemory[219][4]~regout\,
	datad => \Mux2052~10_combout\,
	combout => \Mux2052~11_combout\);

-- Location: LCCOMB_X7_Y18_N26
\Mux2027~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~53_combout\ = (\ADDRESS~combout\(5) & (\Mux2027~40_combout\ & (\ADDRESS~combout\(3) & \Mux2027~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~40_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~11_combout\,
	combout => \Mux2027~53_combout\);

-- Location: LCFF_X7_Y18_N25
\dataMemory[59][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[59][4]~regout\);

-- Location: LCFF_X7_Y18_N19
\dataMemory[187][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[187][4]~regout\);

-- Location: LCCOMB_X7_Y18_N24
\Mux2052~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~17_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[187][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[59][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[59][4]~regout\,
	datad => \dataMemory[187][4]~regout\,
	combout => \Mux2052~17_combout\);

-- Location: LCFF_X8_Y18_N1
\dataMemory[251][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[251][4]~regout\);

-- Location: LCCOMB_X15_Y14_N20
\dataMemory[123][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[123][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[123][4]~feeder_combout\);

-- Location: LCFF_X15_Y14_N21
\dataMemory[123][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[123][4]~feeder_combout\,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[123][4]~regout\);

-- Location: LCCOMB_X8_Y18_N0
\Mux2052~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2052~17_combout\ & (\dataMemory[251][4]~regout\)) # (!\Mux2052~17_combout\ & ((\dataMemory[123][4]~regout\))))) # (!\ADDRESS~combout\(6) & (\Mux2052~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2052~17_combout\,
	datac => \dataMemory[251][4]~regout\,
	datad => \dataMemory[123][4]~regout\,
	combout => \Mux2052~18_combout\);

-- Location: LCCOMB_X15_Y24_N18
\dataMemory[171][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[171][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[171][4]~feeder_combout\);

-- Location: LCFF_X15_Y24_N19
\dataMemory[171][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[171][4]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[171][4]~regout\);

-- Location: LCFF_X16_Y21_N31
\dataMemory[235][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[235][4]~regout\);

-- Location: LCFF_X16_Y21_N29
\dataMemory[43][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[43][4]~regout\);

-- Location: LCFF_X12_Y22_N17
\dataMemory[107][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[107][4]~regout\);

-- Location: LCCOMB_X16_Y21_N28
\Mux2052~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~12_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[107][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[43][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[43][4]~regout\,
	datad => \dataMemory[107][4]~regout\,
	combout => \Mux2052~12_combout\);

-- Location: LCCOMB_X16_Y21_N30
\Mux2052~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~13_combout\ = (\ADDRESS~combout\(7) & ((\Mux2052~12_combout\ & ((\dataMemory[235][4]~regout\))) # (!\Mux2052~12_combout\ & (\dataMemory[171][4]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2052~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[171][4]~regout\,
	datac => \dataMemory[235][4]~regout\,
	datad => \Mux2052~12_combout\,
	combout => \Mux2052~13_combout\);

-- Location: LCFF_X14_Y23_N5
\dataMemory[139][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[139][4]~regout\);

-- Location: LCFF_X14_Y23_N23
\dataMemory[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[11][4]~regout\);

-- Location: LCCOMB_X10_Y23_N14
\dataMemory[75][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[75][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[75][4]~feeder_combout\);

-- Location: LCFF_X10_Y23_N15
\dataMemory[75][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[75][4]~feeder_combout\,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[75][4]~regout\);

-- Location: LCCOMB_X14_Y23_N22
\Mux2052~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~14_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[75][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[11][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[11][4]~regout\,
	datad => \dataMemory[75][4]~regout\,
	combout => \Mux2052~14_combout\);

-- Location: LCCOMB_X14_Y23_N4
\Mux2052~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2052~14_combout\ & (\dataMemory[203][4]~regout\)) # (!\Mux2052~14_combout\ & ((\dataMemory[139][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2052~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[203][4]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[139][4]~regout\,
	datad => \Mux2052~14_combout\,
	combout => \Mux2052~15_combout\);

-- Location: LCCOMB_X9_Y20_N26
\Mux2052~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~16_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & (\Mux2052~13_combout\)) # (!\ADDRESS~combout\(5) & ((\Mux2052~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2052~13_combout\,
	datad => \Mux2052~15_combout\,
	combout => \Mux2052~16_combout\);

-- Location: LCCOMB_X9_Y20_N24
\Mux2052~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~19_combout\ = (\ADDRESS~combout\(4) & ((\Mux2052~16_combout\ & ((\Mux2052~18_combout\))) # (!\Mux2052~16_combout\ & (\Mux2052~11_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2052~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2052~11_combout\,
	datac => \Mux2052~18_combout\,
	datad => \Mux2052~16_combout\,
	combout => \Mux2052~19_combout\);

-- Location: LCCOMB_X5_Y15_N16
\dataMemory[243][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[243][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[243][4]~feeder_combout\);

-- Location: LCFF_X5_Y15_N17
\dataMemory[243][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[243][4]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[243][4]~regout\);

-- Location: LCFF_X8_Y15_N11
\dataMemory[115][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[115][4]~regout\);

-- Location: LCFF_X8_Y15_N29
\dataMemory[51][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[51][4]~regout\);

-- Location: LCCOMB_X6_Y15_N4
\dataMemory[179][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[179][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[179][4]~feeder_combout\);

-- Location: LCFF_X6_Y15_N5
\dataMemory[179][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[179][4]~feeder_combout\,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[179][4]~regout\);

-- Location: LCCOMB_X8_Y15_N28
\Mux2052~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~27_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[179][4]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[51][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[51][4]~regout\,
	datad => \dataMemory[179][4]~regout\,
	combout => \Mux2052~27_combout\);

-- Location: LCCOMB_X8_Y15_N10
\Mux2052~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2052~27_combout\ & (\dataMemory[243][4]~regout\)) # (!\Mux2052~27_combout\ & ((\dataMemory[115][4]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2052~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[243][4]~regout\,
	datac => \dataMemory[115][4]~regout\,
	datad => \Mux2052~27_combout\,
	combout => \Mux2052~28_combout\);

-- Location: LCFF_X7_Y20_N19
\dataMemory[83][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[83][4]~regout\);

-- Location: LCFF_X7_Y20_N29
\dataMemory[211][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[211][4]~regout\);

-- Location: LCCOMB_X7_Y20_N18
\Mux2052~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~21_combout\ = (\Mux2052~20_combout\ & (((\dataMemory[211][4]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2052~20_combout\ & (\ADDRESS~combout\(6) & (\dataMemory[83][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2052~20_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[83][4]~regout\,
	datad => \dataMemory[211][4]~regout\,
	combout => \Mux2052~21_combout\);

-- Location: LCFF_X9_Y20_N19
\dataMemory[131][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[131][4]~regout\);

-- Location: LCCOMB_X12_Y20_N6
\dataMemory[195][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[195][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[195][4]~feeder_combout\);

-- Location: LCFF_X12_Y20_N7
\dataMemory[195][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[195][4]~feeder_combout\,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[195][4]~regout\);

-- Location: LCCOMB_X9_Y20_N18
\Mux2052~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~25_combout\ = (\Mux2052~24_combout\ & (((\dataMemory[195][4]~regout\)) # (!\ADDRESS~combout\(7)))) # (!\Mux2052~24_combout\ & (\ADDRESS~combout\(7) & (\dataMemory[131][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2052~24_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[131][4]~regout\,
	datad => \dataMemory[195][4]~regout\,
	combout => \Mux2052~25_combout\);

-- Location: LCFF_X17_Y18_N9
\dataMemory[163][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[163][4]~regout\);

-- Location: LCFF_X16_Y18_N25
\dataMemory[35][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[35][4]~regout\);

-- Location: LCCOMB_X15_Y17_N22
\dataMemory[99][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[99][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[99][4]~feeder_combout\);

-- Location: LCFF_X15_Y17_N23
\dataMemory[99][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[99][4]~feeder_combout\,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[99][4]~regout\);

-- Location: LCCOMB_X16_Y18_N24
\Mux2052~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~22_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[99][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[35][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[35][4]~regout\,
	datad => \dataMemory[99][4]~regout\,
	combout => \Mux2052~22_combout\);

-- Location: LCCOMB_X17_Y18_N8
\Mux2052~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2052~22_combout\ & (\dataMemory[227][4]~regout\)) # (!\Mux2052~22_combout\ & ((\dataMemory[163][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2052~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[227][4]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[163][4]~regout\,
	datad => \Mux2052~22_combout\,
	combout => \Mux2052~23_combout\);

-- Location: LCCOMB_X9_Y20_N12
\Mux2052~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~26_combout\ = (\ADDRESS~combout\(4) & (((\ADDRESS~combout\(5))))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\Mux2052~23_combout\))) # (!\ADDRESS~combout\(5) & (\Mux2052~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2052~25_combout\,
	datac => \ADDRESS~combout\(5),
	datad => \Mux2052~23_combout\,
	combout => \Mux2052~26_combout\);

-- Location: LCCOMB_X9_Y20_N6
\Mux2052~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2052~26_combout\ & (\Mux2052~28_combout\)) # (!\Mux2052~26_combout\ & ((\Mux2052~21_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2052~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2052~28_combout\,
	datac => \Mux2052~21_combout\,
	datad => \Mux2052~26_combout\,
	combout => \Mux2052~29_combout\);

-- Location: LCCOMB_X9_Y20_N8
\Mux2052~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~30_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & (\Mux2052~19_combout\)) # (!\ADDRESS~combout\(3) & ((\Mux2052~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2052~19_combout\,
	datad => \Mux2052~29_combout\,
	combout => \Mux2052~30_combout\);

-- Location: LCCOMB_X19_Y24_N12
\dataMemory[191][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[191][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[191][4]~feeder_combout\);

-- Location: LCFF_X19_Y24_N13
\dataMemory[191][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[191][4]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[191][4]~regout\);

-- Location: LCFF_X17_Y23_N25
\dataMemory[175][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[175][4]~regout\);

-- Location: LCFF_X17_Y23_N7
\dataMemory[143][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[143][4]~regout\);

-- Location: LCCOMB_X17_Y19_N28
\dataMemory[159][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[159][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[159][4]~feeder_combout\);

-- Location: LCFF_X17_Y19_N29
\dataMemory[159][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[159][4]~feeder_combout\,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[159][4]~regout\);

-- Location: LCCOMB_X17_Y23_N6
\Mux2052~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[159][4]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[143][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[143][4]~regout\,
	datad => \dataMemory[159][4]~regout\,
	combout => \Mux2052~31_combout\);

-- Location: LCCOMB_X17_Y23_N24
\Mux2052~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2052~31_combout\ & (\dataMemory[191][4]~regout\)) # (!\Mux2052~31_combout\ & ((\dataMemory[175][4]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2052~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[191][4]~regout\,
	datac => \dataMemory[175][4]~regout\,
	datad => \Mux2052~31_combout\,
	combout => \Mux2052~32_combout\);

-- Location: LCFF_X9_Y20_N3
\dataMemory[127][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[127][4]~regout\);

-- Location: LCFF_X25_Y21_N19
\dataMemory[79][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[79][4]~regout\);

-- Location: LCFF_X25_Y21_N29
\dataMemory[111][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[111][4]~regout\);

-- Location: LCCOMB_X25_Y21_N18
\Mux2052~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~33_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[111][4]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[79][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[79][4]~regout\,
	datad => \dataMemory[111][4]~regout\,
	combout => \Mux2052~33_combout\);

-- Location: LCCOMB_X9_Y20_N2
\Mux2052~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2052~33_combout\ & ((\dataMemory[127][4]~regout\))) # (!\Mux2052~33_combout\ & (\dataMemory[95][4]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2052~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[95][4]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[127][4]~regout\,
	datad => \Mux2052~33_combout\,
	combout => \Mux2052~34_combout\);

-- Location: LCFF_X23_Y15_N9
\dataMemory[47][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[47][4]~regout\);

-- Location: LCFF_X24_Y15_N25
\dataMemory[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[15][4]~regout\);

-- Location: LCCOMB_X25_Y15_N4
\dataMemory[31][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[31][4]~feeder_combout\ = \WRDATA~combout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(4),
	combout => \dataMemory[31][4]~feeder_combout\);

-- Location: LCFF_X25_Y15_N5
\dataMemory[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[31][4]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[31][4]~regout\);

-- Location: LCCOMB_X24_Y15_N24
\Mux2052~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~35_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[31][4]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[15][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[15][4]~regout\,
	datad => \dataMemory[31][4]~regout\,
	combout => \Mux2052~35_combout\);

-- Location: LCCOMB_X23_Y15_N8
\Mux2052~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~36_combout\ = (\ADDRESS~combout\(5) & ((\Mux2052~35_combout\ & (\dataMemory[63][4]~regout\)) # (!\Mux2052~35_combout\ & ((\dataMemory[47][4]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2052~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[63][4]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[47][4]~regout\,
	datad => \Mux2052~35_combout\,
	combout => \Mux2052~36_combout\);

-- Location: LCCOMB_X9_Y20_N20
\Mux2052~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~37_combout\ = (\ADDRESS~combout\(7) & (((\ADDRESS~combout\(6))))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & (\Mux2052~34_combout\)) # (!\ADDRESS~combout\(6) & ((\Mux2052~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2052~34_combout\,
	datac => \ADDRESS~combout\(6),
	datad => \Mux2052~36_combout\,
	combout => \Mux2052~37_combout\);

-- Location: LCFF_X22_Y14_N9
\dataMemory[223][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[223][4]~regout\);

-- Location: LCCOMB_X21_Y13_N12
\Mux2027~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2027~69_combout\ = (!\ADDRESS~combout\(5) & (\Mux2027~57_combout\ & (\ADDRESS~combout\(3) & \Mux2027~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2027~57_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \Mux2027~4_combout\,
	combout => \Mux2027~69_combout\);

-- Location: LCFF_X20_Y20_N25
\dataMemory[207][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[207][4]~regout\);

-- Location: LCFF_X20_Y20_N27
\dataMemory[239][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(4),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[239][4]~regout\);

-- Location: LCCOMB_X20_Y20_N24
\Mux2052~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~38_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[239][4]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[207][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[207][4]~regout\,
	datad => \dataMemory[239][4]~regout\,
	combout => \Mux2052~38_combout\);

-- Location: LCCOMB_X22_Y14_N8
\Mux2052~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~39_combout\ = (\ADDRESS~combout\(4) & ((\Mux2052~38_combout\ & (\dataMemory[255][4]~regout\)) # (!\Mux2052~38_combout\ & ((\dataMemory[223][4]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2052~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[255][4]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[223][4]~regout\,
	datad => \Mux2052~38_combout\,
	combout => \Mux2052~39_combout\);

-- Location: LCCOMB_X9_Y20_N30
\Mux2052~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2052~37_combout\ & ((\Mux2052~39_combout\))) # (!\Mux2052~37_combout\ & (\Mux2052~32_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2052~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2052~32_combout\,
	datac => \Mux2052~37_combout\,
	datad => \Mux2052~39_combout\,
	combout => \Mux2052~40_combout\);

-- Location: LCCOMB_X9_Y20_N28
\Mux2052~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2052~41_combout\ = (\ADDRESS~combout\(2) & ((\Mux2052~30_combout\ & ((\Mux2052~40_combout\))) # (!\Mux2052~30_combout\ & (\Mux2052~9_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2052~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2052~9_combout\,
	datac => \Mux2052~30_combout\,
	datad => \Mux2052~40_combout\,
	combout => \Mux2052~41_combout\);

-- Location: LCCOMB_X9_Y20_N14
\DATAOUT[4]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[4]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2052~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[4]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[4]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2052~41_combout\,
	combout => \DATAOUT[4]$latch~combout\);

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(5),
	combout => \WRDATA~combout\(5));

-- Location: LCFF_X24_Y16_N27
\dataMemory[207][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[207][5]~regout\);

-- Location: LCFF_X24_Y16_N17
\dataMemory[203][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[203][5]~regout\);

-- Location: LCFF_X24_Y20_N7
\dataMemory[195][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[195][5]~regout\);

-- Location: LCFF_X24_Y20_N13
\dataMemory[199][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[199][5]~regout\);

-- Location: LCCOMB_X24_Y20_N6
\Mux2053~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[199][5]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[195][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[195][5]~regout\,
	datad => \dataMemory[199][5]~regout\,
	combout => \Mux2053~27_combout\);

-- Location: LCCOMB_X24_Y16_N16
\Mux2053~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~28_combout\ = (\ADDRESS~combout\(3) & ((\Mux2053~27_combout\ & (\dataMemory[207][5]~regout\)) # (!\Mux2053~27_combout\ & ((\dataMemory[203][5]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2053~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[207][5]~regout\,
	datac => \dataMemory[203][5]~regout\,
	datad => \Mux2053~27_combout\,
	combout => \Mux2053~28_combout\);

-- Location: LCFF_X23_Y20_N23
\dataMemory[75][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[75][5]~regout\);

-- Location: LCFF_X23_Y20_N13
\dataMemory[67][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[67][5]~regout\);

-- Location: LCFF_X19_Y20_N25
\dataMemory[71][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[71][5]~regout\);

-- Location: LCCOMB_X23_Y20_N12
\Mux2053~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~20_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[71][5]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[67][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[67][5]~regout\,
	datad => \dataMemory[71][5]~regout\,
	combout => \Mux2053~20_combout\);

-- Location: LCCOMB_X23_Y20_N22
\Mux2053~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2053~20_combout\ & (\dataMemory[79][5]~regout\)) # (!\Mux2053~20_combout\ & ((\dataMemory[75][5]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2053~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[79][5]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[75][5]~regout\,
	datad => \Mux2053~20_combout\,
	combout => \Mux2053~21_combout\);

-- Location: LCFF_X16_Y16_N11
\dataMemory[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[7][5]~regout\);

-- Location: LCFF_X22_Y16_N9
\dataMemory[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[15][5]~regout\);

-- Location: LCCOMB_X16_Y16_N10
\Mux2053~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~25_combout\ = (\Mux2053~24_combout\ & (((\dataMemory[15][5]~regout\)) # (!\ADDRESS~combout\(2)))) # (!\Mux2053~24_combout\ & (\ADDRESS~combout\(2) & (\dataMemory[7][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2053~24_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[7][5]~regout\,
	datad => \dataMemory[15][5]~regout\,
	combout => \Mux2053~25_combout\);

-- Location: LCFF_X9_Y17_N19
\dataMemory[131][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[131][5]~regout\);

-- Location: LCCOMB_X8_Y14_N2
\dataMemory[139][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[139][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[139][5]~feeder_combout\);

-- Location: LCFF_X8_Y14_N3
\dataMemory[139][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[139][5]~feeder_combout\,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[139][5]~regout\);

-- Location: LCCOMB_X9_Y17_N18
\Mux2053~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~22_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[139][5]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[131][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[131][5]~regout\,
	datad => \dataMemory[139][5]~regout\,
	combout => \Mux2053~22_combout\);

-- Location: LCFF_X9_Y17_N1
\dataMemory[135][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[135][5]~regout\);

-- Location: LCFF_X11_Y19_N21
\dataMemory[143][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[143][5]~regout\);

-- Location: LCCOMB_X9_Y17_N0
\Mux2053~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2053~22_combout\ & ((\dataMemory[143][5]~regout\))) # (!\Mux2053~22_combout\ & (\dataMemory[135][5]~regout\)))) # (!\ADDRESS~combout\(2) & (\Mux2053~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2053~22_combout\,
	datac => \dataMemory[135][5]~regout\,
	datad => \dataMemory[143][5]~regout\,
	combout => \Mux2053~23_combout\);

-- Location: LCCOMB_X17_Y18_N28
\Mux2053~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~26_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\Mux2053~23_combout\))) # (!\ADDRESS~combout\(7) & (\Mux2053~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2053~25_combout\,
	datad => \Mux2053~23_combout\,
	combout => \Mux2053~26_combout\);

-- Location: LCCOMB_X17_Y18_N14
\Mux2053~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2053~26_combout\ & (\Mux2053~28_combout\)) # (!\Mux2053~26_combout\ & ((\Mux2053~21_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2053~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2053~28_combout\,
	datac => \Mux2053~21_combout\,
	datad => \Mux2053~26_combout\,
	combout => \Mux2053~29_combout\);

-- Location: LCFF_X16_Y23_N29
\dataMemory[235][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[235][5]~regout\);

-- Location: LCFF_X15_Y18_N27
\dataMemory[239][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[239][5]~regout\);

-- Location: LCFF_X15_Y18_N29
\dataMemory[227][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[227][5]~regout\);

-- Location: LCFF_X17_Y13_N1
\dataMemory[231][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[231][5]~regout\);

-- Location: LCCOMB_X15_Y18_N28
\Mux2053~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~17_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[231][5]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[227][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[227][5]~regout\,
	datad => \dataMemory[231][5]~regout\,
	combout => \Mux2053~17_combout\);

-- Location: LCCOMB_X15_Y18_N26
\Mux2053~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2053~17_combout\ & ((\dataMemory[239][5]~regout\))) # (!\Mux2053~17_combout\ & (\dataMemory[235][5]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2053~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[235][5]~regout\,
	datac => \dataMemory[239][5]~regout\,
	datad => \Mux2053~17_combout\,
	combout => \Mux2053~18_combout\);

-- Location: LCFF_X14_Y24_N19
\dataMemory[107][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[107][5]~regout\);

-- Location: LCFF_X18_Y24_N5
\dataMemory[111][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[111][5]~regout\);

-- Location: LCFF_X17_Y21_N31
\dataMemory[99][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[99][5]~regout\);

-- Location: LCFF_X17_Y21_N1
\dataMemory[103][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[103][5]~regout\);

-- Location: LCCOMB_X17_Y21_N30
\Mux2053~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~10_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[103][5]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[99][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[99][5]~regout\,
	datad => \dataMemory[103][5]~regout\,
	combout => \Mux2053~10_combout\);

-- Location: LCCOMB_X18_Y24_N4
\Mux2053~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux2053~10_combout\ & ((\dataMemory[111][5]~regout\))) # (!\Mux2053~10_combout\ & (\dataMemory[107][5]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2053~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[107][5]~regout\,
	datac => \dataMemory[111][5]~regout\,
	datad => \Mux2053~10_combout\,
	combout => \Mux2053~11_combout\);

-- Location: LCCOMB_X20_Y14_N18
\dataMemory[167][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[167][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[167][5]~feeder_combout\);

-- Location: LCFF_X20_Y14_N19
\dataMemory[167][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[167][5]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[167][5]~regout\);

-- Location: LCFF_X20_Y14_N1
\dataMemory[175][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[175][5]~regout\);

-- Location: LCFF_X19_Y14_N23
\dataMemory[163][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[163][5]~regout\);

-- Location: LCFF_X19_Y14_N13
\dataMemory[171][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[171][5]~regout\);

-- Location: LCCOMB_X19_Y14_N22
\Mux2053~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~12_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[171][5]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[163][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[163][5]~regout\,
	datad => \dataMemory[171][5]~regout\,
	combout => \Mux2053~12_combout\);

-- Location: LCCOMB_X20_Y14_N0
\Mux2053~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2053~12_combout\ & ((\dataMemory[175][5]~regout\))) # (!\Mux2053~12_combout\ & (\dataMemory[167][5]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2053~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[167][5]~regout\,
	datac => \dataMemory[175][5]~regout\,
	datad => \Mux2053~12_combout\,
	combout => \Mux2053~13_combout\);

-- Location: LCFF_X19_Y16_N25
\dataMemory[39][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[39][5]~regout\);

-- Location: LCFF_X16_Y18_N9
\dataMemory[35][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[35][5]~regout\);

-- Location: LCCOMB_X16_Y18_N10
\dataMemory[43][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[43][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[43][5]~feeder_combout\);

-- Location: LCFF_X16_Y18_N11
\dataMemory[43][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[43][5]~feeder_combout\,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[43][5]~regout\);

-- Location: LCCOMB_X16_Y18_N8
\Mux2053~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~14_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[43][5]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[35][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[35][5]~regout\,
	datad => \dataMemory[43][5]~regout\,
	combout => \Mux2053~14_combout\);

-- Location: LCCOMB_X19_Y16_N24
\Mux2053~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2053~14_combout\ & (\dataMemory[47][5]~regout\)) # (!\Mux2053~14_combout\ & ((\dataMemory[39][5]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2053~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[47][5]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[39][5]~regout\,
	datad => \Mux2053~14_combout\,
	combout => \Mux2053~15_combout\);

-- Location: LCCOMB_X17_Y18_N0
\Mux2053~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~16_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2053~13_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2053~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2053~13_combout\,
	datad => \Mux2053~15_combout\,
	combout => \Mux2053~16_combout\);

-- Location: LCCOMB_X17_Y18_N18
\Mux2053~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~19_combout\ = (\ADDRESS~combout\(6) & ((\Mux2053~16_combout\ & (\Mux2053~18_combout\)) # (!\Mux2053~16_combout\ & ((\Mux2053~11_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2053~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2053~18_combout\,
	datac => \Mux2053~11_combout\,
	datad => \Mux2053~16_combout\,
	combout => \Mux2053~19_combout\);

-- Location: LCCOMB_X17_Y18_N4
\Mux2053~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~30_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2053~19_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\Mux2053~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2053~29_combout\,
	datad => \Mux2053~19_combout\,
	combout => \Mux2053~30_combout\);

-- Location: LCFF_X14_Y21_N3
\dataMemory[219][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[219][5]~regout\);

-- Location: LCFF_X21_Y22_N3
\dataMemory[211][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[211][5]~regout\);

-- Location: LCCOMB_X22_Y22_N4
\dataMemory[215][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[215][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[215][5]~feeder_combout\);

-- Location: LCFF_X22_Y22_N5
\dataMemory[215][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[215][5]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[215][5]~regout\);

-- Location: LCCOMB_X21_Y22_N2
\Mux2053~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~7_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[215][5]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[211][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[211][5]~regout\,
	datad => \dataMemory[215][5]~regout\,
	combout => \Mux2053~7_combout\);

-- Location: LCCOMB_X14_Y21_N2
\Mux2053~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~8_combout\ = (\ADDRESS~combout\(3) & ((\Mux2053~7_combout\ & (\dataMemory[223][5]~regout\)) # (!\Mux2053~7_combout\ & ((\dataMemory[219][5]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2053~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[223][5]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[219][5]~regout\,
	datad => \Mux2053~7_combout\,
	combout => \Mux2053~8_combout\);

-- Location: LCCOMB_X22_Y15_N8
\dataMemory[31][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[31][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[31][5]~feeder_combout\);

-- Location: LCFF_X22_Y15_N9
\dataMemory[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[31][5]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[31][5]~regout\);

-- Location: LCFF_X17_Y15_N23
\dataMemory[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[23][5]~regout\);

-- Location: LCFF_X9_Y19_N23
\dataMemory[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[19][5]~regout\);

-- Location: LCFF_X9_Y19_N29
\dataMemory[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[27][5]~regout\);

-- Location: LCCOMB_X9_Y19_N22
\Mux2053~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[27][5]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[19][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[19][5]~regout\,
	datad => \dataMemory[27][5]~regout\,
	combout => \Mux2053~4_combout\);

-- Location: LCCOMB_X17_Y15_N22
\Mux2053~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2053~4_combout\ & (\dataMemory[31][5]~regout\)) # (!\Mux2053~4_combout\ & ((\dataMemory[23][5]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2053~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[31][5]~regout\,
	datac => \dataMemory[23][5]~regout\,
	datad => \Mux2053~4_combout\,
	combout => \Mux2053~5_combout\);

-- Location: LCCOMB_X10_Y22_N24
\dataMemory[91][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[91][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[91][5]~feeder_combout\);

-- Location: LCFF_X10_Y22_N25
\dataMemory[91][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[91][5]~feeder_combout\,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[91][5]~regout\);

-- Location: LCFF_X18_Y18_N31
\dataMemory[95][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[95][5]~regout\);

-- Location: LCFF_X10_Y21_N25
\dataMemory[83][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(5),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[83][5]~regout\);

-- Location: LCCOMB_X15_Y21_N20
\dataMemory[87][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[87][5]~feeder_combout\ = \WRDATA~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(5),
	combout => \dataMemory[87][5]~feeder_combout\);

-- Location: LCFF_X15_Y21_N21
\dataMemory[87][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[87][5]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[87][5]~regout\);

-- Location: LCCOMB_X10_Y21_N24
\Mux2053~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~2_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[87][5]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[83][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[83][5]~regout\,
	datad => \dataMemory[87][5]~regout\,
	combout => \Mux2053~2_combout\);

-- Location: LCCOMB_X18_Y18_N30
\Mux2053~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~3_combout\ = (\ADDRESS~combout\(3) & ((\Mux2053~2_combout\ & ((\dataMemory[95][5]~regout\))) # (!\Mux2053~2_combout\ & (\dataMemory[91][5]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2053~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[91][5]~regout\,
	datac => \dataMemory[95][5]~regout\,
	datad => \Mux2053~2_combout\,
	combout => \Mux2053~3_combout\);

-- Location: LCCOMB_X18_Y18_N24
\Mux2053~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~6_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\Mux2053~3_combout\))) # (!\ADDRESS~combout\(6) & (\Mux2053~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2053~5_combout\,
	datad => \Mux2053~3_combout\,
	combout => \Mux2053~6_combout\);

-- Location: LCCOMB_X17_Y18_N22
\Mux2053~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~9_combout\ = (\ADDRESS~combout\(7) & ((\Mux2053~6_combout\ & ((\Mux2053~8_combout\))) # (!\Mux2053~6_combout\ & (\Mux2053~1_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2053~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2053~1_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \Mux2053~8_combout\,
	datad => \Mux2053~6_combout\,
	combout => \Mux2053~9_combout\);

-- Location: LCCOMB_X17_Y18_N26
\Mux2053~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2053~41_combout\ = (\ADDRESS~combout\(4) & ((\Mux2053~30_combout\ & (\Mux2053~40_combout\)) # (!\Mux2053~30_combout\ & ((\Mux2053~9_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2053~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2053~40_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2053~30_combout\,
	datad => \Mux2053~9_combout\,
	combout => \Mux2053~41_combout\);

-- Location: LCCOMB_X17_Y18_N16
\DATAOUT[5]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[5]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2053~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[5]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[5]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2053~41_combout\,
	combout => \DATAOUT[5]$latch~combout\);

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(6),
	combout => \WRDATA~combout\(6));

-- Location: LCCOMB_X18_Y13_N28
\dataMemory[191][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[191][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[191][6]~feeder_combout\);

-- Location: LCFF_X18_Y13_N29
\dataMemory[191][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[191][6]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[191][6]~regout\);

-- Location: LCFF_X18_Y15_N11
\dataMemory[183][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[183][6]~regout\);

-- Location: LCFF_X6_Y15_N25
\dataMemory[179][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[179][6]~regout\);

-- Location: LCFF_X6_Y15_N3
\dataMemory[187][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[187][6]~regout\);

-- Location: LCCOMB_X6_Y15_N24
\Mux2054~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~7_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[187][6]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[179][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[179][6]~regout\,
	datad => \dataMemory[187][6]~regout\,
	combout => \Mux2054~7_combout\);

-- Location: LCCOMB_X18_Y15_N10
\Mux2054~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~8_combout\ = (\ADDRESS~combout\(2) & ((\Mux2054~7_combout\ & (\dataMemory[191][6]~regout\)) # (!\Mux2054~7_combout\ & ((\dataMemory[183][6]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2054~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[191][6]~regout\,
	datac => \dataMemory[183][6]~regout\,
	datad => \Mux2054~7_combout\,
	combout => \Mux2054~8_combout\);

-- Location: LCFF_X11_Y19_N19
\dataMemory[139][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[139][6]~regout\);

-- Location: LCFF_X10_Y17_N29
\dataMemory[131][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[131][6]~regout\);

-- Location: LCCOMB_X9_Y17_N8
\dataMemory[135][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[135][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[135][6]~feeder_combout\);

-- Location: LCFF_X9_Y17_N9
\dataMemory[135][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[135][6]~feeder_combout\,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[135][6]~regout\);

-- Location: LCCOMB_X10_Y17_N28
\Mux2054~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~4_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[135][6]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[131][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[131][6]~regout\,
	datad => \dataMemory[135][6]~regout\,
	combout => \Mux2054~4_combout\);

-- Location: LCCOMB_X11_Y19_N18
\Mux2054~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~5_combout\ = (\ADDRESS~combout\(3) & ((\Mux2054~4_combout\ & (\dataMemory[143][6]~regout\)) # (!\Mux2054~4_combout\ & ((\dataMemory[139][6]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2054~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[143][6]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[139][6]~regout\,
	datad => \Mux2054~4_combout\,
	combout => \Mux2054~5_combout\);

-- Location: LCFF_X16_Y19_N27
\dataMemory[159][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[159][6]~regout\);

-- Location: LCFF_X10_Y19_N29
\dataMemory[147][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[147][6]~regout\);

-- Location: LCCOMB_X9_Y22_N16
\dataMemory[155][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[155][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[155][6]~feeder_combout\);

-- Location: LCFF_X9_Y22_N17
\dataMemory[155][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[155][6]~feeder_combout\,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[155][6]~regout\);

-- Location: LCCOMB_X10_Y19_N28
\Mux2054~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~2_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[155][6]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[147][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[147][6]~regout\,
	datad => \dataMemory[155][6]~regout\,
	combout => \Mux2054~2_combout\);

-- Location: LCCOMB_X16_Y19_N26
\Mux2054~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2054~2_combout\ & ((\dataMemory[159][6]~regout\))) # (!\Mux2054~2_combout\ & (\dataMemory[151][6]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2054~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[151][6]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[159][6]~regout\,
	datad => \Mux2054~2_combout\,
	combout => \Mux2054~3_combout\);

-- Location: LCCOMB_X17_Y23_N16
\Mux2054~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~6_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\Mux2054~3_combout\))) # (!\ADDRESS~combout\(4) & (\Mux2054~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2054~5_combout\,
	datad => \Mux2054~3_combout\,
	combout => \Mux2054~6_combout\);

-- Location: LCFF_X19_Y14_N21
\dataMemory[171][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[171][6]~regout\);

-- Location: LCFF_X20_Y14_N31
\dataMemory[175][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[175][6]~regout\);

-- Location: LCCOMB_X19_Y14_N20
\Mux2054~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~1_combout\ = (\Mux2054~0_combout\ & (((\dataMemory[175][6]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux2054~0_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[171][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2054~0_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[171][6]~regout\,
	datad => \dataMemory[175][6]~regout\,
	combout => \Mux2054~1_combout\);

-- Location: LCCOMB_X17_Y23_N14
\Mux2054~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2054~6_combout\ & (\Mux2054~8_combout\)) # (!\Mux2054~6_combout\ & ((\Mux2054~1_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2054~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2054~8_combout\,
	datac => \Mux2054~6_combout\,
	datad => \Mux2054~1_combout\,
	combout => \Mux2054~9_combout\);

-- Location: LCFF_X15_Y23_N17
\dataMemory[203][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[203][6]~regout\);

-- Location: LCCOMB_X16_Y23_N18
\dataMemory[235][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[235][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[235][6]~feeder_combout\);

-- Location: LCFF_X16_Y23_N19
\dataMemory[235][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[235][6]~feeder_combout\,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[235][6]~regout\);

-- Location: LCCOMB_X15_Y23_N16
\Mux2054~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[235][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[203][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[203][6]~regout\,
	datad => \dataMemory[235][6]~regout\,
	combout => \Mux2054~31_combout\);

-- Location: LCFF_X14_Y22_N17
\dataMemory[219][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[219][6]~regout\);

-- Location: LCCOMB_X8_Y20_N28
\dataMemory[251][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[251][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[251][6]~feeder_combout\);

-- Location: LCFF_X8_Y20_N29
\dataMemory[251][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[251][6]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[251][6]~regout\);

-- Location: LCCOMB_X14_Y22_N16
\Mux2054~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2054~31_combout\ & ((\dataMemory[251][6]~regout\))) # (!\Mux2054~31_combout\ & (\dataMemory[219][6]~regout\)))) # (!\ADDRESS~combout\(4) & (\Mux2054~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2054~31_combout\,
	datac => \dataMemory[219][6]~regout\,
	datad => \dataMemory[251][6]~regout\,
	combout => \Mux2054~32_combout\);

-- Location: LCFF_X21_Y19_N17
\dataMemory[199][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[199][6]~regout\);

-- Location: LCCOMB_X21_Y19_N6
\dataMemory[215][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[215][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[215][6]~feeder_combout\);

-- Location: LCFF_X21_Y19_N7
\dataMemory[215][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[215][6]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[215][6]~regout\);

-- Location: LCCOMB_X21_Y19_N16
\Mux2054~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~33_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[215][6]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[199][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[199][6]~regout\,
	datad => \dataMemory[215][6]~regout\,
	combout => \Mux2054~33_combout\);

-- Location: LCFF_X22_Y20_N31
\dataMemory[247][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[247][6]~regout\);

-- Location: LCCOMB_X25_Y20_N8
\dataMemory[231][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[231][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[231][6]~feeder_combout\);

-- Location: LCFF_X25_Y20_N9
\dataMemory[231][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[231][6]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[231][6]~regout\);

-- Location: LCCOMB_X22_Y20_N30
\Mux2054~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2054~33_combout\ & (\dataMemory[247][6]~regout\)) # (!\Mux2054~33_combout\ & ((\dataMemory[231][6]~regout\))))) # (!\ADDRESS~combout\(5) & (\Mux2054~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2054~33_combout\,
	datac => \dataMemory[247][6]~regout\,
	datad => \dataMemory[231][6]~regout\,
	combout => \Mux2054~34_combout\);

-- Location: LCCOMB_X11_Y20_N18
\dataMemory[243][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[243][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[243][6]~feeder_combout\);

-- Location: LCFF_X11_Y20_N19
\dataMemory[243][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[243][6]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[243][6]~regout\);

-- Location: LCFF_X11_Y20_N21
\dataMemory[211][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[211][6]~regout\);

-- Location: LCFF_X11_Y18_N3
\dataMemory[195][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[195][6]~regout\);

-- Location: LCFF_X11_Y18_N17
\dataMemory[227][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[227][6]~regout\);

-- Location: LCCOMB_X11_Y18_N2
\Mux2054~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~35_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[227][6]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[195][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[195][6]~regout\,
	datad => \dataMemory[227][6]~regout\,
	combout => \Mux2054~35_combout\);

-- Location: LCCOMB_X11_Y20_N20
\Mux2054~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2054~35_combout\ & (\dataMemory[243][6]~regout\)) # (!\Mux2054~35_combout\ & ((\dataMemory[211][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2054~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[243][6]~regout\,
	datac => \dataMemory[211][6]~regout\,
	datad => \Mux2054~35_combout\,
	combout => \Mux2054~36_combout\);

-- Location: LCCOMB_X20_Y20_N10
\Mux2054~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~37_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2054~34_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2054~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2054~34_combout\,
	datad => \Mux2054~36_combout\,
	combout => \Mux2054~37_combout\);

-- Location: LCCOMB_X20_Y20_N4
\Mux2054~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2054~37_combout\ & (\Mux2054~39_combout\)) # (!\Mux2054~37_combout\ & ((\Mux2054~32_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2054~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2054~39_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2054~32_combout\,
	datad => \Mux2054~37_combout\,
	combout => \Mux2054~40_combout\);

-- Location: LCCOMB_X10_Y16_N2
\dataMemory[59][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[59][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[59][6]~feeder_combout\);

-- Location: LCFF_X10_Y16_N3
\dataMemory[59][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[59][6]~feeder_combout\,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[59][6]~regout\);

-- Location: LCFF_X16_Y15_N21
\dataMemory[43][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[43][6]~regout\);

-- Location: LCFF_X16_Y22_N7
\dataMemory[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[11][6]~regout\);

-- Location: LCCOMB_X9_Y22_N26
\dataMemory[27][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[27][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[27][6]~feeder_combout\);

-- Location: LCFF_X9_Y22_N27
\dataMemory[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[27][6]~feeder_combout\,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[27][6]~regout\);

-- Location: LCCOMB_X16_Y22_N6
\Mux2054~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~20_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[27][6]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[11][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[11][6]~regout\,
	datad => \dataMemory[27][6]~regout\,
	combout => \Mux2054~20_combout\);

-- Location: LCCOMB_X16_Y15_N20
\Mux2054~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2054~20_combout\ & (\dataMemory[59][6]~regout\)) # (!\Mux2054~20_combout\ & ((\dataMemory[43][6]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2054~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[59][6]~regout\,
	datac => \dataMemory[43][6]~regout\,
	datad => \Mux2054~20_combout\,
	combout => \Mux2054~21_combout\);

-- Location: LCFF_X17_Y15_N11
\dataMemory[55][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[55][6]~regout\);

-- Location: LCFF_X16_Y16_N17
\dataMemory[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[23][6]~regout\);

-- Location: LCFF_X16_Y16_N3
\dataMemory[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[7][6]~regout\);

-- Location: LCFF_X19_Y16_N15
\dataMemory[39][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[39][6]~regout\);

-- Location: LCCOMB_X16_Y16_N2
\Mux2054~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[39][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[7][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[7][6]~regout\,
	datad => \dataMemory[39][6]~regout\,
	combout => \Mux2054~22_combout\);

-- Location: LCCOMB_X16_Y16_N16
\Mux2054~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2054~22_combout\ & (\dataMemory[55][6]~regout\)) # (!\Mux2054~22_combout\ & ((\dataMemory[23][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2054~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[55][6]~regout\,
	datac => \dataMemory[23][6]~regout\,
	datad => \Mux2054~22_combout\,
	combout => \Mux2054~23_combout\);

-- Location: LCCOMB_X14_Y15_N28
\dataMemory[51][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[51][6]~feeder_combout\ = \WRDATA~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(6),
	combout => \dataMemory[51][6]~feeder_combout\);

-- Location: LCFF_X14_Y15_N29
\dataMemory[51][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[51][6]~feeder_combout\,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[51][6]~regout\);

-- Location: LCFF_X16_Y15_N19
\dataMemory[35][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[35][6]~regout\);

-- Location: LCFF_X10_Y17_N23
\dataMemory[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[3][6]~regout\);

-- Location: LCFF_X10_Y19_N11
\dataMemory[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[19][6]~regout\);

-- Location: LCCOMB_X10_Y17_N22
\Mux2054~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[19][6]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[3][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[3][6]~regout\,
	datad => \dataMemory[19][6]~regout\,
	combout => \Mux2054~24_combout\);

-- Location: LCCOMB_X16_Y15_N18
\Mux2054~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2054~24_combout\ & (\dataMemory[51][6]~regout\)) # (!\Mux2054~24_combout\ & ((\dataMemory[35][6]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2054~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[51][6]~regout\,
	datac => \dataMemory[35][6]~regout\,
	datad => \Mux2054~24_combout\,
	combout => \Mux2054~25_combout\);

-- Location: LCCOMB_X16_Y15_N0
\Mux2054~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~26_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2054~23_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2054~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2054~23_combout\,
	datad => \Mux2054~25_combout\,
	combout => \Mux2054~26_combout\);

-- Location: LCCOMB_X16_Y15_N2
\Mux2054~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~29_combout\ = (\ADDRESS~combout\(3) & ((\Mux2054~26_combout\ & (\Mux2054~28_combout\)) # (!\Mux2054~26_combout\ & ((\Mux2054~21_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2054~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2054~28_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2054~21_combout\,
	datad => \Mux2054~26_combout\,
	combout => \Mux2054~29_combout\);

-- Location: LCFF_X21_Y21_N19
\dataMemory[95][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[95][6]~regout\);

-- Location: LCFF_X21_Y21_N13
\dataMemory[127][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[127][6]~regout\);

-- Location: LCFF_X25_Y21_N9
\dataMemory[79][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[79][6]~regout\);

-- Location: LCFF_X25_Y21_N23
\dataMemory[111][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[111][6]~regout\);

-- Location: LCCOMB_X25_Y21_N8
\Mux2054~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~17_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[111][6]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[79][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[79][6]~regout\,
	datad => \dataMemory[111][6]~regout\,
	combout => \Mux2054~17_combout\);

-- Location: LCCOMB_X21_Y21_N12
\Mux2054~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~18_combout\ = (\ADDRESS~combout\(4) & ((\Mux2054~17_combout\ & ((\dataMemory[127][6]~regout\))) # (!\Mux2054~17_combout\ & (\dataMemory[95][6]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2054~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[95][6]~regout\,
	datac => \dataMemory[127][6]~regout\,
	datad => \Mux2054~17_combout\,
	combout => \Mux2054~18_combout\);

-- Location: LCFF_X18_Y22_N25
\dataMemory[87][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[87][6]~regout\);

-- Location: LCFF_X17_Y22_N23
\dataMemory[119][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[119][6]~regout\);

-- Location: LCFF_X19_Y20_N27
\dataMemory[71][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[71][6]~regout\);

-- Location: LCFF_X18_Y22_N15
\dataMemory[103][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[103][6]~regout\);

-- Location: LCCOMB_X19_Y20_N26
\Mux2054~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~10_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[103][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[71][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[71][6]~regout\,
	datad => \dataMemory[103][6]~regout\,
	combout => \Mux2054~10_combout\);

-- Location: LCCOMB_X17_Y22_N22
\Mux2054~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~11_combout\ = (\ADDRESS~combout\(4) & ((\Mux2054~10_combout\ & ((\dataMemory[119][6]~regout\))) # (!\Mux2054~10_combout\ & (\dataMemory[87][6]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2054~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[87][6]~regout\,
	datac => \dataMemory[119][6]~regout\,
	datad => \Mux2054~10_combout\,
	combout => \Mux2054~11_combout\);

-- Location: LCFF_X17_Y21_N21
\dataMemory[99][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[99][6]~regout\);

-- Location: LCFF_X11_Y21_N21
\dataMemory[67][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[67][6]~regout\);

-- Location: LCFF_X10_Y21_N27
\dataMemory[83][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[83][6]~regout\);

-- Location: LCCOMB_X11_Y21_N20
\Mux2054~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~14_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[83][6]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[67][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[67][6]~regout\,
	datad => \dataMemory[83][6]~regout\,
	combout => \Mux2054~14_combout\);

-- Location: LCCOMB_X17_Y21_N20
\Mux2054~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~15_combout\ = (\ADDRESS~combout\(5) & ((\Mux2054~14_combout\ & (\dataMemory[115][6]~regout\)) # (!\Mux2054~14_combout\ & ((\dataMemory[99][6]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2054~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[115][6]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[99][6]~regout\,
	datad => \Mux2054~14_combout\,
	combout => \Mux2054~15_combout\);

-- Location: LCFF_X12_Y22_N3
\dataMemory[107][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[107][6]~regout\);

-- Location: LCFF_X8_Y20_N3
\dataMemory[123][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[123][6]~regout\);

-- Location: LCFF_X9_Y23_N25
\dataMemory[75][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[75][6]~regout\);

-- Location: LCFF_X9_Y23_N3
\dataMemory[91][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(6),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[91][6]~regout\);

-- Location: LCCOMB_X9_Y23_N24
\Mux2054~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~12_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[91][6]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[75][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[75][6]~regout\,
	datad => \dataMemory[91][6]~regout\,
	combout => \Mux2054~12_combout\);

-- Location: LCCOMB_X8_Y20_N2
\Mux2054~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~13_combout\ = (\ADDRESS~combout\(5) & ((\Mux2054~12_combout\ & ((\dataMemory[123][6]~regout\))) # (!\Mux2054~12_combout\ & (\dataMemory[107][6]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2054~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[107][6]~regout\,
	datac => \dataMemory[123][6]~regout\,
	datad => \Mux2054~12_combout\,
	combout => \Mux2054~13_combout\);

-- Location: LCCOMB_X17_Y21_N2
\Mux2054~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~16_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\Mux2054~13_combout\))) # (!\ADDRESS~combout\(3) & (\Mux2054~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2054~15_combout\,
	datad => \Mux2054~13_combout\,
	combout => \Mux2054~16_combout\);

-- Location: LCCOMB_X17_Y21_N24
\Mux2054~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~19_combout\ = (\ADDRESS~combout\(2) & ((\Mux2054~16_combout\ & (\Mux2054~18_combout\)) # (!\Mux2054~16_combout\ & ((\Mux2054~11_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2054~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2054~18_combout\,
	datac => \Mux2054~11_combout\,
	datad => \Mux2054~16_combout\,
	combout => \Mux2054~19_combout\);

-- Location: LCCOMB_X17_Y23_N0
\Mux2054~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~30_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\Mux2054~19_combout\))) # (!\ADDRESS~combout\(6) & (\Mux2054~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2054~29_combout\,
	datad => \Mux2054~19_combout\,
	combout => \Mux2054~30_combout\);

-- Location: LCCOMB_X17_Y23_N22
\Mux2054~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2054~41_combout\ = (\ADDRESS~combout\(7) & ((\Mux2054~30_combout\ & ((\Mux2054~40_combout\))) # (!\Mux2054~30_combout\ & (\Mux2054~9_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2054~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2054~9_combout\,
	datac => \Mux2054~40_combout\,
	datad => \Mux2054~30_combout\,
	combout => \Mux2054~41_combout\);

-- Location: LCCOMB_X17_Y23_N26
\DATAOUT[6]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[6]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2054~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[6]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[6]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2054~41_combout\,
	combout => \DATAOUT[6]$latch~combout\);

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(7),
	combout => \WRDATA~combout\(7));

-- Location: LCFF_X22_Y14_N15
\dataMemory[223][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[223][7]~regout\);

-- Location: LCFF_X22_Y13_N3
\dataMemory[207][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[207][7]~regout\);

-- Location: LCFF_X22_Y13_N13
\dataMemory[239][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[239][7]~regout\);

-- Location: LCCOMB_X22_Y13_N2
\Mux2055~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~38_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[239][7]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[207][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[207][7]~regout\,
	datad => \dataMemory[239][7]~regout\,
	combout => \Mux2055~38_combout\);

-- Location: LCCOMB_X22_Y14_N14
\Mux2055~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~39_combout\ = (\ADDRESS~combout\(4) & ((\Mux2055~38_combout\ & (\dataMemory[255][7]~regout\)) # (!\Mux2055~38_combout\ & ((\dataMemory[223][7]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2055~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[255][7]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[223][7]~regout\,
	datad => \Mux2055~38_combout\,
	combout => \Mux2055~39_combout\);

-- Location: LCCOMB_X18_Y13_N30
\dataMemory[191][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[191][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[191][7]~feeder_combout\);

-- Location: LCFF_X18_Y13_N31
\dataMemory[191][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[191][7]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[191][7]~regout\);

-- Location: LCFF_X18_Y16_N17
\dataMemory[175][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[175][7]~regout\);

-- Location: LCFF_X18_Y16_N23
\dataMemory[143][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[143][7]~regout\);

-- Location: LCFF_X19_Y24_N29
\dataMemory[159][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[159][7]~regout\);

-- Location: LCCOMB_X18_Y16_N22
\Mux2055~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[159][7]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[143][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[143][7]~regout\,
	datad => \dataMemory[159][7]~regout\,
	combout => \Mux2055~31_combout\);

-- Location: LCCOMB_X18_Y16_N16
\Mux2055~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2055~31_combout\ & (\dataMemory[191][7]~regout\)) # (!\Mux2055~31_combout\ & ((\dataMemory[175][7]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2055~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[191][7]~regout\,
	datac => \dataMemory[175][7]~regout\,
	datad => \Mux2055~31_combout\,
	combout => \Mux2055~32_combout\);

-- Location: LCCOMB_X21_Y15_N2
\Mux2055~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~40_combout\ = (\Mux2055~37_combout\ & (((\Mux2055~39_combout\)) # (!\ADDRESS~combout\(7)))) # (!\Mux2055~37_combout\ & (\ADDRESS~combout\(7) & ((\Mux2055~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2055~37_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \Mux2055~39_combout\,
	datad => \Mux2055~32_combout\,
	combout => \Mux2055~40_combout\);

-- Location: LCFF_X21_Y16_N11
\dataMemory[247][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[247][7]~regout\);

-- Location: LCFF_X17_Y15_N7
\dataMemory[55][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[55][7]~regout\);

-- Location: LCCOMB_X18_Y15_N4
\dataMemory[183][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[183][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[183][7]~feeder_combout\);

-- Location: LCFF_X18_Y15_N5
\dataMemory[183][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[183][7]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[183][7]~regout\);

-- Location: LCCOMB_X17_Y15_N6
\Mux2055~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~17_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[183][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[55][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[55][7]~regout\,
	datad => \dataMemory[183][7]~regout\,
	combout => \Mux2055~17_combout\);

-- Location: LCCOMB_X21_Y16_N10
\Mux2055~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2055~17_combout\ & ((\dataMemory[247][7]~regout\))) # (!\Mux2055~17_combout\ & (\dataMemory[119][7]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2055~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[119][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[247][7]~regout\,
	datad => \Mux2055~17_combout\,
	combout => \Mux2055~18_combout\);

-- Location: LCFF_X19_Y22_N9
\dataMemory[135][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[135][7]~regout\);

-- Location: LCFF_X19_Y22_N11
\dataMemory[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[7][7]~regout\);

-- Location: LCFF_X19_Y20_N1
\dataMemory[71][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[71][7]~regout\);

-- Location: LCCOMB_X19_Y22_N10
\Mux2055~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~14_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[71][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[7][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[7][7]~regout\,
	datad => \dataMemory[71][7]~regout\,
	combout => \Mux2055~14_combout\);

-- Location: LCCOMB_X19_Y22_N8
\Mux2055~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2055~14_combout\ & (\dataMemory[199][7]~regout\)) # (!\Mux2055~14_combout\ & ((\dataMemory[135][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2055~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[199][7]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[135][7]~regout\,
	datad => \Mux2055~14_combout\,
	combout => \Mux2055~15_combout\);

-- Location: LCFF_X20_Y17_N15
\dataMemory[215][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[215][7]~regout\);

-- Location: LCFF_X17_Y15_N17
\dataMemory[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[23][7]~regout\);

-- Location: LCFF_X18_Y14_N7
\dataMemory[151][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[151][7]~regout\);

-- Location: LCCOMB_X17_Y15_N16
\Mux2055~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~12_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[151][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[23][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[23][7]~regout\,
	datad => \dataMemory[151][7]~regout\,
	combout => \Mux2055~12_combout\);

-- Location: LCCOMB_X20_Y17_N14
\Mux2055~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~13_combout\ = (\ADDRESS~combout\(6) & ((\Mux2055~12_combout\ & ((\dataMemory[215][7]~regout\))) # (!\Mux2055~12_combout\ & (\dataMemory[87][7]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2055~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[87][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[215][7]~regout\,
	datad => \Mux2055~12_combout\,
	combout => \Mux2055~13_combout\);

-- Location: LCCOMB_X20_Y15_N14
\Mux2055~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~16_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\Mux2055~13_combout\))) # (!\ADDRESS~combout\(4) & (\Mux2055~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2055~15_combout\,
	datad => \Mux2055~13_combout\,
	combout => \Mux2055~16_combout\);

-- Location: LCCOMB_X21_Y15_N24
\Mux2055~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2055~16_combout\ & ((\Mux2055~18_combout\))) # (!\Mux2055~16_combout\ & (\Mux2055~11_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2055~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2055~11_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2055~18_combout\,
	datad => \Mux2055~16_combout\,
	combout => \Mux2055~19_combout\);

-- Location: LCCOMB_X9_Y18_N20
\dataMemory[243][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[243][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[243][7]~feeder_combout\);

-- Location: LCFF_X9_Y18_N21
\dataMemory[243][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[243][7]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[243][7]~regout\);

-- Location: LCFF_X9_Y16_N17
\dataMemory[115][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[115][7]~regout\);

-- Location: LCFF_X8_Y16_N9
\dataMemory[51][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[51][7]~regout\);

-- Location: LCFF_X8_Y16_N7
\dataMemory[179][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[179][7]~regout\);

-- Location: LCCOMB_X8_Y16_N8
\Mux2055~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~27_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[179][7]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[51][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[51][7]~regout\,
	datad => \dataMemory[179][7]~regout\,
	combout => \Mux2055~27_combout\);

-- Location: LCCOMB_X9_Y16_N16
\Mux2055~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2055~27_combout\ & (\dataMemory[243][7]~regout\)) # (!\Mux2055~27_combout\ & ((\dataMemory[115][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2055~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[243][7]~regout\,
	datac => \dataMemory[115][7]~regout\,
	datad => \Mux2055~27_combout\,
	combout => \Mux2055~28_combout\);

-- Location: LCFF_X7_Y20_N27
\dataMemory[83][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[83][7]~regout\);

-- Location: LCFF_X8_Y21_N31
\dataMemory[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[19][7]~regout\);

-- Location: LCFF_X8_Y21_N1
\dataMemory[147][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[147][7]~regout\);

-- Location: LCCOMB_X8_Y21_N30
\Mux2055~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[147][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[19][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[19][7]~regout\,
	datad => \dataMemory[147][7]~regout\,
	combout => \Mux2055~20_combout\);

-- Location: LCCOMB_X7_Y20_N26
\Mux2055~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2055~20_combout\ & (\dataMemory[211][7]~regout\)) # (!\Mux2055~20_combout\ & ((\dataMemory[83][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2055~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[211][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[83][7]~regout\,
	datad => \Mux2055~20_combout\,
	combout => \Mux2055~21_combout\);

-- Location: LCCOMB_X5_Y17_N20
\dataMemory[195][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[195][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[195][7]~feeder_combout\);

-- Location: LCFF_X5_Y17_N21
\dataMemory[195][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[195][7]~feeder_combout\,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[195][7]~regout\);

-- Location: LCFF_X10_Y17_N21
\dataMemory[131][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[131][7]~regout\);

-- Location: LCFF_X10_Y17_N11
\dataMemory[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[3][7]~regout\);

-- Location: LCFF_X10_Y20_N9
\dataMemory[67][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[67][7]~regout\);

-- Location: LCCOMB_X10_Y17_N10
\Mux2055~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~24_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[67][7]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[3][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[3][7]~regout\,
	datad => \dataMemory[67][7]~regout\,
	combout => \Mux2055~24_combout\);

-- Location: LCCOMB_X10_Y17_N20
\Mux2055~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~25_combout\ = (\ADDRESS~combout\(7) & ((\Mux2055~24_combout\ & (\dataMemory[195][7]~regout\)) # (!\Mux2055~24_combout\ & ((\dataMemory[131][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2055~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[195][7]~regout\,
	datac => \dataMemory[131][7]~regout\,
	datad => \Mux2055~24_combout\,
	combout => \Mux2055~25_combout\);

-- Location: LCCOMB_X16_Y13_N24
\dataMemory[227][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[227][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[227][7]~feeder_combout\);

-- Location: LCFF_X16_Y13_N25
\dataMemory[227][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[227][7]~feeder_combout\,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[227][7]~regout\);

-- Location: LCFF_X17_Y17_N9
\dataMemory[163][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[163][7]~regout\);

-- Location: LCFF_X17_Y17_N23
\dataMemory[35][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[35][7]~regout\);

-- Location: LCCOMB_X17_Y21_N18
\dataMemory[99][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[99][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[99][7]~feeder_combout\);

-- Location: LCFF_X17_Y21_N19
\dataMemory[99][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[99][7]~feeder_combout\,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[99][7]~regout\);

-- Location: LCCOMB_X17_Y17_N22
\Mux2055~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~22_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[99][7]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[35][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[35][7]~regout\,
	datad => \dataMemory[99][7]~regout\,
	combout => \Mux2055~22_combout\);

-- Location: LCCOMB_X17_Y17_N8
\Mux2055~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2055~22_combout\ & (\dataMemory[227][7]~regout\)) # (!\Mux2055~22_combout\ & ((\dataMemory[163][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2055~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[227][7]~regout\,
	datac => \dataMemory[163][7]~regout\,
	datad => \Mux2055~22_combout\,
	combout => \Mux2055~23_combout\);

-- Location: LCCOMB_X14_Y17_N24
\Mux2055~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~26_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\Mux2055~23_combout\))) # (!\ADDRESS~combout\(5) & (\Mux2055~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2055~25_combout\,
	datad => \Mux2055~23_combout\,
	combout => \Mux2055~26_combout\);

-- Location: LCCOMB_X21_Y15_N30
\Mux2055~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2055~26_combout\ & (\Mux2055~28_combout\)) # (!\Mux2055~26_combout\ & ((\Mux2055~21_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2055~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2055~28_combout\,
	datac => \Mux2055~21_combout\,
	datad => \Mux2055~26_combout\,
	combout => \Mux2055~29_combout\);

-- Location: LCCOMB_X21_Y15_N4
\Mux2055~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~30_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & (\Mux2055~19_combout\)) # (!\ADDRESS~combout\(2) & ((\Mux2055~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2055~19_combout\,
	datad => \Mux2055~29_combout\,
	combout => \Mux2055~30_combout\);

-- Location: LCFF_X10_Y22_N19
\dataMemory[91][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[91][7]~regout\);

-- Location: LCFF_X9_Y22_N25
\dataMemory[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[27][7]~regout\);

-- Location: LCFF_X8_Y17_N17
\dataMemory[155][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[155][7]~regout\);

-- Location: LCCOMB_X9_Y22_N24
\Mux2055~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~0_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[155][7]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[27][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[27][7]~regout\,
	datad => \dataMemory[155][7]~regout\,
	combout => \Mux2055~0_combout\);

-- Location: LCCOMB_X10_Y22_N18
\Mux2055~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~1_combout\ = (\ADDRESS~combout\(6) & ((\Mux2055~0_combout\ & (\dataMemory[219][7]~regout\)) # (!\Mux2055~0_combout\ & ((\dataMemory[91][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2055~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[219][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[91][7]~regout\,
	datad => \Mux2055~0_combout\,
	combout => \Mux2055~1_combout\);

-- Location: LCFF_X8_Y20_N27
\dataMemory[123][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[123][7]~regout\);

-- Location: LCFF_X8_Y19_N3
\dataMemory[59][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(7),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[59][7]~regout\);

-- Location: LCCOMB_X8_Y18_N22
\dataMemory[187][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[187][7]~feeder_combout\ = \WRDATA~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(7),
	combout => \dataMemory[187][7]~feeder_combout\);

-- Location: LCFF_X8_Y18_N23
\dataMemory[187][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[187][7]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[187][7]~regout\);

-- Location: LCCOMB_X8_Y19_N2
\Mux2055~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~7_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[187][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[59][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[59][7]~regout\,
	datad => \dataMemory[187][7]~regout\,
	combout => \Mux2055~7_combout\);

-- Location: LCCOMB_X8_Y20_N26
\Mux2055~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2055~7_combout\ & (\dataMemory[251][7]~regout\)) # (!\Mux2055~7_combout\ & ((\dataMemory[123][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2055~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[251][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[123][7]~regout\,
	datad => \Mux2055~7_combout\,
	combout => \Mux2055~8_combout\);

-- Location: LCCOMB_X21_Y15_N22
\Mux2055~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~9_combout\ = (\Mux2055~6_combout\ & (((\Mux2055~8_combout\)) # (!\ADDRESS~combout\(4)))) # (!\Mux2055~6_combout\ & (\ADDRESS~combout\(4) & (\Mux2055~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2055~6_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2055~1_combout\,
	datad => \Mux2055~8_combout\,
	combout => \Mux2055~9_combout\);

-- Location: LCCOMB_X21_Y15_N28
\Mux2055~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2055~41_combout\ = (\ADDRESS~combout\(3) & ((\Mux2055~30_combout\ & (\Mux2055~40_combout\)) # (!\Mux2055~30_combout\ & ((\Mux2055~9_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2055~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2055~40_combout\,
	datac => \Mux2055~30_combout\,
	datad => \Mux2055~9_combout\,
	combout => \Mux2055~41_combout\);

-- Location: LCCOMB_X21_Y15_N16
\DATAOUT[7]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[7]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2055~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[7]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[7]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2055~41_combout\,
	combout => \DATAOUT[7]$latch~combout\);

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(8),
	combout => \WRDATA~combout\(8));

-- Location: LCFF_X19_Y17_N29
\dataMemory[106][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[106][0]~regout\);

-- Location: LCFF_X17_Y21_N15
\dataMemory[98][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[98][0]~regout\);

-- Location: LCFF_X17_Y21_N29
\dataMemory[102][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[102][0]~regout\);

-- Location: LCCOMB_X17_Y21_N14
\Mux2056~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~0_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[102][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[98][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[98][0]~regout\,
	datad => \dataMemory[102][0]~regout\,
	combout => \Mux2056~0_combout\);

-- Location: LCCOMB_X19_Y17_N28
\Mux2056~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~1_combout\ = (\ADDRESS~combout\(3) & ((\Mux2056~0_combout\ & (\dataMemory[110][0]~regout\)) # (!\Mux2056~0_combout\ & ((\dataMemory[106][0]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2056~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[110][0]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[106][0]~regout\,
	datad => \Mux2056~0_combout\,
	combout => \Mux2056~1_combout\);

-- Location: LCFF_X21_Y17_N9
\dataMemory[226][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[226][0]~regout\);

-- Location: LCFF_X20_Y22_N25
\dataMemory[230][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[230][0]~regout\);

-- Location: LCCOMB_X21_Y17_N8
\Mux2056~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~7_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[230][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[226][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[226][0]~regout\,
	datad => \dataMemory[230][0]~regout\,
	combout => \Mux2056~7_combout\);

-- Location: LCFF_X21_Y17_N3
\dataMemory[234][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[234][0]~regout\);

-- Location: LCCOMB_X22_Y20_N20
\dataMemory[238][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[238][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[238][0]~feeder_combout\);

-- Location: LCFF_X22_Y20_N21
\dataMemory[238][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[238][0]~feeder_combout\,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[238][0]~regout\);

-- Location: LCCOMB_X21_Y17_N2
\Mux2056~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~8_combout\ = (\ADDRESS~combout\(3) & ((\Mux2056~7_combout\ & ((\dataMemory[238][0]~regout\))) # (!\Mux2056~7_combout\ & (\dataMemory[234][0]~regout\)))) # (!\ADDRESS~combout\(3) & (\Mux2056~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2056~7_combout\,
	datac => \dataMemory[234][0]~regout\,
	datad => \dataMemory[238][0]~regout\,
	combout => \Mux2056~8_combout\);

-- Location: LCFF_X20_Y14_N27
\dataMemory[174][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[174][0]~regout\);

-- Location: LCFF_X19_Y14_N15
\dataMemory[162][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[162][0]~regout\);

-- Location: LCFF_X19_Y14_N29
\dataMemory[170][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[170][0]~regout\);

-- Location: LCCOMB_X19_Y14_N14
\Mux2056~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~2_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[170][0]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[162][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[162][0]~regout\,
	datad => \dataMemory[170][0]~regout\,
	combout => \Mux2056~2_combout\);

-- Location: LCCOMB_X20_Y14_N26
\Mux2056~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2056~2_combout\ & ((\dataMemory[174][0]~regout\))) # (!\Mux2056~2_combout\ & (\dataMemory[166][0]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2056~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[166][0]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[174][0]~regout\,
	datad => \Mux2056~2_combout\,
	combout => \Mux2056~3_combout\);

-- Location: LCFF_X19_Y19_N9
\dataMemory[38][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[38][0]~regout\);

-- Location: LCFF_X18_Y17_N9
\dataMemory[34][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[34][0]~regout\);

-- Location: LCFF_X16_Y18_N7
\dataMemory[42][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[42][0]~regout\);

-- Location: LCCOMB_X18_Y17_N8
\Mux2056~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[42][0]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[34][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[34][0]~regout\,
	datad => \dataMemory[42][0]~regout\,
	combout => \Mux2056~4_combout\);

-- Location: LCCOMB_X19_Y19_N8
\Mux2056~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2056~4_combout\ & (\dataMemory[46][0]~regout\)) # (!\Mux2056~4_combout\ & ((\dataMemory[38][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2056~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[46][0]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[38][0]~regout\,
	datad => \Mux2056~4_combout\,
	combout => \Mux2056~5_combout\);

-- Location: LCCOMB_X23_Y22_N6
\Mux2056~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~6_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2056~3_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2056~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2056~3_combout\,
	datac => \ADDRESS~combout\(7),
	datad => \Mux2056~5_combout\,
	combout => \Mux2056~6_combout\);

-- Location: LCCOMB_X23_Y22_N8
\Mux2056~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~9_combout\ = (\ADDRESS~combout\(6) & ((\Mux2056~6_combout\ & ((\Mux2056~8_combout\))) # (!\Mux2056~6_combout\ & (\Mux2056~1_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2056~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2056~1_combout\,
	datac => \Mux2056~8_combout\,
	datad => \Mux2056~6_combout\,
	combout => \Mux2056~9_combout\);

-- Location: LCFF_X23_Y21_N23
\dataMemory[126][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[126][0]~regout\);

-- Location: LCCOMB_X24_Y14_N6
\dataMemory[254][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[254][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[254][0]~feeder_combout\);

-- Location: LCFF_X24_Y14_N7
\dataMemory[254][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[254][0]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[254][0]~regout\);

-- Location: LCCOMB_X23_Y21_N22
\Mux2056~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~39_combout\ = (\Mux2056~38_combout\ & (((\dataMemory[254][0]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2056~38_combout\ & (\ADDRESS~combout\(6) & (\dataMemory[126][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2056~38_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[126][0]~regout\,
	datad => \dataMemory[254][0]~regout\,
	combout => \Mux2056~39_combout\);

-- Location: LCCOMB_X24_Y22_N24
\dataMemory[186][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[186][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[186][0]~feeder_combout\);

-- Location: LCFF_X24_Y22_N25
\dataMemory[186][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[186][0]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[186][0]~regout\);

-- Location: LCFF_X23_Y22_N21
\dataMemory[250][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[250][0]~regout\);

-- Location: LCFF_X10_Y16_N9
\dataMemory[122][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[122][0]~regout\);

-- Location: LCFF_X10_Y16_N7
\dataMemory[58][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[58][0]~regout\);

-- Location: LCCOMB_X10_Y16_N6
\Mux2056~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~33_combout\ = (\ADDRESS~combout\(6) & ((\dataMemory[122][0]~regout\) # ((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & (((\dataMemory[58][0]~regout\ & !\ADDRESS~combout\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[122][0]~regout\,
	datac => \dataMemory[58][0]~regout\,
	datad => \ADDRESS~combout\(7),
	combout => \Mux2056~33_combout\);

-- Location: LCCOMB_X23_Y22_N20
\Mux2056~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2056~33_combout\ & ((\dataMemory[250][0]~regout\))) # (!\Mux2056~33_combout\ & (\dataMemory[186][0]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2056~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[186][0]~regout\,
	datac => \dataMemory[250][0]~regout\,
	datad => \Mux2056~33_combout\,
	combout => \Mux2056~34_combout\);

-- Location: LCFF_X8_Y16_N31
\dataMemory[178][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[178][0]~regout\);

-- Location: LCFF_X8_Y16_N1
\dataMemory[50][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[50][0]~regout\);

-- Location: LCCOMB_X9_Y16_N6
\dataMemory[114][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[114][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[114][0]~feeder_combout\);

-- Location: LCFF_X9_Y16_N7
\dataMemory[114][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[114][0]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[114][0]~regout\);

-- Location: LCCOMB_X8_Y16_N0
\Mux2056~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~35_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[114][0]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[50][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[50][0]~regout\,
	datad => \dataMemory[114][0]~regout\,
	combout => \Mux2056~35_combout\);

-- Location: LCCOMB_X8_Y16_N30
\Mux2056~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2056~35_combout\ & (\dataMemory[242][0]~regout\)) # (!\Mux2056~35_combout\ & ((\dataMemory[178][0]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2056~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[242][0]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[178][0]~regout\,
	datad => \Mux2056~35_combout\,
	combout => \Mux2056~36_combout\);

-- Location: LCCOMB_X23_Y22_N22
\Mux2056~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~37_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2056~34_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & ((\Mux2056~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2056~34_combout\,
	datad => \Mux2056~36_combout\,
	combout => \Mux2056~37_combout\);

-- Location: LCCOMB_X23_Y22_N4
\Mux2056~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~40_combout\ = (\ADDRESS~combout\(2) & ((\Mux2056~37_combout\ & ((\Mux2056~39_combout\))) # (!\Mux2056~37_combout\ & (\Mux2056~32_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2056~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2056~32_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2056~39_combout\,
	datad => \Mux2056~37_combout\,
	combout => \Mux2056~40_combout\);

-- Location: LCFF_X14_Y22_N25
\dataMemory[218][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[218][0]~regout\);

-- Location: LCFF_X21_Y22_N31
\dataMemory[222][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[222][0]~regout\);

-- Location: LCFF_X21_Y22_N29
\dataMemory[210][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[210][0]~regout\);

-- Location: LCCOMB_X21_Y20_N10
\dataMemory[214][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[214][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[214][0]~feeder_combout\);

-- Location: LCFF_X21_Y20_N11
\dataMemory[214][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[214][0]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[214][0]~regout\);

-- Location: LCCOMB_X21_Y22_N28
\Mux2056~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~17_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[214][0]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[210][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[210][0]~regout\,
	datad => \dataMemory[214][0]~regout\,
	combout => \Mux2056~17_combout\);

-- Location: LCCOMB_X21_Y22_N30
\Mux2056~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2056~17_combout\ & ((\dataMemory[222][0]~regout\))) # (!\Mux2056~17_combout\ & (\dataMemory[218][0]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2056~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[218][0]~regout\,
	datac => \dataMemory[222][0]~regout\,
	datad => \Mux2056~17_combout\,
	combout => \Mux2056~18_combout\);

-- Location: LCFF_X16_Y19_N17
\dataMemory[158][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[158][0]~regout\);

-- Location: LCFF_X7_Y19_N5
\dataMemory[146][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[146][0]~regout\);

-- Location: LCFF_X7_Y19_N7
\dataMemory[154][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[154][0]~regout\);

-- Location: LCCOMB_X7_Y19_N4
\Mux2056~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~10_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[154][0]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[146][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[146][0]~regout\,
	datad => \dataMemory[154][0]~regout\,
	combout => \Mux2056~10_combout\);

-- Location: LCCOMB_X16_Y19_N16
\Mux2056~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~11_combout\ = (\ADDRESS~combout\(2) & ((\Mux2056~10_combout\ & ((\dataMemory[158][0]~regout\))) # (!\Mux2056~10_combout\ & (\dataMemory[150][0]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2056~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[150][0]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[158][0]~regout\,
	datad => \Mux2056~10_combout\,
	combout => \Mux2056~11_combout\);

-- Location: LCFF_X22_Y22_N15
\dataMemory[94][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[94][0]~regout\);

-- Location: LCFF_X11_Y22_N21
\dataMemory[82][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[82][0]~regout\);

-- Location: LCCOMB_X15_Y21_N0
\dataMemory[86][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[86][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[86][0]~feeder_combout\);

-- Location: LCFF_X15_Y21_N1
\dataMemory[86][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[86][0]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[86][0]~regout\);

-- Location: LCCOMB_X11_Y22_N20
\Mux2056~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~12_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[86][0]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[82][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[82][0]~regout\,
	datad => \dataMemory[86][0]~regout\,
	combout => \Mux2056~12_combout\);

-- Location: LCCOMB_X22_Y22_N14
\Mux2056~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~13_combout\ = (\ADDRESS~combout\(3) & ((\Mux2056~12_combout\ & ((\dataMemory[94][0]~regout\))) # (!\Mux2056~12_combout\ & (\dataMemory[90][0]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2056~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[90][0]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[94][0]~regout\,
	datad => \Mux2056~12_combout\,
	combout => \Mux2056~13_combout\);

-- Location: LCFF_X18_Y19_N5
\dataMemory[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[30][0]~regout\);

-- Location: LCFF_X18_Y19_N31
\dataMemory[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[22][0]~regout\);

-- Location: LCFF_X9_Y19_N21
\dataMemory[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[18][0]~regout\);

-- Location: LCFF_X8_Y19_N17
\dataMemory[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[26][0]~regout\);

-- Location: LCCOMB_X9_Y19_N20
\Mux2056~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~14_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[26][0]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[18][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[18][0]~regout\,
	datad => \dataMemory[26][0]~regout\,
	combout => \Mux2056~14_combout\);

-- Location: LCCOMB_X18_Y19_N30
\Mux2056~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2056~14_combout\ & (\dataMemory[30][0]~regout\)) # (!\Mux2056~14_combout\ & ((\dataMemory[22][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2056~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[30][0]~regout\,
	datac => \dataMemory[22][0]~regout\,
	datad => \Mux2056~14_combout\,
	combout => \Mux2056~15_combout\);

-- Location: LCCOMB_X22_Y22_N16
\Mux2056~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~16_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & (\Mux2056~13_combout\)) # (!\ADDRESS~combout\(6) & ((\Mux2056~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2056~13_combout\,
	datad => \Mux2056~15_combout\,
	combout => \Mux2056~16_combout\);

-- Location: LCCOMB_X23_Y22_N14
\Mux2056~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~19_combout\ = (\ADDRESS~combout\(7) & ((\Mux2056~16_combout\ & (\Mux2056~18_combout\)) # (!\Mux2056~16_combout\ & ((\Mux2056~11_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2056~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2056~18_combout\,
	datac => \Mux2056~11_combout\,
	datad => \Mux2056~16_combout\,
	combout => \Mux2056~19_combout\);

-- Location: LCFF_X24_Y16_N1
\dataMemory[202][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[202][0]~regout\);

-- Location: LCCOMB_X24_Y16_N18
\dataMemory[206][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[206][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[206][0]~feeder_combout\);

-- Location: LCFF_X24_Y16_N19
\dataMemory[206][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[206][0]~feeder_combout\,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[206][0]~regout\);

-- Location: LCCOMB_X24_Y16_N0
\Mux2056~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~28_combout\ = (\Mux2056~27_combout\ & (((\dataMemory[206][0]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux2056~27_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[202][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2056~27_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[202][0]~regout\,
	datad => \dataMemory[206][0]~regout\,
	combout => \Mux2056~28_combout\);

-- Location: LCFF_X19_Y22_N5
\dataMemory[134][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[134][0]~regout\);

-- Location: LCFF_X15_Y22_N17
\dataMemory[130][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[130][0]~regout\);

-- Location: LCCOMB_X14_Y23_N24
\dataMemory[138][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[138][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[138][0]~feeder_combout\);

-- Location: LCFF_X14_Y23_N25
\dataMemory[138][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[138][0]~feeder_combout\,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[138][0]~regout\);

-- Location: LCCOMB_X15_Y22_N16
\Mux2056~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~22_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[138][0]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[130][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[130][0]~regout\,
	datad => \dataMemory[138][0]~regout\,
	combout => \Mux2056~22_combout\);

-- Location: LCCOMB_X19_Y22_N4
\Mux2056~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2056~22_combout\ & (\dataMemory[142][0]~regout\)) # (!\Mux2056~22_combout\ & ((\dataMemory[134][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2056~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[142][0]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[134][0]~regout\,
	datad => \Mux2056~22_combout\,
	combout => \Mux2056~23_combout\);

-- Location: LCFF_X19_Y22_N3
\dataMemory[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[6][0]~regout\);

-- Location: LCCOMB_X22_Y16_N22
\dataMemory[14][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[14][0]~feeder_combout\ = \WRDATA~combout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(8),
	combout => \dataMemory[14][0]~feeder_combout\);

-- Location: LCFF_X22_Y16_N23
\dataMemory[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[14][0]~feeder_combout\,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[14][0]~regout\);

-- Location: LCCOMB_X19_Y22_N2
\Mux2056~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~25_combout\ = (\Mux2056~24_combout\ & (((\dataMemory[14][0]~regout\)) # (!\ADDRESS~combout\(2)))) # (!\Mux2056~24_combout\ & (\ADDRESS~combout\(2) & (\dataMemory[6][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2056~24_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[6][0]~regout\,
	datad => \dataMemory[14][0]~regout\,
	combout => \Mux2056~25_combout\);

-- Location: LCCOMB_X19_Y22_N24
\Mux2056~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~26_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2056~23_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2056~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2056~23_combout\,
	datad => \Mux2056~25_combout\,
	combout => \Mux2056~26_combout\);

-- Location: LCFF_X9_Y21_N21
\dataMemory[78][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[78][0]~regout\);

-- Location: LCFF_X10_Y23_N19
\dataMemory[74][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[74][0]~regout\);

-- Location: LCFF_X10_Y20_N7
\dataMemory[66][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[66][0]~regout\);

-- Location: LCFF_X19_Y20_N11
\dataMemory[70][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(8),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[70][0]~regout\);

-- Location: LCCOMB_X10_Y20_N6
\Mux2056~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~20_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[70][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[66][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[66][0]~regout\,
	datad => \dataMemory[70][0]~regout\,
	combout => \Mux2056~20_combout\);

-- Location: LCCOMB_X10_Y23_N18
\Mux2056~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2056~20_combout\ & (\dataMemory[78][0]~regout\)) # (!\Mux2056~20_combout\ & ((\dataMemory[74][0]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2056~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[78][0]~regout\,
	datac => \dataMemory[74][0]~regout\,
	datad => \Mux2056~20_combout\,
	combout => \Mux2056~21_combout\);

-- Location: LCCOMB_X23_Y22_N0
\Mux2056~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2056~26_combout\ & (\Mux2056~28_combout\)) # (!\Mux2056~26_combout\ & ((\Mux2056~21_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2056~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2056~28_combout\,
	datac => \Mux2056~26_combout\,
	datad => \Mux2056~21_combout\,
	combout => \Mux2056~29_combout\);

-- Location: LCCOMB_X23_Y22_N2
\Mux2056~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~30_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & (\Mux2056~19_combout\)) # (!\ADDRESS~combout\(4) & ((\Mux2056~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2056~19_combout\,
	datad => \Mux2056~29_combout\,
	combout => \Mux2056~30_combout\);

-- Location: LCCOMB_X23_Y22_N10
\Mux2056~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2056~41_combout\ = (\ADDRESS~combout\(5) & ((\Mux2056~30_combout\ & ((\Mux2056~40_combout\))) # (!\Mux2056~30_combout\ & (\Mux2056~9_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2056~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2056~9_combout\,
	datac => \Mux2056~40_combout\,
	datad => \Mux2056~30_combout\,
	combout => \Mux2056~41_combout\);

-- Location: LCCOMB_X23_Y22_N24
\DATAOUT[8]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[8]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2056~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[8]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[8]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2056~41_combout\,
	combout => \DATAOUT[8]$latch~combout\);

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(9),
	combout => \WRDATA~combout\(9));

-- Location: LCFF_X14_Y22_N1
\dataMemory[250][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[250][1]~regout\);

-- Location: LCFF_X14_Y22_N23
\dataMemory[218][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[218][1]~regout\);

-- Location: LCFF_X15_Y23_N11
\dataMemory[202][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[202][1]~regout\);

-- Location: LCFF_X15_Y23_N13
\dataMemory[234][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[234][1]~regout\);

-- Location: LCCOMB_X15_Y23_N10
\Mux2057~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[234][1]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[202][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[202][1]~regout\,
	datad => \dataMemory[234][1]~regout\,
	combout => \Mux2057~31_combout\);

-- Location: LCCOMB_X14_Y22_N22
\Mux2057~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2057~31_combout\ & (\dataMemory[250][1]~regout\)) # (!\Mux2057~31_combout\ & ((\dataMemory[218][1]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2057~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[250][1]~regout\,
	datac => \dataMemory[218][1]~regout\,
	datad => \Mux2057~31_combout\,
	combout => \Mux2057~32_combout\);

-- Location: LCCOMB_X20_Y23_N0
\dataMemory[230][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[230][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[230][1]~feeder_combout\);

-- Location: LCFF_X20_Y23_N1
\dataMemory[230][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[230][1]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[230][1]~regout\);

-- Location: LCFF_X20_Y23_N27
\dataMemory[246][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[246][1]~regout\);

-- Location: LCFF_X21_Y19_N5
\dataMemory[198][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[198][1]~regout\);

-- Location: LCFF_X21_Y19_N27
\dataMemory[214][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[214][1]~regout\);

-- Location: LCCOMB_X21_Y19_N4
\Mux2057~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~33_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[214][1]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[198][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[198][1]~regout\,
	datad => \dataMemory[214][1]~regout\,
	combout => \Mux2057~33_combout\);

-- Location: LCCOMB_X20_Y23_N26
\Mux2057~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2057~33_combout\ & ((\dataMemory[246][1]~regout\))) # (!\Mux2057~33_combout\ & (\dataMemory[230][1]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2057~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[230][1]~regout\,
	datac => \dataMemory[246][1]~regout\,
	datad => \Mux2057~33_combout\,
	combout => \Mux2057~34_combout\);

-- Location: LCFF_X12_Y16_N19
\dataMemory[242][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[242][1]~regout\);

-- Location: LCFF_X12_Y16_N1
\dataMemory[210][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[210][1]~regout\);

-- Location: LCFF_X11_Y18_N19
\dataMemory[194][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[194][1]~regout\);

-- Location: LCFF_X11_Y18_N13
\dataMemory[226][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[226][1]~regout\);

-- Location: LCCOMB_X11_Y18_N18
\Mux2057~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~35_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[226][1]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[194][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[194][1]~regout\,
	datad => \dataMemory[226][1]~regout\,
	combout => \Mux2057~35_combout\);

-- Location: LCCOMB_X12_Y16_N0
\Mux2057~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2057~35_combout\ & (\dataMemory[242][1]~regout\)) # (!\Mux2057~35_combout\ & ((\dataMemory[210][1]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2057~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[242][1]~regout\,
	datac => \dataMemory[210][1]~regout\,
	datad => \Mux2057~35_combout\,
	combout => \Mux2057~36_combout\);

-- Location: LCCOMB_X16_Y17_N2
\Mux2057~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~37_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2057~34_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2057~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2057~34_combout\,
	datad => \Mux2057~36_combout\,
	combout => \Mux2057~37_combout\);

-- Location: LCCOMB_X16_Y17_N16
\Mux2057~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2057~37_combout\ & (\Mux2057~39_combout\)) # (!\Mux2057~37_combout\ & ((\Mux2057~32_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2057~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2057~39_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2057~32_combout\,
	datad => \Mux2057~37_combout\,
	combout => \Mux2057~40_combout\);

-- Location: LCFF_X18_Y18_N23
\dataMemory[126][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[126][1]~regout\);

-- Location: LCFF_X18_Y18_N1
\dataMemory[94][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[94][1]~regout\);

-- Location: LCFF_X25_Y21_N21
\dataMemory[78][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[78][1]~regout\);

-- Location: LCCOMB_X25_Y21_N6
\dataMemory[110][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[110][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[110][1]~feeder_combout\);

-- Location: LCFF_X25_Y21_N7
\dataMemory[110][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[110][1]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[110][1]~regout\);

-- Location: LCCOMB_X25_Y21_N20
\Mux2057~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~7_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[110][1]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[78][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[78][1]~regout\,
	datad => \dataMemory[110][1]~regout\,
	combout => \Mux2057~7_combout\);

-- Location: LCCOMB_X18_Y18_N0
\Mux2057~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~8_combout\ = (\ADDRESS~combout\(4) & ((\Mux2057~7_combout\ & (\dataMemory[126][1]~regout\)) # (!\Mux2057~7_combout\ & ((\dataMemory[94][1]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2057~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[126][1]~regout\,
	datac => \dataMemory[94][1]~regout\,
	datad => \Mux2057~7_combout\,
	combout => \Mux2057~8_combout\);

-- Location: LCCOMB_X21_Y16_N24
\dataMemory[118][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[118][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[118][1]~feeder_combout\);

-- Location: LCFF_X21_Y16_N25
\dataMemory[118][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[118][1]~feeder_combout\,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[118][1]~regout\);

-- Location: LCFF_X18_Y22_N1
\dataMemory[86][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[86][1]~regout\);

-- Location: LCFF_X19_Y20_N5
\dataMemory[70][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[70][1]~regout\);

-- Location: LCCOMB_X18_Y22_N26
\dataMemory[102][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[102][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[102][1]~feeder_combout\);

-- Location: LCFF_X18_Y22_N27
\dataMemory[102][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[102][1]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[102][1]~regout\);

-- Location: LCCOMB_X19_Y20_N4
\Mux2057~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~0_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[102][1]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[70][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[70][1]~regout\,
	datad => \dataMemory[102][1]~regout\,
	combout => \Mux2057~0_combout\);

-- Location: LCCOMB_X18_Y22_N0
\Mux2057~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~1_combout\ = (\ADDRESS~combout\(4) & ((\Mux2057~0_combout\ & (\dataMemory[118][1]~regout\)) # (!\Mux2057~0_combout\ & ((\dataMemory[86][1]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2057~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[118][1]~regout\,
	datac => \dataMemory[86][1]~regout\,
	datad => \Mux2057~0_combout\,
	combout => \Mux2057~1_combout\);

-- Location: LCFF_X11_Y17_N1
\dataMemory[122][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[122][1]~regout\);

-- Location: LCFF_X11_Y17_N3
\dataMemory[74][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[74][1]~regout\);

-- Location: LCCOMB_X12_Y21_N26
\dataMemory[90][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[90][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[90][1]~feeder_combout\);

-- Location: LCFF_X12_Y21_N27
\dataMemory[90][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[90][1]~feeder_combout\,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[90][1]~regout\);

-- Location: LCCOMB_X11_Y17_N2
\Mux2057~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~2_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[90][1]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[74][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[74][1]~regout\,
	datad => \dataMemory[90][1]~regout\,
	combout => \Mux2057~2_combout\);

-- Location: LCCOMB_X11_Y17_N0
\Mux2057~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~3_combout\ = (\ADDRESS~combout\(5) & ((\Mux2057~2_combout\ & ((\dataMemory[122][1]~regout\))) # (!\Mux2057~2_combout\ & (\dataMemory[106][1]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2057~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[106][1]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[122][1]~regout\,
	datad => \Mux2057~2_combout\,
	combout => \Mux2057~3_combout\);

-- Location: LCFF_X17_Y21_N17
\dataMemory[98][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[98][1]~regout\);

-- Location: LCFF_X11_Y21_N9
\dataMemory[66][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[66][1]~regout\);

-- Location: LCCOMB_X11_Y22_N22
\dataMemory[82][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[82][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[82][1]~feeder_combout\);

-- Location: LCFF_X11_Y22_N23
\dataMemory[82][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[82][1]~feeder_combout\,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[82][1]~regout\);

-- Location: LCCOMB_X11_Y21_N8
\Mux2057~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~4_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[82][1]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[66][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[66][1]~regout\,
	datad => \dataMemory[82][1]~regout\,
	combout => \Mux2057~4_combout\);

-- Location: LCCOMB_X17_Y21_N16
\Mux2057~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~5_combout\ = (\ADDRESS~combout\(5) & ((\Mux2057~4_combout\ & (\dataMemory[114][1]~regout\)) # (!\Mux2057~4_combout\ & ((\dataMemory[98][1]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2057~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[114][1]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[98][1]~regout\,
	datad => \Mux2057~4_combout\,
	combout => \Mux2057~5_combout\);

-- Location: LCCOMB_X18_Y18_N10
\Mux2057~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~6_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & (\Mux2057~3_combout\)) # (!\ADDRESS~combout\(3) & ((\Mux2057~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2057~3_combout\,
	datad => \Mux2057~5_combout\,
	combout => \Mux2057~6_combout\);

-- Location: LCCOMB_X18_Y18_N16
\Mux2057~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~9_combout\ = (\ADDRESS~combout\(2) & ((\Mux2057~6_combout\ & (\Mux2057~8_combout\)) # (!\Mux2057~6_combout\ & ((\Mux2057~1_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2057~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2057~8_combout\,
	datac => \Mux2057~1_combout\,
	datad => \Mux2057~6_combout\,
	combout => \Mux2057~9_combout\);

-- Location: LCCOMB_X14_Y15_N0
\dataMemory[50][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[50][1]~feeder_combout\ = \WRDATA~combout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(9),
	combout => \dataMemory[50][1]~feeder_combout\);

-- Location: LCFF_X14_Y15_N1
\dataMemory[50][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[50][1]~feeder_combout\,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[50][1]~regout\);

-- Location: LCFF_X18_Y17_N1
\dataMemory[34][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[34][1]~regout\);

-- Location: LCFF_X14_Y15_N31
\dataMemory[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[2][1]~regout\);

-- Location: LCFF_X10_Y19_N25
\dataMemory[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[18][1]~regout\);

-- Location: LCCOMB_X14_Y15_N30
\Mux2057~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[18][1]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[2][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[2][1]~regout\,
	datad => \dataMemory[18][1]~regout\,
	combout => \Mux2057~24_combout\);

-- Location: LCCOMB_X18_Y17_N0
\Mux2057~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2057~24_combout\ & (\dataMemory[50][1]~regout\)) # (!\Mux2057~24_combout\ & ((\dataMemory[34][1]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2057~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[50][1]~regout\,
	datac => \dataMemory[34][1]~regout\,
	datad => \Mux2057~24_combout\,
	combout => \Mux2057~25_combout\);

-- Location: LCCOMB_X18_Y17_N14
\Mux2057~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~26_combout\ = (\ADDRESS~combout\(3) & (((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & (\Mux2057~23_combout\)) # (!\ADDRESS~combout\(2) & ((\Mux2057~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2057~23_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(2),
	datad => \Mux2057~25_combout\,
	combout => \Mux2057~26_combout\);

-- Location: LCFF_X10_Y18_N17
\dataMemory[58][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[58][1]~regout\);

-- Location: LCFF_X16_Y21_N3
\dataMemory[42][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[42][1]~regout\);

-- Location: LCFF_X16_Y22_N13
\dataMemory[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[10][1]~regout\);

-- Location: LCFF_X8_Y22_N29
\dataMemory[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[26][1]~regout\);

-- Location: LCCOMB_X16_Y22_N12
\Mux2057~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~20_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[26][1]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[10][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[10][1]~regout\,
	datad => \dataMemory[26][1]~regout\,
	combout => \Mux2057~20_combout\);

-- Location: LCCOMB_X16_Y21_N2
\Mux2057~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2057~20_combout\ & (\dataMemory[58][1]~regout\)) # (!\Mux2057~20_combout\ & ((\dataMemory[42][1]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2057~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[58][1]~regout\,
	datac => \dataMemory[42][1]~regout\,
	datad => \Mux2057~20_combout\,
	combout => \Mux2057~21_combout\);

-- Location: LCCOMB_X18_Y17_N20
\Mux2057~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~29_combout\ = (\ADDRESS~combout\(3) & ((\Mux2057~26_combout\ & (\Mux2057~28_combout\)) # (!\Mux2057~26_combout\ & ((\Mux2057~21_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2057~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2057~28_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2057~26_combout\,
	datad => \Mux2057~21_combout\,
	combout => \Mux2057~29_combout\);

-- Location: LCFF_X19_Y14_N9
\dataMemory[170][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[170][1]~regout\);

-- Location: LCFF_X18_Y16_N1
\dataMemory[174][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[174][1]~regout\);

-- Location: LCFF_X19_Y14_N3
\dataMemory[162][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[162][1]~regout\);

-- Location: LCFF_X20_Y14_N5
\dataMemory[166][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[166][1]~regout\);

-- Location: LCCOMB_X19_Y14_N2
\Mux2057~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~10_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[166][1]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[162][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[162][1]~regout\,
	datad => \dataMemory[166][1]~regout\,
	combout => \Mux2057~10_combout\);

-- Location: LCCOMB_X18_Y16_N0
\Mux2057~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux2057~10_combout\ & ((\dataMemory[174][1]~regout\))) # (!\Mux2057~10_combout\ & (\dataMemory[170][1]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2057~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[170][1]~regout\,
	datac => \dataMemory[174][1]~regout\,
	datad => \Mux2057~10_combout\,
	combout => \Mux2057~11_combout\);

-- Location: LCFF_X18_Y15_N15
\dataMemory[182][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[182][1]~regout\);

-- Location: LCFF_X18_Y15_N17
\dataMemory[190][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[190][1]~regout\);

-- Location: LCFF_X11_Y15_N1
\dataMemory[178][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[178][1]~regout\);

-- Location: LCFF_X11_Y15_N23
\dataMemory[186][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[186][1]~regout\);

-- Location: LCCOMB_X11_Y15_N0
\Mux2057~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~17_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[186][1]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[178][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[178][1]~regout\,
	datad => \dataMemory[186][1]~regout\,
	combout => \Mux2057~17_combout\);

-- Location: LCCOMB_X18_Y15_N16
\Mux2057~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~18_combout\ = (\ADDRESS~combout\(2) & ((\Mux2057~17_combout\ & ((\dataMemory[190][1]~regout\))) # (!\Mux2057~17_combout\ & (\dataMemory[182][1]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2057~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[182][1]~regout\,
	datac => \dataMemory[190][1]~regout\,
	datad => \Mux2057~17_combout\,
	combout => \Mux2057~18_combout\);

-- Location: LCFF_X17_Y19_N23
\dataMemory[158][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[158][1]~regout\);

-- Location: LCFF_X7_Y19_N21
\dataMemory[146][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[146][1]~regout\);

-- Location: LCFF_X7_Y19_N31
\dataMemory[154][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[154][1]~regout\);

-- Location: LCCOMB_X7_Y19_N20
\Mux2057~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~12_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[154][1]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[146][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[146][1]~regout\,
	datad => \dataMemory[154][1]~regout\,
	combout => \Mux2057~12_combout\);

-- Location: LCCOMB_X17_Y19_N22
\Mux2057~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2057~12_combout\ & ((\dataMemory[158][1]~regout\))) # (!\Mux2057~12_combout\ & (\dataMemory[150][1]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2057~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[150][1]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[158][1]~regout\,
	datad => \Mux2057~12_combout\,
	combout => \Mux2057~13_combout\);

-- Location: LCFF_X11_Y19_N11
\dataMemory[138][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[138][1]~regout\);

-- Location: LCFF_X9_Y17_N5
\dataMemory[130][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[130][1]~regout\);

-- Location: LCFF_X9_Y17_N11
\dataMemory[134][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(9),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[134][1]~regout\);

-- Location: LCCOMB_X9_Y17_N4
\Mux2057~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~14_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[134][1]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[130][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[130][1]~regout\,
	datad => \dataMemory[134][1]~regout\,
	combout => \Mux2057~14_combout\);

-- Location: LCCOMB_X11_Y19_N10
\Mux2057~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~15_combout\ = (\ADDRESS~combout\(3) & ((\Mux2057~14_combout\ & (\dataMemory[142][1]~regout\)) # (!\Mux2057~14_combout\ & ((\dataMemory[138][1]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2057~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[142][1]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[138][1]~regout\,
	datad => \Mux2057~14_combout\,
	combout => \Mux2057~15_combout\);

-- Location: LCCOMB_X18_Y17_N10
\Mux2057~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~16_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & (\Mux2057~13_combout\)) # (!\ADDRESS~combout\(4) & ((\Mux2057~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2057~13_combout\,
	datad => \Mux2057~15_combout\,
	combout => \Mux2057~16_combout\);

-- Location: LCCOMB_X18_Y17_N28
\Mux2057~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2057~16_combout\ & ((\Mux2057~18_combout\))) # (!\Mux2057~16_combout\ & (\Mux2057~11_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2057~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2057~11_combout\,
	datac => \Mux2057~18_combout\,
	datad => \Mux2057~16_combout\,
	combout => \Mux2057~19_combout\);

-- Location: LCCOMB_X18_Y17_N18
\Mux2057~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~30_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\Mux2057~19_combout\))) # (!\ADDRESS~combout\(7) & (\Mux2057~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2057~29_combout\,
	datad => \Mux2057~19_combout\,
	combout => \Mux2057~30_combout\);

-- Location: LCCOMB_X18_Y17_N12
\Mux2057~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2057~41_combout\ = (\ADDRESS~combout\(6) & ((\Mux2057~30_combout\ & (\Mux2057~40_combout\)) # (!\Mux2057~30_combout\ & ((\Mux2057~9_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2057~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2057~40_combout\,
	datac => \Mux2057~9_combout\,
	datad => \Mux2057~30_combout\,
	combout => \Mux2057~41_combout\);

-- Location: LCCOMB_X18_Y17_N30
\DATAOUT[9]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[9]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2057~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[9]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[9]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2057~41_combout\,
	combout => \DATAOUT[9]$latch~combout\);

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(10),
	combout => \WRDATA~combout\(10));

-- Location: LCFF_X20_Y18_N3
\dataMemory[118][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[118][2]~regout\);

-- Location: LCFF_X17_Y15_N19
\dataMemory[54][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[54][2]~regout\);

-- Location: LCCOMB_X18_Y15_N18
\dataMemory[182][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[182][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[182][2]~feeder_combout\);

-- Location: LCFF_X18_Y15_N19
\dataMemory[182][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[182][2]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[182][2]~regout\);

-- Location: LCCOMB_X17_Y15_N18
\Mux2058~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~7_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[182][2]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[54][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[54][2]~regout\,
	datad => \dataMemory[182][2]~regout\,
	combout => \Mux2058~7_combout\);

-- Location: LCCOMB_X20_Y18_N2
\Mux2058~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2058~7_combout\ & (\dataMemory[246][2]~regout\)) # (!\Mux2058~7_combout\ & ((\dataMemory[118][2]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2058~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[246][2]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[118][2]~regout\,
	datad => \Mux2058~7_combout\,
	combout => \Mux2058~8_combout\);

-- Location: LCFF_X20_Y22_N15
\dataMemory[198][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[198][2]~regout\);

-- Location: LCFF_X19_Y22_N15
\dataMemory[134][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[134][2]~regout\);

-- Location: LCFF_X19_Y22_N1
\dataMemory[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[6][2]~regout\);

-- Location: LCCOMB_X20_Y16_N2
\dataMemory[70][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[70][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[70][2]~feeder_combout\);

-- Location: LCFF_X20_Y16_N3
\dataMemory[70][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[70][2]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[70][2]~regout\);

-- Location: LCCOMB_X19_Y22_N0
\Mux2058~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~4_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[70][2]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[6][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[6][2]~regout\,
	datad => \dataMemory[70][2]~regout\,
	combout => \Mux2058~4_combout\);

-- Location: LCCOMB_X19_Y22_N14
\Mux2058~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2058~4_combout\ & (\dataMemory[198][2]~regout\)) # (!\Mux2058~4_combout\ & ((\dataMemory[134][2]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2058~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[198][2]~regout\,
	datac => \dataMemory[134][2]~regout\,
	datad => \Mux2058~4_combout\,
	combout => \Mux2058~5_combout\);

-- Location: LCFF_X18_Y20_N23
\dataMemory[214][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[214][2]~regout\);

-- Location: LCFF_X17_Y15_N1
\dataMemory[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[22][2]~regout\);

-- Location: LCCOMB_X12_Y15_N18
\dataMemory[150][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[150][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[150][2]~feeder_combout\);

-- Location: LCFF_X12_Y15_N19
\dataMemory[150][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[150][2]~feeder_combout\,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[150][2]~regout\);

-- Location: LCCOMB_X17_Y15_N0
\Mux2058~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~2_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[150][2]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[22][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[22][2]~regout\,
	datad => \dataMemory[150][2]~regout\,
	combout => \Mux2058~2_combout\);

-- Location: LCCOMB_X18_Y20_N22
\Mux2058~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~3_combout\ = (\ADDRESS~combout\(6) & ((\Mux2058~2_combout\ & ((\dataMemory[214][2]~regout\))) # (!\Mux2058~2_combout\ & (\dataMemory[86][2]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2058~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[86][2]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[214][2]~regout\,
	datad => \Mux2058~2_combout\,
	combout => \Mux2058~3_combout\);

-- Location: LCCOMB_X18_Y23_N0
\Mux2058~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~6_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2058~3_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux2058~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2058~5_combout\,
	datad => \Mux2058~3_combout\,
	combout => \Mux2058~6_combout\);

-- Location: LCCOMB_X18_Y23_N26
\Mux2058~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2058~6_combout\ & ((\Mux2058~8_combout\))) # (!\Mux2058~6_combout\ & (\Mux2058~1_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2058~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2058~1_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2058~8_combout\,
	datad => \Mux2058~6_combout\,
	combout => \Mux2058~9_combout\);

-- Location: LCFF_X10_Y21_N21
\dataMemory[82][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[82][2]~regout\);

-- Location: LCFF_X8_Y21_N15
\dataMemory[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[18][2]~regout\);

-- Location: LCFF_X8_Y21_N29
\dataMemory[146][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[146][2]~regout\);

-- Location: LCCOMB_X8_Y21_N14
\Mux2058~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[146][2]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[18][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[18][2]~regout\,
	datad => \dataMemory[146][2]~regout\,
	combout => \Mux2058~20_combout\);

-- Location: LCCOMB_X10_Y21_N20
\Mux2058~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2058~20_combout\ & (\dataMemory[210][2]~regout\)) # (!\Mux2058~20_combout\ & ((\dataMemory[82][2]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2058~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[210][2]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[82][2]~regout\,
	datad => \Mux2058~20_combout\,
	combout => \Mux2058~21_combout\);

-- Location: LCFF_X17_Y17_N5
\dataMemory[162][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[162][2]~regout\);

-- Location: LCFF_X17_Y17_N3
\dataMemory[34][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[34][2]~regout\);

-- Location: LCCOMB_X15_Y17_N8
\dataMemory[98][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[98][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[98][2]~feeder_combout\);

-- Location: LCFF_X15_Y17_N9
\dataMemory[98][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[98][2]~feeder_combout\,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[98][2]~regout\);

-- Location: LCCOMB_X17_Y17_N2
\Mux2058~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~22_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[98][2]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[34][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[34][2]~regout\,
	datad => \dataMemory[98][2]~regout\,
	combout => \Mux2058~22_combout\);

-- Location: LCCOMB_X17_Y17_N4
\Mux2058~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2058~22_combout\ & (\dataMemory[226][2]~regout\)) # (!\Mux2058~22_combout\ & ((\dataMemory[162][2]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2058~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[226][2]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[162][2]~regout\,
	datad => \Mux2058~22_combout\,
	combout => \Mux2058~23_combout\);

-- Location: LCFF_X24_Y18_N25
\dataMemory[130][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[130][2]~regout\);

-- Location: LCFF_X24_Y18_N27
\dataMemory[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[2][2]~regout\);

-- Location: LCCOMB_X25_Y18_N28
\dataMemory[66][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[66][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[66][2]~feeder_combout\);

-- Location: LCFF_X25_Y18_N29
\dataMemory[66][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[66][2]~feeder_combout\,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[66][2]~regout\);

-- Location: LCCOMB_X24_Y18_N26
\Mux2058~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~24_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[66][2]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[2][2]~regout\,
	datad => \dataMemory[66][2]~regout\,
	combout => \Mux2058~24_combout\);

-- Location: LCCOMB_X24_Y18_N24
\Mux2058~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~25_combout\ = (\ADDRESS~combout\(7) & ((\Mux2058~24_combout\ & (\dataMemory[194][2]~regout\)) # (!\Mux2058~24_combout\ & ((\dataMemory[130][2]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2058~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[194][2]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[130][2]~regout\,
	datad => \Mux2058~24_combout\,
	combout => \Mux2058~25_combout\);

-- Location: LCCOMB_X18_Y23_N20
\Mux2058~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~26_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & (\Mux2058~23_combout\)) # (!\ADDRESS~combout\(5) & ((\Mux2058~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2058~23_combout\,
	datad => \Mux2058~25_combout\,
	combout => \Mux2058~26_combout\);

-- Location: LCFF_X9_Y18_N7
\dataMemory[242][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[242][2]~regout\);

-- Location: LCFF_X9_Y16_N25
\dataMemory[114][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[114][2]~regout\);

-- Location: LCFF_X8_Y16_N29
\dataMemory[50][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[50][2]~regout\);

-- Location: LCFF_X8_Y16_N3
\dataMemory[178][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[178][2]~regout\);

-- Location: LCCOMB_X8_Y16_N28
\Mux2058~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~27_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[178][2]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[50][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[50][2]~regout\,
	datad => \dataMemory[178][2]~regout\,
	combout => \Mux2058~27_combout\);

-- Location: LCCOMB_X9_Y16_N24
\Mux2058~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2058~27_combout\ & (\dataMemory[242][2]~regout\)) # (!\Mux2058~27_combout\ & ((\dataMemory[114][2]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2058~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[242][2]~regout\,
	datac => \dataMemory[114][2]~regout\,
	datad => \Mux2058~27_combout\,
	combout => \Mux2058~28_combout\);

-- Location: LCCOMB_X18_Y23_N14
\Mux2058~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2058~26_combout\ & ((\Mux2058~28_combout\))) # (!\Mux2058~26_combout\ & (\Mux2058~21_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2058~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2058~21_combout\,
	datac => \Mux2058~26_combout\,
	datad => \Mux2058~28_combout\,
	combout => \Mux2058~29_combout\);

-- Location: LCFF_X12_Y23_N31
\dataMemory[90][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[90][2]~regout\);

-- Location: LCFF_X12_Y23_N21
\dataMemory[218][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[218][2]~regout\);

-- Location: LCFF_X8_Y22_N1
\dataMemory[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[26][2]~regout\);

-- Location: LCFF_X8_Y22_N19
\dataMemory[154][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[154][2]~regout\);

-- Location: LCCOMB_X8_Y22_N0
\Mux2058~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~10_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[154][2]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[26][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[26][2]~regout\,
	datad => \dataMemory[154][2]~regout\,
	combout => \Mux2058~10_combout\);

-- Location: LCCOMB_X12_Y23_N20
\Mux2058~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~11_combout\ = (\ADDRESS~combout\(6) & ((\Mux2058~10_combout\ & ((\dataMemory[218][2]~regout\))) # (!\Mux2058~10_combout\ & (\dataMemory[90][2]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2058~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[90][2]~regout\,
	datac => \dataMemory[218][2]~regout\,
	datad => \Mux2058~10_combout\,
	combout => \Mux2058~11_combout\);

-- Location: LCFF_X8_Y20_N9
\dataMemory[250][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[250][2]~regout\);

-- Location: LCFF_X7_Y18_N7
\dataMemory[58][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[58][2]~regout\);

-- Location: LCFF_X7_Y18_N29
\dataMemory[186][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[186][2]~regout\);

-- Location: LCCOMB_X7_Y18_N6
\Mux2058~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~17_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[186][2]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[58][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[58][2]~regout\,
	datad => \dataMemory[186][2]~regout\,
	combout => \Mux2058~17_combout\);

-- Location: LCCOMB_X8_Y20_N8
\Mux2058~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2058~17_combout\ & ((\dataMemory[250][2]~regout\))) # (!\Mux2058~17_combout\ & (\dataMemory[122][2]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2058~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[122][2]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[250][2]~regout\,
	datad => \Mux2058~17_combout\,
	combout => \Mux2058~18_combout\);

-- Location: LCFF_X16_Y23_N27
\dataMemory[202][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[202][2]~regout\);

-- Location: LCFF_X14_Y23_N11
\dataMemory[138][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[138][2]~regout\);

-- Location: LCFF_X14_Y23_N1
\dataMemory[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[10][2]~regout\);

-- Location: LCCOMB_X10_Y23_N24
\dataMemory[74][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[74][2]~feeder_combout\ = \WRDATA~combout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(10),
	combout => \dataMemory[74][2]~feeder_combout\);

-- Location: LCFF_X10_Y23_N25
\dataMemory[74][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[74][2]~feeder_combout\,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[74][2]~regout\);

-- Location: LCCOMB_X14_Y23_N0
\Mux2058~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~14_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[74][2]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[10][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[10][2]~regout\,
	datad => \dataMemory[74][2]~regout\,
	combout => \Mux2058~14_combout\);

-- Location: LCCOMB_X14_Y23_N10
\Mux2058~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2058~14_combout\ & (\dataMemory[202][2]~regout\)) # (!\Mux2058~14_combout\ & ((\dataMemory[138][2]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2058~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[202][2]~regout\,
	datac => \dataMemory[138][2]~regout\,
	datad => \Mux2058~14_combout\,
	combout => \Mux2058~15_combout\);

-- Location: LCFF_X15_Y24_N17
\dataMemory[170][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[170][2]~regout\);

-- Location: LCFF_X16_Y23_N17
\dataMemory[234][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[234][2]~regout\);

-- Location: LCFF_X16_Y18_N5
\dataMemory[42][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[42][2]~regout\);

-- Location: LCFF_X12_Y19_N25
\dataMemory[106][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(10),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[106][2]~regout\);

-- Location: LCCOMB_X16_Y18_N4
\Mux2058~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~12_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[106][2]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[42][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[42][2]~regout\,
	datad => \dataMemory[106][2]~regout\,
	combout => \Mux2058~12_combout\);

-- Location: LCCOMB_X16_Y23_N16
\Mux2058~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~13_combout\ = (\ADDRESS~combout\(7) & ((\Mux2058~12_combout\ & ((\dataMemory[234][2]~regout\))) # (!\Mux2058~12_combout\ & (\dataMemory[170][2]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2058~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[170][2]~regout\,
	datac => \dataMemory[234][2]~regout\,
	datad => \Mux2058~12_combout\,
	combout => \Mux2058~13_combout\);

-- Location: LCCOMB_X18_Y23_N12
\Mux2058~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~16_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\Mux2058~13_combout\))) # (!\ADDRESS~combout\(5) & (\Mux2058~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2058~15_combout\,
	datad => \Mux2058~13_combout\,
	combout => \Mux2058~16_combout\);

-- Location: LCCOMB_X18_Y23_N22
\Mux2058~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~19_combout\ = (\ADDRESS~combout\(4) & ((\Mux2058~16_combout\ & ((\Mux2058~18_combout\))) # (!\Mux2058~16_combout\ & (\Mux2058~11_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2058~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2058~11_combout\,
	datac => \Mux2058~18_combout\,
	datad => \Mux2058~16_combout\,
	combout => \Mux2058~19_combout\);

-- Location: LCCOMB_X18_Y23_N28
\Mux2058~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~30_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2058~19_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\Mux2058~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2058~29_combout\,
	datad => \Mux2058~19_combout\,
	combout => \Mux2058~30_combout\);

-- Location: LCCOMB_X18_Y23_N18
\Mux2058~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2058~41_combout\ = (\ADDRESS~combout\(2) & ((\Mux2058~30_combout\ & (\Mux2058~40_combout\)) # (!\Mux2058~30_combout\ & ((\Mux2058~9_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2058~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2058~40_combout\,
	datab => \Mux2058~9_combout\,
	datac => \ADDRESS~combout\(2),
	datad => \Mux2058~30_combout\,
	combout => \Mux2058~41_combout\);

-- Location: LCCOMB_X18_Y23_N4
\DATAOUT[10]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[10]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2058~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[10]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[10]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2058~41_combout\,
	combout => \DATAOUT[10]$latch~combout\);

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(11),
	combout => \WRDATA~combout\(11));

-- Location: LCFF_X16_Y19_N7
\dataMemory[150][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[150][3]~regout\);

-- Location: LCFF_X7_Y19_N9
\dataMemory[146][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[146][3]~regout\);

-- Location: LCFF_X7_Y19_N3
\dataMemory[154][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[154][3]~regout\);

-- Location: LCCOMB_X7_Y19_N8
\Mux2059~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~0_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[154][3]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[146][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[146][3]~regout\,
	datad => \dataMemory[154][3]~regout\,
	combout => \Mux2059~0_combout\);

-- Location: LCCOMB_X16_Y19_N6
\Mux2059~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~1_combout\ = (\ADDRESS~combout\(2) & ((\Mux2059~0_combout\ & (\dataMemory[158][3]~regout\)) # (!\Mux2059~0_combout\ & ((\dataMemory[150][3]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2059~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[158][3]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[150][3]~regout\,
	datad => \Mux2059~0_combout\,
	combout => \Mux2059~1_combout\);

-- Location: LCFF_X22_Y23_N3
\dataMemory[210][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[210][3]~regout\);

-- Location: LCFF_X21_Y19_N3
\dataMemory[214][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[214][3]~regout\);

-- Location: LCCOMB_X22_Y23_N2
\Mux2059~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~7_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[214][3]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[210][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[210][3]~regout\,
	datad => \dataMemory[214][3]~regout\,
	combout => \Mux2059~7_combout\);

-- Location: LCFF_X22_Y23_N29
\dataMemory[218][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[218][3]~regout\);

-- Location: LCCOMB_X21_Y13_N10
\dataMemory[222][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[222][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[222][3]~feeder_combout\);

-- Location: LCFF_X21_Y13_N11
\dataMemory[222][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[222][3]~feeder_combout\,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[222][3]~regout\);

-- Location: LCCOMB_X22_Y23_N28
\Mux2059~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~8_combout\ = (\ADDRESS~combout\(3) & ((\Mux2059~7_combout\ & ((\dataMemory[222][3]~regout\))) # (!\Mux2059~7_combout\ & (\dataMemory[218][3]~regout\)))) # (!\ADDRESS~combout\(3) & (\Mux2059~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2059~7_combout\,
	datac => \dataMemory[218][3]~regout\,
	datad => \dataMemory[222][3]~regout\,
	combout => \Mux2059~8_combout\);

-- Location: LCFF_X12_Y21_N25
\dataMemory[90][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[90][3]~regout\);

-- Location: LCFF_X21_Y21_N31
\dataMemory[94][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[94][3]~regout\);

-- Location: LCFF_X12_Y21_N7
\dataMemory[82][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[82][3]~regout\);

-- Location: LCFF_X15_Y21_N17
\dataMemory[86][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[86][3]~regout\);

-- Location: LCCOMB_X12_Y21_N6
\Mux2059~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~2_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[86][3]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[82][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[82][3]~regout\,
	datad => \dataMemory[86][3]~regout\,
	combout => \Mux2059~2_combout\);

-- Location: LCCOMB_X21_Y21_N30
\Mux2059~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~3_combout\ = (\ADDRESS~combout\(3) & ((\Mux2059~2_combout\ & ((\dataMemory[94][3]~regout\))) # (!\Mux2059~2_combout\ & (\dataMemory[90][3]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2059~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[90][3]~regout\,
	datac => \dataMemory[94][3]~regout\,
	datad => \Mux2059~2_combout\,
	combout => \Mux2059~3_combout\);

-- Location: LCFF_X18_Y19_N11
\dataMemory[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[22][3]~regout\);

-- Location: LCFF_X9_Y19_N31
\dataMemory[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[18][3]~regout\);

-- Location: LCFF_X8_Y19_N19
\dataMemory[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[26][3]~regout\);

-- Location: LCCOMB_X9_Y19_N30
\Mux2059~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[26][3]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[18][3]~regout\,
	datad => \dataMemory[26][3]~regout\,
	combout => \Mux2059~4_combout\);

-- Location: LCCOMB_X18_Y19_N10
\Mux2059~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2059~4_combout\ & (\dataMemory[30][3]~regout\)) # (!\Mux2059~4_combout\ & ((\dataMemory[22][3]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2059~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[30][3]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[22][3]~regout\,
	datad => \Mux2059~4_combout\,
	combout => \Mux2059~5_combout\);

-- Location: LCCOMB_X23_Y21_N30
\Mux2059~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~6_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux2059~3_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & ((\Mux2059~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2059~3_combout\,
	datad => \Mux2059~5_combout\,
	combout => \Mux2059~6_combout\);

-- Location: LCCOMB_X23_Y21_N28
\Mux2059~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~9_combout\ = (\ADDRESS~combout\(7) & ((\Mux2059~6_combout\ & ((\Mux2059~8_combout\))) # (!\Mux2059~6_combout\ & (\Mux2059~1_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2059~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2059~1_combout\,
	datac => \Mux2059~8_combout\,
	datad => \Mux2059~6_combout\,
	combout => \Mux2059~9_combout\);

-- Location: LCFF_X23_Y21_N15
\dataMemory[126][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[126][3]~regout\);

-- Location: LCFF_X22_Y17_N31
\dataMemory[62][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[62][3]~regout\);

-- Location: LCFF_X17_Y19_N7
\dataMemory[190][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[190][3]~regout\);

-- Location: LCCOMB_X22_Y17_N30
\Mux2059~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~38_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[190][3]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[62][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[62][3]~regout\,
	datad => \dataMemory[190][3]~regout\,
	combout => \Mux2059~38_combout\);

-- Location: LCCOMB_X23_Y21_N14
\Mux2059~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~39_combout\ = (\ADDRESS~combout\(6) & ((\Mux2059~38_combout\ & (\dataMemory[254][3]~regout\)) # (!\Mux2059~38_combout\ & ((\dataMemory[126][3]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2059~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[254][3]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[126][3]~regout\,
	datad => \Mux2059~38_combout\,
	combout => \Mux2059~39_combout\);

-- Location: LCFF_X21_Y16_N5
\dataMemory[246][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[246][3]~regout\);

-- Location: LCFF_X21_Y16_N27
\dataMemory[118][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[118][3]~regout\);

-- Location: LCFF_X19_Y13_N15
\dataMemory[54][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[54][3]~regout\);

-- Location: LCCOMB_X18_Y13_N24
\dataMemory[182][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[182][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[182][3]~feeder_combout\);

-- Location: LCFF_X18_Y13_N25
\dataMemory[182][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[182][3]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[182][3]~regout\);

-- Location: LCCOMB_X19_Y13_N14
\Mux2059~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~31_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[182][3]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[54][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[54][3]~regout\,
	datad => \dataMemory[182][3]~regout\,
	combout => \Mux2059~31_combout\);

-- Location: LCCOMB_X21_Y16_N26
\Mux2059~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2059~31_combout\ & (\dataMemory[246][3]~regout\)) # (!\Mux2059~31_combout\ & ((\dataMemory[118][3]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2059~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[246][3]~regout\,
	datac => \dataMemory[118][3]~regout\,
	datad => \Mux2059~31_combout\,
	combout => \Mux2059~32_combout\);

-- Location: LCFF_X21_Y18_N25
\dataMemory[250][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[250][3]~regout\);

-- Location: LCCOMB_X7_Y18_N4
\dataMemory[186][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[186][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[186][3]~feeder_combout\);

-- Location: LCFF_X7_Y18_N5
\dataMemory[186][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[186][3]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[186][3]~regout\);

-- Location: LCCOMB_X21_Y18_N24
\Mux2059~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~34_combout\ = (\Mux2059~33_combout\ & (((\dataMemory[250][3]~regout\)) # (!\ADDRESS~combout\(7)))) # (!\Mux2059~33_combout\ & (\ADDRESS~combout\(7) & ((\dataMemory[186][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2059~33_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[250][3]~regout\,
	datad => \dataMemory[186][3]~regout\,
	combout => \Mux2059~34_combout\);

-- Location: LCFF_X8_Y16_N11
\dataMemory[178][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[178][3]~regout\);

-- Location: LCFF_X8_Y16_N13
\dataMemory[50][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[50][3]~regout\);

-- Location: LCCOMB_X9_Y16_N2
\dataMemory[114][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[114][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[114][3]~feeder_combout\);

-- Location: LCFF_X9_Y16_N3
\dataMemory[114][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[114][3]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[114][3]~regout\);

-- Location: LCCOMB_X8_Y16_N12
\Mux2059~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~35_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[114][3]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[50][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[50][3]~regout\,
	datad => \dataMemory[114][3]~regout\,
	combout => \Mux2059~35_combout\);

-- Location: LCCOMB_X8_Y16_N10
\Mux2059~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2059~35_combout\ & (\dataMemory[242][3]~regout\)) # (!\Mux2059~35_combout\ & ((\dataMemory[178][3]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2059~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[242][3]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[178][3]~regout\,
	datad => \Mux2059~35_combout\,
	combout => \Mux2059~36_combout\);

-- Location: LCCOMB_X22_Y21_N16
\Mux2059~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~37_combout\ = (\ADDRESS~combout\(3) & ((\Mux2059~34_combout\) # ((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & (((!\ADDRESS~combout\(2) & \Mux2059~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2059~34_combout\,
	datac => \ADDRESS~combout\(2),
	datad => \Mux2059~36_combout\,
	combout => \Mux2059~37_combout\);

-- Location: LCCOMB_X23_Y21_N24
\Mux2059~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~40_combout\ = (\ADDRESS~combout\(2) & ((\Mux2059~37_combout\ & (\Mux2059~39_combout\)) # (!\Mux2059~37_combout\ & ((\Mux2059~32_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2059~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2059~39_combout\,
	datac => \Mux2059~32_combout\,
	datad => \Mux2059~37_combout\,
	combout => \Mux2059~40_combout\);

-- Location: LCFF_X16_Y21_N17
\dataMemory[234][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[234][3]~regout\);

-- Location: LCFF_X22_Y20_N3
\dataMemory[238][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[238][3]~regout\);

-- Location: LCFF_X21_Y17_N13
\dataMemory[226][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[226][3]~regout\);

-- Location: LCFF_X25_Y16_N1
\dataMemory[230][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[230][3]~regout\);

-- Location: LCCOMB_X21_Y17_N12
\Mux2059~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~17_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[230][3]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[226][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[226][3]~regout\,
	datad => \dataMemory[230][3]~regout\,
	combout => \Mux2059~17_combout\);

-- Location: LCCOMB_X22_Y20_N2
\Mux2059~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2059~17_combout\ & ((\dataMemory[238][3]~regout\))) # (!\Mux2059~17_combout\ & (\dataMemory[234][3]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2059~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[234][3]~regout\,
	datac => \dataMemory[238][3]~regout\,
	datad => \Mux2059~17_combout\,
	combout => \Mux2059~18_combout\);

-- Location: LCFF_X18_Y21_N23
\dataMemory[46][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[46][3]~regout\);

-- Location: LCFF_X18_Y21_N5
\dataMemory[38][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[38][3]~regout\);

-- Location: LCFF_X16_Y18_N13
\dataMemory[34][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[34][3]~regout\);

-- Location: LCFF_X16_Y18_N19
\dataMemory[42][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[42][3]~regout\);

-- Location: LCCOMB_X16_Y18_N12
\Mux2059~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~14_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[42][3]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[34][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[34][3]~regout\,
	datad => \dataMemory[42][3]~regout\,
	combout => \Mux2059~14_combout\);

-- Location: LCCOMB_X18_Y21_N4
\Mux2059~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2059~14_combout\ & (\dataMemory[46][3]~regout\)) # (!\Mux2059~14_combout\ & ((\dataMemory[38][3]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2059~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[46][3]~regout\,
	datac => \dataMemory[38][3]~regout\,
	datad => \Mux2059~14_combout\,
	combout => \Mux2059~15_combout\);

-- Location: LCFF_X20_Y14_N9
\dataMemory[174][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[174][3]~regout\);

-- Location: LCFF_X20_Y14_N11
\dataMemory[166][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[166][3]~regout\);

-- Location: LCFF_X19_Y14_N11
\dataMemory[162][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[162][3]~regout\);

-- Location: LCFF_X19_Y14_N1
\dataMemory[170][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[170][3]~regout\);

-- Location: LCCOMB_X19_Y14_N10
\Mux2059~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~12_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[170][3]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[162][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[162][3]~regout\,
	datad => \dataMemory[170][3]~regout\,
	combout => \Mux2059~12_combout\);

-- Location: LCCOMB_X20_Y14_N10
\Mux2059~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2059~12_combout\ & (\dataMemory[174][3]~regout\)) # (!\Mux2059~12_combout\ & ((\dataMemory[166][3]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2059~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[174][3]~regout\,
	datac => \dataMemory[166][3]~regout\,
	datad => \Mux2059~12_combout\,
	combout => \Mux2059~13_combout\);

-- Location: LCCOMB_X23_Y21_N26
\Mux2059~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~16_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\Mux2059~13_combout\))) # (!\ADDRESS~combout\(7) & (\Mux2059~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2059~15_combout\,
	datad => \Mux2059~13_combout\,
	combout => \Mux2059~16_combout\);

-- Location: LCCOMB_X23_Y21_N20
\Mux2059~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~19_combout\ = (\ADDRESS~combout\(6) & ((\Mux2059~16_combout\ & ((\Mux2059~18_combout\))) # (!\Mux2059~16_combout\ & (\Mux2059~11_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2059~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2059~11_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \Mux2059~18_combout\,
	datad => \Mux2059~16_combout\,
	combout => \Mux2059~19_combout\);

-- Location: LCCOMB_X24_Y16_N20
\dataMemory[206][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[206][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[206][3]~feeder_combout\);

-- Location: LCFF_X24_Y16_N21
\dataMemory[206][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[206][3]~feeder_combout\,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[206][3]~regout\);

-- Location: LCFF_X25_Y19_N11
\dataMemory[202][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[202][3]~regout\);

-- Location: LCFF_X24_Y20_N17
\dataMemory[194][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[194][3]~regout\);

-- Location: LCCOMB_X25_Y20_N24
\dataMemory[198][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[198][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[198][3]~feeder_combout\);

-- Location: LCFF_X25_Y20_N25
\dataMemory[198][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[198][3]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[198][3]~regout\);

-- Location: LCCOMB_X24_Y20_N16
\Mux2059~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[198][3]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[194][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[194][3]~regout\,
	datad => \dataMemory[198][3]~regout\,
	combout => \Mux2059~27_combout\);

-- Location: LCCOMB_X25_Y19_N10
\Mux2059~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~28_combout\ = (\ADDRESS~combout\(3) & ((\Mux2059~27_combout\ & (\dataMemory[206][3]~regout\)) # (!\Mux2059~27_combout\ & ((\dataMemory[202][3]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2059~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[206][3]~regout\,
	datac => \dataMemory[202][3]~regout\,
	datad => \Mux2059~27_combout\,
	combout => \Mux2059~28_combout\);

-- Location: LCFF_X24_Y19_N3
\dataMemory[78][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[78][3]~regout\);

-- Location: LCFF_X23_Y20_N7
\dataMemory[74][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[74][3]~regout\);

-- Location: LCFF_X25_Y18_N1
\dataMemory[66][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[66][3]~regout\);

-- Location: LCFF_X25_Y17_N1
\dataMemory[70][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[70][3]~regout\);

-- Location: LCCOMB_X25_Y18_N0
\Mux2059~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~20_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[70][3]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[66][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[66][3]~regout\,
	datad => \dataMemory[70][3]~regout\,
	combout => \Mux2059~20_combout\);

-- Location: LCCOMB_X24_Y21_N24
\Mux2059~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2059~20_combout\ & (\dataMemory[78][3]~regout\)) # (!\Mux2059~20_combout\ & ((\dataMemory[74][3]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2059~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[78][3]~regout\,
	datac => \dataMemory[74][3]~regout\,
	datad => \Mux2059~20_combout\,
	combout => \Mux2059~21_combout\);

-- Location: LCFF_X16_Y16_N7
\dataMemory[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[6][3]~regout\);

-- Location: LCFF_X16_Y17_N25
\dataMemory[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[14][3]~regout\);

-- Location: LCFF_X16_Y17_N31
\dataMemory[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[2][3]~regout\);

-- Location: LCFF_X15_Y15_N13
\dataMemory[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[10][3]~regout\);

-- Location: LCCOMB_X16_Y17_N30
\Mux2059~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[10][3]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[2][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[2][3]~regout\,
	datad => \dataMemory[10][3]~regout\,
	combout => \Mux2059~24_combout\);

-- Location: LCCOMB_X16_Y17_N24
\Mux2059~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~25_combout\ = (\ADDRESS~combout\(2) & ((\Mux2059~24_combout\ & ((\dataMemory[14][3]~regout\))) # (!\Mux2059~24_combout\ & (\dataMemory[6][3]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2059~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[6][3]~regout\,
	datac => \dataMemory[14][3]~regout\,
	datad => \Mux2059~24_combout\,
	combout => \Mux2059~25_combout\);

-- Location: LCFF_X9_Y17_N29
\dataMemory[130][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[130][3]~regout\);

-- Location: LCCOMB_X8_Y14_N16
\dataMemory[138][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[138][3]~feeder_combout\ = \WRDATA~combout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(11),
	combout => \dataMemory[138][3]~feeder_combout\);

-- Location: LCFF_X8_Y14_N17
\dataMemory[138][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[138][3]~feeder_combout\,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[138][3]~regout\);

-- Location: LCCOMB_X9_Y17_N28
\Mux2059~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~22_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[138][3]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[130][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[130][3]~regout\,
	datad => \dataMemory[138][3]~regout\,
	combout => \Mux2059~22_combout\);

-- Location: LCFF_X9_Y17_N27
\dataMemory[134][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[134][3]~regout\);

-- Location: LCFF_X15_Y16_N7
\dataMemory[142][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(11),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[142][3]~regout\);

-- Location: LCCOMB_X9_Y17_N26
\Mux2059~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2059~22_combout\ & ((\dataMemory[142][3]~regout\))) # (!\Mux2059~22_combout\ & (\dataMemory[134][3]~regout\)))) # (!\ADDRESS~combout\(2) & (\Mux2059~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2059~22_combout\,
	datac => \dataMemory[134][3]~regout\,
	datad => \dataMemory[142][3]~regout\,
	combout => \Mux2059~23_combout\);

-- Location: LCCOMB_X24_Y21_N26
\Mux2059~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~26_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\Mux2059~23_combout\))) # (!\ADDRESS~combout\(7) & (\Mux2059~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2059~25_combout\,
	datad => \Mux2059~23_combout\,
	combout => \Mux2059~26_combout\);

-- Location: LCCOMB_X24_Y21_N28
\Mux2059~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2059~26_combout\ & (\Mux2059~28_combout\)) # (!\Mux2059~26_combout\ & ((\Mux2059~21_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2059~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2059~28_combout\,
	datac => \Mux2059~21_combout\,
	datad => \Mux2059~26_combout\,
	combout => \Mux2059~29_combout\);

-- Location: LCCOMB_X24_Y21_N30
\Mux2059~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~30_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2059~19_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & ((\Mux2059~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2059~19_combout\,
	datad => \Mux2059~29_combout\,
	combout => \Mux2059~30_combout\);

-- Location: LCCOMB_X23_Y21_N10
\Mux2059~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2059~41_combout\ = (\ADDRESS~combout\(4) & ((\Mux2059~30_combout\ & ((\Mux2059~40_combout\))) # (!\Mux2059~30_combout\ & (\Mux2059~9_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2059~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2059~9_combout\,
	datac => \Mux2059~40_combout\,
	datad => \Mux2059~30_combout\,
	combout => \Mux2059~41_combout\);

-- Location: LCCOMB_X23_Y21_N4
\DATAOUT[11]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[11]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2059~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[11]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[11]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2059~41_combout\,
	combout => \DATAOUT[11]$latch~combout\);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(12),
	combout => \WRDATA~combout\(12));

-- Location: LCFF_X14_Y21_N17
\dataMemory[218][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[218][4]~regout\);

-- Location: LCFF_X15_Y23_N9
\dataMemory[202][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[202][4]~regout\);

-- Location: LCCOMB_X16_Y23_N20
\dataMemory[234][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[234][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[234][4]~feeder_combout\);

-- Location: LCFF_X16_Y23_N21
\dataMemory[234][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[234][4]~feeder_combout\,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[234][4]~regout\);

-- Location: LCCOMB_X15_Y23_N8
\Mux2060~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[234][4]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[202][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[202][4]~regout\,
	datad => \dataMemory[234][4]~regout\,
	combout => \Mux2060~31_combout\);

-- Location: LCCOMB_X14_Y21_N16
\Mux2060~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2060~31_combout\ & (\dataMemory[250][4]~regout\)) # (!\Mux2060~31_combout\ & ((\dataMemory[218][4]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2060~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[250][4]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[218][4]~regout\,
	datad => \Mux2060~31_combout\,
	combout => \Mux2060~32_combout\);

-- Location: LCCOMB_X22_Y14_N30
\dataMemory[254][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[254][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[254][4]~feeder_combout\);

-- Location: LCFF_X22_Y14_N31
\dataMemory[254][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[254][4]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[254][4]~regout\);

-- Location: LCFF_X22_Y20_N15
\dataMemory[238][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[238][4]~regout\);

-- Location: LCFF_X22_Y13_N25
\dataMemory[206][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[206][4]~regout\);

-- Location: LCCOMB_X21_Y13_N8
\dataMemory[222][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[222][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[222][4]~feeder_combout\);

-- Location: LCFF_X21_Y13_N9
\dataMemory[222][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[222][4]~feeder_combout\,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[222][4]~regout\);

-- Location: LCCOMB_X22_Y13_N24
\Mux2060~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~38_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[222][4]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[206][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[206][4]~regout\,
	datad => \dataMemory[222][4]~regout\,
	combout => \Mux2060~38_combout\);

-- Location: LCCOMB_X22_Y20_N14
\Mux2060~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~39_combout\ = (\ADDRESS~combout\(5) & ((\Mux2060~38_combout\ & (\dataMemory[254][4]~regout\)) # (!\Mux2060~38_combout\ & ((\dataMemory[238][4]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2060~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[254][4]~regout\,
	datac => \dataMemory[238][4]~regout\,
	datad => \Mux2060~38_combout\,
	combout => \Mux2060~39_combout\);

-- Location: LCCOMB_X25_Y20_N30
\dataMemory[230][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[230][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[230][4]~feeder_combout\);

-- Location: LCFF_X25_Y20_N31
\dataMemory[230][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[230][4]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[230][4]~regout\);

-- Location: LCFF_X22_Y20_N25
\dataMemory[246][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[246][4]~regout\);

-- Location: LCFF_X21_Y19_N31
\dataMemory[198][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[198][4]~regout\);

-- Location: LCCOMB_X21_Y19_N28
\dataMemory[214][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[214][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[214][4]~feeder_combout\);

-- Location: LCFF_X21_Y19_N29
\dataMemory[214][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[214][4]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[214][4]~regout\);

-- Location: LCCOMB_X21_Y19_N30
\Mux2060~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~33_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[214][4]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[198][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[198][4]~regout\,
	datad => \dataMemory[214][4]~regout\,
	combout => \Mux2060~33_combout\);

-- Location: LCCOMB_X22_Y20_N24
\Mux2060~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2060~33_combout\ & ((\dataMemory[246][4]~regout\))) # (!\Mux2060~33_combout\ & (\dataMemory[230][4]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2060~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[230][4]~regout\,
	datac => \dataMemory[246][4]~regout\,
	datad => \Mux2060~33_combout\,
	combout => \Mux2060~34_combout\);

-- Location: LCCOMB_X11_Y20_N22
\dataMemory[242][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[242][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[242][4]~feeder_combout\);

-- Location: LCFF_X11_Y20_N23
\dataMemory[242][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[242][4]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[242][4]~regout\);

-- Location: LCFF_X11_Y20_N25
\dataMemory[210][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[210][4]~regout\);

-- Location: LCFF_X11_Y18_N11
\dataMemory[194][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[194][4]~regout\);

-- Location: LCFF_X11_Y18_N1
\dataMemory[226][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[226][4]~regout\);

-- Location: LCCOMB_X11_Y18_N10
\Mux2060~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~35_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[226][4]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[194][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[194][4]~regout\,
	datad => \dataMemory[226][4]~regout\,
	combout => \Mux2060~35_combout\);

-- Location: LCCOMB_X11_Y20_N24
\Mux2060~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2060~35_combout\ & (\dataMemory[242][4]~regout\)) # (!\Mux2060~35_combout\ & ((\dataMemory[210][4]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2060~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[242][4]~regout\,
	datac => \dataMemory[210][4]~regout\,
	datad => \Mux2060~35_combout\,
	combout => \Mux2060~36_combout\);

-- Location: LCCOMB_X20_Y20_N14
\Mux2060~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~37_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2060~34_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2060~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2060~34_combout\,
	datad => \Mux2060~36_combout\,
	combout => \Mux2060~37_combout\);

-- Location: LCCOMB_X21_Y20_N6
\Mux2060~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2060~37_combout\ & ((\Mux2060~39_combout\))) # (!\Mux2060~37_combout\ & (\Mux2060~32_combout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2060~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2060~32_combout\,
	datac => \Mux2060~39_combout\,
	datad => \Mux2060~37_combout\,
	combout => \Mux2060~40_combout\);

-- Location: LCFF_X19_Y15_N21
\dataMemory[170][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[170][4]~regout\);

-- Location: LCFF_X19_Y14_N5
\dataMemory[162][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[162][4]~regout\);

-- Location: LCCOMB_X20_Y14_N2
\dataMemory[166][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[166][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[166][4]~feeder_combout\);

-- Location: LCFF_X20_Y14_N3
\dataMemory[166][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[166][4]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[166][4]~regout\);

-- Location: LCCOMB_X19_Y14_N4
\Mux2060~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~0_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[166][4]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[162][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[162][4]~regout\,
	datad => \dataMemory[166][4]~regout\,
	combout => \Mux2060~0_combout\);

-- Location: LCCOMB_X19_Y15_N20
\Mux2060~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~1_combout\ = (\ADDRESS~combout\(3) & ((\Mux2060~0_combout\ & (\dataMemory[174][4]~regout\)) # (!\Mux2060~0_combout\ & ((\dataMemory[170][4]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2060~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[174][4]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[170][4]~regout\,
	datad => \Mux2060~0_combout\,
	combout => \Mux2060~1_combout\);

-- Location: LCFF_X18_Y13_N19
\dataMemory[182][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[182][4]~regout\);

-- Location: LCFF_X10_Y15_N15
\dataMemory[178][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[178][4]~regout\);

-- Location: LCCOMB_X10_Y15_N12
\dataMemory[186][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[186][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[186][4]~feeder_combout\);

-- Location: LCFF_X10_Y15_N13
\dataMemory[186][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[186][4]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[186][4]~regout\);

-- Location: LCCOMB_X10_Y15_N14
\Mux2060~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~7_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[186][4]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[178][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[178][4]~regout\,
	datad => \dataMemory[186][4]~regout\,
	combout => \Mux2060~7_combout\);

-- Location: LCCOMB_X18_Y13_N18
\Mux2060~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~8_combout\ = (\ADDRESS~combout\(2) & ((\Mux2060~7_combout\ & (\dataMemory[190][4]~regout\)) # (!\Mux2060~7_combout\ & ((\dataMemory[182][4]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2060~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[190][4]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[182][4]~regout\,
	datad => \Mux2060~7_combout\,
	combout => \Mux2060~8_combout\);

-- Location: LCCOMB_X19_Y19_N30
\Mux2060~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~9_combout\ = (\Mux2060~6_combout\ & (((\Mux2060~8_combout\)) # (!\ADDRESS~combout\(5)))) # (!\Mux2060~6_combout\ & (\ADDRESS~combout\(5) & (\Mux2060~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2060~6_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2060~1_combout\,
	datad => \Mux2060~8_combout\,
	combout => \Mux2060~9_combout\);

-- Location: LCCOMB_X18_Y22_N8
\dataMemory[86][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[86][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[86][4]~feeder_combout\);

-- Location: LCFF_X18_Y22_N9
\dataMemory[86][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[86][4]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[86][4]~regout\);

-- Location: LCFF_X17_Y22_N17
\dataMemory[118][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[118][4]~regout\);

-- Location: LCFF_X16_Y22_N15
\dataMemory[70][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[70][4]~regout\);

-- Location: LCCOMB_X17_Y24_N16
\dataMemory[102][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[102][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[102][4]~feeder_combout\);

-- Location: LCFF_X17_Y24_N17
\dataMemory[102][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[102][4]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[102][4]~regout\);

-- Location: LCCOMB_X16_Y22_N14
\Mux2060~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~10_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[102][4]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[70][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[70][4]~regout\,
	datad => \dataMemory[102][4]~regout\,
	combout => \Mux2060~10_combout\);

-- Location: LCCOMB_X17_Y22_N16
\Mux2060~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~11_combout\ = (\ADDRESS~combout\(4) & ((\Mux2060~10_combout\ & ((\dataMemory[118][4]~regout\))) # (!\Mux2060~10_combout\ & (\dataMemory[86][4]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2060~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[86][4]~regout\,
	datac => \dataMemory[118][4]~regout\,
	datad => \Mux2060~10_combout\,
	combout => \Mux2060~11_combout\);

-- Location: LCFF_X17_Y21_N23
\dataMemory[98][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[98][4]~regout\);

-- Location: LCFF_X11_Y21_N13
\dataMemory[66][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[66][4]~regout\);

-- Location: LCFF_X10_Y21_N15
\dataMemory[82][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[82][4]~regout\);

-- Location: LCCOMB_X11_Y21_N12
\Mux2060~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~14_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[82][4]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[66][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[66][4]~regout\,
	datad => \dataMemory[82][4]~regout\,
	combout => \Mux2060~14_combout\);

-- Location: LCCOMB_X17_Y21_N22
\Mux2060~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~15_combout\ = (\ADDRESS~combout\(5) & ((\Mux2060~14_combout\ & (\dataMemory[114][4]~regout\)) # (!\Mux2060~14_combout\ & ((\dataMemory[98][4]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2060~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[114][4]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[98][4]~regout\,
	datad => \Mux2060~14_combout\,
	combout => \Mux2060~15_combout\);

-- Location: LCFF_X19_Y17_N31
\dataMemory[106][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[106][4]~regout\);

-- Location: LCFF_X11_Y17_N31
\dataMemory[74][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[74][4]~regout\);

-- Location: LCFF_X10_Y22_N11
\dataMemory[90][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[90][4]~regout\);

-- Location: LCCOMB_X11_Y17_N30
\Mux2060~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~12_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[90][4]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[74][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[74][4]~regout\,
	datad => \dataMemory[90][4]~regout\,
	combout => \Mux2060~12_combout\);

-- Location: LCCOMB_X19_Y17_N30
\Mux2060~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~13_combout\ = (\ADDRESS~combout\(5) & ((\Mux2060~12_combout\ & (\dataMemory[122][4]~regout\)) # (!\Mux2060~12_combout\ & ((\dataMemory[106][4]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2060~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[122][4]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[106][4]~regout\,
	datad => \Mux2060~12_combout\,
	combout => \Mux2060~13_combout\);

-- Location: LCCOMB_X19_Y17_N8
\Mux2060~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~16_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\Mux2060~13_combout\))) # (!\ADDRESS~combout\(3) & (\Mux2060~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2060~15_combout\,
	datad => \Mux2060~13_combout\,
	combout => \Mux2060~16_combout\);

-- Location: LCCOMB_X20_Y17_N24
\Mux2060~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~19_combout\ = (\ADDRESS~combout\(2) & ((\Mux2060~16_combout\ & (\Mux2060~18_combout\)) # (!\Mux2060~16_combout\ & ((\Mux2060~11_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2060~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2060~18_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2060~11_combout\,
	datad => \Mux2060~16_combout\,
	combout => \Mux2060~19_combout\);

-- Location: LCCOMB_X21_Y20_N12
\dataMemory[62][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[62][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[62][4]~feeder_combout\);

-- Location: LCFF_X21_Y20_N13
\dataMemory[62][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[62][4]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[62][4]~regout\);

-- Location: LCFF_X22_Y19_N7
\dataMemory[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[30][4]~regout\);

-- Location: LCFF_X23_Y14_N7
\dataMemory[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[14][4]~regout\);

-- Location: LCFF_X23_Y14_N29
\dataMemory[46][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[46][4]~regout\);

-- Location: LCCOMB_X23_Y14_N6
\Mux2060~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~27_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[46][4]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[14][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[14][4]~regout\,
	datad => \dataMemory[46][4]~regout\,
	combout => \Mux2060~27_combout\);

-- Location: LCCOMB_X22_Y19_N6
\Mux2060~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2060~27_combout\ & (\dataMemory[62][4]~regout\)) # (!\Mux2060~27_combout\ & ((\dataMemory[30][4]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2060~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[62][4]~regout\,
	datac => \dataMemory[30][4]~regout\,
	datad => \Mux2060~27_combout\,
	combout => \Mux2060~28_combout\);

-- Location: LCFF_X16_Y16_N9
\dataMemory[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[22][4]~regout\);

-- Location: LCFF_X16_Y16_N27
\dataMemory[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[6][4]~regout\);

-- Location: LCCOMB_X19_Y16_N30
\dataMemory[38][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[38][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[38][4]~feeder_combout\);

-- Location: LCFF_X19_Y16_N31
\dataMemory[38][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[38][4]~feeder_combout\,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[38][4]~regout\);

-- Location: LCCOMB_X16_Y16_N26
\Mux2060~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[38][4]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[6][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[6][4]~regout\,
	datad => \dataMemory[38][4]~regout\,
	combout => \Mux2060~22_combout\);

-- Location: LCCOMB_X16_Y16_N8
\Mux2060~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2060~22_combout\ & (\dataMemory[54][4]~regout\)) # (!\Mux2060~22_combout\ & ((\dataMemory[22][4]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2060~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[54][4]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[22][4]~regout\,
	datad => \Mux2060~22_combout\,
	combout => \Mux2060~23_combout\);

-- Location: LCFF_X14_Y15_N5
\dataMemory[50][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[50][4]~regout\);

-- Location: LCFF_X14_Y15_N11
\dataMemory[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[2][4]~regout\);

-- Location: LCFF_X10_Y19_N23
\dataMemory[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[18][4]~regout\);

-- Location: LCCOMB_X14_Y15_N10
\Mux2060~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[18][4]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[2][4]~regout\,
	datad => \dataMemory[18][4]~regout\,
	combout => \Mux2060~24_combout\);

-- Location: LCCOMB_X14_Y15_N4
\Mux2060~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2060~24_combout\ & ((\dataMemory[50][4]~regout\))) # (!\Mux2060~24_combout\ & (\dataMemory[34][4]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2060~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[34][4]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[50][4]~regout\,
	datad => \Mux2060~24_combout\,
	combout => \Mux2060~25_combout\);

-- Location: LCCOMB_X15_Y19_N4
\Mux2060~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~26_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2060~23_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2060~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2060~23_combout\,
	datad => \Mux2060~25_combout\,
	combout => \Mux2060~26_combout\);

-- Location: LCFF_X10_Y18_N27
\dataMemory[58][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[58][4]~regout\);

-- Location: LCFF_X16_Y15_N5
\dataMemory[42][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[42][4]~regout\);

-- Location: LCFF_X16_Y22_N5
\dataMemory[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(12),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[10][4]~regout\);

-- Location: LCCOMB_X9_Y22_N18
\dataMemory[26][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[26][4]~feeder_combout\ = \WRDATA~combout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(12),
	combout => \dataMemory[26][4]~feeder_combout\);

-- Location: LCFF_X9_Y22_N19
\dataMemory[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[26][4]~feeder_combout\,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[26][4]~regout\);

-- Location: LCCOMB_X16_Y22_N4
\Mux2060~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~20_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[26][4]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[10][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[10][4]~regout\,
	datad => \dataMemory[26][4]~regout\,
	combout => \Mux2060~20_combout\);

-- Location: LCCOMB_X16_Y15_N4
\Mux2060~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2060~20_combout\ & (\dataMemory[58][4]~regout\)) # (!\Mux2060~20_combout\ & ((\dataMemory[42][4]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2060~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[58][4]~regout\,
	datac => \dataMemory[42][4]~regout\,
	datad => \Mux2060~20_combout\,
	combout => \Mux2060~21_combout\);

-- Location: LCCOMB_X15_Y19_N2
\Mux2060~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~29_combout\ = (\ADDRESS~combout\(3) & ((\Mux2060~26_combout\ & (\Mux2060~28_combout\)) # (!\Mux2060~26_combout\ & ((\Mux2060~21_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2060~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2060~28_combout\,
	datac => \Mux2060~26_combout\,
	datad => \Mux2060~21_combout\,
	combout => \Mux2060~29_combout\);

-- Location: LCCOMB_X20_Y19_N26
\Mux2060~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~30_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & (\Mux2060~19_combout\)) # (!\ADDRESS~combout\(6) & ((\Mux2060~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2060~19_combout\,
	datad => \Mux2060~29_combout\,
	combout => \Mux2060~30_combout\);

-- Location: LCCOMB_X20_Y19_N28
\Mux2060~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2060~41_combout\ = (\ADDRESS~combout\(7) & ((\Mux2060~30_combout\ & (\Mux2060~40_combout\)) # (!\Mux2060~30_combout\ & ((\Mux2060~9_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2060~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2060~40_combout\,
	datac => \Mux2060~9_combout\,
	datad => \Mux2060~30_combout\,
	combout => \Mux2060~41_combout\);

-- Location: LCCOMB_X20_Y19_N20
\DATAOUT[12]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[12]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2060~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[12]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[12]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2060~41_combout\,
	combout => \DATAOUT[12]$latch~combout\);

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(13),
	combout => \WRDATA~combout\(13));

-- Location: LCFF_X21_Y13_N27
\dataMemory[222][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[222][5]~regout\);

-- Location: LCFF_X22_Y14_N1
\dataMemory[254][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[254][5]~regout\);

-- Location: LCCOMB_X21_Y13_N26
\Mux2061~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~39_combout\ = (\Mux2061~38_combout\ & (((\dataMemory[254][5]~regout\)) # (!\ADDRESS~combout\(4)))) # (!\Mux2061~38_combout\ & (\ADDRESS~combout\(4) & (\dataMemory[222][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2061~38_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[222][5]~regout\,
	datad => \dataMemory[254][5]~regout\,
	combout => \Mux2061~39_combout\);

-- Location: LCFF_X21_Y21_N29
\dataMemory[94][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[94][5]~regout\);

-- Location: LCFF_X21_Y21_N27
\dataMemory[126][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[126][5]~regout\);

-- Location: LCFF_X24_Y17_N15
\dataMemory[78][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[78][5]~regout\);

-- Location: LCCOMB_X25_Y17_N12
\dataMemory[110][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[110][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[110][5]~feeder_combout\);

-- Location: LCFF_X25_Y17_N13
\dataMemory[110][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[110][5]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[110][5]~regout\);

-- Location: LCCOMB_X24_Y17_N14
\Mux2061~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~33_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[110][5]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[78][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[78][5]~regout\,
	datad => \dataMemory[110][5]~regout\,
	combout => \Mux2061~33_combout\);

-- Location: LCCOMB_X21_Y21_N26
\Mux2061~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2061~33_combout\ & ((\dataMemory[126][5]~regout\))) # (!\Mux2061~33_combout\ & (\dataMemory[94][5]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2061~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[94][5]~regout\,
	datac => \dataMemory[126][5]~regout\,
	datad => \Mux2061~33_combout\,
	combout => \Mux2061~34_combout\);

-- Location: LCCOMB_X18_Y21_N20
\Mux2061~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~37_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7)) # (\Mux2061~34_combout\)))) # (!\ADDRESS~combout\(6) & (\Mux2061~36_combout\ & (!\ADDRESS~combout\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2061~36_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \ADDRESS~combout\(7),
	datad => \Mux2061~34_combout\,
	combout => \Mux2061~37_combout\);

-- Location: LCFF_X18_Y15_N23
\dataMemory[190][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[190][5]~regout\);

-- Location: LCFF_X20_Y15_N5
\dataMemory[174][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[174][5]~regout\);

-- Location: LCFF_X17_Y20_N19
\dataMemory[142][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[142][5]~regout\);

-- Location: LCFF_X17_Y19_N3
\dataMemory[158][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[158][5]~regout\);

-- Location: LCCOMB_X17_Y20_N18
\Mux2061~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~31_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[158][5]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[142][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[142][5]~regout\,
	datad => \dataMemory[158][5]~regout\,
	combout => \Mux2061~31_combout\);

-- Location: LCCOMB_X20_Y15_N4
\Mux2061~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2061~31_combout\ & (\dataMemory[190][5]~regout\)) # (!\Mux2061~31_combout\ & ((\dataMemory[174][5]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2061~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[190][5]~regout\,
	datac => \dataMemory[174][5]~regout\,
	datad => \Mux2061~31_combout\,
	combout => \Mux2061~32_combout\);

-- Location: LCCOMB_X18_Y21_N14
\Mux2061~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2061~37_combout\ & (\Mux2061~39_combout\)) # (!\Mux2061~37_combout\ & ((\Mux2061~32_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2061~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2061~39_combout\,
	datac => \Mux2061~37_combout\,
	datad => \Mux2061~32_combout\,
	combout => \Mux2061~40_combout\);

-- Location: LCFF_X17_Y17_N21
\dataMemory[162][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[162][5]~regout\);

-- Location: LCFF_X17_Y17_N27
\dataMemory[34][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[34][5]~regout\);

-- Location: LCCOMB_X17_Y13_N10
\dataMemory[98][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[98][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[98][5]~feeder_combout\);

-- Location: LCFF_X17_Y13_N11
\dataMemory[98][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[98][5]~feeder_combout\,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[98][5]~regout\);

-- Location: LCCOMB_X17_Y17_N26
\Mux2061~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~22_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[98][5]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[34][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[34][5]~regout\,
	datad => \dataMemory[98][5]~regout\,
	combout => \Mux2061~22_combout\);

-- Location: LCCOMB_X17_Y17_N20
\Mux2061~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2061~22_combout\ & (\dataMemory[226][5]~regout\)) # (!\Mux2061~22_combout\ & ((\dataMemory[162][5]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2061~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[226][5]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[162][5]~regout\,
	datad => \Mux2061~22_combout\,
	combout => \Mux2061~23_combout\);

-- Location: LCFF_X25_Y18_N17
\dataMemory[194][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[194][5]~regout\);

-- Location: LCFF_X24_Y18_N3
\dataMemory[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[2][5]~regout\);

-- Location: LCFF_X25_Y18_N31
\dataMemory[66][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[66][5]~regout\);

-- Location: LCCOMB_X24_Y18_N2
\Mux2061~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~24_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[66][5]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[2][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[2][5]~regout\,
	datad => \dataMemory[66][5]~regout\,
	combout => \Mux2061~24_combout\);

-- Location: LCCOMB_X25_Y18_N16
\Mux2061~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~25_combout\ = (\ADDRESS~combout\(7) & ((\Mux2061~24_combout\ & ((\dataMemory[194][5]~regout\))) # (!\Mux2061~24_combout\ & (\dataMemory[130][5]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2061~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[130][5]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[194][5]~regout\,
	datad => \Mux2061~24_combout\,
	combout => \Mux2061~25_combout\);

-- Location: LCCOMB_X17_Y17_N16
\Mux2061~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~26_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & (\Mux2061~23_combout\)) # (!\ADDRESS~combout\(5) & ((\Mux2061~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2061~23_combout\,
	datad => \Mux2061~25_combout\,
	combout => \Mux2061~26_combout\);

-- Location: LCFF_X7_Y20_N1
\dataMemory[82][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[82][5]~regout\);

-- Location: LCFF_X9_Y19_N1
\dataMemory[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[18][5]~regout\);

-- Location: LCFF_X7_Y19_N15
\dataMemory[146][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[146][5]~regout\);

-- Location: LCCOMB_X9_Y19_N0
\Mux2061~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[146][5]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[18][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[18][5]~regout\,
	datad => \dataMemory[146][5]~regout\,
	combout => \Mux2061~20_combout\);

-- Location: LCCOMB_X7_Y20_N0
\Mux2061~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2061~20_combout\ & (\dataMemory[210][5]~regout\)) # (!\Mux2061~20_combout\ & ((\dataMemory[82][5]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2061~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[210][5]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[82][5]~regout\,
	datad => \Mux2061~20_combout\,
	combout => \Mux2061~21_combout\);

-- Location: LCCOMB_X17_Y17_N30
\Mux2061~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2061~26_combout\ & (\Mux2061~28_combout\)) # (!\Mux2061~26_combout\ & ((\Mux2061~21_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2061~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2061~28_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2061~26_combout\,
	datad => \Mux2061~21_combout\,
	combout => \Mux2061~29_combout\);

-- Location: LCCOMB_X21_Y19_N0
\dataMemory[198][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[198][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[198][5]~feeder_combout\);

-- Location: LCFF_X21_Y19_N1
\dataMemory[198][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[198][5]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[198][5]~regout\);

-- Location: LCFF_X17_Y20_N21
\dataMemory[134][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[134][5]~regout\);

-- Location: LCFF_X19_Y22_N31
\dataMemory[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[6][5]~regout\);

-- Location: LCCOMB_X19_Y20_N14
\dataMemory[70][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[70][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[70][5]~feeder_combout\);

-- Location: LCFF_X19_Y20_N15
\dataMemory[70][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[70][5]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[70][5]~regout\);

-- Location: LCCOMB_X19_Y22_N30
\Mux2061~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~14_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[70][5]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[6][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[6][5]~regout\,
	datad => \dataMemory[70][5]~regout\,
	combout => \Mux2061~14_combout\);

-- Location: LCCOMB_X17_Y20_N20
\Mux2061~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2061~14_combout\ & (\dataMemory[198][5]~regout\)) # (!\Mux2061~14_combout\ & ((\dataMemory[134][5]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2061~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[198][5]~regout\,
	datac => \dataMemory[134][5]~regout\,
	datad => \Mux2061~14_combout\,
	combout => \Mux2061~15_combout\);

-- Location: LCFF_X22_Y22_N27
\dataMemory[214][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[214][5]~regout\);

-- Location: LCFF_X18_Y22_N11
\dataMemory[86][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[86][5]~regout\);

-- Location: LCFF_X19_Y18_N7
\dataMemory[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[22][5]~regout\);

-- Location: LCCOMB_X16_Y19_N4
\dataMemory[150][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[150][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[150][5]~feeder_combout\);

-- Location: LCFF_X16_Y19_N5
\dataMemory[150][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[150][5]~feeder_combout\,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[150][5]~regout\);

-- Location: LCCOMB_X19_Y18_N6
\Mux2061~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~12_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[150][5]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[22][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[22][5]~regout\,
	datad => \dataMemory[150][5]~regout\,
	combout => \Mux2061~12_combout\);

-- Location: LCCOMB_X18_Y22_N10
\Mux2061~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~13_combout\ = (\ADDRESS~combout\(6) & ((\Mux2061~12_combout\ & (\dataMemory[214][5]~regout\)) # (!\Mux2061~12_combout\ & ((\dataMemory[86][5]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2061~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[214][5]~regout\,
	datac => \dataMemory[86][5]~regout\,
	datad => \Mux2061~12_combout\,
	combout => \Mux2061~13_combout\);

-- Location: LCCOMB_X18_Y21_N24
\Mux2061~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~16_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2061~13_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux2061~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2061~15_combout\,
	datad => \Mux2061~13_combout\,
	combout => \Mux2061~16_combout\);

-- Location: LCCOMB_X19_Y19_N20
\dataMemory[166][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[166][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[166][5]~feeder_combout\);

-- Location: LCFF_X19_Y19_N21
\dataMemory[166][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[166][5]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[166][5]~regout\);

-- Location: LCFF_X20_Y22_N21
\dataMemory[230][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[230][5]~regout\);

-- Location: LCFF_X20_Y15_N27
\dataMemory[38][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[38][5]~regout\);

-- Location: LCCOMB_X25_Y15_N26
\dataMemory[102][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[102][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[102][5]~feeder_combout\);

-- Location: LCFF_X25_Y15_N27
\dataMemory[102][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[102][5]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[102][5]~regout\);

-- Location: LCCOMB_X20_Y15_N26
\Mux2061~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~10_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[102][5]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[38][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[38][5]~regout\,
	datad => \dataMemory[102][5]~regout\,
	combout => \Mux2061~10_combout\);

-- Location: LCCOMB_X20_Y22_N20
\Mux2061~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~11_combout\ = (\ADDRESS~combout\(7) & ((\Mux2061~10_combout\ & ((\dataMemory[230][5]~regout\))) # (!\Mux2061~10_combout\ & (\dataMemory[166][5]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2061~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[166][5]~regout\,
	datac => \dataMemory[230][5]~regout\,
	datad => \Mux2061~10_combout\,
	combout => \Mux2061~11_combout\);

-- Location: LCCOMB_X18_Y21_N6
\Mux2061~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2061~16_combout\ & (\Mux2061~18_combout\)) # (!\Mux2061~16_combout\ & ((\Mux2061~11_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2061~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2061~18_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2061~16_combout\,
	datad => \Mux2061~11_combout\,
	combout => \Mux2061~19_combout\);

-- Location: LCCOMB_X18_Y21_N16
\Mux2061~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~30_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2061~19_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\Mux2061~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2061~29_combout\,
	datad => \Mux2061~19_combout\,
	combout => \Mux2061~30_combout\);

-- Location: LCFF_X8_Y20_N15
\dataMemory[122][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[122][5]~regout\);

-- Location: LCFF_X7_Y18_N9
\dataMemory[58][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[58][5]~regout\);

-- Location: LCFF_X7_Y18_N23
\dataMemory[186][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[186][5]~regout\);

-- Location: LCCOMB_X7_Y18_N8
\Mux2061~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~7_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[186][5]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[58][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[58][5]~regout\,
	datad => \dataMemory[186][5]~regout\,
	combout => \Mux2061~7_combout\);

-- Location: LCCOMB_X8_Y20_N14
\Mux2061~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2061~7_combout\ & (\dataMemory[250][5]~regout\)) # (!\Mux2061~7_combout\ & ((\dataMemory[122][5]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2061~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[250][5]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[122][5]~regout\,
	datad => \Mux2061~7_combout\,
	combout => \Mux2061~8_combout\);

-- Location: LCFF_X16_Y20_N5
\dataMemory[138][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[138][5]~regout\);

-- Location: LCFF_X15_Y21_N7
\dataMemory[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[10][5]~regout\);

-- Location: LCFF_X11_Y17_N29
\dataMemory[74][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[74][5]~regout\);

-- Location: LCCOMB_X15_Y21_N6
\Mux2061~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~4_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[74][5]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[10][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[10][5]~regout\,
	datad => \dataMemory[74][5]~regout\,
	combout => \Mux2061~4_combout\);

-- Location: LCCOMB_X16_Y20_N4
\Mux2061~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2061~4_combout\ & (\dataMemory[202][5]~regout\)) # (!\Mux2061~4_combout\ & ((\dataMemory[138][5]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2061~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[202][5]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[138][5]~regout\,
	datad => \Mux2061~4_combout\,
	combout => \Mux2061~5_combout\);

-- Location: LCCOMB_X15_Y24_N22
\dataMemory[170][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[170][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[170][5]~feeder_combout\);

-- Location: LCFF_X15_Y24_N23
\dataMemory[170][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[170][5]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[170][5]~regout\);

-- Location: LCFF_X16_Y24_N27
\dataMemory[234][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[234][5]~regout\);

-- Location: LCFF_X16_Y18_N23
\dataMemory[42][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(13),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[42][5]~regout\);

-- Location: LCCOMB_X12_Y22_N6
\dataMemory[106][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[106][5]~feeder_combout\ = \WRDATA~combout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(13),
	combout => \dataMemory[106][5]~feeder_combout\);

-- Location: LCFF_X12_Y22_N7
\dataMemory[106][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[106][5]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[106][5]~regout\);

-- Location: LCCOMB_X16_Y18_N22
\Mux2061~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~2_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[106][5]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[42][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[42][5]~regout\,
	datad => \dataMemory[106][5]~regout\,
	combout => \Mux2061~2_combout\);

-- Location: LCCOMB_X16_Y24_N26
\Mux2061~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~3_combout\ = (\ADDRESS~combout\(7) & ((\Mux2061~2_combout\ & ((\dataMemory[234][5]~regout\))) # (!\Mux2061~2_combout\ & (\dataMemory[170][5]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2061~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[170][5]~regout\,
	datac => \dataMemory[234][5]~regout\,
	datad => \Mux2061~2_combout\,
	combout => \Mux2061~3_combout\);

-- Location: LCCOMB_X16_Y20_N18
\Mux2061~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~6_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2061~3_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\Mux2061~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2061~5_combout\,
	datad => \Mux2061~3_combout\,
	combout => \Mux2061~6_combout\);

-- Location: LCCOMB_X17_Y19_N24
\Mux2061~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~9_combout\ = (\ADDRESS~combout\(4) & ((\Mux2061~6_combout\ & ((\Mux2061~8_combout\))) # (!\Mux2061~6_combout\ & (\Mux2061~1_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2061~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2061~1_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2061~8_combout\,
	datad => \Mux2061~6_combout\,
	combout => \Mux2061~9_combout\);

-- Location: LCCOMB_X18_Y21_N28
\Mux2061~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2061~41_combout\ = (\ADDRESS~combout\(3) & ((\Mux2061~30_combout\ & (\Mux2061~40_combout\)) # (!\Mux2061~30_combout\ & ((\Mux2061~9_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2061~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2061~40_combout\,
	datac => \Mux2061~30_combout\,
	datad => \Mux2061~9_combout\,
	combout => \Mux2061~41_combout\);

-- Location: LCCOMB_X18_Y21_N30
\DATAOUT[13]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[13]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2061~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[13]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[13]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2061~41_combout\,
	combout => \DATAOUT[13]$latch~combout\);

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(14),
	combout => \WRDATA~combout\(14));

-- Location: LCFF_X19_Y17_N23
\dataMemory[106][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[106][6]~regout\);

-- Location: LCFF_X24_Y21_N9
\dataMemory[98][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[98][6]~regout\);

-- Location: LCCOMB_X24_Y22_N20
\dataMemory[102][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[102][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[102][6]~feeder_combout\);

-- Location: LCFF_X24_Y22_N21
\dataMemory[102][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[102][6]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[102][6]~regout\);

-- Location: LCCOMB_X24_Y21_N8
\Mux2062~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~0_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[102][6]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[98][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[98][6]~regout\,
	datad => \dataMemory[102][6]~regout\,
	combout => \Mux2062~0_combout\);

-- Location: LCCOMB_X19_Y17_N22
\Mux2062~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~1_combout\ = (\ADDRESS~combout\(3) & ((\Mux2062~0_combout\ & (\dataMemory[110][6]~regout\)) # (!\Mux2062~0_combout\ & ((\dataMemory[106][6]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2062~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[110][6]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[106][6]~regout\,
	datad => \Mux2062~0_combout\,
	combout => \Mux2062~1_combout\);

-- Location: LCFF_X12_Y22_N21
\dataMemory[234][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[234][6]~regout\);

-- Location: LCFF_X12_Y17_N17
\dataMemory[226][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[226][6]~regout\);

-- Location: LCFF_X12_Y17_N27
\dataMemory[230][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[230][6]~regout\);

-- Location: LCCOMB_X12_Y17_N16
\Mux2062~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~7_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[230][6]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[226][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[226][6]~regout\,
	datad => \dataMemory[230][6]~regout\,
	combout => \Mux2062~7_combout\);

-- Location: LCCOMB_X12_Y22_N20
\Mux2062~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~8_combout\ = (\ADDRESS~combout\(3) & ((\Mux2062~7_combout\ & (\dataMemory[238][6]~regout\)) # (!\Mux2062~7_combout\ & ((\dataMemory[234][6]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2062~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[238][6]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[234][6]~regout\,
	datad => \Mux2062~7_combout\,
	combout => \Mux2062~8_combout\);

-- Location: LCFF_X20_Y21_N5
\dataMemory[174][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[174][6]~regout\);

-- Location: LCFF_X19_Y15_N29
\dataMemory[162][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[162][6]~regout\);

-- Location: LCFF_X19_Y15_N19
\dataMemory[170][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[170][6]~regout\);

-- Location: LCCOMB_X19_Y15_N28
\Mux2062~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~2_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[170][6]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[162][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[162][6]~regout\,
	datad => \dataMemory[170][6]~regout\,
	combout => \Mux2062~2_combout\);

-- Location: LCCOMB_X20_Y21_N4
\Mux2062~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2062~2_combout\ & ((\dataMemory[174][6]~regout\))) # (!\Mux2062~2_combout\ & (\dataMemory[166][6]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2062~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[166][6]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[174][6]~regout\,
	datad => \Mux2062~2_combout\,
	combout => \Mux2062~3_combout\);

-- Location: LCCOMB_X21_Y15_N26
\dataMemory[46][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[46][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[46][6]~feeder_combout\);

-- Location: LCFF_X21_Y15_N27
\dataMemory[46][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[46][6]~feeder_combout\,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[46][6]~regout\);

-- Location: LCFF_X16_Y13_N11
\dataMemory[38][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[38][6]~regout\);

-- Location: LCFF_X16_Y15_N23
\dataMemory[34][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[34][6]~regout\);

-- Location: LCFF_X16_Y15_N13
\dataMemory[42][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[42][6]~regout\);

-- Location: LCCOMB_X16_Y15_N22
\Mux2062~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[42][6]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[34][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[34][6]~regout\,
	datad => \dataMemory[42][6]~regout\,
	combout => \Mux2062~4_combout\);

-- Location: LCCOMB_X16_Y13_N10
\Mux2062~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2062~4_combout\ & (\dataMemory[46][6]~regout\)) # (!\Mux2062~4_combout\ & ((\dataMemory[38][6]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2062~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[46][6]~regout\,
	datac => \dataMemory[38][6]~regout\,
	datad => \Mux2062~4_combout\,
	combout => \Mux2062~5_combout\);

-- Location: LCCOMB_X20_Y21_N18
\Mux2062~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~6_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2062~3_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2062~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2062~3_combout\,
	datac => \Mux2062~5_combout\,
	datad => \ADDRESS~combout\(7),
	combout => \Mux2062~6_combout\);

-- Location: LCCOMB_X20_Y21_N28
\Mux2062~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~9_combout\ = (\ADDRESS~combout\(6) & ((\Mux2062~6_combout\ & ((\Mux2062~8_combout\))) # (!\Mux2062~6_combout\ & (\Mux2062~1_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2062~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2062~1_combout\,
	datac => \Mux2062~8_combout\,
	datad => \Mux2062~6_combout\,
	combout => \Mux2062~9_combout\);

-- Location: LCFF_X21_Y16_N17
\dataMemory[118][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[118][6]~regout\);

-- Location: LCFF_X17_Y15_N31
\dataMemory[54][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[54][6]~regout\);

-- Location: LCFF_X18_Y15_N25
\dataMemory[182][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[182][6]~regout\);

-- Location: LCCOMB_X17_Y15_N30
\Mux2062~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~31_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[182][6]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[54][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[54][6]~regout\,
	datad => \dataMemory[182][6]~regout\,
	combout => \Mux2062~31_combout\);

-- Location: LCCOMB_X21_Y16_N16
\Mux2062~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2062~31_combout\ & (\dataMemory[246][6]~regout\)) # (!\Mux2062~31_combout\ & ((\dataMemory[118][6]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2062~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[246][6]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[118][6]~regout\,
	datad => \Mux2062~31_combout\,
	combout => \Mux2062~32_combout\);

-- Location: LCFF_X8_Y18_N25
\dataMemory[186][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[186][6]~regout\);

-- Location: LCFF_X21_Y18_N23
\dataMemory[250][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[250][6]~regout\);

-- Location: LCFF_X10_Y18_N15
\dataMemory[58][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[58][6]~regout\);

-- Location: LCFF_X10_Y18_N29
\dataMemory[122][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[122][6]~regout\);

-- Location: LCCOMB_X10_Y18_N14
\Mux2062~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~33_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[122][6]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[58][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[58][6]~regout\,
	datad => \dataMemory[122][6]~regout\,
	combout => \Mux2062~33_combout\);

-- Location: LCCOMB_X21_Y18_N22
\Mux2062~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2062~33_combout\ & ((\dataMemory[250][6]~regout\))) # (!\Mux2062~33_combout\ & (\dataMemory[186][6]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2062~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[186][6]~regout\,
	datac => \dataMemory[250][6]~regout\,
	datad => \Mux2062~33_combout\,
	combout => \Mux2062~34_combout\);

-- Location: LCCOMB_X20_Y21_N2
\Mux2062~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~37_combout\ = (\ADDRESS~combout\(2) & (((\ADDRESS~combout\(3))))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\Mux2062~34_combout\))) # (!\ADDRESS~combout\(3) & (\Mux2062~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2062~36_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \ADDRESS~combout\(3),
	datad => \Mux2062~34_combout\,
	combout => \Mux2062~37_combout\);

-- Location: LCCOMB_X20_Y21_N24
\Mux2062~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~40_combout\ = (\ADDRESS~combout\(2) & ((\Mux2062~37_combout\ & (\Mux2062~39_combout\)) # (!\Mux2062~37_combout\ & ((\Mux2062~32_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2062~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2062~39_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2062~32_combout\,
	datad => \Mux2062~37_combout\,
	combout => \Mux2062~40_combout\);

-- Location: LCCOMB_X24_Y13_N24
\dataMemory[206][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[206][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[206][6]~feeder_combout\);

-- Location: LCFF_X24_Y13_N25
\dataMemory[206][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[206][6]~feeder_combout\,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[206][6]~regout\);

-- Location: LCFF_X24_Y16_N7
\dataMemory[202][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[202][6]~regout\);

-- Location: LCFF_X24_Y20_N9
\dataMemory[194][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[194][6]~regout\);

-- Location: LCFF_X24_Y20_N23
\dataMemory[198][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[198][6]~regout\);

-- Location: LCCOMB_X24_Y20_N8
\Mux2062~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[198][6]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[194][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[194][6]~regout\,
	datad => \dataMemory[198][6]~regout\,
	combout => \Mux2062~27_combout\);

-- Location: LCCOMB_X24_Y16_N6
\Mux2062~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~28_combout\ = (\ADDRESS~combout\(3) & ((\Mux2062~27_combout\ & (\dataMemory[206][6]~regout\)) # (!\Mux2062~27_combout\ & ((\dataMemory[202][6]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2062~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[206][6]~regout\,
	datac => \dataMemory[202][6]~regout\,
	datad => \Mux2062~27_combout\,
	combout => \Mux2062~28_combout\);

-- Location: LCFF_X23_Y20_N15
\dataMemory[66][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[66][6]~regout\);

-- Location: LCCOMB_X19_Y20_N28
\dataMemory[70][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[70][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[70][6]~feeder_combout\);

-- Location: LCFF_X19_Y20_N29
\dataMemory[70][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[70][6]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[70][6]~regout\);

-- Location: LCCOMB_X23_Y20_N14
\Mux2062~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~20_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[70][6]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[66][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[66][6]~regout\,
	datad => \dataMemory[70][6]~regout\,
	combout => \Mux2062~20_combout\);

-- Location: LCFF_X23_Y20_N1
\dataMemory[74][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[74][6]~regout\);

-- Location: LCCOMB_X24_Y19_N4
\dataMemory[78][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[78][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[78][6]~feeder_combout\);

-- Location: LCFF_X24_Y19_N5
\dataMemory[78][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[78][6]~feeder_combout\,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[78][6]~regout\);

-- Location: LCCOMB_X23_Y20_N0
\Mux2062~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2062~20_combout\ & ((\dataMemory[78][6]~regout\))) # (!\Mux2062~20_combout\ & (\dataMemory[74][6]~regout\)))) # (!\ADDRESS~combout\(3) & (\Mux2062~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2062~20_combout\,
	datac => \dataMemory[74][6]~regout\,
	datad => \dataMemory[78][6]~regout\,
	combout => \Mux2062~21_combout\);

-- Location: LCFF_X17_Y20_N9
\dataMemory[134][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[134][6]~regout\);

-- Location: LCFF_X16_Y20_N23
\dataMemory[130][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[130][6]~regout\);

-- Location: LCCOMB_X16_Y20_N22
\Mux2062~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~22_combout\ = (\ADDRESS~combout\(3) & ((\dataMemory[138][6]~regout\) # ((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & (((\dataMemory[130][6]~regout\ & !\ADDRESS~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[138][6]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[130][6]~regout\,
	datad => \ADDRESS~combout\(2),
	combout => \Mux2062~22_combout\);

-- Location: LCCOMB_X17_Y20_N8
\Mux2062~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2062~22_combout\ & (\dataMemory[142][6]~regout\)) # (!\Mux2062~22_combout\ & ((\dataMemory[134][6]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2062~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[142][6]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[134][6]~regout\,
	datad => \Mux2062~22_combout\,
	combout => \Mux2062~23_combout\);

-- Location: LCFF_X16_Y16_N5
\dataMemory[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[6][6]~regout\);

-- Location: LCFF_X16_Y17_N29
\dataMemory[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[14][6]~regout\);

-- Location: LCFF_X16_Y17_N11
\dataMemory[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[2][6]~regout\);

-- Location: LCCOMB_X15_Y21_N14
\dataMemory[10][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[10][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[10][6]~feeder_combout\);

-- Location: LCFF_X15_Y21_N15
\dataMemory[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[10][6]~feeder_combout\,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[10][6]~regout\);

-- Location: LCCOMB_X16_Y17_N10
\Mux2062~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[10][6]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[2][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[2][6]~regout\,
	datad => \dataMemory[10][6]~regout\,
	combout => \Mux2062~24_combout\);

-- Location: LCCOMB_X16_Y17_N28
\Mux2062~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~25_combout\ = (\ADDRESS~combout\(2) & ((\Mux2062~24_combout\ & ((\dataMemory[14][6]~regout\))) # (!\Mux2062~24_combout\ & (\dataMemory[6][6]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2062~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[6][6]~regout\,
	datac => \dataMemory[14][6]~regout\,
	datad => \Mux2062~24_combout\,
	combout => \Mux2062~25_combout\);

-- Location: LCCOMB_X20_Y21_N12
\Mux2062~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~26_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2062~23_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2062~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2062~23_combout\,
	datac => \ADDRESS~combout\(7),
	datad => \Mux2062~25_combout\,
	combout => \Mux2062~26_combout\);

-- Location: LCCOMB_X20_Y21_N14
\Mux2062~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2062~26_combout\ & (\Mux2062~28_combout\)) # (!\Mux2062~26_combout\ & ((\Mux2062~21_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2062~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2062~28_combout\,
	datac => \Mux2062~21_combout\,
	datad => \Mux2062~26_combout\,
	combout => \Mux2062~29_combout\);

-- Location: LCFF_X7_Y17_N5
\dataMemory[150][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[150][6]~regout\);

-- Location: LCFF_X7_Y17_N31
\dataMemory[158][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[158][6]~regout\);

-- Location: LCFF_X8_Y17_N21
\dataMemory[146][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[146][6]~regout\);

-- Location: LCFF_X8_Y17_N31
\dataMemory[154][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[154][6]~regout\);

-- Location: LCCOMB_X8_Y17_N20
\Mux2062~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~10_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[154][6]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[146][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[146][6]~regout\,
	datad => \dataMemory[154][6]~regout\,
	combout => \Mux2062~10_combout\);

-- Location: LCCOMB_X7_Y17_N30
\Mux2062~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~11_combout\ = (\ADDRESS~combout\(2) & ((\Mux2062~10_combout\ & ((\dataMemory[158][6]~regout\))) # (!\Mux2062~10_combout\ & (\dataMemory[150][6]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2062~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[150][6]~regout\,
	datac => \dataMemory[158][6]~regout\,
	datad => \Mux2062~10_combout\,
	combout => \Mux2062~11_combout\);

-- Location: LCFF_X20_Y21_N17
\dataMemory[222][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[222][6]~regout\);

-- Location: LCFF_X22_Y22_N9
\dataMemory[214][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[214][6]~regout\);

-- Location: LCFF_X21_Y22_N15
\dataMemory[210][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[210][6]~regout\);

-- Location: LCCOMB_X21_Y22_N14
\Mux2062~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~17_combout\ = (\ADDRESS~combout\(3) & (((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & (\dataMemory[214][6]~regout\)) # (!\ADDRESS~combout\(2) & ((\dataMemory[210][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[214][6]~regout\,
	datac => \dataMemory[210][6]~regout\,
	datad => \ADDRESS~combout\(2),
	combout => \Mux2062~17_combout\);

-- Location: LCCOMB_X20_Y21_N16
\Mux2062~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2062~17_combout\ & ((\dataMemory[222][6]~regout\))) # (!\Mux2062~17_combout\ & (\dataMemory[218][6]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2062~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[218][6]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[222][6]~regout\,
	datad => \Mux2062~17_combout\,
	combout => \Mux2062~18_combout\);

-- Location: LCCOMB_X19_Y21_N22
\dataMemory[94][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[94][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[94][6]~feeder_combout\);

-- Location: LCFF_X19_Y21_N23
\dataMemory[94][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[94][6]~feeder_combout\,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[94][6]~regout\);

-- Location: LCFF_X12_Y21_N13
\dataMemory[90][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[90][6]~regout\);

-- Location: LCFF_X12_Y21_N11
\dataMemory[82][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[82][6]~regout\);

-- Location: LCCOMB_X15_Y21_N4
\dataMemory[86][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[86][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[86][6]~feeder_combout\);

-- Location: LCFF_X15_Y21_N5
\dataMemory[86][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[86][6]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[86][6]~regout\);

-- Location: LCCOMB_X12_Y21_N10
\Mux2062~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~12_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[86][6]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[82][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[82][6]~regout\,
	datad => \dataMemory[86][6]~regout\,
	combout => \Mux2062~12_combout\);

-- Location: LCCOMB_X12_Y21_N12
\Mux2062~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~13_combout\ = (\ADDRESS~combout\(3) & ((\Mux2062~12_combout\ & (\dataMemory[94][6]~regout\)) # (!\Mux2062~12_combout\ & ((\dataMemory[90][6]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2062~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[94][6]~regout\,
	datac => \dataMemory[90][6]~regout\,
	datad => \Mux2062~12_combout\,
	combout => \Mux2062~13_combout\);

-- Location: LCCOMB_X22_Y19_N4
\dataMemory[30][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[30][6]~feeder_combout\ = \WRDATA~combout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(14),
	combout => \dataMemory[30][6]~feeder_combout\);

-- Location: LCFF_X22_Y19_N5
\dataMemory[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[30][6]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[30][6]~regout\);

-- Location: LCFF_X18_Y19_N15
\dataMemory[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[22][6]~regout\);

-- Location: LCFF_X9_Y19_N19
\dataMemory[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[18][6]~regout\);

-- Location: LCFF_X8_Y19_N9
\dataMemory[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(14),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[26][6]~regout\);

-- Location: LCCOMB_X9_Y19_N18
\Mux2062~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~14_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[26][6]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[18][6]~regout\,
	datad => \dataMemory[26][6]~regout\,
	combout => \Mux2062~14_combout\);

-- Location: LCCOMB_X18_Y19_N14
\Mux2062~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2062~14_combout\ & (\dataMemory[30][6]~regout\)) # (!\Mux2062~14_combout\ & ((\dataMemory[22][6]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2062~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[30][6]~regout\,
	datac => \dataMemory[22][6]~regout\,
	datad => \Mux2062~14_combout\,
	combout => \Mux2062~15_combout\);

-- Location: LCCOMB_X20_Y21_N26
\Mux2062~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~16_combout\ = (\ADDRESS~combout\(6) & ((\Mux2062~13_combout\) # ((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & (((!\ADDRESS~combout\(7) & \Mux2062~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2062~13_combout\,
	datac => \ADDRESS~combout\(7),
	datad => \Mux2062~15_combout\,
	combout => \Mux2062~16_combout\);

-- Location: LCCOMB_X20_Y21_N22
\Mux2062~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~19_combout\ = (\ADDRESS~combout\(7) & ((\Mux2062~16_combout\ & ((\Mux2062~18_combout\))) # (!\Mux2062~16_combout\ & (\Mux2062~11_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2062~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2062~11_combout\,
	datac => \Mux2062~18_combout\,
	datad => \Mux2062~16_combout\,
	combout => \Mux2062~19_combout\);

-- Location: LCCOMB_X20_Y21_N0
\Mux2062~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~30_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2062~19_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux2062~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2062~29_combout\,
	datad => \Mux2062~19_combout\,
	combout => \Mux2062~30_combout\);

-- Location: LCCOMB_X20_Y21_N6
\Mux2062~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2062~41_combout\ = (\ADDRESS~combout\(5) & ((\Mux2062~30_combout\ & ((\Mux2062~40_combout\))) # (!\Mux2062~30_combout\ & (\Mux2062~9_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2062~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2062~9_combout\,
	datac => \Mux2062~40_combout\,
	datad => \Mux2062~30_combout\,
	combout => \Mux2062~41_combout\);

-- Location: LCCOMB_X20_Y21_N20
\DATAOUT[14]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[14]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2062~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[14]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[14]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2062~41_combout\,
	combout => \DATAOUT[14]$latch~combout\);

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(15),
	combout => \WRDATA~combout\(15));

-- Location: LCFF_X17_Y22_N19
\dataMemory[86][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[86][7]~regout\);

-- Location: LCFF_X16_Y22_N19
\dataMemory[70][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[70][7]~regout\);

-- Location: LCFF_X17_Y24_N27
\dataMemory[102][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[102][7]~regout\);

-- Location: LCCOMB_X16_Y22_N18
\Mux2063~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~0_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[102][7]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[70][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[70][7]~regout\,
	datad => \dataMemory[102][7]~regout\,
	combout => \Mux2063~0_combout\);

-- Location: LCCOMB_X17_Y22_N18
\Mux2063~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~1_combout\ = (\ADDRESS~combout\(4) & ((\Mux2063~0_combout\ & (\dataMemory[118][7]~regout\)) # (!\Mux2063~0_combout\ & ((\dataMemory[86][7]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2063~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[118][7]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[86][7]~regout\,
	datad => \Mux2063~0_combout\,
	combout => \Mux2063~1_combout\);

-- Location: LCCOMB_X9_Y18_N16
\dataMemory[114][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[114][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[114][7]~feeder_combout\);

-- Location: LCFF_X9_Y18_N17
\dataMemory[114][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[114][7]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[114][7]~regout\);

-- Location: LCFF_X15_Y17_N31
\dataMemory[98][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[98][7]~regout\);

-- Location: LCFF_X11_Y21_N5
\dataMemory[66][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[66][7]~regout\);

-- Location: LCCOMB_X12_Y21_N2
\dataMemory[82][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[82][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[82][7]~feeder_combout\);

-- Location: LCFF_X12_Y21_N3
\dataMemory[82][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[82][7]~feeder_combout\,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[82][7]~regout\);

-- Location: LCCOMB_X11_Y21_N4
\Mux2063~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~4_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[82][7]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[66][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[66][7]~regout\,
	datad => \dataMemory[82][7]~regout\,
	combout => \Mux2063~4_combout\);

-- Location: LCCOMB_X15_Y17_N30
\Mux2063~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~5_combout\ = (\ADDRESS~combout\(5) & ((\Mux2063~4_combout\ & (\dataMemory[114][7]~regout\)) # (!\Mux2063~4_combout\ & ((\dataMemory[98][7]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2063~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[114][7]~regout\,
	datac => \dataMemory[98][7]~regout\,
	datad => \Mux2063~4_combout\,
	combout => \Mux2063~5_combout\);

-- Location: LCCOMB_X12_Y19_N26
\dataMemory[106][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[106][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[106][7]~feeder_combout\);

-- Location: LCFF_X12_Y19_N27
\dataMemory[106][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[106][7]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[106][7]~regout\);

-- Location: LCFF_X11_Y17_N25
\dataMemory[122][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[122][7]~regout\);

-- Location: LCFF_X11_Y17_N27
\dataMemory[74][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[74][7]~regout\);

-- Location: LCCOMB_X12_Y21_N4
\dataMemory[90][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[90][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[90][7]~feeder_combout\);

-- Location: LCFF_X12_Y21_N5
\dataMemory[90][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[90][7]~feeder_combout\,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[90][7]~regout\);

-- Location: LCCOMB_X11_Y17_N26
\Mux2063~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~2_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[90][7]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[74][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[74][7]~regout\,
	datad => \dataMemory[90][7]~regout\,
	combout => \Mux2063~2_combout\);

-- Location: LCCOMB_X11_Y17_N24
\Mux2063~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~3_combout\ = (\ADDRESS~combout\(5) & ((\Mux2063~2_combout\ & ((\dataMemory[122][7]~regout\))) # (!\Mux2063~2_combout\ & (\dataMemory[106][7]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2063~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[106][7]~regout\,
	datac => \dataMemory[122][7]~regout\,
	datad => \Mux2063~2_combout\,
	combout => \Mux2063~3_combout\);

-- Location: LCCOMB_X16_Y17_N14
\Mux2063~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~6_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\Mux2063~3_combout\))) # (!\ADDRESS~combout\(3) & (\Mux2063~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2063~5_combout\,
	datad => \Mux2063~3_combout\,
	combout => \Mux2063~6_combout\);

-- Location: LCFF_X23_Y18_N19
\dataMemory[126][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[126][7]~regout\);

-- Location: LCFF_X23_Y18_N17
\dataMemory[94][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[94][7]~regout\);

-- Location: LCFF_X24_Y17_N1
\dataMemory[78][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[78][7]~regout\);

-- Location: LCCOMB_X25_Y17_N28
\dataMemory[110][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[110][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[110][7]~feeder_combout\);

-- Location: LCFF_X25_Y17_N29
\dataMemory[110][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[110][7]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[110][7]~regout\);

-- Location: LCCOMB_X24_Y17_N0
\Mux2063~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~7_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[110][7]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[78][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[78][7]~regout\,
	datad => \dataMemory[110][7]~regout\,
	combout => \Mux2063~7_combout\);

-- Location: LCCOMB_X23_Y18_N16
\Mux2063~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~8_combout\ = (\ADDRESS~combout\(4) & ((\Mux2063~7_combout\ & (\dataMemory[126][7]~regout\)) # (!\Mux2063~7_combout\ & ((\dataMemory[94][7]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2063~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[126][7]~regout\,
	datac => \dataMemory[94][7]~regout\,
	datad => \Mux2063~7_combout\,
	combout => \Mux2063~8_combout\);

-- Location: LCCOMB_X16_Y17_N4
\Mux2063~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~9_combout\ = (\ADDRESS~combout\(2) & ((\Mux2063~6_combout\ & ((\Mux2063~8_combout\))) # (!\Mux2063~6_combout\ & (\Mux2063~1_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2063~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2063~1_combout\,
	datac => \Mux2063~6_combout\,
	datad => \Mux2063~8_combout\,
	combout => \Mux2063~9_combout\);

-- Location: LCFF_X17_Y19_N19
\dataMemory[190][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[190][7]~regout\);

-- Location: LCFF_X11_Y15_N25
\dataMemory[178][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[178][7]~regout\);

-- Location: LCFF_X11_Y15_N27
\dataMemory[186][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[186][7]~regout\);

-- Location: LCCOMB_X11_Y15_N24
\Mux2063~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~17_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[186][7]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[178][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[178][7]~regout\,
	datad => \dataMemory[186][7]~regout\,
	combout => \Mux2063~17_combout\);

-- Location: LCCOMB_X17_Y19_N18
\Mux2063~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~18_combout\ = (\ADDRESS~combout\(2) & ((\Mux2063~17_combout\ & ((\dataMemory[190][7]~regout\))) # (!\Mux2063~17_combout\ & (\dataMemory[182][7]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2063~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[182][7]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[190][7]~regout\,
	datad => \Mux2063~17_combout\,
	combout => \Mux2063~18_combout\);

-- Location: LCFF_X16_Y20_N29
\dataMemory[138][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[138][7]~regout\);

-- Location: LCFF_X16_Y20_N3
\dataMemory[130][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[130][7]~regout\);

-- Location: LCCOMB_X16_Y20_N2
\Mux2063~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~14_combout\ = (\ADDRESS~combout\(3) & (((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & (\dataMemory[134][7]~regout\)) # (!\ADDRESS~combout\(2) & ((\dataMemory[130][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[134][7]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[130][7]~regout\,
	datad => \ADDRESS~combout\(2),
	combout => \Mux2063~14_combout\);

-- Location: LCCOMB_X16_Y20_N28
\Mux2063~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~15_combout\ = (\ADDRESS~combout\(3) & ((\Mux2063~14_combout\ & (\dataMemory[142][7]~regout\)) # (!\Mux2063~14_combout\ & ((\dataMemory[138][7]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2063~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[142][7]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[138][7]~regout\,
	datad => \Mux2063~14_combout\,
	combout => \Mux2063~15_combout\);

-- Location: LCFF_X16_Y19_N3
\dataMemory[150][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[150][7]~regout\);

-- Location: LCFF_X7_Y19_N23
\dataMemory[146][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[146][7]~regout\);

-- Location: LCFF_X7_Y19_N29
\dataMemory[154][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[154][7]~regout\);

-- Location: LCCOMB_X7_Y19_N22
\Mux2063~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~12_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[154][7]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[146][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[146][7]~regout\,
	datad => \dataMemory[154][7]~regout\,
	combout => \Mux2063~12_combout\);

-- Location: LCCOMB_X16_Y19_N2
\Mux2063~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2063~12_combout\ & (\dataMemory[158][7]~regout\)) # (!\Mux2063~12_combout\ & ((\dataMemory[150][7]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2063~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[158][7]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[150][7]~regout\,
	datad => \Mux2063~12_combout\,
	combout => \Mux2063~13_combout\);

-- Location: LCCOMB_X16_Y20_N8
\Mux2063~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~16_combout\ = (\ADDRESS~combout\(5) & (((\ADDRESS~combout\(4))))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\Mux2063~13_combout\))) # (!\ADDRESS~combout\(4) & (\Mux2063~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2063~15_combout\,
	datac => \ADDRESS~combout\(4),
	datad => \Mux2063~13_combout\,
	combout => \Mux2063~16_combout\);

-- Location: LCFF_X20_Y15_N3
\dataMemory[174][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[174][7]~regout\);

-- Location: LCFF_X19_Y15_N13
\dataMemory[162][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[162][7]~regout\);

-- Location: LCCOMB_X19_Y19_N16
\dataMemory[166][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[166][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[166][7]~feeder_combout\);

-- Location: LCFF_X19_Y19_N17
\dataMemory[166][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[166][7]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[166][7]~regout\);

-- Location: LCCOMB_X19_Y15_N12
\Mux2063~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~10_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[166][7]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[162][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[162][7]~regout\,
	datad => \dataMemory[166][7]~regout\,
	combout => \Mux2063~10_combout\);

-- Location: LCCOMB_X20_Y15_N2
\Mux2063~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux2063~10_combout\ & ((\dataMemory[174][7]~regout\))) # (!\Mux2063~10_combout\ & (\dataMemory[170][7]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2063~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[170][7]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[174][7]~regout\,
	datad => \Mux2063~10_combout\,
	combout => \Mux2063~11_combout\);

-- Location: LCCOMB_X16_Y20_N14
\Mux2063~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2063~16_combout\ & (\Mux2063~18_combout\)) # (!\Mux2063~16_combout\ & ((\Mux2063~11_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2063~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2063~18_combout\,
	datac => \Mux2063~16_combout\,
	datad => \Mux2063~11_combout\,
	combout => \Mux2063~19_combout\);

-- Location: LCCOMB_X10_Y18_N20
\dataMemory[58][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[58][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[58][7]~feeder_combout\);

-- Location: LCFF_X10_Y18_N21
\dataMemory[58][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[58][7]~feeder_combout\,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[58][7]~regout\);

-- Location: LCFF_X16_Y18_N21
\dataMemory[42][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[42][7]~regout\);

-- Location: LCFF_X15_Y21_N25
\dataMemory[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[10][7]~regout\);

-- Location: LCCOMB_X8_Y19_N10
\dataMemory[26][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[26][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[26][7]~feeder_combout\);

-- Location: LCFF_X8_Y19_N11
\dataMemory[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[26][7]~feeder_combout\,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[26][7]~regout\);

-- Location: LCCOMB_X15_Y21_N24
\Mux2063~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~20_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[26][7]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[10][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[10][7]~regout\,
	datad => \dataMemory[26][7]~regout\,
	combout => \Mux2063~20_combout\);

-- Location: LCCOMB_X16_Y18_N20
\Mux2063~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2063~20_combout\ & (\dataMemory[58][7]~regout\)) # (!\Mux2063~20_combout\ & ((\dataMemory[42][7]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2063~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[58][7]~regout\,
	datac => \dataMemory[42][7]~regout\,
	datad => \Mux2063~20_combout\,
	combout => \Mux2063~21_combout\);

-- Location: LCCOMB_X17_Y15_N24
\dataMemory[54][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[54][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[54][7]~feeder_combout\);

-- Location: LCFF_X17_Y15_N25
\dataMemory[54][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[54][7]~feeder_combout\,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[54][7]~regout\);

-- Location: LCFF_X16_Y16_N15
\dataMemory[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[22][7]~regout\);

-- Location: LCFF_X16_Y16_N1
\dataMemory[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[6][7]~regout\);

-- Location: LCCOMB_X16_Y13_N28
\dataMemory[38][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[38][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[38][7]~feeder_combout\);

-- Location: LCFF_X16_Y13_N29
\dataMemory[38][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[38][7]~feeder_combout\,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[38][7]~regout\);

-- Location: LCCOMB_X16_Y16_N0
\Mux2063~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[38][7]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[6][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[6][7]~regout\,
	datad => \dataMemory[38][7]~regout\,
	combout => \Mux2063~22_combout\);

-- Location: LCCOMB_X16_Y16_N14
\Mux2063~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2063~22_combout\ & (\dataMemory[54][7]~regout\)) # (!\Mux2063~22_combout\ & ((\dataMemory[22][7]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2063~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[54][7]~regout\,
	datac => \dataMemory[22][7]~regout\,
	datad => \Mux2063~22_combout\,
	combout => \Mux2063~23_combout\);

-- Location: LCCOMB_X14_Y15_N6
\dataMemory[50][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[50][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[50][7]~feeder_combout\);

-- Location: LCFF_X14_Y15_N7
\dataMemory[50][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[50][7]~feeder_combout\,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[50][7]~regout\);

-- Location: LCFF_X15_Y17_N29
\dataMemory[34][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[34][7]~regout\);

-- Location: LCFF_X10_Y17_N25
\dataMemory[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[2][7]~regout\);

-- Location: LCFF_X10_Y19_N17
\dataMemory[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[18][7]~regout\);

-- Location: LCCOMB_X10_Y17_N24
\Mux2063~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[18][7]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[2][7]~regout\,
	datad => \dataMemory[18][7]~regout\,
	combout => \Mux2063~24_combout\);

-- Location: LCCOMB_X15_Y17_N28
\Mux2063~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2063~24_combout\ & (\dataMemory[50][7]~regout\)) # (!\Mux2063~24_combout\ & ((\dataMemory[34][7]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2063~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[50][7]~regout\,
	datac => \dataMemory[34][7]~regout\,
	datad => \Mux2063~24_combout\,
	combout => \Mux2063~25_combout\);

-- Location: LCCOMB_X16_Y20_N0
\Mux2063~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~26_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & (\Mux2063~23_combout\)) # (!\ADDRESS~combout\(2) & ((\Mux2063~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2063~23_combout\,
	datad => \Mux2063~25_combout\,
	combout => \Mux2063~26_combout\);

-- Location: LCCOMB_X16_Y20_N30
\Mux2063~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~29_combout\ = (\ADDRESS~combout\(3) & ((\Mux2063~26_combout\ & (\Mux2063~28_combout\)) # (!\Mux2063~26_combout\ & ((\Mux2063~21_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2063~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2063~28_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2063~21_combout\,
	datad => \Mux2063~26_combout\,
	combout => \Mux2063~29_combout\);

-- Location: LCCOMB_X16_Y20_N24
\Mux2063~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~30_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2063~19_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2063~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2063~19_combout\,
	datad => \Mux2063~29_combout\,
	combout => \Mux2063~30_combout\);

-- Location: LCFF_X21_Y14_N9
\dataMemory[238][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[238][7]~regout\);

-- Location: LCFF_X20_Y13_N23
\dataMemory[206][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[206][7]~regout\);

-- Location: LCFF_X21_Y13_N25
\dataMemory[222][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[222][7]~regout\);

-- Location: LCCOMB_X20_Y13_N22
\Mux2063~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~38_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[222][7]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[206][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[206][7]~regout\,
	datad => \dataMemory[222][7]~regout\,
	combout => \Mux2063~38_combout\);

-- Location: LCCOMB_X21_Y14_N8
\Mux2063~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~39_combout\ = (\ADDRESS~combout\(5) & ((\Mux2063~38_combout\ & (\dataMemory[254][7]~regout\)) # (!\Mux2063~38_combout\ & ((\dataMemory[238][7]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2063~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[254][7]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[238][7]~regout\,
	datad => \Mux2063~38_combout\,
	combout => \Mux2063~39_combout\);

-- Location: LCFF_X11_Y20_N29
\dataMemory[242][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[242][7]~regout\);

-- Location: LCFF_X12_Y24_N13
\dataMemory[210][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[210][7]~regout\);

-- Location: LCFF_X12_Y20_N13
\dataMemory[194][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[194][7]~regout\);

-- Location: LCFF_X12_Y17_N23
\dataMemory[226][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[226][7]~regout\);

-- Location: LCCOMB_X12_Y20_N12
\Mux2063~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~35_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[226][7]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[194][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[194][7]~regout\,
	datad => \dataMemory[226][7]~regout\,
	combout => \Mux2063~35_combout\);

-- Location: LCCOMB_X12_Y24_N12
\Mux2063~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2063~35_combout\ & (\dataMemory[242][7]~regout\)) # (!\Mux2063~35_combout\ & ((\dataMemory[210][7]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2063~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[242][7]~regout\,
	datac => \dataMemory[210][7]~regout\,
	datad => \Mux2063~35_combout\,
	combout => \Mux2063~36_combout\);

-- Location: LCCOMB_X21_Y24_N0
\dataMemory[230][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[230][7]~feeder_combout\ = \WRDATA~combout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(15),
	combout => \dataMemory[230][7]~feeder_combout\);

-- Location: LCFF_X21_Y24_N1
\dataMemory[230][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[230][7]~feeder_combout\,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[230][7]~regout\);

-- Location: LCFF_X21_Y24_N11
\dataMemory[246][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[246][7]~regout\);

-- Location: LCFF_X21_Y19_N13
\dataMemory[198][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[198][7]~regout\);

-- Location: LCFF_X21_Y19_N19
\dataMemory[214][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(15),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[214][7]~regout\);

-- Location: LCCOMB_X21_Y19_N12
\Mux2063~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~33_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[214][7]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[198][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[198][7]~regout\,
	datad => \dataMemory[214][7]~regout\,
	combout => \Mux2063~33_combout\);

-- Location: LCCOMB_X21_Y24_N10
\Mux2063~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2063~33_combout\ & ((\dataMemory[246][7]~regout\))) # (!\Mux2063~33_combout\ & (\dataMemory[230][7]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2063~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[230][7]~regout\,
	datac => \dataMemory[246][7]~regout\,
	datad => \Mux2063~33_combout\,
	combout => \Mux2063~34_combout\);

-- Location: LCCOMB_X16_Y24_N28
\Mux2063~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~37_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2063~34_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\Mux2063~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2063~36_combout\,
	datad => \Mux2063~34_combout\,
	combout => \Mux2063~37_combout\);

-- Location: LCCOMB_X16_Y24_N6
\Mux2063~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2063~37_combout\ & ((\Mux2063~39_combout\))) # (!\Mux2063~37_combout\ & (\Mux2063~32_combout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2063~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2063~32_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2063~39_combout\,
	datad => \Mux2063~37_combout\,
	combout => \Mux2063~40_combout\);

-- Location: LCCOMB_X16_Y20_N6
\Mux2063~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2063~41_combout\ = (\ADDRESS~combout\(6) & ((\Mux2063~30_combout\ & ((\Mux2063~40_combout\))) # (!\Mux2063~30_combout\ & (\Mux2063~9_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2063~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2063~9_combout\,
	datac => \Mux2063~30_combout\,
	datad => \Mux2063~40_combout\,
	combout => \Mux2063~41_combout\);

-- Location: LCCOMB_X16_Y20_N10
\DATAOUT[15]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[15]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2063~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[15]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[15]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2063~41_combout\,
	combout => \DATAOUT[15]$latch~combout\);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(16),
	combout => \WRDATA~combout\(16));

-- Location: LCCOMB_X17_Y16_N4
\dataMemory[253][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[253][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[253][0]~feeder_combout\);

-- Location: LCFF_X17_Y16_N5
\dataMemory[253][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[253][0]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[253][0]~regout\);

-- Location: LCFF_X17_Y16_N19
\dataMemory[221][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[221][0]~regout\);

-- Location: LCFF_X20_Y13_N7
\dataMemory[205][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[205][0]~regout\);

-- Location: LCFF_X20_Y13_N13
\dataMemory[237][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[237][0]~regout\);

-- Location: LCCOMB_X20_Y13_N6
\Mux2064~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~38_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[237][0]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[205][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[205][0]~regout\,
	datad => \dataMemory[237][0]~regout\,
	combout => \Mux2064~38_combout\);

-- Location: LCCOMB_X17_Y16_N18
\Mux2064~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~39_combout\ = (\ADDRESS~combout\(4) & ((\Mux2064~38_combout\ & (\dataMemory[253][0]~regout\)) # (!\Mux2064~38_combout\ & ((\dataMemory[221][0]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2064~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[253][0]~regout\,
	datac => \dataMemory[221][0]~regout\,
	datad => \Mux2064~38_combout\,
	combout => \Mux2064~39_combout\);

-- Location: LCFF_X23_Y17_N1
\dataMemory[45][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[45][0]~regout\);

-- Location: LCFF_X23_Y17_N3
\dataMemory[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[13][0]~regout\);

-- Location: LCCOMB_X22_Y19_N24
\dataMemory[29][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[29][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[29][0]~feeder_combout\);

-- Location: LCFF_X22_Y19_N25
\dataMemory[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[29][0]~feeder_combout\,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[29][0]~regout\);

-- Location: LCCOMB_X23_Y17_N2
\Mux2064~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~35_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[29][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[13][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[13][0]~regout\,
	datad => \dataMemory[29][0]~regout\,
	combout => \Mux2064~35_combout\);

-- Location: LCCOMB_X23_Y17_N0
\Mux2064~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~36_combout\ = (\ADDRESS~combout\(5) & ((\Mux2064~35_combout\ & (\dataMemory[61][0]~regout\)) # (!\Mux2064~35_combout\ & ((\dataMemory[45][0]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2064~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[61][0]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[45][0]~regout\,
	datad => \Mux2064~35_combout\,
	combout => \Mux2064~36_combout\);

-- Location: LCCOMB_X21_Y21_N16
\dataMemory[93][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[93][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[93][0]~feeder_combout\);

-- Location: LCFF_X21_Y21_N17
\dataMemory[93][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[93][0]~feeder_combout\,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[93][0]~regout\);

-- Location: LCFF_X22_Y18_N1
\dataMemory[125][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[125][0]~regout\);

-- Location: LCFF_X24_Y17_N31
\dataMemory[77][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[77][0]~regout\);

-- Location: LCCOMB_X25_Y17_N2
\dataMemory[109][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[109][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[109][0]~feeder_combout\);

-- Location: LCFF_X25_Y17_N3
\dataMemory[109][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[109][0]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[109][0]~regout\);

-- Location: LCCOMB_X24_Y17_N30
\Mux2064~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~33_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[109][0]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[77][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[77][0]~regout\,
	datad => \dataMemory[109][0]~regout\,
	combout => \Mux2064~33_combout\);

-- Location: LCCOMB_X22_Y18_N0
\Mux2064~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2064~33_combout\ & ((\dataMemory[125][0]~regout\))) # (!\Mux2064~33_combout\ & (\dataMemory[93][0]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2064~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[93][0]~regout\,
	datac => \dataMemory[125][0]~regout\,
	datad => \Mux2064~33_combout\,
	combout => \Mux2064~34_combout\);

-- Location: LCCOMB_X22_Y18_N16
\Mux2064~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~37_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7)) # (\Mux2064~34_combout\)))) # (!\ADDRESS~combout\(6) & (\Mux2064~36_combout\ & (!\ADDRESS~combout\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2064~36_combout\,
	datac => \ADDRESS~combout\(7),
	datad => \Mux2064~34_combout\,
	combout => \Mux2064~37_combout\);

-- Location: LCFF_X19_Y24_N25
\dataMemory[189][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[189][0]~regout\);

-- Location: LCFF_X18_Y16_N3
\dataMemory[173][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[173][0]~regout\);

-- Location: LCFF_X18_Y16_N29
\dataMemory[141][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[141][0]~regout\);

-- Location: LCFF_X17_Y19_N21
\dataMemory[157][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[157][0]~regout\);

-- Location: LCCOMB_X18_Y16_N28
\Mux2064~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[157][0]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[141][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[141][0]~regout\,
	datad => \dataMemory[157][0]~regout\,
	combout => \Mux2064~31_combout\);

-- Location: LCCOMB_X18_Y16_N2
\Mux2064~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2064~31_combout\ & (\dataMemory[189][0]~regout\)) # (!\Mux2064~31_combout\ & ((\dataMemory[173][0]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2064~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[189][0]~regout\,
	datac => \dataMemory[173][0]~regout\,
	datad => \Mux2064~31_combout\,
	combout => \Mux2064~32_combout\);

-- Location: LCCOMB_X21_Y18_N12
\Mux2064~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2064~37_combout\ & (\Mux2064~39_combout\)) # (!\Mux2064~37_combout\ & ((\Mux2064~32_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2064~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2064~39_combout\,
	datac => \Mux2064~37_combout\,
	datad => \Mux2064~32_combout\,
	combout => \Mux2064~40_combout\);

-- Location: LCFF_X10_Y21_N17
\dataMemory[81][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[81][0]~regout\);

-- Location: LCFF_X8_Y21_N21
\dataMemory[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[17][0]~regout\);

-- Location: LCCOMB_X7_Y21_N16
\dataMemory[145][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[145][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[145][0]~feeder_combout\);

-- Location: LCFF_X7_Y21_N17
\dataMemory[145][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[145][0]~feeder_combout\,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[145][0]~regout\);

-- Location: LCCOMB_X8_Y21_N20
\Mux2064~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[145][0]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[17][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[17][0]~regout\,
	datad => \dataMemory[145][0]~regout\,
	combout => \Mux2064~20_combout\);

-- Location: LCCOMB_X10_Y21_N16
\Mux2064~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2064~20_combout\ & (\dataMemory[209][0]~regout\)) # (!\Mux2064~20_combout\ & ((\dataMemory[81][0]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2064~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[209][0]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[81][0]~regout\,
	datad => \Mux2064~20_combout\,
	combout => \Mux2064~21_combout\);

-- Location: LCCOMB_X6_Y16_N16
\dataMemory[241][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[241][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[241][0]~feeder_combout\);

-- Location: LCFF_X6_Y16_N17
\dataMemory[241][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[241][0]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[241][0]~regout\);

-- Location: LCFF_X9_Y16_N29
\dataMemory[113][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[113][0]~regout\);

-- Location: LCFF_X9_Y15_N11
\dataMemory[49][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[49][0]~regout\);

-- Location: LCFF_X10_Y15_N3
\dataMemory[177][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[177][0]~regout\);

-- Location: LCCOMB_X9_Y15_N10
\Mux2064~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~27_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[177][0]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[49][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[49][0]~regout\,
	datad => \dataMemory[177][0]~regout\,
	combout => \Mux2064~27_combout\);

-- Location: LCCOMB_X9_Y16_N28
\Mux2064~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2064~27_combout\ & (\dataMemory[241][0]~regout\)) # (!\Mux2064~27_combout\ & ((\dataMemory[113][0]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2064~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[241][0]~regout\,
	datac => \dataMemory[113][0]~regout\,
	datad => \Mux2064~27_combout\,
	combout => \Mux2064~28_combout\);

-- Location: LCFF_X17_Y17_N25
\dataMemory[161][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[161][0]~regout\);

-- Location: LCFF_X17_Y17_N7
\dataMemory[33][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[33][0]~regout\);

-- Location: LCCOMB_X17_Y13_N12
\dataMemory[97][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[97][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[97][0]~feeder_combout\);

-- Location: LCFF_X17_Y13_N13
\dataMemory[97][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[97][0]~feeder_combout\,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[97][0]~regout\);

-- Location: LCCOMB_X17_Y17_N6
\Mux2064~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~22_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[97][0]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[33][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[33][0]~regout\,
	datad => \dataMemory[97][0]~regout\,
	combout => \Mux2064~22_combout\);

-- Location: LCCOMB_X17_Y17_N24
\Mux2064~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2064~22_combout\ & (\dataMemory[225][0]~regout\)) # (!\Mux2064~22_combout\ & ((\dataMemory[161][0]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2064~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[225][0]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[161][0]~regout\,
	datad => \Mux2064~22_combout\,
	combout => \Mux2064~23_combout\);

-- Location: LCFF_X24_Y18_N17
\dataMemory[129][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[129][0]~regout\);

-- Location: LCCOMB_X25_Y18_N24
\dataMemory[193][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[193][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[193][0]~feeder_combout\);

-- Location: LCFF_X25_Y18_N25
\dataMemory[193][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[193][0]~feeder_combout\,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[193][0]~regout\);

-- Location: LCCOMB_X24_Y18_N16
\Mux2064~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~25_combout\ = (\Mux2064~24_combout\ & (((\dataMemory[193][0]~regout\)) # (!\ADDRESS~combout\(7)))) # (!\Mux2064~24_combout\ & (\ADDRESS~combout\(7) & (\dataMemory[129][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2064~24_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[129][0]~regout\,
	datad => \dataMemory[193][0]~regout\,
	combout => \Mux2064~25_combout\);

-- Location: LCCOMB_X17_Y17_N12
\Mux2064~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~26_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & (\Mux2064~23_combout\)) # (!\ADDRESS~combout\(5) & ((\Mux2064~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2064~23_combout\,
	datad => \Mux2064~25_combout\,
	combout => \Mux2064~26_combout\);

-- Location: LCCOMB_X17_Y20_N16
\Mux2064~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2064~26_combout\ & ((\Mux2064~28_combout\))) # (!\Mux2064~26_combout\ & (\Mux2064~21_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2064~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2064~21_combout\,
	datac => \Mux2064~28_combout\,
	datad => \Mux2064~26_combout\,
	combout => \Mux2064~29_combout\);

-- Location: LCFF_X8_Y20_N25
\dataMemory[249][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[249][0]~regout\);

-- Location: LCFF_X8_Y20_N23
\dataMemory[121][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[121][0]~regout\);

-- Location: LCCOMB_X8_Y20_N24
\Mux2064~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~18_combout\ = (\Mux2064~17_combout\ & (((\dataMemory[249][0]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2064~17_combout\ & (\ADDRESS~combout\(6) & ((\dataMemory[121][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2064~17_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[249][0]~regout\,
	datad => \dataMemory[121][0]~regout\,
	combout => \Mux2064~18_combout\);

-- Location: LCFF_X12_Y23_N27
\dataMemory[89][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[89][0]~regout\);

-- Location: LCFF_X12_Y23_N25
\dataMemory[217][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[217][0]~regout\);

-- Location: LCFF_X8_Y19_N1
\dataMemory[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[25][0]~regout\);

-- Location: LCCOMB_X8_Y17_N10
\dataMemory[153][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[153][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[153][0]~feeder_combout\);

-- Location: LCFF_X8_Y17_N11
\dataMemory[153][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[153][0]~feeder_combout\,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[153][0]~regout\);

-- Location: LCCOMB_X8_Y19_N0
\Mux2064~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~10_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[153][0]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[25][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[25][0]~regout\,
	datad => \dataMemory[153][0]~regout\,
	combout => \Mux2064~10_combout\);

-- Location: LCCOMB_X12_Y23_N24
\Mux2064~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~11_combout\ = (\ADDRESS~combout\(6) & ((\Mux2064~10_combout\ & ((\dataMemory[217][0]~regout\))) # (!\Mux2064~10_combout\ & (\dataMemory[89][0]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2064~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[89][0]~regout\,
	datac => \dataMemory[217][0]~regout\,
	datad => \Mux2064~10_combout\,
	combout => \Mux2064~11_combout\);

-- Location: LCCOMB_X15_Y23_N14
\dataMemory[201][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[201][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[201][0]~feeder_combout\);

-- Location: LCFF_X15_Y23_N15
\dataMemory[201][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[201][0]~feeder_combout\,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[201][0]~regout\);

-- Location: LCFF_X14_Y23_N7
\dataMemory[137][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[137][0]~regout\);

-- Location: LCFF_X14_Y23_N29
\dataMemory[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[9][0]~regout\);

-- Location: LCFF_X10_Y23_N11
\dataMemory[73][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[73][0]~regout\);

-- Location: LCCOMB_X14_Y23_N28
\Mux2064~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~14_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[73][0]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[9][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[9][0]~regout\,
	datad => \dataMemory[73][0]~regout\,
	combout => \Mux2064~14_combout\);

-- Location: LCCOMB_X14_Y23_N6
\Mux2064~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2064~14_combout\ & (\dataMemory[201][0]~regout\)) # (!\Mux2064~14_combout\ & ((\dataMemory[137][0]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2064~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[201][0]~regout\,
	datac => \dataMemory[137][0]~regout\,
	datad => \Mux2064~14_combout\,
	combout => \Mux2064~15_combout\);

-- Location: LCCOMB_X15_Y24_N28
\dataMemory[169][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[169][0]~feeder_combout\ = \WRDATA~combout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(16),
	combout => \dataMemory[169][0]~feeder_combout\);

-- Location: LCFF_X15_Y24_N29
\dataMemory[169][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[169][0]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[169][0]~regout\);

-- Location: LCFF_X16_Y24_N13
\dataMemory[233][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[233][0]~regout\);

-- Location: LCFF_X16_Y18_N27
\dataMemory[41][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[41][0]~regout\);

-- Location: LCFF_X12_Y22_N13
\dataMemory[105][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(16),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[105][0]~regout\);

-- Location: LCCOMB_X16_Y18_N26
\Mux2064~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~12_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[105][0]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[41][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[41][0]~regout\,
	datad => \dataMemory[105][0]~regout\,
	combout => \Mux2064~12_combout\);

-- Location: LCCOMB_X16_Y24_N12
\Mux2064~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~13_combout\ = (\ADDRESS~combout\(7) & ((\Mux2064~12_combout\ & ((\dataMemory[233][0]~regout\))) # (!\Mux2064~12_combout\ & (\dataMemory[169][0]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2064~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[169][0]~regout\,
	datac => \dataMemory[233][0]~regout\,
	datad => \Mux2064~12_combout\,
	combout => \Mux2064~13_combout\);

-- Location: LCCOMB_X16_Y24_N2
\Mux2064~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~16_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\Mux2064~13_combout\))) # (!\ADDRESS~combout\(5) & (\Mux2064~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2064~15_combout\,
	datad => \Mux2064~13_combout\,
	combout => \Mux2064~16_combout\);

-- Location: LCCOMB_X17_Y20_N22
\Mux2064~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~19_combout\ = (\ADDRESS~combout\(4) & ((\Mux2064~16_combout\ & (\Mux2064~18_combout\)) # (!\Mux2064~16_combout\ & ((\Mux2064~11_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2064~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2064~18_combout\,
	datac => \Mux2064~11_combout\,
	datad => \Mux2064~16_combout\,
	combout => \Mux2064~19_combout\);

-- Location: LCCOMB_X17_Y20_N2
\Mux2064~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~30_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2064~19_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\Mux2064~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2064~29_combout\,
	datad => \Mux2064~19_combout\,
	combout => \Mux2064~30_combout\);

-- Location: LCCOMB_X17_Y20_N28
\Mux2064~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2064~41_combout\ = (\ADDRESS~combout\(2) & ((\Mux2064~30_combout\ & ((\Mux2064~40_combout\))) # (!\Mux2064~30_combout\ & (\Mux2064~9_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2064~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2064~9_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2064~40_combout\,
	datad => \Mux2064~30_combout\,
	combout => \Mux2064~41_combout\);

-- Location: LCCOMB_X17_Y20_N14
\DATAOUT[16]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[16]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2064~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[16]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[16]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2064~41_combout\,
	combout => \DATAOUT[16]$latch~combout\);

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(17),
	combout => \WRDATA~combout\(17));

-- Location: LCCOMB_X24_Y14_N30
\dataMemory[253][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[253][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[253][1]~feeder_combout\);

-- Location: LCFF_X24_Y14_N31
\dataMemory[253][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[253][1]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[253][1]~regout\);

-- Location: LCFF_X23_Y18_N15
\dataMemory[125][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[125][1]~regout\);

-- Location: LCFF_X22_Y17_N1
\dataMemory[61][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[61][1]~regout\);

-- Location: LCCOMB_X18_Y13_N6
\dataMemory[189][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[189][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[189][1]~feeder_combout\);

-- Location: LCFF_X18_Y13_N7
\dataMemory[189][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[189][1]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[189][1]~regout\);

-- Location: LCCOMB_X22_Y17_N0
\Mux2065~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~38_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[189][1]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[61][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[61][1]~regout\,
	datad => \dataMemory[189][1]~regout\,
	combout => \Mux2065~38_combout\);

-- Location: LCCOMB_X23_Y18_N14
\Mux2065~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~39_combout\ = (\ADDRESS~combout\(6) & ((\Mux2065~38_combout\ & (\dataMemory[253][1]~regout\)) # (!\Mux2065~38_combout\ & ((\dataMemory[125][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2065~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[253][1]~regout\,
	datac => \dataMemory[125][1]~regout\,
	datad => \Mux2065~38_combout\,
	combout => \Mux2065~39_combout\);

-- Location: LCCOMB_X5_Y15_N28
\dataMemory[241][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[241][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[241][1]~feeder_combout\);

-- Location: LCFF_X5_Y15_N29
\dataMemory[241][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[241][1]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[241][1]~regout\);

-- Location: LCFF_X9_Y15_N25
\dataMemory[177][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[177][1]~regout\);

-- Location: LCFF_X9_Y15_N7
\dataMemory[49][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[49][1]~regout\);

-- Location: LCFF_X8_Y15_N25
\dataMemory[113][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[113][1]~regout\);

-- Location: LCCOMB_X9_Y15_N6
\Mux2065~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~35_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[113][1]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[49][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[49][1]~regout\,
	datad => \dataMemory[113][1]~regout\,
	combout => \Mux2065~35_combout\);

-- Location: LCCOMB_X9_Y15_N24
\Mux2065~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2065~35_combout\ & (\dataMemory[241][1]~regout\)) # (!\Mux2065~35_combout\ & ((\dataMemory[177][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2065~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[241][1]~regout\,
	datac => \dataMemory[177][1]~regout\,
	datad => \Mux2065~35_combout\,
	combout => \Mux2065~36_combout\);

-- Location: LCCOMB_X21_Y18_N28
\Mux2065~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~37_combout\ = (\ADDRESS~combout\(3) & ((\Mux2065~34_combout\) # ((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & (((!\ADDRESS~combout\(2) & \Mux2065~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2065~34_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \ADDRESS~combout\(2),
	datad => \Mux2065~36_combout\,
	combout => \Mux2065~37_combout\);

-- Location: LCCOMB_X21_Y18_N26
\Mux2065~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~40_combout\ = (\ADDRESS~combout\(2) & ((\Mux2065~37_combout\ & ((\Mux2065~39_combout\))) # (!\Mux2065~37_combout\ & (\Mux2065~32_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2065~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2065~32_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2065~39_combout\,
	datad => \Mux2065~37_combout\,
	combout => \Mux2065~40_combout\);

-- Location: LCFF_X20_Y14_N7
\dataMemory[173][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[173][1]~regout\);

-- Location: LCFF_X19_Y14_N17
\dataMemory[161][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[161][1]~regout\);

-- Location: LCFF_X19_Y14_N19
\dataMemory[169][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[169][1]~regout\);

-- Location: LCCOMB_X19_Y14_N16
\Mux2065~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~12_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[169][1]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[161][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[161][1]~regout\,
	datad => \dataMemory[169][1]~regout\,
	combout => \Mux2065~12_combout\);

-- Location: LCCOMB_X20_Y14_N6
\Mux2065~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2065~12_combout\ & ((\dataMemory[173][1]~regout\))) # (!\Mux2065~12_combout\ & (\dataMemory[165][1]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2065~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[165][1]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[173][1]~regout\,
	datad => \Mux2065~12_combout\,
	combout => \Mux2065~13_combout\);

-- Location: LCFF_X20_Y15_N1
\dataMemory[37][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[37][1]~regout\);

-- Location: LCFF_X16_Y15_N11
\dataMemory[33][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[33][1]~regout\);

-- Location: LCFF_X16_Y15_N29
\dataMemory[41][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[41][1]~regout\);

-- Location: LCCOMB_X16_Y15_N10
\Mux2065~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~14_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[41][1]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[33][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[33][1]~regout\,
	datad => \dataMemory[41][1]~regout\,
	combout => \Mux2065~14_combout\);

-- Location: LCCOMB_X20_Y15_N0
\Mux2065~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2065~14_combout\ & (\dataMemory[45][1]~regout\)) # (!\Mux2065~14_combout\ & ((\dataMemory[37][1]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2065~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[45][1]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[37][1]~regout\,
	datad => \Mux2065~14_combout\,
	combout => \Mux2065~15_combout\);

-- Location: LCCOMB_X22_Y18_N14
\Mux2065~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~16_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2065~13_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2065~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2065~13_combout\,
	datad => \Mux2065~15_combout\,
	combout => \Mux2065~16_combout\);

-- Location: LCFF_X16_Y21_N19
\dataMemory[233][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[233][1]~regout\);

-- Location: LCFF_X15_Y18_N25
\dataMemory[237][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[237][1]~regout\);

-- Location: LCFF_X15_Y18_N7
\dataMemory[225][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[225][1]~regout\);

-- Location: LCFF_X20_Y22_N11
\dataMemory[229][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[229][1]~regout\);

-- Location: LCCOMB_X15_Y18_N6
\Mux2065~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~17_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[229][1]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[225][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[225][1]~regout\,
	datad => \dataMemory[229][1]~regout\,
	combout => \Mux2065~17_combout\);

-- Location: LCCOMB_X15_Y18_N24
\Mux2065~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2065~17_combout\ & ((\dataMemory[237][1]~regout\))) # (!\Mux2065~17_combout\ & (\dataMemory[233][1]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2065~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[233][1]~regout\,
	datac => \dataMemory[237][1]~regout\,
	datad => \Mux2065~17_combout\,
	combout => \Mux2065~18_combout\);

-- Location: LCFF_X24_Y19_N15
\dataMemory[109][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[109][1]~regout\);

-- Location: LCFF_X12_Y19_N13
\dataMemory[105][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[105][1]~regout\);

-- Location: LCFF_X17_Y21_N11
\dataMemory[97][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[97][1]~regout\);

-- Location: LCFF_X17_Y21_N13
\dataMemory[101][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[101][1]~regout\);

-- Location: LCCOMB_X17_Y21_N10
\Mux2065~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~10_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[101][1]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[97][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[97][1]~regout\,
	datad => \dataMemory[101][1]~regout\,
	combout => \Mux2065~10_combout\);

-- Location: LCCOMB_X23_Y19_N20
\Mux2065~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux2065~10_combout\ & (\dataMemory[109][1]~regout\)) # (!\Mux2065~10_combout\ & ((\dataMemory[105][1]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2065~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[109][1]~regout\,
	datac => \dataMemory[105][1]~regout\,
	datad => \Mux2065~10_combout\,
	combout => \Mux2065~11_combout\);

-- Location: LCCOMB_X22_Y18_N4
\Mux2065~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~19_combout\ = (\ADDRESS~combout\(6) & ((\Mux2065~16_combout\ & (\Mux2065~18_combout\)) # (!\Mux2065~16_combout\ & ((\Mux2065~11_combout\))))) # (!\ADDRESS~combout\(6) & (\Mux2065~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2065~16_combout\,
	datac => \Mux2065~18_combout\,
	datad => \Mux2065~11_combout\,
	combout => \Mux2065~19_combout\);

-- Location: LCFF_X23_Y20_N29
\dataMemory[73][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[73][1]~regout\);

-- Location: LCFF_X23_Y20_N31
\dataMemory[65][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[65][1]~regout\);

-- Location: LCCOMB_X25_Y17_N8
\dataMemory[69][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[69][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[69][1]~feeder_combout\);

-- Location: LCFF_X25_Y17_N9
\dataMemory[69][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[69][1]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[69][1]~regout\);

-- Location: LCCOMB_X23_Y20_N30
\Mux2065~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~20_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[69][1]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[65][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[65][1]~regout\,
	datad => \dataMemory[69][1]~regout\,
	combout => \Mux2065~20_combout\);

-- Location: LCCOMB_X23_Y20_N28
\Mux2065~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2065~20_combout\ & (\dataMemory[77][1]~regout\)) # (!\Mux2065~20_combout\ & ((\dataMemory[73][1]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2065~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[77][1]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[73][1]~regout\,
	datad => \Mux2065~20_combout\,
	combout => \Mux2065~21_combout\);

-- Location: LCFF_X24_Y16_N29
\dataMemory[201][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[201][1]~regout\);

-- Location: LCFF_X24_Y16_N23
\dataMemory[205][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[205][1]~regout\);

-- Location: LCCOMB_X24_Y16_N28
\Mux2065~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~28_combout\ = (\Mux2065~27_combout\ & (((\dataMemory[205][1]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux2065~27_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[201][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2065~27_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[201][1]~regout\,
	datad => \dataMemory[205][1]~regout\,
	combout => \Mux2065~28_combout\);

-- Location: LCCOMB_X15_Y16_N28
\dataMemory[141][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[141][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[141][1]~feeder_combout\);

-- Location: LCFF_X15_Y16_N29
\dataMemory[141][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[141][1]~feeder_combout\,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[141][1]~regout\);

-- Location: LCFF_X14_Y14_N11
\dataMemory[133][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[133][1]~regout\);

-- Location: LCFF_X14_Y14_N1
\dataMemory[129][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[129][1]~regout\);

-- Location: LCFF_X15_Y15_N3
\dataMemory[137][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[137][1]~regout\);

-- Location: LCCOMB_X14_Y14_N0
\Mux2065~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~22_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[137][1]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[129][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[129][1]~regout\,
	datad => \dataMemory[137][1]~regout\,
	combout => \Mux2065~22_combout\);

-- Location: LCCOMB_X14_Y14_N10
\Mux2065~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2065~22_combout\ & (\dataMemory[141][1]~regout\)) # (!\Mux2065~22_combout\ & ((\dataMemory[133][1]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2065~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[141][1]~regout\,
	datac => \dataMemory[133][1]~regout\,
	datad => \Mux2065~22_combout\,
	combout => \Mux2065~23_combout\);

-- Location: LCFF_X15_Y19_N19
\dataMemory[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[1][1]~regout\);

-- Location: LCFF_X15_Y15_N29
\dataMemory[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[9][1]~regout\);

-- Location: LCCOMB_X15_Y19_N18
\Mux2065~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[9][1]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[1][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[1][1]~regout\,
	datad => \dataMemory[9][1]~regout\,
	combout => \Mux2065~24_combout\);

-- Location: LCFF_X15_Y19_N17
\dataMemory[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[5][1]~regout\);

-- Location: LCFF_X23_Y17_N5
\dataMemory[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[13][1]~regout\);

-- Location: LCCOMB_X15_Y19_N16
\Mux2065~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~25_combout\ = (\ADDRESS~combout\(2) & ((\Mux2065~24_combout\ & ((\dataMemory[13][1]~regout\))) # (!\Mux2065~24_combout\ & (\dataMemory[5][1]~regout\)))) # (!\ADDRESS~combout\(2) & (\Mux2065~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2065~24_combout\,
	datac => \dataMemory[5][1]~regout\,
	datad => \dataMemory[13][1]~regout\,
	combout => \Mux2065~25_combout\);

-- Location: LCCOMB_X22_Y18_N22
\Mux2065~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~26_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2065~23_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2065~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2065~23_combout\,
	datad => \Mux2065~25_combout\,
	combout => \Mux2065~26_combout\);

-- Location: LCCOMB_X22_Y18_N12
\Mux2065~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2065~26_combout\ & ((\Mux2065~28_combout\))) # (!\Mux2065~26_combout\ & (\Mux2065~21_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2065~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2065~21_combout\,
	datac => \Mux2065~28_combout\,
	datad => \Mux2065~26_combout\,
	combout => \Mux2065~29_combout\);

-- Location: LCCOMB_X22_Y18_N10
\Mux2065~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~30_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & (\Mux2065~19_combout\)) # (!\ADDRESS~combout\(5) & ((\Mux2065~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2065~19_combout\,
	datad => \Mux2065~29_combout\,
	combout => \Mux2065~30_combout\);

-- Location: LCFF_X14_Y22_N13
\dataMemory[217][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[217][1]~regout\);

-- Location: LCFF_X21_Y22_N5
\dataMemory[209][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[209][1]~regout\);

-- Location: LCCOMB_X22_Y22_N2
\dataMemory[213][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[213][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[213][1]~feeder_combout\);

-- Location: LCFF_X22_Y22_N3
\dataMemory[213][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[213][1]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[213][1]~regout\);

-- Location: LCCOMB_X21_Y22_N4
\Mux2065~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~7_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[213][1]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[209][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[209][1]~regout\,
	datad => \dataMemory[213][1]~regout\,
	combout => \Mux2065~7_combout\);

-- Location: LCCOMB_X14_Y22_N12
\Mux2065~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~8_combout\ = (\ADDRESS~combout\(3) & ((\Mux2065~7_combout\ & (\dataMemory[221][1]~regout\)) # (!\Mux2065~7_combout\ & ((\dataMemory[217][1]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2065~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[221][1]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[217][1]~regout\,
	datad => \Mux2065~7_combout\,
	combout => \Mux2065~8_combout\);

-- Location: LCFF_X22_Y19_N3
\dataMemory[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[29][1]~regout\);

-- Location: LCFF_X19_Y18_N31
\dataMemory[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[21][1]~regout\);

-- Location: LCFF_X10_Y19_N7
\dataMemory[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[17][1]~regout\);

-- Location: LCCOMB_X9_Y19_N12
\dataMemory[25][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[25][1]~feeder_combout\ = \WRDATA~combout\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(17),
	combout => \dataMemory[25][1]~feeder_combout\);

-- Location: LCFF_X9_Y19_N13
\dataMemory[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[25][1]~feeder_combout\,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[25][1]~regout\);

-- Location: LCCOMB_X10_Y19_N6
\Mux2065~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[25][1]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[17][1]~regout\,
	datad => \dataMemory[25][1]~regout\,
	combout => \Mux2065~4_combout\);

-- Location: LCCOMB_X19_Y18_N30
\Mux2065~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2065~4_combout\ & (\dataMemory[29][1]~regout\)) # (!\Mux2065~4_combout\ & ((\dataMemory[21][1]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2065~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[29][1]~regout\,
	datac => \dataMemory[21][1]~regout\,
	datad => \Mux2065~4_combout\,
	combout => \Mux2065~5_combout\);

-- Location: LCFF_X10_Y22_N21
\dataMemory[89][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[89][1]~regout\);

-- Location: LCFF_X23_Y18_N21
\dataMemory[93][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[93][1]~regout\);

-- Location: LCFF_X11_Y22_N13
\dataMemory[81][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[81][1]~regout\);

-- Location: LCFF_X18_Y22_N19
\dataMemory[85][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(17),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[85][1]~regout\);

-- Location: LCCOMB_X11_Y22_N12
\Mux2065~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~2_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[85][1]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[81][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[81][1]~regout\,
	datad => \dataMemory[85][1]~regout\,
	combout => \Mux2065~2_combout\);

-- Location: LCCOMB_X23_Y18_N20
\Mux2065~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~3_combout\ = (\ADDRESS~combout\(3) & ((\Mux2065~2_combout\ & ((\dataMemory[93][1]~regout\))) # (!\Mux2065~2_combout\ & (\dataMemory[89][1]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2065~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[89][1]~regout\,
	datac => \dataMemory[93][1]~regout\,
	datad => \Mux2065~2_combout\,
	combout => \Mux2065~3_combout\);

-- Location: LCCOMB_X22_Y18_N18
\Mux2065~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~6_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux2065~3_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\Mux2065~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2065~5_combout\,
	datad => \Mux2065~3_combout\,
	combout => \Mux2065~6_combout\);

-- Location: LCCOMB_X22_Y18_N24
\Mux2065~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~9_combout\ = (\ADDRESS~combout\(7) & ((\Mux2065~6_combout\ & ((\Mux2065~8_combout\))) # (!\Mux2065~6_combout\ & (\Mux2065~1_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2065~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2065~1_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \Mux2065~8_combout\,
	datad => \Mux2065~6_combout\,
	combout => \Mux2065~9_combout\);

-- Location: LCCOMB_X21_Y18_N0
\Mux2065~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2065~41_combout\ = (\ADDRESS~combout\(4) & ((\Mux2065~30_combout\ & (\Mux2065~40_combout\)) # (!\Mux2065~30_combout\ & ((\Mux2065~9_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2065~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2065~40_combout\,
	datac => \Mux2065~30_combout\,
	datad => \Mux2065~9_combout\,
	combout => \Mux2065~41_combout\);

-- Location: LCCOMB_X21_Y18_N30
\DATAOUT[17]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[17]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2065~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[17]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[17]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2065~41_combout\,
	combout => \DATAOUT[17]$latch~combout\);

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(18),
	combout => \WRDATA~combout\(18));

-- Location: LCFF_X20_Y13_N19
\dataMemory[205][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[205][2]~regout\);

-- Location: LCFF_X21_Y13_N31
\dataMemory[221][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[221][2]~regout\);

-- Location: LCCOMB_X20_Y13_N18
\Mux2066~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~38_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[221][2]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[205][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[205][2]~regout\,
	datad => \dataMemory[221][2]~regout\,
	combout => \Mux2066~38_combout\);

-- Location: LCFF_X20_Y13_N17
\dataMemory[237][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[237][2]~regout\);

-- Location: LCCOMB_X21_Y14_N16
\dataMemory[253][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[253][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[253][2]~feeder_combout\);

-- Location: LCFF_X21_Y14_N17
\dataMemory[253][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[253][2]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[253][2]~regout\);

-- Location: LCCOMB_X20_Y13_N16
\Mux2066~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~39_combout\ = (\ADDRESS~combout\(5) & ((\Mux2066~38_combout\ & ((\dataMemory[253][2]~regout\))) # (!\Mux2066~38_combout\ & (\dataMemory[237][2]~regout\)))) # (!\ADDRESS~combout\(5) & (\Mux2066~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2066~38_combout\,
	datac => \dataMemory[237][2]~regout\,
	datad => \dataMemory[253][2]~regout\,
	combout => \Mux2066~39_combout\);

-- Location: LCFF_X14_Y22_N29
\dataMemory[249][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[249][2]~regout\);

-- Location: LCFF_X14_Y22_N31
\dataMemory[217][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[217][2]~regout\);

-- Location: LCFF_X15_Y23_N1
\dataMemory[201][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[201][2]~regout\);

-- Location: LCFF_X16_Y21_N1
\dataMemory[233][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[233][2]~regout\);

-- Location: LCCOMB_X15_Y23_N0
\Mux2066~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[233][2]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[201][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[201][2]~regout\,
	datad => \dataMemory[233][2]~regout\,
	combout => \Mux2066~31_combout\);

-- Location: LCCOMB_X14_Y22_N30
\Mux2066~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2066~31_combout\ & (\dataMemory[249][2]~regout\)) # (!\Mux2066~31_combout\ & ((\dataMemory[217][2]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2066~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[249][2]~regout\,
	datac => \dataMemory[217][2]~regout\,
	datad => \Mux2066~31_combout\,
	combout => \Mux2066~32_combout\);

-- Location: LCFF_X12_Y16_N3
\dataMemory[241][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[241][2]~regout\);

-- Location: LCFF_X12_Y16_N25
\dataMemory[209][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[209][2]~regout\);

-- Location: LCFF_X11_Y18_N15
\dataMemory[193][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[193][2]~regout\);

-- Location: LCFF_X11_Y18_N29
\dataMemory[225][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[225][2]~regout\);

-- Location: LCCOMB_X11_Y18_N14
\Mux2066~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~35_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[225][2]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[193][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[193][2]~regout\,
	datad => \dataMemory[225][2]~regout\,
	combout => \Mux2066~35_combout\);

-- Location: LCCOMB_X12_Y16_N24
\Mux2066~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2066~35_combout\ & (\dataMemory[241][2]~regout\)) # (!\Mux2066~35_combout\ & ((\dataMemory[209][2]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2066~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[241][2]~regout\,
	datac => \dataMemory[209][2]~regout\,
	datad => \Mux2066~35_combout\,
	combout => \Mux2066~36_combout\);

-- Location: LCFF_X21_Y16_N1
\dataMemory[245][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[245][2]~regout\);

-- Location: LCFF_X23_Y16_N23
\dataMemory[197][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[197][2]~regout\);

-- Location: LCFF_X21_Y20_N5
\dataMemory[213][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[213][2]~regout\);

-- Location: LCCOMB_X23_Y16_N22
\Mux2066~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~33_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[213][2]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[197][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[197][2]~regout\,
	datad => \dataMemory[213][2]~regout\,
	combout => \Mux2066~33_combout\);

-- Location: LCCOMB_X21_Y16_N0
\Mux2066~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2066~33_combout\ & ((\dataMemory[245][2]~regout\))) # (!\Mux2066~33_combout\ & (\dataMemory[229][2]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2066~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[229][2]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[245][2]~regout\,
	datad => \Mux2066~33_combout\,
	combout => \Mux2066~34_combout\);

-- Location: LCCOMB_X15_Y14_N0
\Mux2066~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~37_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2066~34_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\Mux2066~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2066~36_combout\,
	datad => \Mux2066~34_combout\,
	combout => \Mux2066~37_combout\);

-- Location: LCCOMB_X15_Y14_N26
\Mux2066~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2066~37_combout\ & (\Mux2066~39_combout\)) # (!\Mux2066~37_combout\ & ((\Mux2066~32_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2066~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2066~39_combout\,
	datac => \Mux2066~32_combout\,
	datad => \Mux2066~37_combout\,
	combout => \Mux2066~40_combout\);

-- Location: LCFF_X19_Y15_N31
\dataMemory[169][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[169][2]~regout\);

-- Location: LCFF_X19_Y15_N1
\dataMemory[161][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[161][2]~regout\);

-- Location: LCCOMB_X19_Y16_N8
\dataMemory[165][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[165][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[165][2]~feeder_combout\);

-- Location: LCFF_X19_Y16_N9
\dataMemory[165][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[165][2]~feeder_combout\,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[165][2]~regout\);

-- Location: LCCOMB_X19_Y15_N0
\Mux2066~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~0_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[165][2]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[161][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[161][2]~regout\,
	datad => \dataMemory[165][2]~regout\,
	combout => \Mux2066~0_combout\);

-- Location: LCCOMB_X19_Y15_N30
\Mux2066~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~1_combout\ = (\ADDRESS~combout\(3) & ((\Mux2066~0_combout\ & (\dataMemory[173][2]~regout\)) # (!\Mux2066~0_combout\ & ((\dataMemory[169][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2066~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[173][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[169][2]~regout\,
	datad => \Mux2066~0_combout\,
	combout => \Mux2066~1_combout\);

-- Location: LCFF_X11_Y15_N17
\dataMemory[177][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[177][2]~regout\);

-- Location: LCFF_X11_Y15_N7
\dataMemory[185][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[185][2]~regout\);

-- Location: LCCOMB_X11_Y15_N16
\Mux2066~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~7_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[185][2]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[177][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[177][2]~regout\,
	datad => \dataMemory[185][2]~regout\,
	combout => \Mux2066~7_combout\);

-- Location: LCFF_X16_Y14_N13
\dataMemory[181][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[181][2]~regout\);

-- Location: LCFF_X16_Y14_N3
\dataMemory[189][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[189][2]~regout\);

-- Location: LCCOMB_X16_Y14_N12
\Mux2066~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~8_combout\ = (\ADDRESS~combout\(2) & ((\Mux2066~7_combout\ & ((\dataMemory[189][2]~regout\))) # (!\Mux2066~7_combout\ & (\dataMemory[181][2]~regout\)))) # (!\ADDRESS~combout\(2) & (\Mux2066~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2066~7_combout\,
	datac => \dataMemory[181][2]~regout\,
	datad => \dataMemory[189][2]~regout\,
	combout => \Mux2066~8_combout\);

-- Location: LCFF_X7_Y17_N9
\dataMemory[149][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[149][2]~regout\);

-- Location: LCFF_X7_Y17_N3
\dataMemory[157][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[157][2]~regout\);

-- Location: LCFF_X7_Y21_N9
\dataMemory[145][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[145][2]~regout\);

-- Location: LCFF_X7_Y21_N31
\dataMemory[153][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[153][2]~regout\);

-- Location: LCCOMB_X7_Y21_N8
\Mux2066~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~2_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[153][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[145][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[145][2]~regout\,
	datad => \dataMemory[153][2]~regout\,
	combout => \Mux2066~2_combout\);

-- Location: LCCOMB_X7_Y17_N2
\Mux2066~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2066~2_combout\ & ((\dataMemory[157][2]~regout\))) # (!\Mux2066~2_combout\ & (\dataMemory[149][2]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2066~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[149][2]~regout\,
	datac => \dataMemory[157][2]~regout\,
	datad => \Mux2066~2_combout\,
	combout => \Mux2066~3_combout\);

-- Location: LCFF_X15_Y15_N23
\dataMemory[137][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[137][2]~regout\);

-- Location: LCFF_X9_Y17_N21
\dataMemory[129][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[129][2]~regout\);

-- Location: LCFF_X9_Y17_N31
\dataMemory[133][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[133][2]~regout\);

-- Location: LCCOMB_X9_Y17_N20
\Mux2066~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~4_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[133][2]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[129][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[129][2]~regout\,
	datad => \dataMemory[133][2]~regout\,
	combout => \Mux2066~4_combout\);

-- Location: LCCOMB_X15_Y15_N22
\Mux2066~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~5_combout\ = (\ADDRESS~combout\(3) & ((\Mux2066~4_combout\ & (\dataMemory[141][2]~regout\)) # (!\Mux2066~4_combout\ & ((\dataMemory[137][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2066~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[141][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[137][2]~regout\,
	datad => \Mux2066~4_combout\,
	combout => \Mux2066~5_combout\);

-- Location: LCCOMB_X15_Y14_N18
\Mux2066~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~6_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & (\Mux2066~3_combout\)) # (!\ADDRESS~combout\(4) & ((\Mux2066~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2066~3_combout\,
	datad => \Mux2066~5_combout\,
	combout => \Mux2066~6_combout\);

-- Location: LCCOMB_X15_Y14_N16
\Mux2066~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2066~6_combout\ & ((\Mux2066~8_combout\))) # (!\Mux2066~6_combout\ & (\Mux2066~1_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2066~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2066~1_combout\,
	datac => \Mux2066~8_combout\,
	datad => \Mux2066~6_combout\,
	combout => \Mux2066~9_combout\);

-- Location: LCFF_X23_Y18_N27
\dataMemory[125][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[125][2]~regout\);

-- Location: LCFF_X24_Y17_N7
\dataMemory[77][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[77][2]~regout\);

-- Location: LCFF_X25_Y17_N19
\dataMemory[109][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[109][2]~regout\);

-- Location: LCCOMB_X24_Y17_N6
\Mux2066~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~17_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[109][2]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[77][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[77][2]~regout\,
	datad => \dataMemory[109][2]~regout\,
	combout => \Mux2066~17_combout\);

-- Location: LCCOMB_X23_Y18_N26
\Mux2066~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~18_combout\ = (\ADDRESS~combout\(4) & ((\Mux2066~17_combout\ & ((\dataMemory[125][2]~regout\))) # (!\Mux2066~17_combout\ & (\dataMemory[93][2]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2066~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[93][2]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[125][2]~regout\,
	datad => \Mux2066~17_combout\,
	combout => \Mux2066~18_combout\);

-- Location: LCFF_X15_Y17_N19
\dataMemory[97][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[97][2]~regout\);

-- Location: LCFF_X11_Y21_N11
\dataMemory[65][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[65][2]~regout\);

-- Location: LCCOMB_X10_Y21_N10
\dataMemory[81][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[81][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[81][2]~feeder_combout\);

-- Location: LCFF_X10_Y21_N11
\dataMemory[81][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[81][2]~feeder_combout\,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[81][2]~regout\);

-- Location: LCCOMB_X11_Y21_N10
\Mux2066~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~14_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[81][2]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[65][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[65][2]~regout\,
	datad => \dataMemory[81][2]~regout\,
	combout => \Mux2066~14_combout\);

-- Location: LCCOMB_X15_Y17_N18
\Mux2066~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~15_combout\ = (\ADDRESS~combout\(5) & ((\Mux2066~14_combout\ & (\dataMemory[113][2]~regout\)) # (!\Mux2066~14_combout\ & ((\dataMemory[97][2]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2066~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[113][2]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[97][2]~regout\,
	datad => \Mux2066~14_combout\,
	combout => \Mux2066~15_combout\);

-- Location: LCCOMB_X12_Y22_N22
\dataMemory[105][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[105][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[105][2]~feeder_combout\);

-- Location: LCFF_X12_Y22_N23
\dataMemory[105][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[105][2]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[105][2]~regout\);

-- Location: LCFF_X15_Y14_N31
\dataMemory[121][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[121][2]~regout\);

-- Location: LCFF_X11_Y17_N19
\dataMemory[73][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[73][2]~regout\);

-- Location: LCFF_X10_Y22_N7
\dataMemory[89][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[89][2]~regout\);

-- Location: LCCOMB_X11_Y17_N18
\Mux2066~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~12_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[89][2]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[73][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[73][2]~regout\,
	datad => \dataMemory[89][2]~regout\,
	combout => \Mux2066~12_combout\);

-- Location: LCCOMB_X15_Y14_N30
\Mux2066~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~13_combout\ = (\ADDRESS~combout\(5) & ((\Mux2066~12_combout\ & ((\dataMemory[121][2]~regout\))) # (!\Mux2066~12_combout\ & (\dataMemory[105][2]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2066~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[105][2]~regout\,
	datac => \dataMemory[121][2]~regout\,
	datad => \Mux2066~12_combout\,
	combout => \Mux2066~13_combout\);

-- Location: LCCOMB_X15_Y14_N4
\Mux2066~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~16_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\Mux2066~13_combout\))) # (!\ADDRESS~combout\(3) & (\Mux2066~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2066~15_combout\,
	datad => \Mux2066~13_combout\,
	combout => \Mux2066~16_combout\);

-- Location: LCFF_X17_Y22_N3
\dataMemory[117][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[117][2]~regout\);

-- Location: LCFF_X16_Y22_N9
\dataMemory[69][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[69][2]~regout\);

-- Location: LCCOMB_X17_Y24_N8
\dataMemory[101][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[101][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[101][2]~feeder_combout\);

-- Location: LCFF_X17_Y24_N9
\dataMemory[101][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[101][2]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[101][2]~regout\);

-- Location: LCCOMB_X16_Y22_N8
\Mux2066~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~10_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[101][2]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[69][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[69][2]~regout\,
	datad => \dataMemory[101][2]~regout\,
	combout => \Mux2066~10_combout\);

-- Location: LCCOMB_X17_Y22_N2
\Mux2066~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~11_combout\ = (\ADDRESS~combout\(4) & ((\Mux2066~10_combout\ & ((\dataMemory[117][2]~regout\))) # (!\Mux2066~10_combout\ & (\dataMemory[85][2]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2066~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[85][2]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[117][2]~regout\,
	datad => \Mux2066~10_combout\,
	combout => \Mux2066~11_combout\);

-- Location: LCCOMB_X15_Y14_N14
\Mux2066~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~19_combout\ = (\ADDRESS~combout\(2) & ((\Mux2066~16_combout\ & (\Mux2066~18_combout\)) # (!\Mux2066~16_combout\ & ((\Mux2066~11_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2066~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2066~18_combout\,
	datac => \Mux2066~16_combout\,
	datad => \Mux2066~11_combout\,
	combout => \Mux2066~19_combout\);

-- Location: LCFF_X17_Y15_N3
\dataMemory[53][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[53][2]~regout\);

-- Location: LCFF_X16_Y16_N23
\dataMemory[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[21][2]~regout\);

-- Location: LCFF_X16_Y16_N13
\dataMemory[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[5][2]~regout\);

-- Location: LCCOMB_X19_Y16_N6
\dataMemory[37][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[37][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[37][2]~feeder_combout\);

-- Location: LCFF_X19_Y16_N7
\dataMemory[37][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[37][2]~feeder_combout\,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[37][2]~regout\);

-- Location: LCCOMB_X16_Y16_N12
\Mux2066~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[37][2]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[5][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[5][2]~regout\,
	datad => \dataMemory[37][2]~regout\,
	combout => \Mux2066~22_combout\);

-- Location: LCCOMB_X16_Y16_N22
\Mux2066~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2066~22_combout\ & (\dataMemory[53][2]~regout\)) # (!\Mux2066~22_combout\ & ((\dataMemory[21][2]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2066~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[53][2]~regout\,
	datac => \dataMemory[21][2]~regout\,
	datad => \Mux2066~22_combout\,
	combout => \Mux2066~23_combout\);

-- Location: LCFF_X15_Y17_N21
\dataMemory[33][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[33][2]~regout\);

-- Location: LCFF_X10_Y17_N27
\dataMemory[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[1][2]~regout\);

-- Location: LCFF_X10_Y19_N1
\dataMemory[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[17][2]~regout\);

-- Location: LCCOMB_X10_Y17_N26
\Mux2066~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[17][2]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[1][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[1][2]~regout\,
	datad => \dataMemory[17][2]~regout\,
	combout => \Mux2066~24_combout\);

-- Location: LCCOMB_X15_Y17_N20
\Mux2066~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2066~24_combout\ & (\dataMemory[49][2]~regout\)) # (!\Mux2066~24_combout\ & ((\dataMemory[33][2]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2066~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[49][2]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[33][2]~regout\,
	datad => \Mux2066~24_combout\,
	combout => \Mux2066~25_combout\);

-- Location: LCCOMB_X15_Y14_N22
\Mux2066~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~26_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2066~23_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2066~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2066~23_combout\,
	datad => \Mux2066~25_combout\,
	combout => \Mux2066~26_combout\);

-- Location: LCFF_X15_Y14_N25
\dataMemory[57][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[57][2]~regout\);

-- Location: LCFF_X16_Y15_N17
\dataMemory[41][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[41][2]~regout\);

-- Location: LCFF_X16_Y22_N31
\dataMemory[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(18),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[9][2]~regout\);

-- Location: LCCOMB_X8_Y19_N22
\dataMemory[25][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[25][2]~feeder_combout\ = \WRDATA~combout\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(18),
	combout => \dataMemory[25][2]~feeder_combout\);

-- Location: LCFF_X8_Y19_N23
\dataMemory[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[25][2]~feeder_combout\,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[25][2]~regout\);

-- Location: LCCOMB_X16_Y22_N30
\Mux2066~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~20_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[25][2]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[9][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[9][2]~regout\,
	datad => \dataMemory[25][2]~regout\,
	combout => \Mux2066~20_combout\);

-- Location: LCCOMB_X16_Y15_N16
\Mux2066~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2066~20_combout\ & (\dataMemory[57][2]~regout\)) # (!\Mux2066~20_combout\ & ((\dataMemory[41][2]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2066~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[57][2]~regout\,
	datac => \dataMemory[41][2]~regout\,
	datad => \Mux2066~20_combout\,
	combout => \Mux2066~21_combout\);

-- Location: LCCOMB_X15_Y14_N28
\Mux2066~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~29_combout\ = (\Mux2066~26_combout\ & ((\Mux2066~28_combout\) # ((!\ADDRESS~combout\(3))))) # (!\Mux2066~26_combout\ & (((\ADDRESS~combout\(3) & \Mux2066~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2066~28_combout\,
	datab => \Mux2066~26_combout\,
	datac => \ADDRESS~combout\(3),
	datad => \Mux2066~21_combout\,
	combout => \Mux2066~29_combout\);

-- Location: LCCOMB_X15_Y14_N2
\Mux2066~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~30_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & (\Mux2066~19_combout\)) # (!\ADDRESS~combout\(6) & ((\Mux2066~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2066~19_combout\,
	datad => \Mux2066~29_combout\,
	combout => \Mux2066~30_combout\);

-- Location: LCCOMB_X15_Y14_N12
\Mux2066~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2066~41_combout\ = (\ADDRESS~combout\(7) & ((\Mux2066~30_combout\ & (\Mux2066~40_combout\)) # (!\Mux2066~30_combout\ & ((\Mux2066~9_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2066~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2066~40_combout\,
	datac => \Mux2066~9_combout\,
	datad => \Mux2066~30_combout\,
	combout => \Mux2066~41_combout\);

-- Location: LCCOMB_X15_Y14_N10
\DATAOUT[18]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[18]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2066~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[18]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[18]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2066~41_combout\,
	combout => \DATAOUT[18]$latch~combout\);

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(19),
	combout => \WRDATA~combout\(19));

-- Location: LCFF_X22_Y14_N5
\dataMemory[221][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[221][3]~regout\);

-- Location: LCFF_X22_Y13_N1
\dataMemory[205][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[205][3]~regout\);

-- Location: LCFF_X22_Y13_N27
\dataMemory[237][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[237][3]~regout\);

-- Location: LCCOMB_X22_Y13_N0
\Mux2067~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~38_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[237][3]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[205][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[205][3]~regout\,
	datad => \dataMemory[237][3]~regout\,
	combout => \Mux2067~38_combout\);

-- Location: LCCOMB_X22_Y14_N4
\Mux2067~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~39_combout\ = (\ADDRESS~combout\(4) & ((\Mux2067~38_combout\ & (\dataMemory[253][3]~regout\)) # (!\Mux2067~38_combout\ & ((\dataMemory[221][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2067~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[253][3]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[221][3]~regout\,
	datad => \Mux2067~38_combout\,
	combout => \Mux2067~39_combout\);

-- Location: LCFF_X21_Y15_N9
\dataMemory[45][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[45][3]~regout\);

-- Location: LCFF_X21_Y15_N7
\dataMemory[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[13][3]~regout\);

-- Location: LCFF_X22_Y15_N29
\dataMemory[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[29][3]~regout\);

-- Location: LCCOMB_X21_Y15_N6
\Mux2067~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~35_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[29][3]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[13][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[13][3]~regout\,
	datad => \dataMemory[29][3]~regout\,
	combout => \Mux2067~35_combout\);

-- Location: LCCOMB_X21_Y15_N8
\Mux2067~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~36_combout\ = (\ADDRESS~combout\(5) & ((\Mux2067~35_combout\ & (\dataMemory[61][3]~regout\)) # (!\Mux2067~35_combout\ & ((\dataMemory[45][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2067~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[61][3]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[45][3]~regout\,
	datad => \Mux2067~35_combout\,
	combout => \Mux2067~36_combout\);

-- Location: LCFF_X19_Y21_N5
\dataMemory[93][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[93][3]~regout\);

-- Location: LCFF_X19_Y21_N7
\dataMemory[125][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[125][3]~regout\);

-- Location: LCFF_X9_Y21_N25
\dataMemory[77][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[77][3]~regout\);

-- Location: LCFF_X9_Y21_N19
\dataMemory[109][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[109][3]~regout\);

-- Location: LCCOMB_X9_Y21_N24
\Mux2067~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~33_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[109][3]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[77][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[77][3]~regout\,
	datad => \dataMemory[109][3]~regout\,
	combout => \Mux2067~33_combout\);

-- Location: LCCOMB_X19_Y21_N6
\Mux2067~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2067~33_combout\ & ((\dataMemory[125][3]~regout\))) # (!\Mux2067~33_combout\ & (\dataMemory[93][3]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2067~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[93][3]~regout\,
	datac => \dataMemory[125][3]~regout\,
	datad => \Mux2067~33_combout\,
	combout => \Mux2067~34_combout\);

-- Location: LCCOMB_X17_Y23_N30
\Mux2067~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~37_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\Mux2067~34_combout\))) # (!\ADDRESS~combout\(6) & (\Mux2067~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2067~36_combout\,
	datad => \Mux2067~34_combout\,
	combout => \Mux2067~37_combout\);

-- Location: LCCOMB_X17_Y23_N4
\Mux2067~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2067~37_combout\ & ((\Mux2067~39_combout\))) # (!\Mux2067~37_combout\ & (\Mux2067~32_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2067~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2067~32_combout\,
	datab => \Mux2067~39_combout\,
	datac => \ADDRESS~combout\(7),
	datad => \Mux2067~37_combout\,
	combout => \Mux2067~40_combout\);

-- Location: LCFF_X10_Y22_N1
\dataMemory[89][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[89][3]~regout\);

-- Location: LCFF_X14_Y21_N11
\dataMemory[217][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[217][3]~regout\);

-- Location: LCCOMB_X10_Y22_N0
\Mux2067~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~1_combout\ = (\Mux2067~0_combout\ & (((\dataMemory[217][3]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2067~0_combout\ & (\ADDRESS~combout\(6) & (\dataMemory[89][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2067~0_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[89][3]~regout\,
	datad => \dataMemory[217][3]~regout\,
	combout => \Mux2067~1_combout\);

-- Location: LCFF_X7_Y15_N1
\dataMemory[249][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[249][3]~regout\);

-- Location: LCFF_X10_Y16_N25
\dataMemory[121][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[121][3]~regout\);

-- Location: LCFF_X10_Y16_N27
\dataMemory[57][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[57][3]~regout\);

-- Location: LCCOMB_X10_Y15_N0
\dataMemory[185][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[185][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[185][3]~feeder_combout\);

-- Location: LCFF_X10_Y15_N1
\dataMemory[185][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[185][3]~feeder_combout\,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[185][3]~regout\);

-- Location: LCCOMB_X10_Y16_N26
\Mux2067~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~7_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[185][3]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[57][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[57][3]~regout\,
	datad => \dataMemory[185][3]~regout\,
	combout => \Mux2067~7_combout\);

-- Location: LCCOMB_X10_Y16_N24
\Mux2067~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2067~7_combout\ & (\dataMemory[249][3]~regout\)) # (!\Mux2067~7_combout\ & ((\dataMemory[121][3]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2067~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[249][3]~regout\,
	datac => \dataMemory[121][3]~regout\,
	datad => \Mux2067~7_combout\,
	combout => \Mux2067~8_combout\);

-- Location: LCCOMB_X15_Y23_N30
\dataMemory[201][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[201][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[201][3]~feeder_combout\);

-- Location: LCFF_X15_Y23_N31
\dataMemory[201][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[201][3]~feeder_combout\,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[201][3]~regout\);

-- Location: LCFF_X14_Y23_N15
\dataMemory[137][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[137][3]~regout\);

-- Location: LCFF_X14_Y23_N13
\dataMemory[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[9][3]~regout\);

-- Location: LCCOMB_X10_Y23_N8
\dataMemory[73][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[73][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[73][3]~feeder_combout\);

-- Location: LCFF_X10_Y23_N9
\dataMemory[73][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[73][3]~feeder_combout\,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[73][3]~regout\);

-- Location: LCCOMB_X14_Y23_N12
\Mux2067~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~4_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[73][3]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[9][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[9][3]~regout\,
	datad => \dataMemory[73][3]~regout\,
	combout => \Mux2067~4_combout\);

-- Location: LCCOMB_X14_Y23_N14
\Mux2067~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2067~4_combout\ & (\dataMemory[201][3]~regout\)) # (!\Mux2067~4_combout\ & ((\dataMemory[137][3]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2067~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[201][3]~regout\,
	datac => \dataMemory[137][3]~regout\,
	datad => \Mux2067~4_combout\,
	combout => \Mux2067~5_combout\);

-- Location: LCCOMB_X15_Y20_N26
\dataMemory[169][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[169][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[169][3]~feeder_combout\);

-- Location: LCFF_X15_Y20_N27
\dataMemory[169][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[169][3]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[169][3]~regout\);

-- Location: LCFF_X16_Y23_N1
\dataMemory[233][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[233][3]~regout\);

-- Location: LCFF_X16_Y18_N29
\dataMemory[41][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[41][3]~regout\);

-- Location: LCCOMB_X12_Y22_N24
\dataMemory[105][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[105][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[105][3]~feeder_combout\);

-- Location: LCFF_X12_Y22_N25
\dataMemory[105][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[105][3]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[105][3]~regout\);

-- Location: LCCOMB_X16_Y18_N28
\Mux2067~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~2_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[105][3]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[41][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[41][3]~regout\,
	datad => \dataMemory[105][3]~regout\,
	combout => \Mux2067~2_combout\);

-- Location: LCCOMB_X16_Y23_N0
\Mux2067~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~3_combout\ = (\ADDRESS~combout\(7) & ((\Mux2067~2_combout\ & ((\dataMemory[233][3]~regout\))) # (!\Mux2067~2_combout\ & (\dataMemory[169][3]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2067~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[169][3]~regout\,
	datac => \dataMemory[233][3]~regout\,
	datad => \Mux2067~2_combout\,
	combout => \Mux2067~3_combout\);

-- Location: LCCOMB_X16_Y23_N14
\Mux2067~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~6_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2067~3_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\Mux2067~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2067~5_combout\,
	datad => \Mux2067~3_combout\,
	combout => \Mux2067~6_combout\);

-- Location: LCCOMB_X17_Y23_N12
\Mux2067~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~9_combout\ = (\ADDRESS~combout\(4) & ((\Mux2067~6_combout\ & ((\Mux2067~8_combout\))) # (!\Mux2067~6_combout\ & (\Mux2067~1_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2067~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2067~1_combout\,
	datac => \Mux2067~8_combout\,
	datad => \Mux2067~6_combout\,
	combout => \Mux2067~9_combout\);

-- Location: LCFF_X9_Y18_N1
\dataMemory[241][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[241][3]~regout\);

-- Location: LCFF_X9_Y18_N11
\dataMemory[113][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[113][3]~regout\);

-- Location: LCFF_X8_Y16_N5
\dataMemory[49][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[49][3]~regout\);

-- Location: LCFF_X8_Y16_N27
\dataMemory[177][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[177][3]~regout\);

-- Location: LCCOMB_X8_Y16_N4
\Mux2067~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~27_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[177][3]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[49][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[49][3]~regout\,
	datad => \dataMemory[177][3]~regout\,
	combout => \Mux2067~27_combout\);

-- Location: LCCOMB_X9_Y18_N10
\Mux2067~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2067~27_combout\ & (\dataMemory[241][3]~regout\)) # (!\Mux2067~27_combout\ & ((\dataMemory[113][3]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2067~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[241][3]~regout\,
	datac => \dataMemory[113][3]~regout\,
	datad => \Mux2067~27_combout\,
	combout => \Mux2067~28_combout\);

-- Location: LCFF_X17_Y18_N21
\dataMemory[161][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[161][3]~regout\);

-- Location: LCFF_X12_Y17_N11
\dataMemory[225][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[225][3]~regout\);

-- Location: LCCOMB_X17_Y18_N20
\Mux2067~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~23_combout\ = (\Mux2067~22_combout\ & (((\dataMemory[225][3]~regout\)) # (!\ADDRESS~combout\(7)))) # (!\Mux2067~22_combout\ & (\ADDRESS~combout\(7) & (\dataMemory[161][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2067~22_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[161][3]~regout\,
	datad => \dataMemory[225][3]~regout\,
	combout => \Mux2067~23_combout\);

-- Location: LCCOMB_X5_Y17_N2
\dataMemory[193][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[193][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[193][3]~feeder_combout\);

-- Location: LCFF_X5_Y17_N3
\dataMemory[193][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[193][3]~feeder_combout\,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[193][3]~regout\);

-- Location: LCFF_X10_Y17_N5
\dataMemory[129][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[129][3]~regout\);

-- Location: LCFF_X10_Y17_N31
\dataMemory[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[1][3]~regout\);

-- Location: LCFF_X10_Y20_N25
\dataMemory[65][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[65][3]~regout\);

-- Location: LCCOMB_X10_Y17_N30
\Mux2067~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~24_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[65][3]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[1][3]~regout\,
	datad => \dataMemory[65][3]~regout\,
	combout => \Mux2067~24_combout\);

-- Location: LCCOMB_X10_Y17_N4
\Mux2067~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~25_combout\ = (\ADDRESS~combout\(7) & ((\Mux2067~24_combout\ & (\dataMemory[193][3]~regout\)) # (!\Mux2067~24_combout\ & ((\dataMemory[129][3]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2067~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[193][3]~regout\,
	datac => \dataMemory[129][3]~regout\,
	datad => \Mux2067~24_combout\,
	combout => \Mux2067~25_combout\);

-- Location: LCCOMB_X18_Y20_N18
\Mux2067~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~26_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2067~23_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & ((\Mux2067~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2067~23_combout\,
	datad => \Mux2067~25_combout\,
	combout => \Mux2067~26_combout\);

-- Location: LCCOMB_X18_Y20_N4
\Mux2067~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2067~26_combout\ & ((\Mux2067~28_combout\))) # (!\Mux2067~26_combout\ & (\Mux2067~21_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2067~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2067~21_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2067~28_combout\,
	datad => \Mux2067~26_combout\,
	combout => \Mux2067~29_combout\);

-- Location: LCFF_X18_Y20_N21
\dataMemory[213][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[213][3]~regout\);

-- Location: LCFF_X18_Y19_N7
\dataMemory[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[21][3]~regout\);

-- Location: LCCOMB_X18_Y14_N28
\dataMemory[149][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[149][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[149][3]~feeder_combout\);

-- Location: LCFF_X18_Y14_N29
\dataMemory[149][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[149][3]~feeder_combout\,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[149][3]~regout\);

-- Location: LCCOMB_X18_Y19_N6
\Mux2067~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~12_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[149][3]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[21][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[21][3]~regout\,
	datad => \dataMemory[149][3]~regout\,
	combout => \Mux2067~12_combout\);

-- Location: LCCOMB_X18_Y20_N20
\Mux2067~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~13_combout\ = (\ADDRESS~combout\(6) & ((\Mux2067~12_combout\ & ((\dataMemory[213][3]~regout\))) # (!\Mux2067~12_combout\ & (\dataMemory[85][3]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2067~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[85][3]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[213][3]~regout\,
	datad => \Mux2067~12_combout\,
	combout => \Mux2067~13_combout\);

-- Location: LCCOMB_X21_Y19_N10
\dataMemory[197][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[197][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[197][3]~feeder_combout\);

-- Location: LCFF_X21_Y19_N11
\dataMemory[197][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[197][3]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[197][3]~regout\);

-- Location: LCFF_X20_Y19_N3
\dataMemory[133][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[133][3]~regout\);

-- Location: LCFF_X20_Y19_N13
\dataMemory[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[5][3]~regout\);

-- Location: LCFF_X20_Y16_N17
\dataMemory[69][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[69][3]~regout\);

-- Location: LCCOMB_X20_Y19_N12
\Mux2067~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~14_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[69][3]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[5][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[5][3]~regout\,
	datad => \dataMemory[69][3]~regout\,
	combout => \Mux2067~14_combout\);

-- Location: LCCOMB_X20_Y19_N2
\Mux2067~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2067~14_combout\ & (\dataMemory[197][3]~regout\)) # (!\Mux2067~14_combout\ & ((\dataMemory[133][3]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2067~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[197][3]~regout\,
	datac => \dataMemory[133][3]~regout\,
	datad => \Mux2067~14_combout\,
	combout => \Mux2067~15_combout\);

-- Location: LCCOMB_X18_Y20_N30
\Mux2067~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~16_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & (\Mux2067~13_combout\)) # (!\ADDRESS~combout\(4) & ((\Mux2067~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2067~13_combout\,
	datad => \Mux2067~15_combout\,
	combout => \Mux2067~16_combout\);

-- Location: LCFF_X21_Y16_N19
\dataMemory[117][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[117][3]~regout\);

-- Location: LCFF_X21_Y16_N29
\dataMemory[245][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[245][3]~regout\);

-- Location: LCFF_X19_Y13_N31
\dataMemory[53][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[53][3]~regout\);

-- Location: LCCOMB_X18_Y13_N12
\dataMemory[181][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[181][3]~feeder_combout\ = \WRDATA~combout\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(19),
	combout => \dataMemory[181][3]~feeder_combout\);

-- Location: LCFF_X18_Y13_N13
\dataMemory[181][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[181][3]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[181][3]~regout\);

-- Location: LCCOMB_X19_Y13_N30
\Mux2067~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~17_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[181][3]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[53][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[53][3]~regout\,
	datad => \dataMemory[181][3]~regout\,
	combout => \Mux2067~17_combout\);

-- Location: LCCOMB_X21_Y16_N28
\Mux2067~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2067~17_combout\ & ((\dataMemory[245][3]~regout\))) # (!\Mux2067~17_combout\ & (\dataMemory[117][3]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2067~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[117][3]~regout\,
	datac => \dataMemory[245][3]~regout\,
	datad => \Mux2067~17_combout\,
	combout => \Mux2067~18_combout\);

-- Location: LCFF_X19_Y23_N5
\dataMemory[165][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[165][3]~regout\);

-- Location: LCFF_X20_Y23_N3
\dataMemory[229][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[229][3]~regout\);

-- Location: LCFF_X19_Y16_N13
\dataMemory[37][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[37][3]~regout\);

-- Location: LCFF_X20_Y24_N19
\dataMemory[101][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(19),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[101][3]~regout\);

-- Location: LCCOMB_X19_Y16_N12
\Mux2067~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~10_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[101][3]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[37][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[37][3]~regout\,
	datad => \dataMemory[101][3]~regout\,
	combout => \Mux2067~10_combout\);

-- Location: LCCOMB_X20_Y23_N2
\Mux2067~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~11_combout\ = (\ADDRESS~combout\(7) & ((\Mux2067~10_combout\ & ((\dataMemory[229][3]~regout\))) # (!\Mux2067~10_combout\ & (\dataMemory[165][3]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2067~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[165][3]~regout\,
	datac => \dataMemory[229][3]~regout\,
	datad => \Mux2067~10_combout\,
	combout => \Mux2067~11_combout\);

-- Location: LCCOMB_X18_Y20_N0
\Mux2067~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2067~16_combout\ & (\Mux2067~18_combout\)) # (!\Mux2067~16_combout\ & ((\Mux2067~11_combout\))))) # (!\ADDRESS~combout\(5) & (\Mux2067~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2067~16_combout\,
	datac => \Mux2067~18_combout\,
	datad => \Mux2067~11_combout\,
	combout => \Mux2067~19_combout\);

-- Location: LCCOMB_X18_Y20_N10
\Mux2067~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~30_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\Mux2067~19_combout\))) # (!\ADDRESS~combout\(2) & (\Mux2067~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2067~29_combout\,
	datad => \Mux2067~19_combout\,
	combout => \Mux2067~30_combout\);

-- Location: LCCOMB_X21_Y20_N18
\Mux2067~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2067~41_combout\ = (\ADDRESS~combout\(3) & ((\Mux2067~30_combout\ & (\Mux2067~40_combout\)) # (!\Mux2067~30_combout\ & ((\Mux2067~9_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2067~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2067~40_combout\,
	datac => \Mux2067~9_combout\,
	datad => \Mux2067~30_combout\,
	combout => \Mux2067~41_combout\);

-- Location: LCCOMB_X21_Y20_N24
\DATAOUT[19]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[19]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2067~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[19]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[19]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2067~41_combout\,
	combout => \DATAOUT[19]$latch~combout\);

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(20),
	combout => \WRDATA~combout\(20));

-- Location: LCCOMB_X6_Y18_N28
\dataMemory[249][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[249][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[249][4]~feeder_combout\);

-- Location: LCFF_X6_Y18_N29
\dataMemory[249][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[249][4]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[249][4]~regout\);

-- Location: LCFF_X7_Y18_N3
\dataMemory[185][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[185][4]~regout\);

-- Location: LCFF_X7_Y18_N1
\dataMemory[57][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[57][4]~regout\);

-- Location: LCCOMB_X8_Y20_N18
\dataMemory[121][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[121][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[121][4]~feeder_combout\);

-- Location: LCFF_X8_Y20_N19
\dataMemory[121][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[121][4]~feeder_combout\,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[121][4]~regout\);

-- Location: LCCOMB_X7_Y18_N0
\Mux2068~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~33_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[121][4]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[57][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[57][4]~regout\,
	datad => \dataMemory[121][4]~regout\,
	combout => \Mux2068~33_combout\);

-- Location: LCCOMB_X7_Y18_N2
\Mux2068~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2068~33_combout\ & (\dataMemory[249][4]~regout\)) # (!\Mux2068~33_combout\ & ((\dataMemory[185][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2068~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[249][4]~regout\,
	datac => \dataMemory[185][4]~regout\,
	datad => \Mux2068~33_combout\,
	combout => \Mux2068~34_combout\);

-- Location: LCFF_X21_Y18_N3
\dataMemory[177][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[177][4]~regout\);

-- Location: LCFF_X9_Y16_N21
\dataMemory[49][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[49][4]~regout\);

-- Location: LCCOMB_X9_Y16_N30
\dataMemory[113][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[113][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[113][4]~feeder_combout\);

-- Location: LCFF_X9_Y16_N31
\dataMemory[113][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[113][4]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[113][4]~regout\);

-- Location: LCCOMB_X9_Y16_N20
\Mux2068~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~35_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[113][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[49][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[49][4]~regout\,
	datad => \dataMemory[113][4]~regout\,
	combout => \Mux2068~35_combout\);

-- Location: LCCOMB_X21_Y18_N2
\Mux2068~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2068~35_combout\ & (\dataMemory[241][4]~regout\)) # (!\Mux2068~35_combout\ & ((\dataMemory[177][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2068~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[241][4]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[177][4]~regout\,
	datad => \Mux2068~35_combout\,
	combout => \Mux2068~36_combout\);

-- Location: LCCOMB_X22_Y21_N4
\Mux2068~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~37_combout\ = (\ADDRESS~combout\(3) & ((\Mux2068~34_combout\) # ((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & (((!\ADDRESS~combout\(2) & \Mux2068~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2068~34_combout\,
	datac => \ADDRESS~combout\(2),
	datad => \Mux2068~36_combout\,
	combout => \Mux2068~37_combout\);

-- Location: LCFF_X20_Y18_N5
\dataMemory[117][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[117][4]~regout\);

-- Location: LCFF_X19_Y18_N19
\dataMemory[53][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[53][4]~regout\);

-- Location: LCCOMB_X18_Y15_N12
\dataMemory[181][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[181][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[181][4]~feeder_combout\);

-- Location: LCFF_X18_Y15_N13
\dataMemory[181][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[181][4]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[181][4]~regout\);

-- Location: LCCOMB_X19_Y18_N18
\Mux2068~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~31_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[181][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[53][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[53][4]~regout\,
	datad => \dataMemory[181][4]~regout\,
	combout => \Mux2068~31_combout\);

-- Location: LCCOMB_X20_Y18_N4
\Mux2068~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2068~31_combout\ & (\dataMemory[245][4]~regout\)) # (!\Mux2068~31_combout\ & ((\dataMemory[117][4]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2068~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[245][4]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[117][4]~regout\,
	datad => \Mux2068~31_combout\,
	combout => \Mux2068~32_combout\);

-- Location: LCCOMB_X22_Y21_N14
\Mux2068~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~40_combout\ = (\ADDRESS~combout\(2) & ((\Mux2068~37_combout\ & (\Mux2068~39_combout\)) # (!\Mux2068~37_combout\ & ((\Mux2068~32_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2068~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2068~39_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2068~37_combout\,
	datad => \Mux2068~32_combout\,
	combout => \Mux2068~40_combout\);

-- Location: LCFF_X22_Y21_N3
\dataMemory[105][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[105][4]~regout\);

-- Location: LCFF_X24_Y21_N11
\dataMemory[109][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[109][4]~regout\);

-- Location: LCCOMB_X22_Y21_N2
\Mux2068~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~1_combout\ = (\Mux2068~0_combout\ & (((\dataMemory[109][4]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux2068~0_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[105][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2068~0_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[105][4]~regout\,
	datad => \dataMemory[109][4]~regout\,
	combout => \Mux2068~1_combout\);

-- Location: LCFF_X22_Y20_N13
\dataMemory[237][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[237][4]~regout\);

-- Location: LCFF_X21_Y17_N31
\dataMemory[233][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[233][4]~regout\);

-- Location: LCFF_X21_Y17_N29
\dataMemory[225][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[225][4]~regout\);

-- Location: LCFF_X21_Y23_N5
\dataMemory[229][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[229][4]~regout\);

-- Location: LCCOMB_X21_Y17_N28
\Mux2068~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~7_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[229][4]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[225][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[225][4]~regout\,
	datad => \dataMemory[229][4]~regout\,
	combout => \Mux2068~7_combout\);

-- Location: LCCOMB_X21_Y17_N30
\Mux2068~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~8_combout\ = (\ADDRESS~combout\(3) & ((\Mux2068~7_combout\ & (\dataMemory[237][4]~regout\)) # (!\Mux2068~7_combout\ & ((\dataMemory[233][4]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2068~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[237][4]~regout\,
	datac => \dataMemory[233][4]~regout\,
	datad => \Mux2068~7_combout\,
	combout => \Mux2068~8_combout\);

-- Location: LCFF_X18_Y21_N1
\dataMemory[45][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[45][4]~regout\);

-- Location: LCFF_X18_Y21_N19
\dataMemory[37][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[37][4]~regout\);

-- Location: LCFF_X16_Y18_N1
\dataMemory[33][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[33][4]~regout\);

-- Location: LCFF_X16_Y18_N31
\dataMemory[41][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[41][4]~regout\);

-- Location: LCCOMB_X16_Y18_N0
\Mux2068~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[41][4]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[33][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[33][4]~regout\,
	datad => \dataMemory[41][4]~regout\,
	combout => \Mux2068~4_combout\);

-- Location: LCCOMB_X18_Y21_N18
\Mux2068~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2068~4_combout\ & (\dataMemory[45][4]~regout\)) # (!\Mux2068~4_combout\ & ((\dataMemory[37][4]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2068~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[45][4]~regout\,
	datac => \dataMemory[37][4]~regout\,
	datad => \Mux2068~4_combout\,
	combout => \Mux2068~5_combout\);

-- Location: LCFF_X20_Y14_N23
\dataMemory[173][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[173][4]~regout\);

-- Location: LCFF_X19_Y14_N25
\dataMemory[161][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[161][4]~regout\);

-- Location: LCFF_X19_Y14_N27
\dataMemory[169][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[169][4]~regout\);

-- Location: LCCOMB_X19_Y14_N24
\Mux2068~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~2_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[169][4]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[161][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[161][4]~regout\,
	datad => \dataMemory[169][4]~regout\,
	combout => \Mux2068~2_combout\);

-- Location: LCCOMB_X20_Y14_N22
\Mux2068~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2068~2_combout\ & ((\dataMemory[173][4]~regout\))) # (!\Mux2068~2_combout\ & (\dataMemory[165][4]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2068~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[165][4]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[173][4]~regout\,
	datad => \Mux2068~2_combout\,
	combout => \Mux2068~3_combout\);

-- Location: LCCOMB_X22_Y21_N30
\Mux2068~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~6_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\Mux2068~3_combout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\Mux2068~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2068~5_combout\,
	datad => \Mux2068~3_combout\,
	combout => \Mux2068~6_combout\);

-- Location: LCCOMB_X22_Y21_N20
\Mux2068~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~9_combout\ = (\ADDRESS~combout\(6) & ((\Mux2068~6_combout\ & ((\Mux2068~8_combout\))) # (!\Mux2068~6_combout\ & (\Mux2068~1_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2068~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2068~1_combout\,
	datac => \Mux2068~8_combout\,
	datad => \Mux2068~6_combout\,
	combout => \Mux2068~9_combout\);

-- Location: LCFF_X24_Y17_N29
\dataMemory[77][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[77][4]~regout\);

-- Location: LCFF_X23_Y20_N25
\dataMemory[73][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[73][4]~regout\);

-- Location: LCFF_X23_Y20_N11
\dataMemory[65][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[65][4]~regout\);

-- Location: LCFF_X20_Y16_N27
\dataMemory[69][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[69][4]~regout\);

-- Location: LCCOMB_X23_Y20_N10
\Mux2068~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~20_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[69][4]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[65][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[65][4]~regout\,
	datad => \dataMemory[69][4]~regout\,
	combout => \Mux2068~20_combout\);

-- Location: LCCOMB_X23_Y20_N24
\Mux2068~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2068~20_combout\ & (\dataMemory[77][4]~regout\)) # (!\Mux2068~20_combout\ & ((\dataMemory[73][4]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2068~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[77][4]~regout\,
	datac => \dataMemory[73][4]~regout\,
	datad => \Mux2068~20_combout\,
	combout => \Mux2068~21_combout\);

-- Location: LCFF_X17_Y20_N1
\dataMemory[141][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[141][4]~regout\);

-- Location: LCFF_X16_Y20_N27
\dataMemory[129][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[129][4]~regout\);

-- Location: LCCOMB_X16_Y20_N26
\Mux2068~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~22_combout\ = (\ADDRESS~combout\(3) & ((\dataMemory[137][4]~regout\) # ((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & (((\dataMemory[129][4]~regout\ & !\ADDRESS~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[137][4]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[129][4]~regout\,
	datad => \ADDRESS~combout\(2),
	combout => \Mux2068~22_combout\);

-- Location: LCCOMB_X17_Y20_N0
\Mux2068~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2068~22_combout\ & ((\dataMemory[141][4]~regout\))) # (!\Mux2068~22_combout\ & (\dataMemory[133][4]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2068~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[133][4]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[141][4]~regout\,
	datad => \Mux2068~22_combout\,
	combout => \Mux2068~23_combout\);

-- Location: LCCOMB_X15_Y19_N20
\dataMemory[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[5][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[5][4]~feeder_combout\);

-- Location: LCFF_X15_Y19_N21
\dataMemory[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[5][4]~feeder_combout\,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[5][4]~regout\);

-- Location: LCFF_X16_Y17_N9
\dataMemory[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[13][4]~regout\);

-- Location: LCFF_X16_Y17_N19
\dataMemory[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[1][4]~regout\);

-- Location: LCCOMB_X15_Y21_N12
\dataMemory[9][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[9][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[9][4]~feeder_combout\);

-- Location: LCFF_X15_Y21_N13
\dataMemory[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[9][4]~feeder_combout\,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[9][4]~regout\);

-- Location: LCCOMB_X16_Y17_N18
\Mux2068~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[9][4]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[1][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[1][4]~regout\,
	datad => \dataMemory[9][4]~regout\,
	combout => \Mux2068~24_combout\);

-- Location: LCCOMB_X16_Y17_N8
\Mux2068~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~25_combout\ = (\ADDRESS~combout\(2) & ((\Mux2068~24_combout\ & ((\dataMemory[13][4]~regout\))) # (!\Mux2068~24_combout\ & (\dataMemory[5][4]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2068~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[5][4]~regout\,
	datac => \dataMemory[13][4]~regout\,
	datad => \Mux2068~24_combout\,
	combout => \Mux2068~25_combout\);

-- Location: LCCOMB_X22_Y21_N22
\Mux2068~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~26_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\Mux2068~23_combout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & ((\Mux2068~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2068~23_combout\,
	datad => \Mux2068~25_combout\,
	combout => \Mux2068~26_combout\);

-- Location: LCCOMB_X22_Y21_N8
\Mux2068~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2068~26_combout\ & (\Mux2068~28_combout\)) # (!\Mux2068~26_combout\ & ((\Mux2068~21_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2068~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2068~28_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \Mux2068~21_combout\,
	datad => \Mux2068~26_combout\,
	combout => \Mux2068~29_combout\);

-- Location: LCFF_X7_Y17_N7
\dataMemory[157][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[157][4]~regout\);

-- Location: LCFF_X8_Y17_N3
\dataMemory[145][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[145][4]~regout\);

-- Location: LCFF_X8_Y17_N13
\dataMemory[153][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[153][4]~regout\);

-- Location: LCCOMB_X8_Y17_N2
\Mux2068~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~10_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[153][4]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[145][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[145][4]~regout\,
	datad => \dataMemory[153][4]~regout\,
	combout => \Mux2068~10_combout\);

-- Location: LCCOMB_X7_Y17_N6
\Mux2068~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~11_combout\ = (\ADDRESS~combout\(2) & ((\Mux2068~10_combout\ & ((\dataMemory[157][4]~regout\))) # (!\Mux2068~10_combout\ & (\dataMemory[149][4]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2068~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[149][4]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[157][4]~regout\,
	datad => \Mux2068~10_combout\,
	combout => \Mux2068~11_combout\);

-- Location: LCFF_X14_Y21_N9
\dataMemory[217][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[217][4]~regout\);

-- Location: LCFF_X21_Y22_N17
\dataMemory[209][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[209][4]~regout\);

-- Location: LCFF_X22_Y22_N25
\dataMemory[213][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[213][4]~regout\);

-- Location: LCCOMB_X21_Y22_N16
\Mux2068~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~17_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[213][4]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[209][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[209][4]~regout\,
	datad => \dataMemory[213][4]~regout\,
	combout => \Mux2068~17_combout\);

-- Location: LCCOMB_X14_Y21_N8
\Mux2068~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2068~17_combout\ & (\dataMemory[221][4]~regout\)) # (!\Mux2068~17_combout\ & ((\dataMemory[217][4]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2068~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[221][4]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[217][4]~regout\,
	datad => \Mux2068~17_combout\,
	combout => \Mux2068~18_combout\);

-- Location: LCFF_X19_Y18_N29
\dataMemory[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[21][4]~regout\);

-- Location: LCFF_X22_Y19_N17
\dataMemory[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[29][4]~regout\);

-- Location: LCFF_X9_Y19_N17
\dataMemory[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[17][4]~regout\);

-- Location: LCFF_X9_Y19_N7
\dataMemory[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[25][4]~regout\);

-- Location: LCCOMB_X9_Y19_N16
\Mux2068~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~14_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[25][4]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[17][4]~regout\,
	datad => \dataMemory[25][4]~regout\,
	combout => \Mux2068~14_combout\);

-- Location: LCCOMB_X22_Y19_N16
\Mux2068~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2068~14_combout\ & ((\dataMemory[29][4]~regout\))) # (!\Mux2068~14_combout\ & (\dataMemory[21][4]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2068~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[21][4]~regout\,
	datac => \dataMemory[29][4]~regout\,
	datad => \Mux2068~14_combout\,
	combout => \Mux2068~15_combout\);

-- Location: LCFF_X12_Y21_N17
\dataMemory[89][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[89][4]~regout\);

-- Location: LCFF_X21_Y21_N15
\dataMemory[93][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[93][4]~regout\);

-- Location: LCFF_X12_Y21_N23
\dataMemory[81][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(20),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[81][4]~regout\);

-- Location: LCCOMB_X15_Y21_N22
\dataMemory[85][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[85][4]~feeder_combout\ = \WRDATA~combout\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(20),
	combout => \dataMemory[85][4]~feeder_combout\);

-- Location: LCFF_X15_Y21_N23
\dataMemory[85][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[85][4]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[85][4]~regout\);

-- Location: LCCOMB_X12_Y21_N22
\Mux2068~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~12_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[85][4]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[81][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[81][4]~regout\,
	datad => \dataMemory[85][4]~regout\,
	combout => \Mux2068~12_combout\);

-- Location: LCCOMB_X21_Y21_N14
\Mux2068~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~13_combout\ = (\ADDRESS~combout\(3) & ((\Mux2068~12_combout\ & ((\dataMemory[93][4]~regout\))) # (!\Mux2068~12_combout\ & (\dataMemory[89][4]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2068~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[89][4]~regout\,
	datac => \dataMemory[93][4]~regout\,
	datad => \Mux2068~12_combout\,
	combout => \Mux2068~13_combout\);

-- Location: LCCOMB_X22_Y21_N26
\Mux2068~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~16_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\Mux2068~13_combout\))) # (!\ADDRESS~combout\(6) & (\Mux2068~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2068~15_combout\,
	datad => \Mux2068~13_combout\,
	combout => \Mux2068~16_combout\);

-- Location: LCCOMB_X22_Y21_N0
\Mux2068~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~19_combout\ = (\ADDRESS~combout\(7) & ((\Mux2068~16_combout\ & ((\Mux2068~18_combout\))) # (!\Mux2068~16_combout\ & (\Mux2068~11_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2068~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2068~11_combout\,
	datac => \Mux2068~18_combout\,
	datad => \Mux2068~16_combout\,
	combout => \Mux2068~19_combout\);

-- Location: LCCOMB_X22_Y21_N18
\Mux2068~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~30_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\Mux2068~19_combout\))) # (!\ADDRESS~combout\(4) & (\Mux2068~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2068~29_combout\,
	datad => \Mux2068~19_combout\,
	combout => \Mux2068~30_combout\);

-- Location: LCCOMB_X22_Y21_N12
\Mux2068~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2068~41_combout\ = (\ADDRESS~combout\(5) & ((\Mux2068~30_combout\ & (\Mux2068~40_combout\)) # (!\Mux2068~30_combout\ & ((\Mux2068~9_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2068~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2068~40_combout\,
	datac => \Mux2068~9_combout\,
	datad => \Mux2068~30_combout\,
	combout => \Mux2068~41_combout\);

-- Location: LCCOMB_X22_Y21_N6
\DATAOUT[20]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[20]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2068~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[20]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[20]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2068~41_combout\,
	combout => \DATAOUT[20]$latch~combout\);

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(21),
	combout => \WRDATA~combout\(21));

-- Location: LCFF_X10_Y15_N17
\dataMemory[177][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[177][5]~regout\);

-- Location: LCFF_X10_Y15_N27
\dataMemory[185][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[185][5]~regout\);

-- Location: LCCOMB_X10_Y15_N16
\Mux2069~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~17_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[185][5]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[177][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[177][5]~regout\,
	datad => \dataMemory[185][5]~regout\,
	combout => \Mux2069~17_combout\);

-- Location: LCFF_X16_Y14_N25
\dataMemory[181][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[181][5]~regout\);

-- Location: LCFF_X16_Y14_N11
\dataMemory[189][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[189][5]~regout\);

-- Location: LCCOMB_X16_Y14_N24
\Mux2069~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~18_combout\ = (\ADDRESS~combout\(2) & ((\Mux2069~17_combout\ & ((\dataMemory[189][5]~regout\))) # (!\Mux2069~17_combout\ & (\dataMemory[181][5]~regout\)))) # (!\ADDRESS~combout\(2) & (\Mux2069~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2069~17_combout\,
	datac => \dataMemory[181][5]~regout\,
	datad => \dataMemory[189][5]~regout\,
	combout => \Mux2069~18_combout\);

-- Location: LCFF_X16_Y19_N9
\dataMemory[149][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[149][5]~regout\);

-- Location: LCFF_X8_Y21_N19
\dataMemory[145][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[145][5]~regout\);

-- Location: LCFF_X7_Y21_N11
\dataMemory[153][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[153][5]~regout\);

-- Location: LCCOMB_X8_Y21_N18
\Mux2069~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~12_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[153][5]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[145][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[145][5]~regout\,
	datad => \dataMemory[153][5]~regout\,
	combout => \Mux2069~12_combout\);

-- Location: LCCOMB_X16_Y19_N8
\Mux2069~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2069~12_combout\ & (\dataMemory[157][5]~regout\)) # (!\Mux2069~12_combout\ & ((\dataMemory[149][5]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2069~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[157][5]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[149][5]~regout\,
	datad => \Mux2069~12_combout\,
	combout => \Mux2069~13_combout\);

-- Location: LCCOMB_X17_Y17_N18
\Mux2069~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~16_combout\ = (\ADDRESS~combout\(4) & (((\ADDRESS~combout\(5)) # (\Mux2069~13_combout\)))) # (!\ADDRESS~combout\(4) & (\Mux2069~15_combout\ & (!\ADDRESS~combout\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2069~15_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2069~13_combout\,
	combout => \Mux2069~16_combout\);

-- Location: LCCOMB_X17_Y17_N0
\Mux2069~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2069~16_combout\ & ((\Mux2069~18_combout\))) # (!\Mux2069~16_combout\ & (\Mux2069~11_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2069~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2069~11_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2069~18_combout\,
	datad => \Mux2069~16_combout\,
	combout => \Mux2069~19_combout\);

-- Location: LCFF_X22_Y15_N13
\dataMemory[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[29][5]~regout\);

-- Location: LCFF_X23_Y14_N27
\dataMemory[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[13][5]~regout\);

-- Location: LCFF_X23_Y14_N13
\dataMemory[45][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[45][5]~regout\);

-- Location: LCCOMB_X23_Y14_N26
\Mux2069~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~27_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[45][5]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[13][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[13][5]~regout\,
	datad => \dataMemory[45][5]~regout\,
	combout => \Mux2069~27_combout\);

-- Location: LCCOMB_X22_Y15_N12
\Mux2069~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2069~27_combout\ & (\dataMemory[61][5]~regout\)) # (!\Mux2069~27_combout\ & ((\dataMemory[29][5]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2069~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[61][5]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[29][5]~regout\,
	datad => \Mux2069~27_combout\,
	combout => \Mux2069~28_combout\);

-- Location: LCCOMB_X7_Y15_N6
\dataMemory[57][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[57][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[57][5]~feeder_combout\);

-- Location: LCFF_X7_Y15_N7
\dataMemory[57][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[57][5]~feeder_combout\,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[57][5]~regout\);

-- Location: LCFF_X16_Y15_N31
\dataMemory[41][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[41][5]~regout\);

-- Location: LCFF_X15_Y15_N15
\dataMemory[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[9][5]~regout\);

-- Location: LCFF_X8_Y19_N21
\dataMemory[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[25][5]~regout\);

-- Location: LCCOMB_X15_Y15_N14
\Mux2069~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~20_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[25][5]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[9][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[9][5]~regout\,
	datad => \dataMemory[25][5]~regout\,
	combout => \Mux2069~20_combout\);

-- Location: LCCOMB_X16_Y15_N30
\Mux2069~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2069~20_combout\ & (\dataMemory[57][5]~regout\)) # (!\Mux2069~20_combout\ & ((\dataMemory[41][5]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2069~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[57][5]~regout\,
	datac => \dataMemory[41][5]~regout\,
	datad => \Mux2069~20_combout\,
	combout => \Mux2069~21_combout\);

-- Location: LCFF_X17_Y15_N29
\dataMemory[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[21][5]~regout\);

-- Location: LCFF_X17_Y15_N15
\dataMemory[53][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[53][5]~regout\);

-- Location: LCFF_X16_Y16_N19
\dataMemory[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[5][5]~regout\);

-- Location: LCCOMB_X19_Y16_N2
\dataMemory[37][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[37][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[37][5]~feeder_combout\);

-- Location: LCFF_X19_Y16_N3
\dataMemory[37][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[37][5]~feeder_combout\,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[37][5]~regout\);

-- Location: LCCOMB_X16_Y16_N18
\Mux2069~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[37][5]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[5][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[5][5]~regout\,
	datad => \dataMemory[37][5]~regout\,
	combout => \Mux2069~22_combout\);

-- Location: LCCOMB_X17_Y15_N14
\Mux2069~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2069~22_combout\ & ((\dataMemory[53][5]~regout\))) # (!\Mux2069~22_combout\ & (\dataMemory[21][5]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2069~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[21][5]~regout\,
	datac => \dataMemory[53][5]~regout\,
	datad => \Mux2069~22_combout\,
	combout => \Mux2069~23_combout\);

-- Location: LCFF_X14_Y15_N9
\dataMemory[49][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[49][5]~regout\);

-- Location: LCFF_X14_Y15_N27
\dataMemory[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[1][5]~regout\);

-- Location: LCFF_X10_Y19_N15
\dataMemory[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[17][5]~regout\);

-- Location: LCCOMB_X14_Y15_N26
\Mux2069~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[17][5]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[1][5]~regout\,
	datad => \dataMemory[17][5]~regout\,
	combout => \Mux2069~24_combout\);

-- Location: LCCOMB_X14_Y15_N8
\Mux2069~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2069~24_combout\ & ((\dataMemory[49][5]~regout\))) # (!\Mux2069~24_combout\ & (\dataMemory[33][5]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2069~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[33][5]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[49][5]~regout\,
	datad => \Mux2069~24_combout\,
	combout => \Mux2069~25_combout\);

-- Location: LCCOMB_X17_Y15_N12
\Mux2069~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~26_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2069~23_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2069~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2069~23_combout\,
	datad => \Mux2069~25_combout\,
	combout => \Mux2069~26_combout\);

-- Location: LCCOMB_X18_Y15_N2
\Mux2069~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~29_combout\ = (\ADDRESS~combout\(3) & ((\Mux2069~26_combout\ & (\Mux2069~28_combout\)) # (!\Mux2069~26_combout\ & ((\Mux2069~21_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2069~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2069~28_combout\,
	datac => \Mux2069~21_combout\,
	datad => \Mux2069~26_combout\,
	combout => \Mux2069~29_combout\);

-- Location: LCCOMB_X17_Y17_N14
\Mux2069~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~30_combout\ = (\ADDRESS~combout\(7) & ((\Mux2069~19_combout\) # ((\ADDRESS~combout\(6))))) # (!\ADDRESS~combout\(7) & (((!\ADDRESS~combout\(6) & \Mux2069~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2069~19_combout\,
	datac => \ADDRESS~combout\(6),
	datad => \Mux2069~29_combout\,
	combout => \Mux2069~30_combout\);

-- Location: LCFF_X17_Y22_N9
\dataMemory[85][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[85][5]~regout\);

-- Location: LCFF_X16_Y22_N25
\dataMemory[69][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[69][5]~regout\);

-- Location: LCCOMB_X17_Y24_N6
\dataMemory[101][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[101][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[101][5]~feeder_combout\);

-- Location: LCFF_X17_Y24_N7
\dataMemory[101][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[101][5]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[101][5]~regout\);

-- Location: LCCOMB_X16_Y22_N24
\Mux2069~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~0_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[101][5]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[69][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[69][5]~regout\,
	datad => \dataMemory[101][5]~regout\,
	combout => \Mux2069~0_combout\);

-- Location: LCCOMB_X17_Y22_N8
\Mux2069~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~1_combout\ = (\ADDRESS~combout\(4) & ((\Mux2069~0_combout\ & (\dataMemory[117][5]~regout\)) # (!\Mux2069~0_combout\ & ((\dataMemory[85][5]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2069~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[117][5]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[85][5]~regout\,
	datad => \Mux2069~0_combout\,
	combout => \Mux2069~1_combout\);

-- Location: LCFF_X6_Y17_N19
\dataMemory[121][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[121][5]~regout\);

-- Location: LCFF_X6_Y17_N1
\dataMemory[105][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[105][5]~regout\);

-- Location: LCFF_X5_Y17_N17
\dataMemory[73][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[73][5]~regout\);

-- Location: LCFF_X14_Y17_N13
\dataMemory[89][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[89][5]~regout\);

-- Location: LCCOMB_X5_Y17_N16
\Mux2069~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~2_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[89][5]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[73][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[73][5]~regout\,
	datad => \dataMemory[89][5]~regout\,
	combout => \Mux2069~2_combout\);

-- Location: LCCOMB_X6_Y17_N0
\Mux2069~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~3_combout\ = (\ADDRESS~combout\(5) & ((\Mux2069~2_combout\ & (\dataMemory[121][5]~regout\)) # (!\Mux2069~2_combout\ & ((\dataMemory[105][5]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2069~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[121][5]~regout\,
	datac => \dataMemory[105][5]~regout\,
	datad => \Mux2069~2_combout\,
	combout => \Mux2069~3_combout\);

-- Location: LCFF_X11_Y21_N1
\dataMemory[113][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[113][5]~regout\);

-- Location: LCFF_X11_Y22_N27
\dataMemory[97][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[97][5]~regout\);

-- Location: LCFF_X11_Y21_N7
\dataMemory[65][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(21),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[65][5]~regout\);

-- Location: LCCOMB_X10_Y21_N12
\dataMemory[81][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[81][5]~feeder_combout\ = \WRDATA~combout\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(21),
	combout => \dataMemory[81][5]~feeder_combout\);

-- Location: LCFF_X10_Y21_N13
\dataMemory[81][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[81][5]~feeder_combout\,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[81][5]~regout\);

-- Location: LCCOMB_X11_Y21_N6
\Mux2069~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~4_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[81][5]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[65][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[65][5]~regout\,
	datad => \dataMemory[81][5]~regout\,
	combout => \Mux2069~4_combout\);

-- Location: LCCOMB_X11_Y22_N26
\Mux2069~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~5_combout\ = (\ADDRESS~combout\(5) & ((\Mux2069~4_combout\ & (\dataMemory[113][5]~regout\)) # (!\Mux2069~4_combout\ & ((\dataMemory[97][5]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2069~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[113][5]~regout\,
	datac => \dataMemory[97][5]~regout\,
	datad => \Mux2069~4_combout\,
	combout => \Mux2069~5_combout\);

-- Location: LCCOMB_X18_Y18_N2
\Mux2069~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~6_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & (\Mux2069~3_combout\)) # (!\ADDRESS~combout\(3) & ((\Mux2069~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2069~3_combout\,
	datad => \Mux2069~5_combout\,
	combout => \Mux2069~6_combout\);

-- Location: LCCOMB_X18_Y18_N20
\Mux2069~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~9_combout\ = (\ADDRESS~combout\(2) & ((\Mux2069~6_combout\ & (\Mux2069~8_combout\)) # (!\Mux2069~6_combout\ & ((\Mux2069~1_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2069~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2069~8_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2069~1_combout\,
	datad => \Mux2069~6_combout\,
	combout => \Mux2069~9_combout\);

-- Location: LCCOMB_X17_Y17_N28
\Mux2069~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2069~41_combout\ = (\ADDRESS~combout\(6) & ((\Mux2069~30_combout\ & (\Mux2069~40_combout\)) # (!\Mux2069~30_combout\ & ((\Mux2069~9_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2069~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2069~40_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \Mux2069~30_combout\,
	datad => \Mux2069~9_combout\,
	combout => \Mux2069~41_combout\);

-- Location: LCCOMB_X17_Y17_N10
\DATAOUT[21]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[21]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2069~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[21]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[21]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2069~41_combout\,
	combout => \DATAOUT[21]$latch~combout\);

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(22),
	combout => \WRDATA~combout\(22));

-- Location: LCFF_X17_Y14_N17
\dataMemory[117][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[117][6]~regout\);

-- Location: LCFF_X19_Y13_N21
\dataMemory[53][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[53][6]~regout\);

-- Location: LCFF_X18_Y13_N23
\dataMemory[181][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[181][6]~regout\);

-- Location: LCCOMB_X19_Y13_N20
\Mux2070~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~7_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[181][6]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[53][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[53][6]~regout\,
	datad => \dataMemory[181][6]~regout\,
	combout => \Mux2070~7_combout\);

-- Location: LCFF_X20_Y18_N19
\dataMemory[245][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[245][6]~regout\);

-- Location: LCCOMB_X18_Y14_N20
\Mux2070~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2070~7_combout\ & ((\dataMemory[245][6]~regout\))) # (!\Mux2070~7_combout\ & (\dataMemory[117][6]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2070~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[117][6]~regout\,
	datac => \Mux2070~7_combout\,
	datad => \dataMemory[245][6]~regout\,
	combout => \Mux2070~8_combout\);

-- Location: LCFF_X20_Y22_N23
\dataMemory[229][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[229][6]~regout\);

-- Location: LCFF_X19_Y16_N1
\dataMemory[165][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[165][6]~regout\);

-- Location: LCFF_X19_Y16_N19
\dataMemory[37][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[37][6]~regout\);

-- Location: LCCOMB_X17_Y21_N26
\dataMemory[101][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[101][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[101][6]~feeder_combout\);

-- Location: LCFF_X17_Y21_N27
\dataMemory[101][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[101][6]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[101][6]~regout\);

-- Location: LCCOMB_X19_Y16_N18
\Mux2070~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~0_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[101][6]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[37][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[37][6]~regout\,
	datad => \dataMemory[101][6]~regout\,
	combout => \Mux2070~0_combout\);

-- Location: LCCOMB_X19_Y16_N0
\Mux2070~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~1_combout\ = (\ADDRESS~combout\(7) & ((\Mux2070~0_combout\ & (\dataMemory[229][6]~regout\)) # (!\Mux2070~0_combout\ & ((\dataMemory[165][6]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2070~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[229][6]~regout\,
	datac => \dataMemory[165][6]~regout\,
	datad => \Mux2070~0_combout\,
	combout => \Mux2070~1_combout\);

-- Location: LCFF_X21_Y19_N25
\dataMemory[197][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[197][6]~regout\);

-- Location: LCFF_X19_Y22_N29
\dataMemory[133][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[133][6]~regout\);

-- Location: LCFF_X19_Y22_N19
\dataMemory[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[5][6]~regout\);

-- Location: LCCOMB_X20_Y16_N24
\dataMemory[69][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[69][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[69][6]~feeder_combout\);

-- Location: LCFF_X20_Y16_N25
\dataMemory[69][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[69][6]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[69][6]~regout\);

-- Location: LCCOMB_X19_Y22_N18
\Mux2070~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~4_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[69][6]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[5][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[5][6]~regout\,
	datad => \dataMemory[69][6]~regout\,
	combout => \Mux2070~4_combout\);

-- Location: LCCOMB_X19_Y22_N28
\Mux2070~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2070~4_combout\ & (\dataMemory[197][6]~regout\)) # (!\Mux2070~4_combout\ & ((\dataMemory[133][6]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2070~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[197][6]~regout\,
	datac => \dataMemory[133][6]~regout\,
	datad => \Mux2070~4_combout\,
	combout => \Mux2070~5_combout\);

-- Location: LCCOMB_X22_Y22_N12
\dataMemory[213][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[213][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[213][6]~feeder_combout\);

-- Location: LCFF_X22_Y22_N13
\dataMemory[213][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[213][6]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[213][6]~regout\);

-- Location: LCFF_X18_Y22_N7
\dataMemory[85][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[85][6]~regout\);

-- Location: LCFF_X19_Y18_N5
\dataMemory[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[21][6]~regout\);

-- Location: LCFF_X18_Y14_N15
\dataMemory[149][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[149][6]~regout\);

-- Location: LCCOMB_X19_Y18_N4
\Mux2070~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~2_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[149][6]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[21][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[21][6]~regout\,
	datad => \dataMemory[149][6]~regout\,
	combout => \Mux2070~2_combout\);

-- Location: LCCOMB_X18_Y22_N6
\Mux2070~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~3_combout\ = (\ADDRESS~combout\(6) & ((\Mux2070~2_combout\ & (\dataMemory[213][6]~regout\)) # (!\Mux2070~2_combout\ & ((\dataMemory[85][6]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2070~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[213][6]~regout\,
	datac => \dataMemory[85][6]~regout\,
	datad => \Mux2070~2_combout\,
	combout => \Mux2070~3_combout\);

-- Location: LCCOMB_X19_Y16_N4
\Mux2070~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~6_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2070~3_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux2070~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2070~5_combout\,
	datad => \Mux2070~3_combout\,
	combout => \Mux2070~6_combout\);

-- Location: LCCOMB_X18_Y16_N30
\Mux2070~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2070~6_combout\ & (\Mux2070~8_combout\)) # (!\Mux2070~6_combout\ & ((\Mux2070~1_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2070~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2070~8_combout\,
	datac => \Mux2070~1_combout\,
	datad => \Mux2070~6_combout\,
	combout => \Mux2070~9_combout\);

-- Location: LCCOMB_X6_Y16_N2
\dataMemory[249][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[249][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[249][6]~feeder_combout\);

-- Location: LCFF_X6_Y16_N3
\dataMemory[249][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[249][6]~feeder_combout\,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[249][6]~regout\);

-- Location: LCFF_X10_Y16_N5
\dataMemory[121][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[121][6]~regout\);

-- Location: LCFF_X10_Y16_N23
\dataMemory[57][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[57][6]~regout\);

-- Location: LCFF_X10_Y15_N7
\dataMemory[185][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[185][6]~regout\);

-- Location: LCCOMB_X10_Y16_N22
\Mux2070~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~17_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[185][6]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[57][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[57][6]~regout\,
	datad => \dataMemory[185][6]~regout\,
	combout => \Mux2070~17_combout\);

-- Location: LCCOMB_X10_Y16_N4
\Mux2070~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2070~17_combout\ & (\dataMemory[249][6]~regout\)) # (!\Mux2070~17_combout\ & ((\dataMemory[121][6]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2070~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[249][6]~regout\,
	datac => \dataMemory[121][6]~regout\,
	datad => \Mux2070~17_combout\,
	combout => \Mux2070~18_combout\);

-- Location: LCFF_X10_Y22_N31
\dataMemory[89][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[89][6]~regout\);

-- Location: LCCOMB_X14_Y21_N30
\dataMemory[217][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[217][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[217][6]~feeder_combout\);

-- Location: LCFF_X14_Y21_N31
\dataMemory[217][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[217][6]~feeder_combout\,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[217][6]~regout\);

-- Location: LCCOMB_X10_Y22_N30
\Mux2070~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~11_combout\ = (\Mux2070~10_combout\ & (((\dataMemory[217][6]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2070~10_combout\ & (\ADDRESS~combout\(6) & (\dataMemory[89][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2070~10_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[89][6]~regout\,
	datad => \dataMemory[217][6]~regout\,
	combout => \Mux2070~11_combout\);

-- Location: LCFF_X14_Y23_N19
\dataMemory[137][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[137][6]~regout\);

-- Location: LCFF_X15_Y23_N5
\dataMemory[201][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[201][6]~regout\);

-- Location: LCFF_X14_Y23_N9
\dataMemory[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[9][6]~regout\);

-- Location: LCCOMB_X10_Y23_N22
\dataMemory[73][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[73][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[73][6]~feeder_combout\);

-- Location: LCFF_X10_Y23_N23
\dataMemory[73][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[73][6]~feeder_combout\,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[73][6]~regout\);

-- Location: LCCOMB_X14_Y23_N8
\Mux2070~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~14_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[73][6]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[9][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[9][6]~regout\,
	datad => \dataMemory[73][6]~regout\,
	combout => \Mux2070~14_combout\);

-- Location: LCCOMB_X15_Y23_N4
\Mux2070~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2070~14_combout\ & ((\dataMemory[201][6]~regout\))) # (!\Mux2070~14_combout\ & (\dataMemory[137][6]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2070~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[137][6]~regout\,
	datac => \dataMemory[201][6]~regout\,
	datad => \Mux2070~14_combout\,
	combout => \Mux2070~15_combout\);

-- Location: LCFF_X15_Y20_N29
\dataMemory[169][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[169][6]~regout\);

-- Location: LCFF_X15_Y20_N11
\dataMemory[233][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[233][6]~regout\);

-- Location: LCFF_X16_Y18_N3
\dataMemory[41][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[41][6]~regout\);

-- Location: LCCOMB_X19_Y17_N0
\dataMemory[105][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[105][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[105][6]~feeder_combout\);

-- Location: LCFF_X19_Y17_N1
\dataMemory[105][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[105][6]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[105][6]~regout\);

-- Location: LCCOMB_X16_Y18_N2
\Mux2070~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~12_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[105][6]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[41][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[41][6]~regout\,
	datad => \dataMemory[105][6]~regout\,
	combout => \Mux2070~12_combout\);

-- Location: LCCOMB_X15_Y20_N10
\Mux2070~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~13_combout\ = (\ADDRESS~combout\(7) & ((\Mux2070~12_combout\ & ((\dataMemory[233][6]~regout\))) # (!\Mux2070~12_combout\ & (\dataMemory[169][6]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2070~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[169][6]~regout\,
	datac => \dataMemory[233][6]~regout\,
	datad => \Mux2070~12_combout\,
	combout => \Mux2070~13_combout\);

-- Location: LCCOMB_X16_Y16_N24
\Mux2070~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~16_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2070~13_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\Mux2070~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2070~15_combout\,
	datad => \Mux2070~13_combout\,
	combout => \Mux2070~16_combout\);

-- Location: LCCOMB_X17_Y16_N8
\Mux2070~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~19_combout\ = (\ADDRESS~combout\(4) & ((\Mux2070~16_combout\ & (\Mux2070~18_combout\)) # (!\Mux2070~16_combout\ & ((\Mux2070~11_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2070~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2070~18_combout\,
	datac => \Mux2070~11_combout\,
	datad => \Mux2070~16_combout\,
	combout => \Mux2070~19_combout\);

-- Location: LCCOMB_X6_Y16_N24
\dataMemory[241][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[241][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[241][6]~feeder_combout\);

-- Location: LCFF_X6_Y16_N25
\dataMemory[241][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[241][6]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[241][6]~regout\);

-- Location: LCFF_X9_Y16_N11
\dataMemory[113][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[113][6]~regout\);

-- Location: LCFF_X9_Y16_N13
\dataMemory[49][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[49][6]~regout\);

-- Location: LCFF_X10_Y15_N21
\dataMemory[177][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[177][6]~regout\);

-- Location: LCCOMB_X9_Y16_N12
\Mux2070~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~27_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[177][6]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[49][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[49][6]~regout\,
	datad => \dataMemory[177][6]~regout\,
	combout => \Mux2070~27_combout\);

-- Location: LCCOMB_X9_Y16_N10
\Mux2070~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2070~27_combout\ & (\dataMemory[241][6]~regout\)) # (!\Mux2070~27_combout\ & ((\dataMemory[113][6]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2070~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[241][6]~regout\,
	datac => \dataMemory[113][6]~regout\,
	datad => \Mux2070~27_combout\,
	combout => \Mux2070~28_combout\);

-- Location: LCCOMB_X11_Y20_N0
\dataMemory[209][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[209][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[209][6]~feeder_combout\);

-- Location: LCFF_X11_Y20_N1
\dataMemory[209][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[209][6]~feeder_combout\,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[209][6]~regout\);

-- Location: LCFF_X11_Y22_N5
\dataMemory[81][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[81][6]~regout\);

-- Location: LCFF_X10_Y19_N9
\dataMemory[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[17][6]~regout\);

-- Location: LCCOMB_X7_Y19_N16
\dataMemory[145][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[145][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[145][6]~feeder_combout\);

-- Location: LCFF_X7_Y19_N17
\dataMemory[145][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[145][6]~feeder_combout\,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[145][6]~regout\);

-- Location: LCCOMB_X10_Y19_N8
\Mux2070~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~20_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[145][6]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[17][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[17][6]~regout\,
	datad => \dataMemory[145][6]~regout\,
	combout => \Mux2070~20_combout\);

-- Location: LCCOMB_X11_Y22_N4
\Mux2070~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2070~20_combout\ & (\dataMemory[209][6]~regout\)) # (!\Mux2070~20_combout\ & ((\dataMemory[81][6]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2070~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[209][6]~regout\,
	datac => \dataMemory[81][6]~regout\,
	datad => \Mux2070~20_combout\,
	combout => \Mux2070~21_combout\);

-- Location: LCFF_X24_Y18_N1
\dataMemory[129][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[129][6]~regout\);

-- Location: LCFF_X24_Y18_N19
\dataMemory[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[1][6]~regout\);

-- Location: LCFF_X25_Y18_N19
\dataMemory[65][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[65][6]~regout\);

-- Location: LCCOMB_X24_Y18_N18
\Mux2070~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~24_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[65][6]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[1][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[1][6]~regout\,
	datad => \dataMemory[65][6]~regout\,
	combout => \Mux2070~24_combout\);

-- Location: LCCOMB_X24_Y18_N0
\Mux2070~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~25_combout\ = (\ADDRESS~combout\(7) & ((\Mux2070~24_combout\ & (\dataMemory[193][6]~regout\)) # (!\Mux2070~24_combout\ & ((\dataMemory[129][6]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2070~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[193][6]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[129][6]~regout\,
	datad => \Mux2070~24_combout\,
	combout => \Mux2070~25_combout\);

-- Location: LCFF_X14_Y20_N1
\dataMemory[161][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[161][6]~regout\);

-- Location: LCFF_X14_Y20_N23
\dataMemory[225][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[225][6]~regout\);

-- Location: LCFF_X15_Y17_N25
\dataMemory[33][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[33][6]~regout\);

-- Location: LCFF_X15_Y17_N27
\dataMemory[97][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[97][6]~regout\);

-- Location: LCCOMB_X15_Y17_N24
\Mux2070~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~22_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[97][6]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[33][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[33][6]~regout\,
	datad => \dataMemory[97][6]~regout\,
	combout => \Mux2070~22_combout\);

-- Location: LCCOMB_X14_Y20_N22
\Mux2070~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2070~22_combout\ & ((\dataMemory[225][6]~regout\))) # (!\Mux2070~22_combout\ & (\dataMemory[161][6]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2070~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[161][6]~regout\,
	datac => \dataMemory[225][6]~regout\,
	datad => \Mux2070~22_combout\,
	combout => \Mux2070~23_combout\);

-- Location: LCCOMB_X17_Y16_N30
\Mux2070~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~26_combout\ = (\ADDRESS~combout\(5) & (((\ADDRESS~combout\(4)) # (\Mux2070~23_combout\)))) # (!\ADDRESS~combout\(5) & (\Mux2070~25_combout\ & (!\ADDRESS~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2070~25_combout\,
	datac => \ADDRESS~combout\(4),
	datad => \Mux2070~23_combout\,
	combout => \Mux2070~26_combout\);

-- Location: LCCOMB_X17_Y16_N12
\Mux2070~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2070~26_combout\ & (\Mux2070~28_combout\)) # (!\Mux2070~26_combout\ & ((\Mux2070~21_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2070~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2070~28_combout\,
	datac => \Mux2070~21_combout\,
	datad => \Mux2070~26_combout\,
	combout => \Mux2070~29_combout\);

-- Location: LCCOMB_X17_Y16_N14
\Mux2070~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~30_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & (\Mux2070~19_combout\)) # (!\ADDRESS~combout\(3) & ((\Mux2070~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2070~19_combout\,
	datad => \Mux2070~29_combout\,
	combout => \Mux2070~30_combout\);

-- Location: LCFF_X21_Y14_N29
\dataMemory[253][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[253][6]~regout\);

-- Location: LCFF_X17_Y16_N17
\dataMemory[221][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[221][6]~regout\);

-- Location: LCFF_X20_Y13_N27
\dataMemory[205][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[205][6]~regout\);

-- Location: LCFF_X20_Y13_N29
\dataMemory[237][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[237][6]~regout\);

-- Location: LCCOMB_X20_Y13_N26
\Mux2070~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~38_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[237][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[205][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[205][6]~regout\,
	datad => \dataMemory[237][6]~regout\,
	combout => \Mux2070~38_combout\);

-- Location: LCCOMB_X17_Y16_N16
\Mux2070~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~39_combout\ = (\ADDRESS~combout\(4) & ((\Mux2070~38_combout\ & (\dataMemory[253][6]~regout\)) # (!\Mux2070~38_combout\ & ((\dataMemory[221][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2070~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[253][6]~regout\,
	datac => \dataMemory[221][6]~regout\,
	datad => \Mux2070~38_combout\,
	combout => \Mux2070~39_combout\);

-- Location: LCFF_X23_Y15_N19
\dataMemory[61][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[61][6]~regout\);

-- Location: LCFF_X22_Y16_N11
\dataMemory[45][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[45][6]~regout\);

-- Location: LCFF_X22_Y19_N1
\dataMemory[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[13][6]~regout\);

-- Location: LCFF_X22_Y19_N11
\dataMemory[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[29][6]~regout\);

-- Location: LCCOMB_X22_Y19_N0
\Mux2070~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~35_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[29][6]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[13][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[13][6]~regout\,
	datad => \dataMemory[29][6]~regout\,
	combout => \Mux2070~35_combout\);

-- Location: LCCOMB_X22_Y16_N10
\Mux2070~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~36_combout\ = (\ADDRESS~combout\(5) & ((\Mux2070~35_combout\ & (\dataMemory[61][6]~regout\)) # (!\Mux2070~35_combout\ & ((\dataMemory[45][6]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2070~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[61][6]~regout\,
	datac => \dataMemory[45][6]~regout\,
	datad => \Mux2070~35_combout\,
	combout => \Mux2070~36_combout\);

-- Location: LCCOMB_X23_Y18_N22
\dataMemory[125][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[125][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[125][6]~feeder_combout\);

-- Location: LCFF_X23_Y18_N23
\dataMemory[125][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[125][6]~feeder_combout\,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[125][6]~regout\);

-- Location: LCFF_X23_Y18_N1
\dataMemory[93][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[93][6]~regout\);

-- Location: LCFF_X24_Y17_N3
\dataMemory[77][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(22),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[77][6]~regout\);

-- Location: LCCOMB_X24_Y17_N12
\dataMemory[109][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[109][6]~feeder_combout\ = \WRDATA~combout\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(22),
	combout => \dataMemory[109][6]~feeder_combout\);

-- Location: LCFF_X24_Y17_N13
\dataMemory[109][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[109][6]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[109][6]~regout\);

-- Location: LCCOMB_X24_Y17_N2
\Mux2070~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~33_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[109][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[77][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[77][6]~regout\,
	datad => \dataMemory[109][6]~regout\,
	combout => \Mux2070~33_combout\);

-- Location: LCCOMB_X23_Y18_N0
\Mux2070~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2070~33_combout\ & (\dataMemory[125][6]~regout\)) # (!\Mux2070~33_combout\ & ((\dataMemory[93][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2070~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[125][6]~regout\,
	datac => \dataMemory[93][6]~regout\,
	datad => \Mux2070~33_combout\,
	combout => \Mux2070~34_combout\);

-- Location: LCCOMB_X10_Y16_N0
\Mux2070~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~37_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux2070~34_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\Mux2070~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2070~36_combout\,
	datad => \Mux2070~34_combout\,
	combout => \Mux2070~37_combout\);

-- Location: LCCOMB_X10_Y16_N18
\Mux2070~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2070~37_combout\ & ((\Mux2070~39_combout\))) # (!\Mux2070~37_combout\ & (\Mux2070~32_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2070~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2070~32_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \Mux2070~39_combout\,
	datad => \Mux2070~37_combout\,
	combout => \Mux2070~40_combout\);

-- Location: LCCOMB_X17_Y16_N22
\Mux2070~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2070~41_combout\ = (\ADDRESS~combout\(2) & ((\Mux2070~30_combout\ & ((\Mux2070~40_combout\))) # (!\Mux2070~30_combout\ & (\Mux2070~9_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2070~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2070~9_combout\,
	datac => \Mux2070~30_combout\,
	datad => \Mux2070~40_combout\,
	combout => \Mux2070~41_combout\);

-- Location: LCCOMB_X17_Y16_N20
\DATAOUT[22]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[22]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2070~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[22]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[22]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2070~41_combout\,
	combout => \DATAOUT[22]$latch~combout\);

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(23),
	combout => \WRDATA~combout\(23));

-- Location: LCFF_X7_Y17_N23
\dataMemory[157][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[157][7]~regout\);

-- Location: LCFF_X7_Y17_N21
\dataMemory[149][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[149][7]~regout\);

-- Location: LCFF_X7_Y21_N7
\dataMemory[145][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[145][7]~regout\);

-- Location: LCFF_X7_Y21_N1
\dataMemory[153][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[153][7]~regout\);

-- Location: LCCOMB_X7_Y21_N6
\Mux2071~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~0_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[153][7]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[145][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[145][7]~regout\,
	datad => \dataMemory[153][7]~regout\,
	combout => \Mux2071~0_combout\);

-- Location: LCCOMB_X7_Y17_N20
\Mux2071~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~1_combout\ = (\ADDRESS~combout\(2) & ((\Mux2071~0_combout\ & (\dataMemory[157][7]~regout\)) # (!\Mux2071~0_combout\ & ((\dataMemory[149][7]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2071~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[157][7]~regout\,
	datac => \dataMemory[149][7]~regout\,
	datad => \Mux2071~0_combout\,
	combout => \Mux2071~1_combout\);

-- Location: LCFF_X19_Y18_N3
\dataMemory[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[21][7]~regout\);

-- Location: LCFF_X10_Y19_N27
\dataMemory[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[17][7]~regout\);

-- Location: LCFF_X8_Y19_N7
\dataMemory[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[25][7]~regout\);

-- Location: LCCOMB_X10_Y19_N26
\Mux2071~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[25][7]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[17][7]~regout\,
	datad => \dataMemory[25][7]~regout\,
	combout => \Mux2071~4_combout\);

-- Location: LCCOMB_X19_Y18_N2
\Mux2071~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2071~4_combout\ & (\dataMemory[29][7]~regout\)) # (!\Mux2071~4_combout\ & ((\dataMemory[21][7]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2071~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[29][7]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[21][7]~regout\,
	datad => \Mux2071~4_combout\,
	combout => \Mux2071~5_combout\);

-- Location: LCCOMB_X19_Y21_N8
\dataMemory[93][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[93][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[93][7]~feeder_combout\);

-- Location: LCFF_X19_Y21_N9
\dataMemory[93][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[93][7]~feeder_combout\,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[93][7]~regout\);

-- Location: LCFF_X12_Y21_N29
\dataMemory[89][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[89][7]~regout\);

-- Location: LCFF_X10_Y21_N7
\dataMemory[81][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[81][7]~regout\);

-- Location: LCCOMB_X15_Y21_N10
\dataMemory[85][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[85][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[85][7]~feeder_combout\);

-- Location: LCFF_X15_Y21_N11
\dataMemory[85][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[85][7]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[85][7]~regout\);

-- Location: LCCOMB_X10_Y21_N6
\Mux2071~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~2_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[85][7]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[81][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[81][7]~regout\,
	datad => \dataMemory[85][7]~regout\,
	combout => \Mux2071~2_combout\);

-- Location: LCCOMB_X12_Y21_N28
\Mux2071~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~3_combout\ = (\ADDRESS~combout\(3) & ((\Mux2071~2_combout\ & (\dataMemory[93][7]~regout\)) # (!\Mux2071~2_combout\ & ((\dataMemory[89][7]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2071~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[93][7]~regout\,
	datac => \dataMemory[89][7]~regout\,
	datad => \Mux2071~2_combout\,
	combout => \Mux2071~3_combout\);

-- Location: LCCOMB_X24_Y18_N4
\Mux2071~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~6_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux2071~3_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\Mux2071~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2071~5_combout\,
	datad => \Mux2071~3_combout\,
	combout => \Mux2071~6_combout\);

-- Location: LCFF_X14_Y21_N29
\dataMemory[217][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[217][7]~regout\);

-- Location: LCFF_X21_Y22_N27
\dataMemory[209][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[209][7]~regout\);

-- Location: LCFF_X22_Y22_N7
\dataMemory[213][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[213][7]~regout\);

-- Location: LCCOMB_X21_Y22_N26
\Mux2071~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~7_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[213][7]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[209][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[209][7]~regout\,
	datad => \dataMemory[213][7]~regout\,
	combout => \Mux2071~7_combout\);

-- Location: LCCOMB_X14_Y21_N28
\Mux2071~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~8_combout\ = (\ADDRESS~combout\(3) & ((\Mux2071~7_combout\ & (\dataMemory[221][7]~regout\)) # (!\Mux2071~7_combout\ & ((\dataMemory[217][7]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2071~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[221][7]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[217][7]~regout\,
	datad => \Mux2071~7_combout\,
	combout => \Mux2071~8_combout\);

-- Location: LCCOMB_X24_Y18_N14
\Mux2071~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~9_combout\ = (\ADDRESS~combout\(7) & ((\Mux2071~6_combout\ & ((\Mux2071~8_combout\))) # (!\Mux2071~6_combout\ & (\Mux2071~1_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2071~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2071~1_combout\,
	datac => \Mux2071~6_combout\,
	datad => \Mux2071~8_combout\,
	combout => \Mux2071~9_combout\);

-- Location: LCFF_X24_Y16_N13
\dataMemory[201][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[201][7]~regout\);

-- Location: LCFF_X24_Y20_N11
\dataMemory[193][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[193][7]~regout\);

-- Location: LCCOMB_X25_Y20_N22
\dataMemory[197][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[197][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[197][7]~feeder_combout\);

-- Location: LCFF_X25_Y20_N23
\dataMemory[197][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[197][7]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[197][7]~regout\);

-- Location: LCCOMB_X24_Y20_N10
\Mux2071~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[197][7]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[193][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[193][7]~regout\,
	datad => \dataMemory[197][7]~regout\,
	combout => \Mux2071~27_combout\);

-- Location: LCCOMB_X24_Y16_N12
\Mux2071~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~28_combout\ = (\ADDRESS~combout\(3) & ((\Mux2071~27_combout\ & (\dataMemory[205][7]~regout\)) # (!\Mux2071~27_combout\ & ((\dataMemory[201][7]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2071~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[205][7]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[201][7]~regout\,
	datad => \Mux2071~27_combout\,
	combout => \Mux2071~28_combout\);

-- Location: LCCOMB_X24_Y17_N8
\dataMemory[77][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[77][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[77][7]~feeder_combout\);

-- Location: LCFF_X24_Y17_N9
\dataMemory[77][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[77][7]~feeder_combout\,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[77][7]~regout\);

-- Location: LCFF_X23_Y20_N17
\dataMemory[73][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[73][7]~regout\);

-- Location: LCFF_X23_Y20_N19
\dataMemory[65][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[65][7]~regout\);

-- Location: LCFF_X20_Y16_N19
\dataMemory[69][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[69][7]~regout\);

-- Location: LCCOMB_X23_Y20_N18
\Mux2071~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~20_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[69][7]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[65][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[65][7]~regout\,
	datad => \dataMemory[69][7]~regout\,
	combout => \Mux2071~20_combout\);

-- Location: LCCOMB_X23_Y20_N16
\Mux2071~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2071~20_combout\ & (\dataMemory[77][7]~regout\)) # (!\Mux2071~20_combout\ & ((\dataMemory[73][7]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2071~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[77][7]~regout\,
	datac => \dataMemory[73][7]~regout\,
	datad => \Mux2071~20_combout\,
	combout => \Mux2071~21_combout\);

-- Location: LCFF_X23_Y17_N9
\dataMemory[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[13][7]~regout\);

-- Location: LCFF_X15_Y19_N31
\dataMemory[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[5][7]~regout\);

-- Location: LCFF_X15_Y19_N13
\dataMemory[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[1][7]~regout\);

-- Location: LCFF_X15_Y15_N11
\dataMemory[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[9][7]~regout\);

-- Location: LCCOMB_X15_Y19_N12
\Mux2071~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[9][7]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[1][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[1][7]~regout\,
	datad => \dataMemory[9][7]~regout\,
	combout => \Mux2071~24_combout\);

-- Location: LCCOMB_X15_Y19_N30
\Mux2071~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~25_combout\ = (\ADDRESS~combout\(2) & ((\Mux2071~24_combout\ & (\dataMemory[13][7]~regout\)) # (!\Mux2071~24_combout\ & ((\dataMemory[5][7]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2071~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[13][7]~regout\,
	datac => \dataMemory[5][7]~regout\,
	datad => \Mux2071~24_combout\,
	combout => \Mux2071~25_combout\);

-- Location: LCFF_X14_Y14_N3
\dataMemory[133][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[133][7]~regout\);

-- Location: LCFF_X14_Y14_N29
\dataMemory[129][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[129][7]~regout\);

-- Location: LCFF_X15_Y15_N21
\dataMemory[137][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[137][7]~regout\);

-- Location: LCCOMB_X14_Y14_N28
\Mux2071~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~22_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[137][7]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[129][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[129][7]~regout\,
	datad => \dataMemory[137][7]~regout\,
	combout => \Mux2071~22_combout\);

-- Location: LCCOMB_X14_Y14_N2
\Mux2071~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2071~22_combout\ & (\dataMemory[141][7]~regout\)) # (!\Mux2071~22_combout\ & ((\dataMemory[133][7]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2071~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[141][7]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[133][7]~regout\,
	datad => \Mux2071~22_combout\,
	combout => \Mux2071~23_combout\);

-- Location: LCCOMB_X24_Y18_N30
\Mux2071~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~26_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\Mux2071~23_combout\))) # (!\ADDRESS~combout\(7) & (\Mux2071~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2071~25_combout\,
	datad => \Mux2071~23_combout\,
	combout => \Mux2071~26_combout\);

-- Location: LCCOMB_X24_Y18_N20
\Mux2071~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2071~26_combout\ & (\Mux2071~28_combout\)) # (!\Mux2071~26_combout\ & ((\Mux2071~21_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2071~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2071~28_combout\,
	datac => \Mux2071~21_combout\,
	datad => \Mux2071~26_combout\,
	combout => \Mux2071~29_combout\);

-- Location: LCFF_X12_Y22_N15
\dataMemory[105][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[105][7]~regout\);

-- Location: LCFF_X12_Y24_N11
\dataMemory[97][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[97][7]~regout\);

-- Location: LCCOMB_X17_Y24_N12
\dataMemory[101][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[101][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[101][7]~feeder_combout\);

-- Location: LCFF_X17_Y24_N13
\dataMemory[101][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[101][7]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[101][7]~regout\);

-- Location: LCCOMB_X12_Y24_N10
\Mux2071~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~10_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[101][7]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[97][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[97][7]~regout\,
	datad => \dataMemory[101][7]~regout\,
	combout => \Mux2071~10_combout\);

-- Location: LCCOMB_X12_Y22_N14
\Mux2071~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux2071~10_combout\ & (\dataMemory[109][7]~regout\)) # (!\Mux2071~10_combout\ & ((\dataMemory[105][7]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2071~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[109][7]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[105][7]~regout\,
	datad => \Mux2071~10_combout\,
	combout => \Mux2071~11_combout\);

-- Location: LCFF_X20_Y14_N15
\dataMemory[173][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[173][7]~regout\);

-- Location: LCFF_X19_Y15_N17
\dataMemory[161][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[161][7]~regout\);

-- Location: LCFF_X19_Y15_N11
\dataMemory[169][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[169][7]~regout\);

-- Location: LCCOMB_X19_Y15_N16
\Mux2071~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~12_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[169][7]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[161][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[161][7]~regout\,
	datad => \dataMemory[169][7]~regout\,
	combout => \Mux2071~12_combout\);

-- Location: LCCOMB_X20_Y14_N14
\Mux2071~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2071~12_combout\ & ((\dataMemory[173][7]~regout\))) # (!\Mux2071~12_combout\ & (\dataMemory[165][7]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2071~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[165][7]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[173][7]~regout\,
	datad => \Mux2071~12_combout\,
	combout => \Mux2071~13_combout\);

-- Location: LCFF_X23_Y14_N1
\dataMemory[45][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[45][7]~regout\);

-- Location: LCCOMB_X14_Y18_N16
\dataMemory[41][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[41][7]~feeder_combout\ = \WRDATA~combout\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(23),
	combout => \dataMemory[41][7]~feeder_combout\);

-- Location: LCFF_X14_Y18_N17
\dataMemory[41][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[41][7]~feeder_combout\,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[41][7]~regout\);

-- Location: LCFF_X18_Y17_N27
\dataMemory[33][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[33][7]~regout\);

-- Location: LCCOMB_X18_Y17_N26
\Mux2071~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~14_combout\ = (\ADDRESS~combout\(2) & (((\ADDRESS~combout\(3))))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & (\dataMemory[41][7]~regout\)) # (!\ADDRESS~combout\(3) & ((\dataMemory[33][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[41][7]~regout\,
	datac => \dataMemory[33][7]~regout\,
	datad => \ADDRESS~combout\(3),
	combout => \Mux2071~14_combout\);

-- Location: LCCOMB_X23_Y14_N0
\Mux2071~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2071~14_combout\ & ((\dataMemory[45][7]~regout\))) # (!\Mux2071~14_combout\ & (\dataMemory[37][7]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2071~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[37][7]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[45][7]~regout\,
	datad => \Mux2071~14_combout\,
	combout => \Mux2071~15_combout\);

-- Location: LCCOMB_X23_Y14_N2
\Mux2071~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~16_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\Mux2071~13_combout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & ((\Mux2071~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2071~13_combout\,
	datad => \Mux2071~15_combout\,
	combout => \Mux2071~16_combout\);

-- Location: LCFF_X12_Y22_N29
\dataMemory[233][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[233][7]~regout\);

-- Location: LCFF_X15_Y18_N19
\dataMemory[225][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[225][7]~regout\);

-- Location: LCFF_X20_Y22_N17
\dataMemory[229][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(23),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[229][7]~regout\);

-- Location: LCCOMB_X15_Y18_N18
\Mux2071~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~17_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[229][7]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[225][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[225][7]~regout\,
	datad => \dataMemory[229][7]~regout\,
	combout => \Mux2071~17_combout\);

-- Location: LCCOMB_X12_Y22_N28
\Mux2071~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2071~17_combout\ & (\dataMemory[237][7]~regout\)) # (!\Mux2071~17_combout\ & ((\dataMemory[233][7]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2071~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[237][7]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[233][7]~regout\,
	datad => \Mux2071~17_combout\,
	combout => \Mux2071~18_combout\);

-- Location: LCCOMB_X24_Y18_N12
\Mux2071~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~19_combout\ = (\ADDRESS~combout\(6) & ((\Mux2071~16_combout\ & ((\Mux2071~18_combout\))) # (!\Mux2071~16_combout\ & (\Mux2071~11_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2071~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2071~11_combout\,
	datac => \Mux2071~16_combout\,
	datad => \Mux2071~18_combout\,
	combout => \Mux2071~19_combout\);

-- Location: LCCOMB_X24_Y18_N6
\Mux2071~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~30_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\Mux2071~19_combout\))) # (!\ADDRESS~combout\(5) & (\Mux2071~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2071~29_combout\,
	datad => \Mux2071~19_combout\,
	combout => \Mux2071~30_combout\);

-- Location: LCCOMB_X24_Y18_N28
\Mux2071~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2071~41_combout\ = (\ADDRESS~combout\(4) & ((\Mux2071~30_combout\ & (\Mux2071~40_combout\)) # (!\Mux2071~30_combout\ & ((\Mux2071~9_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2071~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2071~40_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2071~9_combout\,
	datad => \Mux2071~30_combout\,
	combout => \Mux2071~41_combout\);

-- Location: LCCOMB_X24_Y18_N22
\DATAOUT[23]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[23]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2071~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[23]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[23]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2071~41_combout\,
	combout => \DATAOUT[23]$latch~combout\);

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(24),
	combout => \WRDATA~combout\(24));

-- Location: LCCOMB_X18_Y16_N24
\dataMemory[172][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[172][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[172][0]~feeder_combout\);

-- Location: LCFF_X18_Y16_N25
\dataMemory[172][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[172][0]~feeder_combout\,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[172][0]~regout\);

-- Location: LCFF_X15_Y20_N25
\dataMemory[168][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[168][0]~regout\);

-- Location: LCFF_X14_Y20_N29
\dataMemory[160][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[160][0]~regout\);

-- Location: LCFF_X19_Y17_N27
\dataMemory[164][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[164][0]~regout\);

-- Location: LCCOMB_X14_Y20_N28
\Mux2072~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~0_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[164][0]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[160][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[160][0]~regout\,
	datad => \dataMemory[164][0]~regout\,
	combout => \Mux2072~0_combout\);

-- Location: LCCOMB_X15_Y20_N24
\Mux2072~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~1_combout\ = (\ADDRESS~combout\(3) & ((\Mux2072~0_combout\ & (\dataMemory[172][0]~regout\)) # (!\Mux2072~0_combout\ & ((\dataMemory[168][0]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2072~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[172][0]~regout\,
	datac => \dataMemory[168][0]~regout\,
	datad => \Mux2072~0_combout\,
	combout => \Mux2072~1_combout\);

-- Location: LCFF_X15_Y15_N17
\dataMemory[136][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[136][0]~regout\);

-- Location: LCCOMB_X18_Y16_N10
\dataMemory[140][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[140][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[140][0]~feeder_combout\);

-- Location: LCFF_X18_Y16_N11
\dataMemory[140][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[140][0]~feeder_combout\,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[140][0]~regout\);

-- Location: LCCOMB_X15_Y15_N16
\Mux2072~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~5_combout\ = (\Mux2072~4_combout\ & (((\dataMemory[140][0]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux2072~4_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[136][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2072~4_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[136][0]~regout\,
	datad => \dataMemory[140][0]~regout\,
	combout => \Mux2072~5_combout\);

-- Location: LCFF_X16_Y19_N23
\dataMemory[148][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[148][0]~regout\);

-- Location: LCFF_X8_Y21_N5
\dataMemory[144][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[144][0]~regout\);

-- Location: LCFF_X7_Y21_N25
\dataMemory[152][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[152][0]~regout\);

-- Location: LCCOMB_X8_Y21_N4
\Mux2072~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~2_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[152][0]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[144][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[144][0]~regout\,
	datad => \dataMemory[152][0]~regout\,
	combout => \Mux2072~2_combout\);

-- Location: LCCOMB_X16_Y19_N22
\Mux2072~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2072~2_combout\ & (\dataMemory[156][0]~regout\)) # (!\Mux2072~2_combout\ & ((\dataMemory[148][0]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2072~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[156][0]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[148][0]~regout\,
	datad => \Mux2072~2_combout\,
	combout => \Mux2072~3_combout\);

-- Location: LCCOMB_X15_Y15_N30
\Mux2072~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~6_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2072~3_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux2072~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2072~5_combout\,
	datad => \Mux2072~3_combout\,
	combout => \Mux2072~6_combout\);

-- Location: LCCOMB_X15_Y15_N4
\Mux2072~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2072~6_combout\ & (\Mux2072~8_combout\)) # (!\Mux2072~6_combout\ & ((\Mux2072~1_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2072~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2072~8_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2072~1_combout\,
	datad => \Mux2072~6_combout\,
	combout => \Mux2072~9_combout\);

-- Location: LCFF_X20_Y22_N27
\dataMemory[228][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[228][0]~regout\);

-- Location: LCFF_X20_Y22_N13
\dataMemory[196][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[196][0]~regout\);

-- Location: LCCOMB_X21_Y20_N0
\dataMemory[212][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[212][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[212][0]~feeder_combout\);

-- Location: LCFF_X21_Y20_N1
\dataMemory[212][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[212][0]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[212][0]~regout\);

-- Location: LCCOMB_X20_Y22_N12
\Mux2072~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~33_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[212][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[196][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[196][0]~regout\,
	datad => \dataMemory[212][0]~regout\,
	combout => \Mux2072~33_combout\);

-- Location: LCCOMB_X20_Y22_N26
\Mux2072~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2072~33_combout\ & (\dataMemory[244][0]~regout\)) # (!\Mux2072~33_combout\ & ((\dataMemory[228][0]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2072~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[244][0]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[228][0]~regout\,
	datad => \Mux2072~33_combout\,
	combout => \Mux2072~34_combout\);

-- Location: LCFF_X12_Y16_N31
\dataMemory[240][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[240][0]~regout\);

-- Location: LCFF_X12_Y16_N21
\dataMemory[208][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[208][0]~regout\);

-- Location: LCFF_X11_Y18_N25
\dataMemory[192][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[192][0]~regout\);

-- Location: LCFF_X11_Y18_N31
\dataMemory[224][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[224][0]~regout\);

-- Location: LCCOMB_X11_Y18_N24
\Mux2072~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~35_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[224][0]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[192][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[192][0]~regout\,
	datad => \dataMemory[224][0]~regout\,
	combout => \Mux2072~35_combout\);

-- Location: LCCOMB_X12_Y16_N20
\Mux2072~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2072~35_combout\ & (\dataMemory[240][0]~regout\)) # (!\Mux2072~35_combout\ & ((\dataMemory[208][0]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2072~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[240][0]~regout\,
	datac => \dataMemory[208][0]~regout\,
	datad => \Mux2072~35_combout\,
	combout => \Mux2072~36_combout\);

-- Location: LCCOMB_X14_Y22_N14
\Mux2072~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~37_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2072~34_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & ((\Mux2072~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2072~34_combout\,
	datad => \Mux2072~36_combout\,
	combout => \Mux2072~37_combout\);

-- Location: LCFF_X21_Y14_N27
\dataMemory[236][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[236][0]~regout\);

-- Location: LCFF_X22_Y13_N9
\dataMemory[204][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[204][0]~regout\);

-- Location: LCCOMB_X21_Y13_N14
\dataMemory[220][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[220][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[220][0]~feeder_combout\);

-- Location: LCFF_X21_Y13_N15
\dataMemory[220][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[220][0]~feeder_combout\,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[220][0]~regout\);

-- Location: LCCOMB_X22_Y13_N8
\Mux2072~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~38_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[220][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[204][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[204][0]~regout\,
	datad => \dataMemory[220][0]~regout\,
	combout => \Mux2072~38_combout\);

-- Location: LCCOMB_X21_Y14_N26
\Mux2072~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~39_combout\ = (\ADDRESS~combout\(5) & ((\Mux2072~38_combout\ & (\dataMemory[252][0]~regout\)) # (!\Mux2072~38_combout\ & ((\dataMemory[236][0]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2072~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[252][0]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[236][0]~regout\,
	datad => \Mux2072~38_combout\,
	combout => \Mux2072~39_combout\);

-- Location: LCCOMB_X14_Y22_N4
\Mux2072~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2072~37_combout\ & ((\Mux2072~39_combout\))) # (!\Mux2072~37_combout\ & (\Mux2072~32_combout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2072~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2072~32_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2072~37_combout\,
	datad => \Mux2072~39_combout\,
	combout => \Mux2072~40_combout\);

-- Location: LCFF_X14_Y15_N21
\dataMemory[48][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[48][0]~regout\);

-- Location: LCFF_X14_Y15_N3
\dataMemory[0][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[0][0]~regout\);

-- Location: LCFF_X10_Y19_N13
\dataMemory[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[16][0]~regout\);

-- Location: LCCOMB_X14_Y15_N2
\Mux2072~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[16][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[0][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[0][0]~regout\,
	datad => \dataMemory[16][0]~regout\,
	combout => \Mux2072~24_combout\);

-- Location: LCCOMB_X14_Y15_N20
\Mux2072~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2072~24_combout\ & ((\dataMemory[48][0]~regout\))) # (!\Mux2072~24_combout\ & (\dataMemory[32][0]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2072~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[32][0]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[48][0]~regout\,
	datad => \Mux2072~24_combout\,
	combout => \Mux2072~25_combout\);

-- Location: LCFF_X19_Y13_N9
\dataMemory[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[4][0]~regout\);

-- Location: LCFF_X19_Y16_N17
\dataMemory[36][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[36][0]~regout\);

-- Location: LCCOMB_X19_Y13_N8
\Mux2072~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~22_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[36][0]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[4][0]~regout\,
	datad => \dataMemory[36][0]~regout\,
	combout => \Mux2072~22_combout\);

-- Location: LCFF_X19_Y13_N27
\dataMemory[52][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[52][0]~regout\);

-- Location: LCFF_X17_Y15_N27
\dataMemory[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[20][0]~regout\);

-- Location: LCCOMB_X19_Y13_N26
\Mux2072~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2072~22_combout\ & (\dataMemory[52][0]~regout\)) # (!\Mux2072~22_combout\ & ((\dataMemory[20][0]~regout\))))) # (!\ADDRESS~combout\(4) & (\Mux2072~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2072~22_combout\,
	datac => \dataMemory[52][0]~regout\,
	datad => \dataMemory[20][0]~regout\,
	combout => \Mux2072~23_combout\);

-- Location: LCCOMB_X14_Y15_N18
\Mux2072~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~26_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\Mux2072~23_combout\))) # (!\ADDRESS~combout\(2) & (\Mux2072~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2072~25_combout\,
	datad => \Mux2072~23_combout\,
	combout => \Mux2072~26_combout\);

-- Location: LCFF_X22_Y17_N19
\dataMemory[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[28][0]~regout\);

-- Location: LCFF_X23_Y17_N25
\dataMemory[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[12][0]~regout\);

-- Location: LCFF_X23_Y17_N11
\dataMemory[44][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[44][0]~regout\);

-- Location: LCCOMB_X23_Y17_N24
\Mux2072~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~27_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[44][0]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[12][0]~regout\,
	datad => \dataMemory[44][0]~regout\,
	combout => \Mux2072~27_combout\);

-- Location: LCCOMB_X22_Y17_N18
\Mux2072~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2072~27_combout\ & (\dataMemory[60][0]~regout\)) # (!\Mux2072~27_combout\ & ((\dataMemory[28][0]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2072~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[60][0]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[28][0]~regout\,
	datad => \Mux2072~27_combout\,
	combout => \Mux2072~28_combout\);

-- Location: LCFF_X14_Y18_N19
\dataMemory[40][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[40][0]~regout\);

-- Location: LCFF_X15_Y21_N29
\dataMemory[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[8][0]~regout\);

-- Location: LCCOMB_X8_Y19_N12
\dataMemory[24][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[24][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[24][0]~feeder_combout\);

-- Location: LCFF_X8_Y19_N13
\dataMemory[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[24][0]~feeder_combout\,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[24][0]~regout\);

-- Location: LCCOMB_X15_Y21_N28
\Mux2072~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~20_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[24][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[8][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[8][0]~regout\,
	datad => \dataMemory[24][0]~regout\,
	combout => \Mux2072~20_combout\);

-- Location: LCCOMB_X14_Y18_N18
\Mux2072~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2072~20_combout\ & (\dataMemory[56][0]~regout\)) # (!\Mux2072~20_combout\ & ((\dataMemory[40][0]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2072~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[56][0]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[40][0]~regout\,
	datad => \Mux2072~20_combout\,
	combout => \Mux2072~21_combout\);

-- Location: LCCOMB_X14_Y15_N24
\Mux2072~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~29_combout\ = (\ADDRESS~combout\(3) & ((\Mux2072~26_combout\ & (\Mux2072~28_combout\)) # (!\Mux2072~26_combout\ & ((\Mux2072~21_combout\))))) # (!\ADDRESS~combout\(3) & (\Mux2072~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2072~26_combout\,
	datac => \Mux2072~28_combout\,
	datad => \Mux2072~21_combout\,
	combout => \Mux2072~29_combout\);

-- Location: LCFF_X23_Y18_N25
\dataMemory[92][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[92][0]~regout\);

-- Location: LCFF_X24_Y17_N27
\dataMemory[76][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[76][0]~regout\);

-- Location: LCCOMB_X25_Y17_N22
\dataMemory[108][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[108][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[108][0]~feeder_combout\);

-- Location: LCFF_X25_Y17_N23
\dataMemory[108][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[108][0]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[108][0]~regout\);

-- Location: LCCOMB_X24_Y17_N26
\Mux2072~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~17_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[108][0]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[76][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[76][0]~regout\,
	datad => \dataMemory[108][0]~regout\,
	combout => \Mux2072~17_combout\);

-- Location: LCCOMB_X23_Y18_N24
\Mux2072~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~18_combout\ = (\ADDRESS~combout\(4) & ((\Mux2072~17_combout\ & (\dataMemory[124][0]~regout\)) # (!\Mux2072~17_combout\ & ((\dataMemory[92][0]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2072~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[124][0]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[92][0]~regout\,
	datad => \Mux2072~17_combout\,
	combout => \Mux2072~18_combout\);

-- Location: LCFF_X11_Y21_N29
\dataMemory[112][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[112][0]~regout\);

-- Location: LCFF_X11_Y21_N27
\dataMemory[64][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[64][0]~regout\);

-- Location: LCFF_X10_Y21_N29
\dataMemory[80][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[80][0]~regout\);

-- Location: LCCOMB_X11_Y21_N26
\Mux2072~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~14_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[80][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[64][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[64][0]~regout\,
	datad => \dataMemory[80][0]~regout\,
	combout => \Mux2072~14_combout\);

-- Location: LCCOMB_X11_Y21_N28
\Mux2072~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~15_combout\ = (\ADDRESS~combout\(5) & ((\Mux2072~14_combout\ & ((\dataMemory[112][0]~regout\))) # (!\Mux2072~14_combout\ & (\dataMemory[96][0]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2072~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[96][0]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[112][0]~regout\,
	datad => \Mux2072~14_combout\,
	combout => \Mux2072~15_combout\);

-- Location: LCFF_X6_Y17_N13
\dataMemory[104][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[104][0]~regout\);

-- Location: LCFF_X11_Y17_N21
\dataMemory[72][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(24),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[72][0]~regout\);

-- Location: LCCOMB_X12_Y21_N18
\dataMemory[88][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[88][0]~feeder_combout\ = \WRDATA~combout\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(24),
	combout => \dataMemory[88][0]~feeder_combout\);

-- Location: LCFF_X12_Y21_N19
\dataMemory[88][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[88][0]~feeder_combout\,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[88][0]~regout\);

-- Location: LCCOMB_X11_Y17_N20
\Mux2072~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~12_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[88][0]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[72][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[72][0]~regout\,
	datad => \dataMemory[88][0]~regout\,
	combout => \Mux2072~12_combout\);

-- Location: LCCOMB_X6_Y17_N12
\Mux2072~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~13_combout\ = (\ADDRESS~combout\(5) & ((\Mux2072~12_combout\ & (\dataMemory[120][0]~regout\)) # (!\Mux2072~12_combout\ & ((\dataMemory[104][0]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2072~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[120][0]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[104][0]~regout\,
	datad => \Mux2072~12_combout\,
	combout => \Mux2072~13_combout\);

-- Location: LCCOMB_X14_Y15_N22
\Mux2072~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~16_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2072~13_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\Mux2072~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2072~15_combout\,
	datad => \Mux2072~13_combout\,
	combout => \Mux2072~16_combout\);

-- Location: LCCOMB_X14_Y15_N12
\Mux2072~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~19_combout\ = (\ADDRESS~combout\(2) & ((\Mux2072~16_combout\ & ((\Mux2072~18_combout\))) # (!\Mux2072~16_combout\ & (\Mux2072~11_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2072~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2072~11_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2072~18_combout\,
	datad => \Mux2072~16_combout\,
	combout => \Mux2072~19_combout\);

-- Location: LCCOMB_X14_Y15_N14
\Mux2072~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~30_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\Mux2072~19_combout\))) # (!\ADDRESS~combout\(6) & (\Mux2072~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2072~29_combout\,
	datad => \Mux2072~19_combout\,
	combout => \Mux2072~30_combout\);

-- Location: LCCOMB_X15_Y15_N26
\Mux2072~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2072~41_combout\ = (\ADDRESS~combout\(7) & ((\Mux2072~30_combout\ & ((\Mux2072~40_combout\))) # (!\Mux2072~30_combout\ & (\Mux2072~9_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2072~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2072~9_combout\,
	datac => \Mux2072~40_combout\,
	datad => \Mux2072~30_combout\,
	combout => \Mux2072~41_combout\);

-- Location: LCCOMB_X15_Y15_N24
\DATAOUT[24]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[24]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2072~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[24]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[24]$latch~combout\,
	datab => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2072~41_combout\,
	combout => \DATAOUT[24]$latch~combout\);

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(25),
	combout => \WRDATA~combout\(25));

-- Location: LCCOMB_X18_Y13_N4
\dataMemory[188][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[188][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[188][1]~feeder_combout\);

-- Location: LCFF_X18_Y13_N5
\dataMemory[188][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[188][1]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[188][1]~regout\);

-- Location: LCFF_X18_Y16_N21
\dataMemory[172][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[172][1]~regout\);

-- Location: LCFF_X18_Y16_N19
\dataMemory[140][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[140][1]~regout\);

-- Location: LCFF_X17_Y19_N15
\dataMemory[156][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[156][1]~regout\);

-- Location: LCCOMB_X18_Y16_N18
\Mux2073~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[156][1]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[140][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[140][1]~regout\,
	datad => \dataMemory[156][1]~regout\,
	combout => \Mux2073~31_combout\);

-- Location: LCCOMB_X18_Y16_N20
\Mux2073~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2073~31_combout\ & (\dataMemory[188][1]~regout\)) # (!\Mux2073~31_combout\ & ((\dataMemory[172][1]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2073~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[188][1]~regout\,
	datac => \dataMemory[172][1]~regout\,
	datad => \Mux2073~31_combout\,
	combout => \Mux2073~32_combout\);

-- Location: LCFF_X24_Y17_N25
\dataMemory[76][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[76][1]~regout\);

-- Location: LCCOMB_X25_Y17_N24
\dataMemory[108][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[108][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[108][1]~feeder_combout\);

-- Location: LCFF_X25_Y17_N25
\dataMemory[108][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[108][1]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[108][1]~regout\);

-- Location: LCCOMB_X24_Y17_N24
\Mux2073~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~33_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[108][1]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[76][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[76][1]~regout\,
	datad => \dataMemory[108][1]~regout\,
	combout => \Mux2073~33_combout\);

-- Location: LCFF_X23_Y18_N29
\dataMemory[92][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[92][1]~regout\);

-- Location: LCCOMB_X23_Y18_N28
\Mux2073~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~34_combout\ = (\Mux2073~33_combout\ & ((\dataMemory[124][1]~regout\) # ((!\ADDRESS~combout\(4))))) # (!\Mux2073~33_combout\ & (((\dataMemory[92][1]~regout\ & \ADDRESS~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[124][1]~regout\,
	datab => \Mux2073~33_combout\,
	datac => \dataMemory[92][1]~regout\,
	datad => \ADDRESS~combout\(4),
	combout => \Mux2073~34_combout\);

-- Location: LCFF_X23_Y17_N7
\dataMemory[44][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[44][1]~regout\);

-- Location: LCCOMB_X22_Y17_N8
\dataMemory[60][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[60][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[60][1]~feeder_combout\);

-- Location: LCFF_X22_Y17_N9
\dataMemory[60][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[60][1]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[60][1]~regout\);

-- Location: LCCOMB_X23_Y17_N6
\Mux2073~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~36_combout\ = (\Mux2073~35_combout\ & (((\dataMemory[60][1]~regout\)) # (!\ADDRESS~combout\(5)))) # (!\Mux2073~35_combout\ & (\ADDRESS~combout\(5) & (\dataMemory[44][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2073~35_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[44][1]~regout\,
	datad => \dataMemory[60][1]~regout\,
	combout => \Mux2073~36_combout\);

-- Location: LCCOMB_X14_Y19_N16
\Mux2073~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~37_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & (\Mux2073~34_combout\)) # (!\ADDRESS~combout\(6) & ((\Mux2073~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2073~34_combout\,
	datad => \Mux2073~36_combout\,
	combout => \Mux2073~37_combout\);

-- Location: LCFF_X21_Y13_N17
\dataMemory[220][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[220][1]~regout\);

-- Location: LCFF_X21_Y14_N11
\dataMemory[252][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[252][1]~regout\);

-- Location: LCCOMB_X21_Y13_N16
\Mux2073~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~39_combout\ = (\Mux2073~38_combout\ & (((\dataMemory[252][1]~regout\)) # (!\ADDRESS~combout\(4)))) # (!\Mux2073~38_combout\ & (\ADDRESS~combout\(4) & (\dataMemory[220][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2073~38_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[220][1]~regout\,
	datad => \dataMemory[252][1]~regout\,
	combout => \Mux2073~39_combout\);

-- Location: LCCOMB_X14_Y19_N26
\Mux2073~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2073~37_combout\ & ((\Mux2073~39_combout\))) # (!\Mux2073~37_combout\ & (\Mux2073~32_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2073~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2073~32_combout\,
	datac => \Mux2073~37_combout\,
	datad => \Mux2073~39_combout\,
	combout => \Mux2073~40_combout\);

-- Location: LCFF_X6_Y16_N27
\dataMemory[240][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[240][1]~regout\);

-- Location: LCFF_X9_Y16_N23
\dataMemory[112][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[112][1]~regout\);

-- Location: LCFF_X8_Y16_N17
\dataMemory[48][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[48][1]~regout\);

-- Location: LCFF_X8_Y16_N19
\dataMemory[176][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[176][1]~regout\);

-- Location: LCCOMB_X8_Y16_N16
\Mux2073~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~27_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[176][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[48][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[48][1]~regout\,
	datad => \dataMemory[176][1]~regout\,
	combout => \Mux2073~27_combout\);

-- Location: LCCOMB_X9_Y16_N22
\Mux2073~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2073~27_combout\ & (\dataMemory[240][1]~regout\)) # (!\Mux2073~27_combout\ & ((\dataMemory[112][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2073~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[240][1]~regout\,
	datac => \dataMemory[112][1]~regout\,
	datad => \Mux2073~27_combout\,
	combout => \Mux2073~28_combout\);

-- Location: LCFF_X7_Y20_N17
\dataMemory[80][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[80][1]~regout\);

-- Location: LCFF_X8_Y21_N23
\dataMemory[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[16][1]~regout\);

-- Location: LCCOMB_X7_Y21_N22
\dataMemory[144][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[144][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[144][1]~feeder_combout\);

-- Location: LCFF_X7_Y21_N23
\dataMemory[144][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[144][1]~feeder_combout\,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[144][1]~regout\);

-- Location: LCCOMB_X8_Y21_N22
\Mux2073~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[144][1]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[16][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[16][1]~regout\,
	datad => \dataMemory[144][1]~regout\,
	combout => \Mux2073~20_combout\);

-- Location: LCCOMB_X7_Y20_N16
\Mux2073~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2073~20_combout\ & (\dataMemory[208][1]~regout\)) # (!\Mux2073~20_combout\ & ((\dataMemory[80][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2073~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[208][1]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[80][1]~regout\,
	datad => \Mux2073~20_combout\,
	combout => \Mux2073~21_combout\);

-- Location: LCFF_X12_Y20_N3
\dataMemory[128][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[128][1]~regout\);

-- Location: LCFF_X12_Y20_N21
\dataMemory[192][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[192][1]~regout\);

-- Location: LCFF_X10_Y20_N21
\dataMemory[0][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[0][1]~regout\);

-- Location: LCFF_X10_Y20_N19
\dataMemory[64][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[64][1]~regout\);

-- Location: LCCOMB_X10_Y20_N20
\Mux2073~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~24_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[64][1]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[0][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[0][1]~regout\,
	datad => \dataMemory[64][1]~regout\,
	combout => \Mux2073~24_combout\);

-- Location: LCCOMB_X12_Y20_N20
\Mux2073~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~25_combout\ = (\ADDRESS~combout\(7) & ((\Mux2073~24_combout\ & ((\dataMemory[192][1]~regout\))) # (!\Mux2073~24_combout\ & (\dataMemory[128][1]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2073~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[128][1]~regout\,
	datac => \dataMemory[192][1]~regout\,
	datad => \Mux2073~24_combout\,
	combout => \Mux2073~25_combout\);

-- Location: LCCOMB_X14_Y20_N30
\dataMemory[160][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[160][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[160][1]~feeder_combout\);

-- Location: LCFF_X14_Y20_N31
\dataMemory[160][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[160][1]~feeder_combout\,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[160][1]~regout\);

-- Location: LCFF_X14_Y20_N13
\dataMemory[224][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[224][1]~regout\);

-- Location: LCFF_X14_Y18_N13
\dataMemory[32][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[32][1]~regout\);

-- Location: LCFF_X11_Y22_N11
\dataMemory[96][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[96][1]~regout\);

-- Location: LCCOMB_X14_Y18_N12
\Mux2073~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~22_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[96][1]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[32][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[32][1]~regout\,
	datad => \dataMemory[96][1]~regout\,
	combout => \Mux2073~22_combout\);

-- Location: LCCOMB_X14_Y20_N12
\Mux2073~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2073~22_combout\ & ((\dataMemory[224][1]~regout\))) # (!\Mux2073~22_combout\ & (\dataMemory[160][1]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2073~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[160][1]~regout\,
	datac => \dataMemory[224][1]~regout\,
	datad => \Mux2073~22_combout\,
	combout => \Mux2073~23_combout\);

-- Location: LCCOMB_X14_Y20_N10
\Mux2073~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~26_combout\ = (\ADDRESS~combout\(5) & (((\ADDRESS~combout\(4)) # (\Mux2073~23_combout\)))) # (!\ADDRESS~combout\(5) & (\Mux2073~25_combout\ & (!\ADDRESS~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2073~25_combout\,
	datac => \ADDRESS~combout\(4),
	datad => \Mux2073~23_combout\,
	combout => \Mux2073~26_combout\);

-- Location: LCCOMB_X14_Y19_N20
\Mux2073~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2073~26_combout\ & (\Mux2073~28_combout\)) # (!\Mux2073~26_combout\ & ((\Mux2073~21_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2073~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2073~28_combout\,
	datac => \Mux2073~21_combout\,
	datad => \Mux2073~26_combout\,
	combout => \Mux2073~29_combout\);

-- Location: LCFF_X17_Y14_N23
\dataMemory[116][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[116][1]~regout\);

-- Location: LCFF_X19_Y13_N1
\dataMemory[52][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[52][1]~regout\);

-- Location: LCCOMB_X18_Y13_N2
\dataMemory[180][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[180][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[180][1]~feeder_combout\);

-- Location: LCFF_X18_Y13_N3
\dataMemory[180][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[180][1]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[180][1]~regout\);

-- Location: LCCOMB_X19_Y13_N0
\Mux2073~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~17_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[180][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[52][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[52][1]~regout\,
	datad => \dataMemory[180][1]~regout\,
	combout => \Mux2073~17_combout\);

-- Location: LCCOMB_X17_Y14_N22
\Mux2073~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2073~17_combout\ & (\dataMemory[244][1]~regout\)) # (!\Mux2073~17_combout\ & ((\dataMemory[116][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2073~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[244][1]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[116][1]~regout\,
	datad => \Mux2073~17_combout\,
	combout => \Mux2073~18_combout\);

-- Location: LCCOMB_X20_Y19_N22
\dataMemory[132][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[132][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[132][1]~feeder_combout\);

-- Location: LCFF_X20_Y19_N23
\dataMemory[132][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[132][1]~feeder_combout\,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[132][1]~regout\);

-- Location: LCFF_X21_Y19_N23
\dataMemory[196][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[196][1]~regout\);

-- Location: LCFF_X20_Y19_N17
\dataMemory[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[4][1]~regout\);

-- Location: LCFF_X20_Y16_N9
\dataMemory[68][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[68][1]~regout\);

-- Location: LCCOMB_X20_Y19_N16
\Mux2073~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~14_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[68][1]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[4][1]~regout\,
	datad => \dataMemory[68][1]~regout\,
	combout => \Mux2073~14_combout\);

-- Location: LCCOMB_X21_Y19_N22
\Mux2073~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2073~14_combout\ & ((\dataMemory[196][1]~regout\))) # (!\Mux2073~14_combout\ & (\dataMemory[132][1]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2073~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[132][1]~regout\,
	datac => \dataMemory[196][1]~regout\,
	datad => \Mux2073~14_combout\,
	combout => \Mux2073~15_combout\);

-- Location: LCFF_X22_Y22_N29
\dataMemory[212][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[212][1]~regout\);

-- Location: LCFF_X18_Y22_N21
\dataMemory[84][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[84][1]~regout\);

-- Location: LCFF_X18_Y19_N9
\dataMemory[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[20][1]~regout\);

-- Location: LCFF_X16_Y19_N31
\dataMemory[148][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[148][1]~regout\);

-- Location: LCCOMB_X18_Y19_N8
\Mux2073~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~12_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[148][1]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[20][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[20][1]~regout\,
	datad => \dataMemory[148][1]~regout\,
	combout => \Mux2073~12_combout\);

-- Location: LCCOMB_X18_Y22_N20
\Mux2073~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~13_combout\ = (\ADDRESS~combout\(6) & ((\Mux2073~12_combout\ & (\dataMemory[212][1]~regout\)) # (!\Mux2073~12_combout\ & ((\dataMemory[84][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2073~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[212][1]~regout\,
	datac => \dataMemory[84][1]~regout\,
	datad => \Mux2073~12_combout\,
	combout => \Mux2073~13_combout\);

-- Location: LCCOMB_X14_Y19_N4
\Mux2073~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~16_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\Mux2073~13_combout\))) # (!\ADDRESS~combout\(4) & (\Mux2073~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2073~15_combout\,
	datad => \Mux2073~13_combout\,
	combout => \Mux2073~16_combout\);

-- Location: LCFF_X18_Y23_N9
\dataMemory[164][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[164][1]~regout\);

-- Location: LCFF_X18_Y23_N7
\dataMemory[36][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[36][1]~regout\);

-- Location: LCCOMB_X21_Y23_N22
\dataMemory[100][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[100][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[100][1]~feeder_combout\);

-- Location: LCFF_X21_Y23_N23
\dataMemory[100][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[100][1]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[100][1]~regout\);

-- Location: LCCOMB_X18_Y23_N6
\Mux2073~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~10_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[100][1]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[36][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[36][1]~regout\,
	datad => \dataMemory[100][1]~regout\,
	combout => \Mux2073~10_combout\);

-- Location: LCCOMB_X18_Y23_N8
\Mux2073~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~11_combout\ = (\ADDRESS~combout\(7) & ((\Mux2073~10_combout\ & (\dataMemory[228][1]~regout\)) # (!\Mux2073~10_combout\ & ((\dataMemory[164][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2073~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[228][1]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[164][1]~regout\,
	datad => \Mux2073~10_combout\,
	combout => \Mux2073~11_combout\);

-- Location: LCCOMB_X14_Y19_N2
\Mux2073~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2073~16_combout\ & (\Mux2073~18_combout\)) # (!\Mux2073~16_combout\ & ((\Mux2073~11_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2073~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2073~18_combout\,
	datac => \Mux2073~16_combout\,
	datad => \Mux2073~11_combout\,
	combout => \Mux2073~19_combout\);

-- Location: LCCOMB_X14_Y19_N14
\Mux2073~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~30_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\Mux2073~19_combout\))) # (!\ADDRESS~combout\(2) & (\Mux2073~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2073~29_combout\,
	datad => \Mux2073~19_combout\,
	combout => \Mux2073~30_combout\);

-- Location: LCFF_X9_Y22_N21
\dataMemory[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[24][1]~regout\);

-- Location: LCCOMB_X8_Y22_N14
\dataMemory[152][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[152][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[152][1]~feeder_combout\);

-- Location: LCFF_X8_Y22_N15
\dataMemory[152][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[152][1]~feeder_combout\,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[152][1]~regout\);

-- Location: LCCOMB_X9_Y22_N20
\Mux2073~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~0_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[152][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[24][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[24][1]~regout\,
	datad => \dataMemory[152][1]~regout\,
	combout => \Mux2073~0_combout\);

-- Location: LCFF_X12_Y23_N15
\dataMemory[88][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[88][1]~regout\);

-- Location: LCCOMB_X14_Y22_N26
\dataMemory[216][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[216][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[216][1]~feeder_combout\);

-- Location: LCFF_X14_Y22_N27
\dataMemory[216][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[216][1]~feeder_combout\,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[216][1]~regout\);

-- Location: LCCOMB_X12_Y23_N14
\Mux2073~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~1_combout\ = (\ADDRESS~combout\(6) & ((\Mux2073~0_combout\ & ((\dataMemory[216][1]~regout\))) # (!\Mux2073~0_combout\ & (\dataMemory[88][1]~regout\)))) # (!\ADDRESS~combout\(6) & (\Mux2073~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2073~0_combout\,
	datac => \dataMemory[88][1]~regout\,
	datad => \dataMemory[216][1]~regout\,
	combout => \Mux2073~1_combout\);

-- Location: LCFF_X6_Y18_N3
\dataMemory[248][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[248][1]~regout\);

-- Location: LCFF_X10_Y16_N17
\dataMemory[120][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[120][1]~regout\);

-- Location: LCFF_X10_Y16_N31
\dataMemory[56][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[56][1]~regout\);

-- Location: LCFF_X10_Y15_N19
\dataMemory[184][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[184][1]~regout\);

-- Location: LCCOMB_X10_Y16_N30
\Mux2073~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~7_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[184][1]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[56][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[56][1]~regout\,
	datad => \dataMemory[184][1]~regout\,
	combout => \Mux2073~7_combout\);

-- Location: LCCOMB_X10_Y16_N16
\Mux2073~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~8_combout\ = (\ADDRESS~combout\(6) & ((\Mux2073~7_combout\ & (\dataMemory[248][1]~regout\)) # (!\Mux2073~7_combout\ & ((\dataMemory[120][1]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2073~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[248][1]~regout\,
	datac => \dataMemory[120][1]~regout\,
	datad => \Mux2073~7_combout\,
	combout => \Mux2073~8_combout\);

-- Location: LCFF_X11_Y19_N3
\dataMemory[136][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[136][1]~regout\);

-- Location: LCFF_X11_Y23_N21
\dataMemory[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[8][1]~regout\);

-- Location: LCCOMB_X10_Y23_N12
\dataMemory[72][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[72][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[72][1]~feeder_combout\);

-- Location: LCFF_X10_Y23_N13
\dataMemory[72][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[72][1]~feeder_combout\,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[72][1]~regout\);

-- Location: LCCOMB_X11_Y23_N20
\Mux2073~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~4_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[72][1]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[8][1]~regout\,
	datad => \dataMemory[72][1]~regout\,
	combout => \Mux2073~4_combout\);

-- Location: LCCOMB_X11_Y19_N2
\Mux2073~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2073~4_combout\ & (\dataMemory[200][1]~regout\)) # (!\Mux2073~4_combout\ & ((\dataMemory[136][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2073~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[200][1]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[136][1]~regout\,
	datad => \Mux2073~4_combout\,
	combout => \Mux2073~5_combout\);

-- Location: LCCOMB_X16_Y21_N26
\dataMemory[232][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[232][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[232][1]~feeder_combout\);

-- Location: LCFF_X16_Y21_N27
\dataMemory[232][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[232][1]~feeder_combout\,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[232][1]~regout\);

-- Location: LCFF_X15_Y20_N7
\dataMemory[168][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[168][1]~regout\);

-- Location: LCFF_X14_Y18_N27
\dataMemory[40][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(25),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[40][1]~regout\);

-- Location: LCCOMB_X12_Y22_N18
\dataMemory[104][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[104][1]~feeder_combout\ = \WRDATA~combout\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(25),
	combout => \dataMemory[104][1]~feeder_combout\);

-- Location: LCFF_X12_Y22_N19
\dataMemory[104][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[104][1]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[104][1]~regout\);

-- Location: LCCOMB_X14_Y18_N26
\Mux2073~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~2_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[104][1]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[40][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[40][1]~regout\,
	datad => \dataMemory[104][1]~regout\,
	combout => \Mux2073~2_combout\);

-- Location: LCCOMB_X15_Y20_N6
\Mux2073~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~3_combout\ = (\ADDRESS~combout\(7) & ((\Mux2073~2_combout\ & (\dataMemory[232][1]~regout\)) # (!\Mux2073~2_combout\ & ((\dataMemory[168][1]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2073~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[232][1]~regout\,
	datac => \dataMemory[168][1]~regout\,
	datad => \Mux2073~2_combout\,
	combout => \Mux2073~3_combout\);

-- Location: LCCOMB_X12_Y23_N28
\Mux2073~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~6_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\Mux2073~3_combout\))) # (!\ADDRESS~combout\(5) & (\Mux2073~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2073~5_combout\,
	datad => \Mux2073~3_combout\,
	combout => \Mux2073~6_combout\);

-- Location: LCCOMB_X12_Y23_N22
\Mux2073~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~9_combout\ = (\ADDRESS~combout\(4) & ((\Mux2073~6_combout\ & ((\Mux2073~8_combout\))) # (!\Mux2073~6_combout\ & (\Mux2073~1_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2073~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2073~1_combout\,
	datac => \Mux2073~8_combout\,
	datad => \Mux2073~6_combout\,
	combout => \Mux2073~9_combout\);

-- Location: LCCOMB_X14_Y19_N12
\Mux2073~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2073~41_combout\ = (\ADDRESS~combout\(3) & ((\Mux2073~30_combout\ & (\Mux2073~40_combout\)) # (!\Mux2073~30_combout\ & ((\Mux2073~9_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2073~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2073~40_combout\,
	datac => \Mux2073~30_combout\,
	datad => \Mux2073~9_combout\,
	combout => \Mux2073~41_combout\);

-- Location: LCCOMB_X14_Y19_N6
\DATAOUT[25]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[25]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2073~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[25]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[25]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2073~41_combout\,
	combout => \DATAOUT[25]$latch~combout\);

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(26),
	combout => \WRDATA~combout\(26));

-- Location: LCFF_X23_Y20_N5
\dataMemory[72][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[72][2]~regout\);

-- Location: LCFF_X23_Y20_N27
\dataMemory[64][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[64][2]~regout\);

-- Location: LCCOMB_X20_Y16_N10
\dataMemory[68][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[68][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[68][2]~feeder_combout\);

-- Location: LCFF_X20_Y16_N11
\dataMemory[68][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[68][2]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[68][2]~regout\);

-- Location: LCCOMB_X23_Y20_N26
\Mux2074~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~20_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[68][2]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[64][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[64][2]~regout\,
	datad => \dataMemory[68][2]~regout\,
	combout => \Mux2074~20_combout\);

-- Location: LCCOMB_X23_Y20_N4
\Mux2074~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2074~20_combout\ & (\dataMemory[76][2]~regout\)) # (!\Mux2074~20_combout\ & ((\dataMemory[72][2]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2074~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[76][2]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[72][2]~regout\,
	datad => \Mux2074~20_combout\,
	combout => \Mux2074~21_combout\);

-- Location: LCFF_X15_Y16_N13
\dataMemory[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[12][2]~regout\);

-- Location: LCFF_X16_Y17_N23
\dataMemory[0][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[0][2]~regout\);

-- Location: LCFF_X15_Y15_N19
\dataMemory[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[8][2]~regout\);

-- Location: LCCOMB_X16_Y17_N22
\Mux2074~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[8][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[0][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[0][2]~regout\,
	datad => \dataMemory[8][2]~regout\,
	combout => \Mux2074~24_combout\);

-- Location: LCCOMB_X15_Y16_N12
\Mux2074~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~25_combout\ = (\ADDRESS~combout\(2) & ((\Mux2074~24_combout\ & ((\dataMemory[12][2]~regout\))) # (!\Mux2074~24_combout\ & (\dataMemory[4][2]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2074~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[4][2]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[12][2]~regout\,
	datad => \Mux2074~24_combout\,
	combout => \Mux2074~25_combout\);

-- Location: LCFF_X15_Y16_N23
\dataMemory[140][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[140][2]~regout\);

-- Location: LCFF_X14_Y14_N25
\dataMemory[128][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[128][2]~regout\);

-- Location: LCFF_X15_Y15_N9
\dataMemory[136][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[136][2]~regout\);

-- Location: LCCOMB_X14_Y14_N24
\Mux2074~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~22_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[136][2]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[128][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[128][2]~regout\,
	datad => \dataMemory[136][2]~regout\,
	combout => \Mux2074~22_combout\);

-- Location: LCCOMB_X15_Y16_N22
\Mux2074~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2074~22_combout\ & ((\dataMemory[140][2]~regout\))) # (!\Mux2074~22_combout\ & (\dataMemory[132][2]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2074~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[132][2]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[140][2]~regout\,
	datad => \Mux2074~22_combout\,
	combout => \Mux2074~23_combout\);

-- Location: LCCOMB_X14_Y19_N30
\Mux2074~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~26_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\Mux2074~23_combout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\Mux2074~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2074~25_combout\,
	datad => \Mux2074~23_combout\,
	combout => \Mux2074~26_combout\);

-- Location: LCCOMB_X14_Y19_N24
\Mux2074~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2074~26_combout\ & (\Mux2074~28_combout\)) # (!\Mux2074~26_combout\ & ((\Mux2074~21_combout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2074~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2074~28_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \Mux2074~21_combout\,
	datad => \Mux2074~26_combout\,
	combout => \Mux2074~29_combout\);

-- Location: LCFF_X7_Y17_N15
\dataMemory[156][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[156][2]~regout\);

-- Location: LCFF_X7_Y17_N13
\dataMemory[148][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[148][2]~regout\);

-- Location: LCFF_X7_Y21_N19
\dataMemory[144][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[144][2]~regout\);

-- Location: LCFF_X7_Y21_N13
\dataMemory[152][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[152][2]~regout\);

-- Location: LCCOMB_X7_Y21_N18
\Mux2074~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~10_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[152][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[144][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[144][2]~regout\,
	datad => \dataMemory[152][2]~regout\,
	combout => \Mux2074~10_combout\);

-- Location: LCCOMB_X7_Y17_N12
\Mux2074~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~11_combout\ = (\ADDRESS~combout\(2) & ((\Mux2074~10_combout\ & (\dataMemory[156][2]~regout\)) # (!\Mux2074~10_combout\ & ((\dataMemory[148][2]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2074~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[156][2]~regout\,
	datac => \dataMemory[148][2]~regout\,
	datad => \Mux2074~10_combout\,
	combout => \Mux2074~11_combout\);

-- Location: LCFF_X18_Y19_N3
\dataMemory[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[20][2]~regout\);

-- Location: LCFF_X18_Y19_N25
\dataMemory[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[28][2]~regout\);

-- Location: LCFF_X9_Y19_N5
\dataMemory[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[16][2]~regout\);

-- Location: LCFF_X9_Y19_N3
\dataMemory[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[24][2]~regout\);

-- Location: LCCOMB_X9_Y19_N4
\Mux2074~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~14_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[24][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[16][2]~regout\,
	datad => \dataMemory[24][2]~regout\,
	combout => \Mux2074~14_combout\);

-- Location: LCCOMB_X18_Y19_N24
\Mux2074~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2074~14_combout\ & ((\dataMemory[28][2]~regout\))) # (!\Mux2074~14_combout\ & (\dataMemory[20][2]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2074~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[20][2]~regout\,
	datac => \dataMemory[28][2]~regout\,
	datad => \Mux2074~14_combout\,
	combout => \Mux2074~15_combout\);

-- Location: LCFF_X10_Y21_N9
\dataMemory[80][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[80][2]~regout\);

-- Location: LCFF_X10_Y21_N31
\dataMemory[84][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[84][2]~regout\);

-- Location: LCCOMB_X10_Y21_N8
\Mux2074~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~12_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[84][2]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[80][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[80][2]~regout\,
	datad => \dataMemory[84][2]~regout\,
	combout => \Mux2074~12_combout\);

-- Location: LCFF_X12_Y21_N9
\dataMemory[88][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[88][2]~regout\);

-- Location: LCFF_X21_Y21_N9
\dataMemory[92][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[92][2]~regout\);

-- Location: LCCOMB_X12_Y21_N8
\Mux2074~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~13_combout\ = (\ADDRESS~combout\(3) & ((\Mux2074~12_combout\ & ((\dataMemory[92][2]~regout\))) # (!\Mux2074~12_combout\ & (\dataMemory[88][2]~regout\)))) # (!\ADDRESS~combout\(3) & (\Mux2074~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2074~12_combout\,
	datac => \dataMemory[88][2]~regout\,
	datad => \dataMemory[92][2]~regout\,
	combout => \Mux2074~13_combout\);

-- Location: LCCOMB_X14_Y19_N18
\Mux2074~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~16_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\Mux2074~13_combout\))) # (!\ADDRESS~combout\(6) & (\Mux2074~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2074~15_combout\,
	datad => \Mux2074~13_combout\,
	combout => \Mux2074~16_combout\);

-- Location: LCCOMB_X14_Y19_N28
\Mux2074~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~19_combout\ = (\ADDRESS~combout\(7) & ((\Mux2074~16_combout\ & (\Mux2074~18_combout\)) # (!\Mux2074~16_combout\ & ((\Mux2074~11_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2074~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2074~18_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \Mux2074~11_combout\,
	datad => \Mux2074~16_combout\,
	combout => \Mux2074~19_combout\);

-- Location: LCCOMB_X14_Y19_N22
\Mux2074~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~30_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\Mux2074~19_combout\))) # (!\ADDRESS~combout\(4) & (\Mux2074~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2074~29_combout\,
	datad => \Mux2074~19_combout\,
	combout => \Mux2074~30_combout\);

-- Location: LCFF_X12_Y22_N1
\dataMemory[232][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[232][2]~regout\);

-- Location: LCCOMB_X15_Y18_N10
\dataMemory[236][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[236][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[236][2]~feeder_combout\);

-- Location: LCFF_X15_Y18_N11
\dataMemory[236][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[236][2]~feeder_combout\,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[236][2]~regout\);

-- Location: LCCOMB_X12_Y22_N0
\Mux2074~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~8_combout\ = (\Mux2074~7_combout\ & (((\dataMemory[236][2]~regout\)) # (!\ADDRESS~combout\(3)))) # (!\Mux2074~7_combout\ & (\ADDRESS~combout\(3) & (\dataMemory[232][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2074~7_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[232][2]~regout\,
	datad => \dataMemory[236][2]~regout\,
	combout => \Mux2074~8_combout\);

-- Location: LCCOMB_X20_Y15_N24
\dataMemory[172][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[172][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[172][2]~feeder_combout\);

-- Location: LCFF_X20_Y15_N25
\dataMemory[172][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[172][2]~feeder_combout\,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[172][2]~regout\);

-- Location: LCFF_X19_Y19_N29
\dataMemory[164][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[164][2]~regout\);

-- Location: LCFF_X14_Y20_N17
\dataMemory[160][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[160][2]~regout\);

-- Location: LCCOMB_X15_Y20_N4
\dataMemory[168][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[168][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[168][2]~feeder_combout\);

-- Location: LCFF_X15_Y20_N5
\dataMemory[168][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[168][2]~feeder_combout\,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[168][2]~regout\);

-- Location: LCCOMB_X14_Y20_N16
\Mux2074~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~2_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[168][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[160][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[160][2]~regout\,
	datad => \dataMemory[168][2]~regout\,
	combout => \Mux2074~2_combout\);

-- Location: LCCOMB_X19_Y19_N28
\Mux2074~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2074~2_combout\ & (\dataMemory[172][2]~regout\)) # (!\Mux2074~2_combout\ & ((\dataMemory[164][2]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2074~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[172][2]~regout\,
	datac => \dataMemory[164][2]~regout\,
	datad => \Mux2074~2_combout\,
	combout => \Mux2074~3_combout\);

-- Location: LCFF_X19_Y19_N27
\dataMemory[36][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[36][2]~regout\);

-- Location: LCFF_X14_Y18_N9
\dataMemory[32][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[32][2]~regout\);

-- Location: LCFF_X14_Y18_N3
\dataMemory[40][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[40][2]~regout\);

-- Location: LCCOMB_X14_Y18_N8
\Mux2074~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[40][2]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[32][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[32][2]~regout\,
	datad => \dataMemory[40][2]~regout\,
	combout => \Mux2074~4_combout\);

-- Location: LCCOMB_X19_Y19_N26
\Mux2074~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2074~4_combout\ & (\dataMemory[44][2]~regout\)) # (!\Mux2074~4_combout\ & ((\dataMemory[36][2]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2074~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[44][2]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[36][2]~regout\,
	datad => \Mux2074~4_combout\,
	combout => \Mux2074~5_combout\);

-- Location: LCCOMB_X12_Y19_N28
\Mux2074~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~6_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\Mux2074~3_combout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & ((\Mux2074~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2074~3_combout\,
	datad => \Mux2074~5_combout\,
	combout => \Mux2074~6_combout\);

-- Location: LCCOMB_X12_Y19_N30
\Mux2074~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~9_combout\ = (\ADDRESS~combout\(6) & ((\Mux2074~6_combout\ & ((\Mux2074~8_combout\))) # (!\Mux2074~6_combout\ & (\Mux2074~1_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2074~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2074~1_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \Mux2074~8_combout\,
	datad => \Mux2074~6_combout\,
	combout => \Mux2074~9_combout\);

-- Location: LCFF_X20_Y18_N27
\dataMemory[116][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[116][2]~regout\);

-- Location: LCFF_X19_Y13_N13
\dataMemory[52][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[52][2]~regout\);

-- Location: LCCOMB_X18_Y13_N14
\dataMemory[180][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[180][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[180][2]~feeder_combout\);

-- Location: LCFF_X18_Y13_N15
\dataMemory[180][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[180][2]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[180][2]~regout\);

-- Location: LCCOMB_X19_Y13_N12
\Mux2074~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~31_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\dataMemory[180][2]~regout\))) # (!\ADDRESS~combout\(7) & (\dataMemory[52][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[52][2]~regout\,
	datad => \dataMemory[180][2]~regout\,
	combout => \Mux2074~31_combout\);

-- Location: LCCOMB_X20_Y18_N26
\Mux2074~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2074~31_combout\ & (\dataMemory[244][2]~regout\)) # (!\Mux2074~31_combout\ & ((\dataMemory[116][2]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2074~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[244][2]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[116][2]~regout\,
	datad => \Mux2074~31_combout\,
	combout => \Mux2074~32_combout\);

-- Location: LCFF_X18_Y18_N27
\dataMemory[124][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[124][2]~regout\);

-- Location: LCFF_X22_Y15_N21
\dataMemory[60][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(26),
	sload => VCC,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[60][2]~regout\);

-- Location: LCCOMB_X18_Y15_N20
\dataMemory[188][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[188][2]~feeder_combout\ = \WRDATA~combout\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(26),
	combout => \dataMemory[188][2]~feeder_combout\);

-- Location: LCFF_X18_Y15_N21
\dataMemory[188][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[188][2]~feeder_combout\,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[188][2]~regout\);

-- Location: LCCOMB_X22_Y15_N20
\Mux2074~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~38_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[188][2]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[60][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[60][2]~regout\,
	datad => \dataMemory[188][2]~regout\,
	combout => \Mux2074~38_combout\);

-- Location: LCCOMB_X18_Y18_N26
\Mux2074~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~39_combout\ = (\ADDRESS~combout\(6) & ((\Mux2074~38_combout\ & (\dataMemory[252][2]~regout\)) # (!\Mux2074~38_combout\ & ((\dataMemory[124][2]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2074~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[252][2]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[124][2]~regout\,
	datad => \Mux2074~38_combout\,
	combout => \Mux2074~39_combout\);

-- Location: LCCOMB_X11_Y15_N8
\Mux2074~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~40_combout\ = (\Mux2074~37_combout\ & (((\Mux2074~39_combout\)) # (!\ADDRESS~combout\(2)))) # (!\Mux2074~37_combout\ & (\ADDRESS~combout\(2) & (\Mux2074~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2074~37_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2074~32_combout\,
	datad => \Mux2074~39_combout\,
	combout => \Mux2074~40_combout\);

-- Location: LCCOMB_X14_Y19_N0
\Mux2074~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2074~41_combout\ = (\ADDRESS~combout\(5) & ((\Mux2074~30_combout\ & ((\Mux2074~40_combout\))) # (!\Mux2074~30_combout\ & (\Mux2074~9_combout\)))) # (!\ADDRESS~combout\(5) & (\Mux2074~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2074~30_combout\,
	datac => \Mux2074~9_combout\,
	datad => \Mux2074~40_combout\,
	combout => \Mux2074~41_combout\);

-- Location: LCCOMB_X14_Y19_N8
\DATAOUT[26]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[26]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2074~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[26]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[26]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2074~41_combout\,
	combout => \DATAOUT[26]$latch~combout\);

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(27),
	combout => \WRDATA~combout\(27));

-- Location: LCFF_X18_Y15_N1
\dataMemory[188][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[188][3]~regout\);

-- Location: LCFF_X18_Y15_N31
\dataMemory[180][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[180][3]~regout\);

-- Location: LCFF_X11_Y15_N21
\dataMemory[176][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[176][3]~regout\);

-- Location: LCFF_X11_Y15_N19
\dataMemory[184][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[184][3]~regout\);

-- Location: LCCOMB_X11_Y15_N20
\Mux2075~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~17_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[184][3]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[176][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[176][3]~regout\,
	datad => \dataMemory[184][3]~regout\,
	combout => \Mux2075~17_combout\);

-- Location: LCCOMB_X18_Y15_N30
\Mux2075~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~18_combout\ = (\ADDRESS~combout\(2) & ((\Mux2075~17_combout\ & (\dataMemory[188][3]~regout\)) # (!\Mux2075~17_combout\ & ((\dataMemory[180][3]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2075~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[188][3]~regout\,
	datac => \dataMemory[180][3]~regout\,
	datad => \Mux2075~17_combout\,
	combout => \Mux2075~18_combout\);

-- Location: LCCOMB_X7_Y17_N18
\dataMemory[156][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[156][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[156][3]~feeder_combout\);

-- Location: LCFF_X7_Y17_N19
\dataMemory[156][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[156][3]~feeder_combout\,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[156][3]~regout\);

-- Location: LCFF_X7_Y17_N17
\dataMemory[148][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[148][3]~regout\);

-- Location: LCFF_X7_Y21_N15
\dataMemory[144][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[144][3]~regout\);

-- Location: LCCOMB_X7_Y21_N28
\dataMemory[152][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[152][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[152][3]~feeder_combout\);

-- Location: LCFF_X7_Y21_N29
\dataMemory[152][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[152][3]~feeder_combout\,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[152][3]~regout\);

-- Location: LCCOMB_X7_Y21_N14
\Mux2075~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~12_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[152][3]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[144][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[144][3]~regout\,
	datad => \dataMemory[152][3]~regout\,
	combout => \Mux2075~12_combout\);

-- Location: LCCOMB_X7_Y17_N16
\Mux2075~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2075~12_combout\ & (\dataMemory[156][3]~regout\)) # (!\Mux2075~12_combout\ & ((\dataMemory[148][3]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2075~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[156][3]~regout\,
	datac => \dataMemory[148][3]~regout\,
	datad => \Mux2075~12_combout\,
	combout => \Mux2075~13_combout\);

-- Location: LCFF_X15_Y16_N19
\dataMemory[140][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[140][3]~regout\);

-- Location: LCFF_X14_Y14_N5
\dataMemory[128][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[128][3]~regout\);

-- Location: LCCOMB_X14_Y14_N18
\dataMemory[132][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[132][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[132][3]~feeder_combout\);

-- Location: LCFF_X14_Y14_N19
\dataMemory[132][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[132][3]~feeder_combout\,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[132][3]~regout\);

-- Location: LCCOMB_X14_Y14_N4
\Mux2075~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~14_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[132][3]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[128][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[128][3]~regout\,
	datad => \dataMemory[132][3]~regout\,
	combout => \Mux2075~14_combout\);

-- Location: LCCOMB_X15_Y16_N18
\Mux2075~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~15_combout\ = (\ADDRESS~combout\(3) & ((\Mux2075~14_combout\ & ((\dataMemory[140][3]~regout\))) # (!\Mux2075~14_combout\ & (\dataMemory[136][3]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2075~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[136][3]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[140][3]~regout\,
	datad => \Mux2075~14_combout\,
	combout => \Mux2075~15_combout\);

-- Location: LCCOMB_X14_Y16_N18
\Mux2075~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~16_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2075~13_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & ((\Mux2075~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2075~13_combout\,
	datad => \Mux2075~15_combout\,
	combout => \Mux2075~16_combout\);

-- Location: LCCOMB_X14_Y16_N8
\Mux2075~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2075~16_combout\ & ((\Mux2075~18_combout\))) # (!\Mux2075~16_combout\ & (\Mux2075~11_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2075~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2075~11_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2075~18_combout\,
	datad => \Mux2075~16_combout\,
	combout => \Mux2075~19_combout\);

-- Location: LCFF_X9_Y16_N5
\dataMemory[48][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[48][3]~regout\);

-- Location: LCFF_X14_Y16_N5
\dataMemory[32][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[32][3]~regout\);

-- Location: LCFF_X10_Y20_N5
\dataMemory[0][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[0][3]~regout\);

-- Location: LCFF_X10_Y19_N3
\dataMemory[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[16][3]~regout\);

-- Location: LCCOMB_X10_Y20_N4
\Mux2075~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[16][3]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[0][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[0][3]~regout\,
	datad => \dataMemory[16][3]~regout\,
	combout => \Mux2075~24_combout\);

-- Location: LCCOMB_X14_Y16_N4
\Mux2075~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2075~24_combout\ & (\dataMemory[48][3]~regout\)) # (!\Mux2075~24_combout\ & ((\dataMemory[32][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2075~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[48][3]~regout\,
	datac => \dataMemory[32][3]~regout\,
	datad => \Mux2075~24_combout\,
	combout => \Mux2075~25_combout\);

-- Location: LCCOMB_X16_Y16_N30
\dataMemory[20][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[20][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[20][3]~feeder_combout\);

-- Location: LCFF_X16_Y16_N31
\dataMemory[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[20][3]~feeder_combout\,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[20][3]~regout\);

-- Location: LCFF_X14_Y16_N23
\dataMemory[52][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[52][3]~regout\);

-- Location: LCFF_X20_Y19_N7
\dataMemory[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[4][3]~regout\);

-- Location: LCFF_X19_Y19_N25
\dataMemory[36][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[36][3]~regout\);

-- Location: LCCOMB_X20_Y19_N6
\Mux2075~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[36][3]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[4][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[4][3]~regout\,
	datad => \dataMemory[36][3]~regout\,
	combout => \Mux2075~22_combout\);

-- Location: LCCOMB_X14_Y16_N22
\Mux2075~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2075~22_combout\ & ((\dataMemory[52][3]~regout\))) # (!\Mux2075~22_combout\ & (\dataMemory[20][3]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2075~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[20][3]~regout\,
	datac => \dataMemory[52][3]~regout\,
	datad => \Mux2075~22_combout\,
	combout => \Mux2075~23_combout\);

-- Location: LCCOMB_X14_Y16_N26
\Mux2075~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~26_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\Mux2075~23_combout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\Mux2075~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2075~25_combout\,
	datad => \Mux2075~23_combout\,
	combout => \Mux2075~26_combout\);

-- Location: LCFF_X22_Y17_N11
\dataMemory[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[28][3]~regout\);

-- Location: LCFF_X21_Y15_N11
\dataMemory[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[12][3]~regout\);

-- Location: LCFF_X21_Y15_N13
\dataMemory[44][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[44][3]~regout\);

-- Location: LCCOMB_X21_Y15_N10
\Mux2075~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~27_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[44][3]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[12][3]~regout\,
	datad => \dataMemory[44][3]~regout\,
	combout => \Mux2075~27_combout\);

-- Location: LCCOMB_X22_Y17_N10
\Mux2075~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2075~27_combout\ & (\dataMemory[60][3]~regout\)) # (!\Mux2075~27_combout\ & ((\dataMemory[28][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2075~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[60][3]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[28][3]~regout\,
	datad => \Mux2075~27_combout\,
	combout => \Mux2075~28_combout\);

-- Location: LCFF_X14_Y18_N23
\dataMemory[40][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[40][3]~regout\);

-- Location: LCFF_X16_Y22_N11
\dataMemory[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[8][3]~regout\);

-- Location: LCCOMB_X9_Y22_N30
\dataMemory[24][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[24][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[24][3]~feeder_combout\);

-- Location: LCFF_X9_Y22_N31
\dataMemory[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[24][3]~feeder_combout\,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[24][3]~regout\);

-- Location: LCCOMB_X16_Y22_N10
\Mux2075~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~20_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[24][3]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[8][3]~regout\,
	datad => \dataMemory[24][3]~regout\,
	combout => \Mux2075~20_combout\);

-- Location: LCCOMB_X14_Y18_N22
\Mux2075~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~21_combout\ = (\ADDRESS~combout\(5) & ((\Mux2075~20_combout\ & (\dataMemory[56][3]~regout\)) # (!\Mux2075~20_combout\ & ((\dataMemory[40][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2075~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[56][3]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[40][3]~regout\,
	datad => \Mux2075~20_combout\,
	combout => \Mux2075~21_combout\);

-- Location: LCCOMB_X14_Y16_N28
\Mux2075~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~29_combout\ = (\ADDRESS~combout\(3) & ((\Mux2075~26_combout\ & (\Mux2075~28_combout\)) # (!\Mux2075~26_combout\ & ((\Mux2075~21_combout\))))) # (!\ADDRESS~combout\(3) & (\Mux2075~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2075~26_combout\,
	datac => \Mux2075~28_combout\,
	datad => \Mux2075~21_combout\,
	combout => \Mux2075~29_combout\);

-- Location: LCCOMB_X14_Y16_N14
\Mux2075~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~30_combout\ = (\ADDRESS~combout\(6) & (\ADDRESS~combout\(7))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2075~19_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2075~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2075~19_combout\,
	datad => \Mux2075~29_combout\,
	combout => \Mux2075~30_combout\);

-- Location: LCFF_X23_Y18_N5
\dataMemory[124][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[124][3]~regout\);

-- Location: LCFF_X21_Y21_N7
\dataMemory[92][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[92][3]~regout\);

-- Location: LCFF_X24_Y17_N11
\dataMemory[76][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[76][3]~regout\);

-- Location: LCFF_X25_Y17_N31
\dataMemory[108][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[108][3]~regout\);

-- Location: LCCOMB_X24_Y17_N10
\Mux2075~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~7_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[108][3]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[76][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[76][3]~regout\,
	datad => \dataMemory[108][3]~regout\,
	combout => \Mux2075~7_combout\);

-- Location: LCCOMB_X21_Y21_N6
\Mux2075~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~8_combout\ = (\ADDRESS~combout\(4) & ((\Mux2075~7_combout\ & (\dataMemory[124][3]~regout\)) # (!\Mux2075~7_combout\ & ((\dataMemory[92][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2075~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[124][3]~regout\,
	datac => \dataMemory[92][3]~regout\,
	datad => \Mux2075~7_combout\,
	combout => \Mux2075~8_combout\);

-- Location: LCFF_X12_Y19_N17
\dataMemory[104][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[104][3]~regout\);

-- Location: LCFF_X11_Y17_N11
\dataMemory[72][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[72][3]~regout\);

-- Location: LCFF_X14_Y17_N23
\dataMemory[88][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[88][3]~regout\);

-- Location: LCCOMB_X11_Y17_N10
\Mux2075~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~2_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[88][3]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[72][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[72][3]~regout\,
	datad => \dataMemory[88][3]~regout\,
	combout => \Mux2075~2_combout\);

-- Location: LCCOMB_X12_Y19_N16
\Mux2075~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~3_combout\ = (\ADDRESS~combout\(5) & ((\Mux2075~2_combout\ & (\dataMemory[120][3]~regout\)) # (!\Mux2075~2_combout\ & ((\dataMemory[104][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2075~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[120][3]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[104][3]~regout\,
	datad => \Mux2075~2_combout\,
	combout => \Mux2075~3_combout\);

-- Location: LCCOMB_X9_Y18_N26
\dataMemory[112][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[112][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[112][3]~feeder_combout\);

-- Location: LCFF_X9_Y18_N27
\dataMemory[112][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[112][3]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[112][3]~regout\);

-- Location: LCFF_X11_Y22_N15
\dataMemory[96][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[96][3]~regout\);

-- Location: LCFF_X10_Y20_N11
\dataMemory[64][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[64][3]~regout\);

-- Location: LCFF_X7_Y20_N25
\dataMemory[80][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[80][3]~regout\);

-- Location: LCCOMB_X10_Y20_N10
\Mux2075~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~4_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[80][3]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[64][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[64][3]~regout\,
	datad => \dataMemory[80][3]~regout\,
	combout => \Mux2075~4_combout\);

-- Location: LCCOMB_X11_Y22_N14
\Mux2075~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~5_combout\ = (\ADDRESS~combout\(5) & ((\Mux2075~4_combout\ & (\dataMemory[112][3]~regout\)) # (!\Mux2075~4_combout\ & ((\dataMemory[96][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2075~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[112][3]~regout\,
	datac => \dataMemory[96][3]~regout\,
	datad => \Mux2075~4_combout\,
	combout => \Mux2075~5_combout\);

-- Location: LCCOMB_X15_Y18_N12
\Mux2075~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~6_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2075~3_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & ((\Mux2075~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2075~3_combout\,
	datad => \Mux2075~5_combout\,
	combout => \Mux2075~6_combout\);

-- Location: LCCOMB_X15_Y18_N22
\Mux2075~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~9_combout\ = (\ADDRESS~combout\(2) & ((\Mux2075~6_combout\ & ((\Mux2075~8_combout\))) # (!\Mux2075~6_combout\ & (\Mux2075~1_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2075~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2075~1_combout\,
	datab => \ADDRESS~combout\(2),
	datac => \Mux2075~8_combout\,
	datad => \Mux2075~6_combout\,
	combout => \Mux2075~9_combout\);

-- Location: LCFF_X15_Y18_N15
\dataMemory[236][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[236][3]~regout\);

-- Location: LCCOMB_X22_Y14_N18
\dataMemory[252][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[252][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[252][3]~feeder_combout\);

-- Location: LCFF_X22_Y14_N19
\dataMemory[252][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[252][3]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[252][3]~regout\);

-- Location: LCCOMB_X15_Y18_N14
\Mux2075~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~39_combout\ = (\Mux2075~38_combout\ & (((\dataMemory[252][3]~regout\)) # (!\ADDRESS~combout\(5)))) # (!\Mux2075~38_combout\ & (\ADDRESS~combout\(5) & (\dataMemory[236][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2075~38_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[236][3]~regout\,
	datad => \dataMemory[252][3]~regout\,
	combout => \Mux2075~39_combout\);

-- Location: LCFF_X6_Y16_N1
\dataMemory[248][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[248][3]~regout\);

-- Location: LCFF_X14_Y17_N21
\dataMemory[216][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[216][3]~regout\);

-- Location: LCFF_X15_Y23_N23
\dataMemory[200][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[200][3]~regout\);

-- Location: LCFF_X15_Y23_N29
\dataMemory[232][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[232][3]~regout\);

-- Location: LCCOMB_X15_Y23_N22
\Mux2075~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~31_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[232][3]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[200][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[200][3]~regout\,
	datad => \dataMemory[232][3]~regout\,
	combout => \Mux2075~31_combout\);

-- Location: LCCOMB_X14_Y17_N20
\Mux2075~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~32_combout\ = (\ADDRESS~combout\(4) & ((\Mux2075~31_combout\ & (\dataMemory[248][3]~regout\)) # (!\Mux2075~31_combout\ & ((\dataMemory[216][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2075~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[248][3]~regout\,
	datac => \dataMemory[216][3]~regout\,
	datad => \Mux2075~31_combout\,
	combout => \Mux2075~32_combout\);

-- Location: LCFF_X20_Y22_N31
\dataMemory[228][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[228][3]~regout\);

-- Location: LCFF_X20_Y22_N29
\dataMemory[196][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[196][3]~regout\);

-- Location: LCCOMB_X21_Y20_N22
\dataMemory[212][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[212][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[212][3]~feeder_combout\);

-- Location: LCFF_X21_Y20_N23
\dataMemory[212][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[212][3]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[212][3]~regout\);

-- Location: LCCOMB_X20_Y22_N28
\Mux2075~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~33_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[212][3]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[196][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[196][3]~regout\,
	datad => \dataMemory[212][3]~regout\,
	combout => \Mux2075~33_combout\);

-- Location: LCCOMB_X20_Y22_N30
\Mux2075~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~34_combout\ = (\ADDRESS~combout\(5) & ((\Mux2075~33_combout\ & (\dataMemory[244][3]~regout\)) # (!\Mux2075~33_combout\ & ((\dataMemory[228][3]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2075~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[244][3]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[228][3]~regout\,
	datad => \Mux2075~33_combout\,
	combout => \Mux2075~34_combout\);

-- Location: LCCOMB_X12_Y16_N22
\dataMemory[240][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[240][3]~feeder_combout\ = \WRDATA~combout\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(27),
	combout => \dataMemory[240][3]~feeder_combout\);

-- Location: LCFF_X12_Y16_N23
\dataMemory[240][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[240][3]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[240][3]~regout\);

-- Location: LCFF_X12_Y16_N9
\dataMemory[208][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[208][3]~regout\);

-- Location: LCFF_X11_Y18_N7
\dataMemory[192][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[192][3]~regout\);

-- Location: LCFF_X12_Y17_N3
\dataMemory[224][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(27),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[224][3]~regout\);

-- Location: LCCOMB_X11_Y18_N6
\Mux2075~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~35_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[224][3]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[192][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[192][3]~regout\,
	datad => \dataMemory[224][3]~regout\,
	combout => \Mux2075~35_combout\);

-- Location: LCCOMB_X12_Y16_N8
\Mux2075~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~36_combout\ = (\ADDRESS~combout\(4) & ((\Mux2075~35_combout\ & (\dataMemory[240][3]~regout\)) # (!\Mux2075~35_combout\ & ((\dataMemory[208][3]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2075~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[240][3]~regout\,
	datac => \dataMemory[208][3]~regout\,
	datad => \Mux2075~35_combout\,
	combout => \Mux2075~36_combout\);

-- Location: LCCOMB_X15_Y18_N0
\Mux2075~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~37_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & (\Mux2075~34_combout\)) # (!\ADDRESS~combout\(2) & ((\Mux2075~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2075~34_combout\,
	datad => \Mux2075~36_combout\,
	combout => \Mux2075~37_combout\);

-- Location: LCCOMB_X15_Y18_N8
\Mux2075~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~40_combout\ = (\ADDRESS~combout\(3) & ((\Mux2075~37_combout\ & (\Mux2075~39_combout\)) # (!\Mux2075~37_combout\ & ((\Mux2075~32_combout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2075~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2075~39_combout\,
	datac => \Mux2075~32_combout\,
	datad => \Mux2075~37_combout\,
	combout => \Mux2075~40_combout\);

-- Location: LCCOMB_X14_Y16_N12
\Mux2075~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2075~41_combout\ = (\ADDRESS~combout\(6) & ((\Mux2075~30_combout\ & ((\Mux2075~40_combout\))) # (!\Mux2075~30_combout\ & (\Mux2075~9_combout\)))) # (!\ADDRESS~combout\(6) & (\Mux2075~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2075~30_combout\,
	datac => \Mux2075~9_combout\,
	datad => \Mux2075~40_combout\,
	combout => \Mux2075~41_combout\);

-- Location: LCCOMB_X14_Y16_N30
\DATAOUT[27]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[27]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2075~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[27]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[27]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2075~41_combout\,
	combout => \DATAOUT[27]$latch~combout\);

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(28),
	combout => \WRDATA~combout\(28));

-- Location: LCFF_X19_Y23_N27
\dataMemory[164][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[164][4]~regout\);

-- Location: LCFF_X19_Y23_N1
\dataMemory[36][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[36][4]~regout\);

-- Location: LCCOMB_X21_Y23_N10
\dataMemory[100][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[100][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[100][4]~feeder_combout\);

-- Location: LCFF_X21_Y23_N11
\dataMemory[100][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[100][4]~feeder_combout\,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[100][4]~regout\);

-- Location: LCCOMB_X19_Y23_N0
\Mux2076~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~0_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[100][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[36][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[36][4]~regout\,
	datad => \dataMemory[100][4]~regout\,
	combout => \Mux2076~0_combout\);

-- Location: LCCOMB_X19_Y23_N26
\Mux2076~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~1_combout\ = (\ADDRESS~combout\(7) & ((\Mux2076~0_combout\ & (\dataMemory[228][4]~regout\)) # (!\Mux2076~0_combout\ & ((\dataMemory[164][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2076~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[228][4]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[164][4]~regout\,
	datad => \Mux2076~0_combout\,
	combout => \Mux2076~1_combout\);

-- Location: LCFF_X18_Y20_N15
\dataMemory[212][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[212][4]~regout\);

-- Location: LCFF_X18_Y19_N27
\dataMemory[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[20][4]~regout\);

-- Location: LCFF_X16_Y19_N1
\dataMemory[148][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[148][4]~regout\);

-- Location: LCCOMB_X18_Y19_N26
\Mux2076~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~2_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[148][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[20][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[20][4]~regout\,
	datad => \dataMemory[148][4]~regout\,
	combout => \Mux2076~2_combout\);

-- Location: LCCOMB_X18_Y20_N14
\Mux2076~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~3_combout\ = (\ADDRESS~combout\(6) & ((\Mux2076~2_combout\ & ((\dataMemory[212][4]~regout\))) # (!\Mux2076~2_combout\ & (\dataMemory[84][4]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2076~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[84][4]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[212][4]~regout\,
	datad => \Mux2076~2_combout\,
	combout => \Mux2076~3_combout\);

-- Location: LCCOMB_X21_Y19_N20
\dataMemory[196][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[196][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[196][4]~feeder_combout\);

-- Location: LCFF_X21_Y19_N21
\dataMemory[196][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[196][4]~feeder_combout\,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[196][4]~regout\);

-- Location: LCFF_X20_Y19_N5
\dataMemory[132][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[132][4]~regout\);

-- Location: LCFF_X20_Y19_N11
\dataMemory[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[4][4]~regout\);

-- Location: LCCOMB_X20_Y16_N4
\dataMemory[68][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[68][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[68][4]~feeder_combout\);

-- Location: LCFF_X20_Y16_N5
\dataMemory[68][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[68][4]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[68][4]~regout\);

-- Location: LCCOMB_X20_Y19_N10
\Mux2076~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~4_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[68][4]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[4][4]~regout\,
	datad => \dataMemory[68][4]~regout\,
	combout => \Mux2076~4_combout\);

-- Location: LCCOMB_X20_Y19_N4
\Mux2076~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~5_combout\ = (\ADDRESS~combout\(7) & ((\Mux2076~4_combout\ & (\dataMemory[196][4]~regout\)) # (!\Mux2076~4_combout\ & ((\dataMemory[132][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2076~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[196][4]~regout\,
	datac => \dataMemory[132][4]~regout\,
	datad => \Mux2076~4_combout\,
	combout => \Mux2076~5_combout\);

-- Location: LCCOMB_X18_Y20_N28
\Mux2076~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~6_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & (\Mux2076~3_combout\)) # (!\ADDRESS~combout\(4) & ((\Mux2076~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2076~3_combout\,
	datad => \Mux2076~5_combout\,
	combout => \Mux2076~6_combout\);

-- Location: LCCOMB_X18_Y20_N26
\Mux2076~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2076~6_combout\ & (\Mux2076~8_combout\)) # (!\Mux2076~6_combout\ & ((\Mux2076~1_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2076~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2076~8_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2076~1_combout\,
	datad => \Mux2076~6_combout\,
	combout => \Mux2076~9_combout\);

-- Location: LCFF_X8_Y20_N5
\dataMemory[248][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[248][4]~regout\);

-- Location: LCFF_X7_Y18_N13
\dataMemory[56][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[56][4]~regout\);

-- Location: LCFF_X7_Y18_N31
\dataMemory[184][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[184][4]~regout\);

-- Location: LCCOMB_X7_Y18_N12
\Mux2076~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~17_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[184][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[56][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[56][4]~regout\,
	datad => \dataMemory[184][4]~regout\,
	combout => \Mux2076~17_combout\);

-- Location: LCCOMB_X8_Y20_N4
\Mux2076~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2076~17_combout\ & ((\dataMemory[248][4]~regout\))) # (!\Mux2076~17_combout\ & (\dataMemory[120][4]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2076~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[120][4]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[248][4]~regout\,
	datad => \Mux2076~17_combout\,
	combout => \Mux2076~18_combout\);

-- Location: LCFF_X15_Y23_N25
\dataMemory[200][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[200][4]~regout\);

-- Location: LCFF_X14_Y23_N31
\dataMemory[136][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[136][4]~regout\);

-- Location: LCFF_X6_Y23_N7
\dataMemory[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[8][4]~regout\);

-- Location: LCFF_X6_Y23_N1
\dataMemory[72][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[72][4]~regout\);

-- Location: LCCOMB_X6_Y23_N6
\Mux2076~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~14_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[72][4]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[8][4]~regout\,
	datad => \dataMemory[72][4]~regout\,
	combout => \Mux2076~14_combout\);

-- Location: LCCOMB_X14_Y23_N30
\Mux2076~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2076~14_combout\ & (\dataMemory[200][4]~regout\)) # (!\Mux2076~14_combout\ & ((\dataMemory[136][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2076~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[200][4]~regout\,
	datac => \dataMemory[136][4]~regout\,
	datad => \Mux2076~14_combout\,
	combout => \Mux2076~15_combout\);

-- Location: LCFF_X15_Y20_N17
\dataMemory[168][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[168][4]~regout\);

-- Location: LCFF_X15_Y20_N31
\dataMemory[232][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[232][4]~regout\);

-- Location: LCFF_X14_Y18_N5
\dataMemory[40][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[40][4]~regout\);

-- Location: LCCOMB_X12_Y22_N26
\dataMemory[104][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[104][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[104][4]~feeder_combout\);

-- Location: LCFF_X12_Y22_N27
\dataMemory[104][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[104][4]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[104][4]~regout\);

-- Location: LCCOMB_X14_Y18_N4
\Mux2076~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~12_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[104][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[40][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[40][4]~regout\,
	datad => \dataMemory[104][4]~regout\,
	combout => \Mux2076~12_combout\);

-- Location: LCCOMB_X15_Y20_N30
\Mux2076~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~13_combout\ = (\ADDRESS~combout\(7) & ((\Mux2076~12_combout\ & ((\dataMemory[232][4]~regout\))) # (!\Mux2076~12_combout\ & (\dataMemory[168][4]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2076~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[168][4]~regout\,
	datac => \dataMemory[232][4]~regout\,
	datad => \Mux2076~12_combout\,
	combout => \Mux2076~13_combout\);

-- Location: LCCOMB_X15_Y20_N0
\Mux2076~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~16_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2076~13_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\Mux2076~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2076~15_combout\,
	datad => \Mux2076~13_combout\,
	combout => \Mux2076~16_combout\);

-- Location: LCCOMB_X15_Y20_N14
\Mux2076~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~19_combout\ = (\ADDRESS~combout\(4) & ((\Mux2076~16_combout\ & ((\Mux2076~18_combout\))) # (!\Mux2076~16_combout\ & (\Mux2076~11_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2076~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2076~11_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \Mux2076~18_combout\,
	datad => \Mux2076~16_combout\,
	combout => \Mux2076~19_combout\);

-- Location: LCFF_X7_Y20_N23
\dataMemory[80][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[80][4]~regout\);

-- Location: LCFF_X8_Y21_N11
\dataMemory[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[16][4]~regout\);

-- Location: LCFF_X8_Y21_N9
\dataMemory[144][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[144][4]~regout\);

-- Location: LCCOMB_X8_Y21_N10
\Mux2076~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[144][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[16][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[16][4]~regout\,
	datad => \dataMemory[144][4]~regout\,
	combout => \Mux2076~20_combout\);

-- Location: LCCOMB_X7_Y20_N22
\Mux2076~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2076~20_combout\ & (\dataMemory[208][4]~regout\)) # (!\Mux2076~20_combout\ & ((\dataMemory[80][4]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2076~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[208][4]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[80][4]~regout\,
	datad => \Mux2076~20_combout\,
	combout => \Mux2076~21_combout\);

-- Location: LCFF_X14_Y20_N3
\dataMemory[224][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[224][4]~regout\);

-- Location: LCFF_X14_Y20_N25
\dataMemory[160][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[160][4]~regout\);

-- Location: LCFF_X15_Y17_N5
\dataMemory[32][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[32][4]~regout\);

-- Location: LCFF_X15_Y17_N7
\dataMemory[96][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[96][4]~regout\);

-- Location: LCCOMB_X15_Y17_N4
\Mux2076~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~22_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[96][4]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[32][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[32][4]~regout\,
	datad => \dataMemory[96][4]~regout\,
	combout => \Mux2076~22_combout\);

-- Location: LCCOMB_X14_Y20_N24
\Mux2076~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~23_combout\ = (\ADDRESS~combout\(7) & ((\Mux2076~22_combout\ & (\dataMemory[224][4]~regout\)) # (!\Mux2076~22_combout\ & ((\dataMemory[160][4]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2076~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[224][4]~regout\,
	datac => \dataMemory[160][4]~regout\,
	datad => \Mux2076~22_combout\,
	combout => \Mux2076~23_combout\);

-- Location: LCCOMB_X12_Y20_N18
\dataMemory[128][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[128][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[128][4]~feeder_combout\);

-- Location: LCFF_X12_Y20_N19
\dataMemory[128][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[128][4]~feeder_combout\,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[128][4]~regout\);

-- Location: LCFF_X12_Y20_N9
\dataMemory[192][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[192][4]~regout\);

-- Location: LCFF_X10_Y20_N17
\dataMemory[0][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[0][4]~regout\);

-- Location: LCFF_X10_Y20_N31
\dataMemory[64][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[64][4]~regout\);

-- Location: LCCOMB_X10_Y20_N16
\Mux2076~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~24_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[64][4]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[0][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[0][4]~regout\,
	datad => \dataMemory[64][4]~regout\,
	combout => \Mux2076~24_combout\);

-- Location: LCCOMB_X12_Y20_N8
\Mux2076~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~25_combout\ = (\ADDRESS~combout\(7) & ((\Mux2076~24_combout\ & ((\dataMemory[192][4]~regout\))) # (!\Mux2076~24_combout\ & (\dataMemory[128][4]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2076~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[128][4]~regout\,
	datac => \dataMemory[192][4]~regout\,
	datad => \Mux2076~24_combout\,
	combout => \Mux2076~25_combout\);

-- Location: LCCOMB_X14_Y20_N20
\Mux2076~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~26_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & (\Mux2076~23_combout\)) # (!\ADDRESS~combout\(5) & ((\Mux2076~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2076~23_combout\,
	datad => \Mux2076~25_combout\,
	combout => \Mux2076~26_combout\);

-- Location: LCCOMB_X9_Y18_N2
\dataMemory[240][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[240][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[240][4]~feeder_combout\);

-- Location: LCFF_X9_Y18_N3
\dataMemory[240][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[240][4]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[240][4]~regout\);

-- Location: LCFF_X9_Y18_N5
\dataMemory[112][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[112][4]~regout\);

-- Location: LCFF_X9_Y15_N31
\dataMemory[48][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[48][4]~regout\);

-- Location: LCFF_X9_Y15_N1
\dataMemory[176][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[176][4]~regout\);

-- Location: LCCOMB_X9_Y15_N30
\Mux2076~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~27_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[176][4]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[48][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[48][4]~regout\,
	datad => \dataMemory[176][4]~regout\,
	combout => \Mux2076~27_combout\);

-- Location: LCCOMB_X9_Y18_N4
\Mux2076~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2076~27_combout\ & (\dataMemory[240][4]~regout\)) # (!\Mux2076~27_combout\ & ((\dataMemory[112][4]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2076~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[240][4]~regout\,
	datac => \dataMemory[112][4]~regout\,
	datad => \Mux2076~27_combout\,
	combout => \Mux2076~28_combout\);

-- Location: LCCOMB_X14_Y20_N14
\Mux2076~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2076~26_combout\ & ((\Mux2076~28_combout\))) # (!\Mux2076~26_combout\ & (\Mux2076~21_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2076~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2076~21_combout\,
	datac => \Mux2076~26_combout\,
	datad => \Mux2076~28_combout\,
	combout => \Mux2076~29_combout\);

-- Location: LCCOMB_X15_Y20_N8
\Mux2076~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~30_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2076~19_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & ((\Mux2076~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2076~19_combout\,
	datad => \Mux2076~29_combout\,
	combout => \Mux2076~30_combout\);

-- Location: LCFF_X21_Y13_N1
\dataMemory[220][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[220][4]~regout\);

-- Location: LCFF_X22_Y14_N17
\dataMemory[252][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[252][4]~regout\);

-- Location: LCCOMB_X21_Y13_N0
\Mux2076~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~39_combout\ = (\Mux2076~38_combout\ & (((\dataMemory[252][4]~regout\)) # (!\ADDRESS~combout\(4)))) # (!\Mux2076~38_combout\ & (\ADDRESS~combout\(4) & (\dataMemory[220][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2076~38_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[220][4]~regout\,
	datad => \dataMemory[252][4]~regout\,
	combout => \Mux2076~39_combout\);

-- Location: LCFF_X22_Y16_N7
\dataMemory[44][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[44][4]~regout\);

-- Location: LCFF_X22_Y16_N13
\dataMemory[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[12][4]~regout\);

-- Location: LCFF_X22_Y17_N27
\dataMemory[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[28][4]~regout\);

-- Location: LCCOMB_X22_Y16_N12
\Mux2076~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~35_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[28][4]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[12][4]~regout\,
	datad => \dataMemory[28][4]~regout\,
	combout => \Mux2076~35_combout\);

-- Location: LCCOMB_X22_Y16_N6
\Mux2076~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~36_combout\ = (\ADDRESS~combout\(5) & ((\Mux2076~35_combout\ & (\dataMemory[60][4]~regout\)) # (!\Mux2076~35_combout\ & ((\dataMemory[44][4]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2076~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[60][4]~regout\,
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[44][4]~regout\,
	datad => \Mux2076~35_combout\,
	combout => \Mux2076~36_combout\);

-- Location: LCFF_X19_Y21_N15
\dataMemory[92][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[92][4]~regout\);

-- Location: LCFF_X19_Y21_N25
\dataMemory[124][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[124][4]~regout\);

-- Location: LCFF_X25_Y21_N5
\dataMemory[76][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(28),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[76][4]~regout\);

-- Location: LCCOMB_X25_Y21_N10
\dataMemory[108][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[108][4]~feeder_combout\ = \WRDATA~combout\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(28),
	combout => \dataMemory[108][4]~feeder_combout\);

-- Location: LCFF_X25_Y21_N11
\dataMemory[108][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[108][4]~feeder_combout\,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[108][4]~regout\);

-- Location: LCCOMB_X25_Y21_N4
\Mux2076~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~33_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[108][4]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[76][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[76][4]~regout\,
	datad => \dataMemory[108][4]~regout\,
	combout => \Mux2076~33_combout\);

-- Location: LCCOMB_X19_Y21_N24
\Mux2076~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2076~33_combout\ & ((\dataMemory[124][4]~regout\))) # (!\Mux2076~33_combout\ & (\dataMemory[92][4]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2076~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[92][4]~regout\,
	datac => \dataMemory[124][4]~regout\,
	datad => \Mux2076~33_combout\,
	combout => \Mux2076~34_combout\);

-- Location: LCCOMB_X14_Y17_N30
\Mux2076~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~37_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\Mux2076~34_combout\))) # (!\ADDRESS~combout\(6) & (\Mux2076~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2076~36_combout\,
	datad => \Mux2076~34_combout\,
	combout => \Mux2076~37_combout\);

-- Location: LCCOMB_X14_Y17_N8
\Mux2076~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2076~37_combout\ & ((\Mux2076~39_combout\))) # (!\Mux2076~37_combout\ & (\Mux2076~32_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2076~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2076~32_combout\,
	datab => \Mux2076~39_combout\,
	datac => \ADDRESS~combout\(7),
	datad => \Mux2076~37_combout\,
	combout => \Mux2076~40_combout\);

-- Location: LCCOMB_X15_Y20_N22
\Mux2076~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2076~41_combout\ = (\ADDRESS~combout\(2) & ((\Mux2076~30_combout\ & ((\Mux2076~40_combout\))) # (!\Mux2076~30_combout\ & (\Mux2076~9_combout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2076~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2076~9_combout\,
	datac => \Mux2076~30_combout\,
	datad => \Mux2076~40_combout\,
	combout => \Mux2076~41_combout\);

-- Location: LCCOMB_X15_Y20_N20
\DATAOUT[28]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[28]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2076~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[28]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DATAOUT[28]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2076~41_combout\,
	combout => \DATAOUT[28]$latch~combout\);

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(29),
	combout => \WRDATA~combout\(29));

-- Location: LCFF_X8_Y18_N15
\dataMemory[248][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[248][5]~regout\);

-- Location: LCFF_X10_Y18_N9
\dataMemory[56][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[56][5]~regout\);

-- Location: LCFF_X10_Y18_N19
\dataMemory[120][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[120][5]~regout\);

-- Location: LCCOMB_X10_Y18_N8
\Mux2077~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~33_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[120][5]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[56][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[56][5]~regout\,
	datad => \dataMemory[120][5]~regout\,
	combout => \Mux2077~33_combout\);

-- Location: LCCOMB_X8_Y18_N14
\Mux2077~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~34_combout\ = (\ADDRESS~combout\(7) & ((\Mux2077~33_combout\ & ((\dataMemory[248][5]~regout\))) # (!\Mux2077~33_combout\ & (\dataMemory[184][5]~regout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2077~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[184][5]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[248][5]~regout\,
	datad => \Mux2077~33_combout\,
	combout => \Mux2077~34_combout\);

-- Location: LCFF_X9_Y15_N3
\dataMemory[48][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[48][5]~regout\);

-- Location: LCCOMB_X8_Y15_N16
\dataMemory[112][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[112][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[112][5]~feeder_combout\);

-- Location: LCFF_X8_Y15_N17
\dataMemory[112][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[112][5]~feeder_combout\,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[112][5]~regout\);

-- Location: LCCOMB_X9_Y15_N2
\Mux2077~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~35_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[112][5]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[48][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[48][5]~regout\,
	datad => \dataMemory[112][5]~regout\,
	combout => \Mux2077~35_combout\);

-- Location: LCFF_X9_Y15_N5
\dataMemory[176][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[176][5]~regout\);

-- Location: LCCOMB_X9_Y18_N12
\dataMemory[240][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[240][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[240][5]~feeder_combout\);

-- Location: LCFF_X9_Y18_N13
\dataMemory[240][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[240][5]~feeder_combout\,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[240][5]~regout\);

-- Location: LCCOMB_X9_Y15_N4
\Mux2077~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~36_combout\ = (\ADDRESS~combout\(7) & ((\Mux2077~35_combout\ & ((\dataMemory[240][5]~regout\))) # (!\Mux2077~35_combout\ & (\dataMemory[176][5]~regout\)))) # (!\ADDRESS~combout\(7) & (\Mux2077~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2077~35_combout\,
	datac => \dataMemory[176][5]~regout\,
	datad => \dataMemory[240][5]~regout\,
	combout => \Mux2077~36_combout\);

-- Location: LCCOMB_X8_Y18_N4
\Mux2077~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~37_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\Mux2077~34_combout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & ((\Mux2077~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2077~34_combout\,
	datad => \Mux2077~36_combout\,
	combout => \Mux2077~37_combout\);

-- Location: LCFF_X23_Y18_N3
\dataMemory[124][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[124][5]~regout\);

-- Location: LCFF_X24_Y14_N3
\dataMemory[252][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[252][5]~regout\);

-- Location: LCCOMB_X23_Y18_N2
\Mux2077~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~39_combout\ = (\Mux2077~38_combout\ & (((\dataMemory[252][5]~regout\)) # (!\ADDRESS~combout\(6)))) # (!\Mux2077~38_combout\ & (\ADDRESS~combout\(6) & (\dataMemory[124][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2077~38_combout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[124][5]~regout\,
	datad => \dataMemory[252][5]~regout\,
	combout => \Mux2077~39_combout\);

-- Location: LCFF_X20_Y18_N13
\dataMemory[116][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[116][5]~regout\);

-- Location: LCFF_X19_Y18_N15
\dataMemory[52][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[52][5]~regout\);

-- Location: LCCOMB_X20_Y16_N28
\dataMemory[180][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[180][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[180][5]~feeder_combout\);

-- Location: LCFF_X20_Y16_N29
\dataMemory[180][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[180][5]~feeder_combout\,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[180][5]~regout\);

-- Location: LCCOMB_X19_Y18_N14
\Mux2077~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~31_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[180][5]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[52][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[52][5]~regout\,
	datad => \dataMemory[180][5]~regout\,
	combout => \Mux2077~31_combout\);

-- Location: LCCOMB_X20_Y18_N12
\Mux2077~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~32_combout\ = (\ADDRESS~combout\(6) & ((\Mux2077~31_combout\ & (\dataMemory[244][5]~regout\)) # (!\Mux2077~31_combout\ & ((\dataMemory[116][5]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2077~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[244][5]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[116][5]~regout\,
	datad => \Mux2077~31_combout\,
	combout => \Mux2077~32_combout\);

-- Location: LCCOMB_X12_Y18_N8
\Mux2077~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~40_combout\ = (\ADDRESS~combout\(2) & ((\Mux2077~37_combout\ & (\Mux2077~39_combout\)) # (!\Mux2077~37_combout\ & ((\Mux2077~32_combout\))))) # (!\ADDRESS~combout\(2) & (\Mux2077~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2077~37_combout\,
	datac => \Mux2077~39_combout\,
	datad => \Mux2077~32_combout\,
	combout => \Mux2077~40_combout\);

-- Location: LCFF_X17_Y24_N25
\dataMemory[96][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[96][5]~regout\);

-- Location: LCFF_X17_Y24_N3
\dataMemory[100][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[100][5]~regout\);

-- Location: LCCOMB_X17_Y24_N24
\Mux2077~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~10_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[100][5]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[96][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[96][5]~regout\,
	datad => \dataMemory[100][5]~regout\,
	combout => \Mux2077~10_combout\);

-- Location: LCFF_X18_Y24_N21
\dataMemory[108][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[108][5]~regout\);

-- Location: LCCOMB_X19_Y17_N24
\dataMemory[104][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[104][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[104][5]~feeder_combout\);

-- Location: LCFF_X19_Y17_N25
\dataMemory[104][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[104][5]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[104][5]~regout\);

-- Location: LCCOMB_X18_Y24_N20
\Mux2077~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~11_combout\ = (\ADDRESS~combout\(3) & ((\Mux2077~10_combout\ & (\dataMemory[108][5]~regout\)) # (!\Mux2077~10_combout\ & ((\dataMemory[104][5]~regout\))))) # (!\ADDRESS~combout\(3) & (\Mux2077~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2077~10_combout\,
	datac => \dataMemory[108][5]~regout\,
	datad => \dataMemory[104][5]~regout\,
	combout => \Mux2077~11_combout\);

-- Location: LCFF_X16_Y21_N9
\dataMemory[232][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[232][5]~regout\);

-- Location: LCFF_X15_Y18_N21
\dataMemory[236][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[236][5]~regout\);

-- Location: LCFF_X15_Y18_N31
\dataMemory[224][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[224][5]~regout\);

-- Location: LCFF_X20_Y22_N3
\dataMemory[228][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[228][5]~regout\);

-- Location: LCCOMB_X15_Y18_N30
\Mux2077~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~17_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[228][5]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[224][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[224][5]~regout\,
	datad => \dataMemory[228][5]~regout\,
	combout => \Mux2077~17_combout\);

-- Location: LCCOMB_X15_Y18_N20
\Mux2077~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~18_combout\ = (\ADDRESS~combout\(3) & ((\Mux2077~17_combout\ & ((\dataMemory[236][5]~regout\))) # (!\Mux2077~17_combout\ & (\dataMemory[232][5]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2077~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[232][5]~regout\,
	datac => \dataMemory[236][5]~regout\,
	datad => \Mux2077~17_combout\,
	combout => \Mux2077~18_combout\);

-- Location: LCFF_X19_Y19_N3
\dataMemory[164][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[164][5]~regout\);

-- Location: LCFF_X12_Y18_N1
\dataMemory[172][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[172][5]~regout\);

-- Location: LCFF_X11_Y16_N3
\dataMemory[160][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[160][5]~regout\);

-- Location: LCFF_X12_Y15_N7
\dataMemory[168][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[168][5]~regout\);

-- Location: LCCOMB_X11_Y16_N2
\Mux2077~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~12_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[168][5]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[160][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[160][5]~regout\,
	datad => \dataMemory[168][5]~regout\,
	combout => \Mux2077~12_combout\);

-- Location: LCCOMB_X12_Y18_N0
\Mux2077~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~13_combout\ = (\ADDRESS~combout\(2) & ((\Mux2077~12_combout\ & ((\dataMemory[172][5]~regout\))) # (!\Mux2077~12_combout\ & (\dataMemory[164][5]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2077~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[164][5]~regout\,
	datac => \dataMemory[172][5]~regout\,
	datad => \Mux2077~12_combout\,
	combout => \Mux2077~13_combout\);

-- Location: LCFF_X19_Y16_N11
\dataMemory[36][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[36][5]~regout\);

-- Location: LCFF_X14_Y18_N21
\dataMemory[32][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[32][5]~regout\);

-- Location: LCFF_X14_Y18_N11
\dataMemory[40][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[40][5]~regout\);

-- Location: LCCOMB_X14_Y18_N20
\Mux2077~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~14_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[40][5]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[32][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[32][5]~regout\,
	datad => \dataMemory[40][5]~regout\,
	combout => \Mux2077~14_combout\);

-- Location: LCCOMB_X19_Y16_N10
\Mux2077~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~15_combout\ = (\ADDRESS~combout\(2) & ((\Mux2077~14_combout\ & (\dataMemory[44][5]~regout\)) # (!\Mux2077~14_combout\ & ((\dataMemory[36][5]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2077~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[44][5]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[36][5]~regout\,
	datad => \Mux2077~14_combout\,
	combout => \Mux2077~15_combout\);

-- Location: LCCOMB_X12_Y18_N18
\Mux2077~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~16_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & (\Mux2077~13_combout\)) # (!\ADDRESS~combout\(7) & ((\Mux2077~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2077~13_combout\,
	datac => \ADDRESS~combout\(7),
	datad => \Mux2077~15_combout\,
	combout => \Mux2077~16_combout\);

-- Location: LCCOMB_X12_Y18_N20
\Mux2077~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~19_combout\ = (\ADDRESS~combout\(6) & ((\Mux2077~16_combout\ & ((\Mux2077~18_combout\))) # (!\Mux2077~16_combout\ & (\Mux2077~11_combout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2077~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2077~11_combout\,
	datac => \Mux2077~18_combout\,
	datad => \Mux2077~16_combout\,
	combout => \Mux2077~19_combout\);

-- Location: LCFF_X16_Y17_N13
\dataMemory[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[12][5]~regout\);

-- Location: LCFF_X15_Y19_N27
\dataMemory[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[4][5]~regout\);

-- Location: LCFF_X15_Y19_N1
\dataMemory[0][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[0][5]~regout\);

-- Location: LCFF_X16_Y22_N21
\dataMemory[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[8][5]~regout\);

-- Location: LCCOMB_X15_Y19_N0
\Mux2077~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~24_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[8][5]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[0][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[0][5]~regout\,
	datad => \dataMemory[8][5]~regout\,
	combout => \Mux2077~24_combout\);

-- Location: LCCOMB_X15_Y19_N26
\Mux2077~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~25_combout\ = (\ADDRESS~combout\(2) & ((\Mux2077~24_combout\ & (\dataMemory[12][5]~regout\)) # (!\Mux2077~24_combout\ & ((\dataMemory[4][5]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2077~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[12][5]~regout\,
	datac => \dataMemory[4][5]~regout\,
	datad => \Mux2077~24_combout\,
	combout => \Mux2077~25_combout\);

-- Location: LCFF_X15_Y16_N17
\dataMemory[140][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[140][5]~regout\);

-- Location: LCFF_X14_Y14_N27
\dataMemory[132][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[132][5]~regout\);

-- Location: LCFF_X14_Y14_N13
\dataMemory[128][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[128][5]~regout\);

-- Location: LCCOMB_X12_Y13_N0
\dataMemory[136][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[136][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[136][5]~feeder_combout\);

-- Location: LCFF_X12_Y13_N1
\dataMemory[136][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[136][5]~feeder_combout\,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[136][5]~regout\);

-- Location: LCCOMB_X14_Y14_N12
\Mux2077~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~22_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[136][5]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[128][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[128][5]~regout\,
	datad => \dataMemory[136][5]~regout\,
	combout => \Mux2077~22_combout\);

-- Location: LCCOMB_X14_Y14_N26
\Mux2077~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~23_combout\ = (\ADDRESS~combout\(2) & ((\Mux2077~22_combout\ & (\dataMemory[140][5]~regout\)) # (!\Mux2077~22_combout\ & ((\dataMemory[132][5]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2077~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[140][5]~regout\,
	datac => \dataMemory[132][5]~regout\,
	datad => \Mux2077~22_combout\,
	combout => \Mux2077~23_combout\);

-- Location: LCCOMB_X12_Y18_N26
\Mux2077~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~26_combout\ = (\ADDRESS~combout\(6) & (((\ADDRESS~combout\(7))))) # (!\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7) & ((\Mux2077~23_combout\))) # (!\ADDRESS~combout\(7) & (\Mux2077~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2077~25_combout\,
	datac => \ADDRESS~combout\(7),
	datad => \Mux2077~23_combout\,
	combout => \Mux2077~26_combout\);

-- Location: LCCOMB_X24_Y17_N20
\dataMemory[76][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[76][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[76][5]~feeder_combout\);

-- Location: LCFF_X24_Y17_N21
\dataMemory[76][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[76][5]~feeder_combout\,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[76][5]~regout\);

-- Location: LCFF_X23_Y20_N9
\dataMemory[72][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[72][5]~regout\);

-- Location: LCFF_X23_Y20_N3
\dataMemory[64][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[64][5]~regout\);

-- Location: LCCOMB_X19_Y20_N2
\dataMemory[68][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[68][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[68][5]~feeder_combout\);

-- Location: LCFF_X19_Y20_N3
\dataMemory[68][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[68][5]~feeder_combout\,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[68][5]~regout\);

-- Location: LCCOMB_X23_Y20_N2
\Mux2077~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~20_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[68][5]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[64][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[64][5]~regout\,
	datad => \dataMemory[68][5]~regout\,
	combout => \Mux2077~20_combout\);

-- Location: LCCOMB_X23_Y20_N8
\Mux2077~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~21_combout\ = (\ADDRESS~combout\(3) & ((\Mux2077~20_combout\ & (\dataMemory[76][5]~regout\)) # (!\Mux2077~20_combout\ & ((\dataMemory[72][5]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2077~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[76][5]~regout\,
	datac => \dataMemory[72][5]~regout\,
	datad => \Mux2077~20_combout\,
	combout => \Mux2077~21_combout\);

-- Location: LCFF_X12_Y14_N7
\dataMemory[200][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[200][5]~regout\);

-- Location: LCFF_X12_Y20_N11
\dataMemory[192][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[192][5]~regout\);

-- Location: LCFF_X20_Y22_N5
\dataMemory[196][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[196][5]~regout\);

-- Location: LCCOMB_X12_Y20_N10
\Mux2077~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~27_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[196][5]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[192][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[192][5]~regout\,
	datad => \dataMemory[196][5]~regout\,
	combout => \Mux2077~27_combout\);

-- Location: LCCOMB_X12_Y14_N6
\Mux2077~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~28_combout\ = (\ADDRESS~combout\(3) & ((\Mux2077~27_combout\ & (\dataMemory[204][5]~regout\)) # (!\Mux2077~27_combout\ & ((\dataMemory[200][5]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2077~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[204][5]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[200][5]~regout\,
	datad => \Mux2077~27_combout\,
	combout => \Mux2077~28_combout\);

-- Location: LCCOMB_X12_Y18_N28
\Mux2077~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~29_combout\ = (\ADDRESS~combout\(6) & ((\Mux2077~26_combout\ & ((\Mux2077~28_combout\))) # (!\Mux2077~26_combout\ & (\Mux2077~21_combout\)))) # (!\ADDRESS~combout\(6) & (\Mux2077~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \Mux2077~26_combout\,
	datac => \Mux2077~21_combout\,
	datad => \Mux2077~28_combout\,
	combout => \Mux2077~29_combout\);

-- Location: LCCOMB_X12_Y18_N14
\Mux2077~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~30_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\Mux2077~19_combout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & ((\Mux2077~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \Mux2077~19_combout\,
	datad => \Mux2077~29_combout\,
	combout => \Mux2077~30_combout\);

-- Location: LCFF_X8_Y17_N19
\dataMemory[144][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[144][5]~regout\);

-- Location: LCFF_X8_Y17_N29
\dataMemory[152][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[152][5]~regout\);

-- Location: LCCOMB_X8_Y17_N18
\Mux2077~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~0_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[152][5]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[144][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[144][5]~regout\,
	datad => \dataMemory[152][5]~regout\,
	combout => \Mux2077~0_combout\);

-- Location: LCFF_X12_Y15_N21
\dataMemory[148][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[148][5]~regout\);

-- Location: LCCOMB_X17_Y19_N30
\dataMemory[156][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[156][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[156][5]~feeder_combout\);

-- Location: LCFF_X17_Y19_N31
\dataMemory[156][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[156][5]~feeder_combout\,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[156][5]~regout\);

-- Location: LCCOMB_X12_Y15_N20
\Mux2077~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~1_combout\ = (\ADDRESS~combout\(2) & ((\Mux2077~0_combout\ & ((\dataMemory[156][5]~regout\))) # (!\Mux2077~0_combout\ & (\dataMemory[148][5]~regout\)))) # (!\ADDRESS~combout\(2) & (\Mux2077~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2077~0_combout\,
	datac => \dataMemory[148][5]~regout\,
	datad => \dataMemory[156][5]~regout\,
	combout => \Mux2077~1_combout\);

-- Location: LCFF_X18_Y19_N19
\dataMemory[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[28][5]~regout\);

-- Location: LCFF_X18_Y19_N29
\dataMemory[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[20][5]~regout\);

-- Location: LCFF_X9_Y19_N27
\dataMemory[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[16][5]~regout\);

-- Location: LCCOMB_X8_Y19_N14
\dataMemory[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[24][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[24][5]~feeder_combout\);

-- Location: LCFF_X8_Y19_N15
\dataMemory[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[24][5]~feeder_combout\,
	ena => \Mux2027~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[24][5]~regout\);

-- Location: LCCOMB_X9_Y19_N26
\Mux2077~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~4_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\dataMemory[24][5]~regout\))) # (!\ADDRESS~combout\(3) & (\dataMemory[16][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[16][5]~regout\,
	datad => \dataMemory[24][5]~regout\,
	combout => \Mux2077~4_combout\);

-- Location: LCCOMB_X18_Y19_N28
\Mux2077~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~5_combout\ = (\ADDRESS~combout\(2) & ((\Mux2077~4_combout\ & (\dataMemory[28][5]~regout\)) # (!\Mux2077~4_combout\ & ((\dataMemory[20][5]~regout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2077~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \dataMemory[28][5]~regout\,
	datac => \dataMemory[20][5]~regout\,
	datad => \Mux2077~4_combout\,
	combout => \Mux2077~5_combout\);

-- Location: LCFF_X12_Y21_N31
\dataMemory[88][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[88][5]~regout\);

-- Location: LCFF_X19_Y21_N27
\dataMemory[92][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[92][5]~regout\);

-- Location: LCFF_X10_Y21_N1
\dataMemory[80][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[80][5]~regout\);

-- Location: LCFF_X10_Y21_N3
\dataMemory[84][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[84][5]~regout\);

-- Location: LCCOMB_X10_Y21_N0
\Mux2077~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~2_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[84][5]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[80][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[80][5]~regout\,
	datad => \dataMemory[84][5]~regout\,
	combout => \Mux2077~2_combout\);

-- Location: LCCOMB_X19_Y21_N26
\Mux2077~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~3_combout\ = (\ADDRESS~combout\(3) & ((\Mux2077~2_combout\ & ((\dataMemory[92][5]~regout\))) # (!\Mux2077~2_combout\ & (\dataMemory[88][5]~regout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2077~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[88][5]~regout\,
	datac => \dataMemory[92][5]~regout\,
	datad => \Mux2077~2_combout\,
	combout => \Mux2077~3_combout\);

-- Location: LCCOMB_X12_Y19_N14
\Mux2077~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~6_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\Mux2077~3_combout\))) # (!\ADDRESS~combout\(6) & (\Mux2077~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \Mux2077~5_combout\,
	datad => \Mux2077~3_combout\,
	combout => \Mux2077~6_combout\);

-- Location: LCFF_X21_Y13_N5
\dataMemory[220][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[220][5]~regout\);

-- Location: LCFF_X21_Y13_N3
\dataMemory[216][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[216][5]~regout\);

-- Location: LCFF_X21_Y22_N23
\dataMemory[208][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(29),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[208][5]~regout\);

-- Location: LCCOMB_X22_Y22_N20
\dataMemory[212][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[212][5]~feeder_combout\ = \WRDATA~combout\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(29),
	combout => \dataMemory[212][5]~feeder_combout\);

-- Location: LCFF_X22_Y22_N21
\dataMemory[212][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[212][5]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[212][5]~regout\);

-- Location: LCCOMB_X21_Y22_N22
\Mux2077~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~7_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[212][5]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[208][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[208][5]~regout\,
	datad => \dataMemory[212][5]~regout\,
	combout => \Mux2077~7_combout\);

-- Location: LCCOMB_X21_Y13_N2
\Mux2077~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~8_combout\ = (\ADDRESS~combout\(3) & ((\Mux2077~7_combout\ & (\dataMemory[220][5]~regout\)) # (!\Mux2077~7_combout\ & ((\dataMemory[216][5]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2077~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[220][5]~regout\,
	datac => \dataMemory[216][5]~regout\,
	datad => \Mux2077~7_combout\,
	combout => \Mux2077~8_combout\);

-- Location: LCCOMB_X12_Y19_N20
\Mux2077~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~9_combout\ = (\ADDRESS~combout\(7) & ((\Mux2077~6_combout\ & ((\Mux2077~8_combout\))) # (!\Mux2077~6_combout\ & (\Mux2077~1_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2077~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2077~1_combout\,
	datac => \Mux2077~6_combout\,
	datad => \Mux2077~8_combout\,
	combout => \Mux2077~9_combout\);

-- Location: LCCOMB_X12_Y18_N10
\Mux2077~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2077~41_combout\ = (\ADDRESS~combout\(4) & ((\Mux2077~30_combout\ & (\Mux2077~40_combout\)) # (!\Mux2077~30_combout\ & ((\Mux2077~9_combout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2077~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2077~40_combout\,
	datac => \Mux2077~30_combout\,
	datad => \Mux2077~9_combout\,
	combout => \Mux2077~41_combout\);

-- Location: LCCOMB_X12_Y18_N4
\DATAOUT[29]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[29]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2077~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[29]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[29]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2077~41_combout\,
	combout => \DATAOUT[29]$latch~combout\);

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(30),
	combout => \WRDATA~combout\(30));

-- Location: LCFF_X20_Y15_N7
\dataMemory[172][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[172][6]~regout\);

-- Location: LCFF_X12_Y15_N17
\dataMemory[168][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[168][6]~regout\);

-- Location: LCFF_X14_Y20_N9
\dataMemory[160][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[160][6]~regout\);

-- Location: LCFF_X15_Y24_N5
\dataMemory[164][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[164][6]~regout\);

-- Location: LCCOMB_X14_Y20_N8
\Mux2078~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~0_combout\ = (\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3)) # ((\dataMemory[164][6]~regout\)))) # (!\ADDRESS~combout\(2) & (!\ADDRESS~combout\(3) & (\dataMemory[160][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[160][6]~regout\,
	datad => \dataMemory[164][6]~regout\,
	combout => \Mux2078~0_combout\);

-- Location: LCCOMB_X12_Y15_N16
\Mux2078~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~1_combout\ = (\ADDRESS~combout\(3) & ((\Mux2078~0_combout\ & (\dataMemory[172][6]~regout\)) # (!\Mux2078~0_combout\ & ((\dataMemory[168][6]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2078~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \dataMemory[172][6]~regout\,
	datac => \dataMemory[168][6]~regout\,
	datad => \Mux2078~0_combout\,
	combout => \Mux2078~1_combout\);

-- Location: LCFF_X16_Y19_N19
\dataMemory[156][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[156][6]~regout\);

-- Location: LCFF_X7_Y19_N25
\dataMemory[144][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[144][6]~regout\);

-- Location: LCFF_X7_Y19_N27
\dataMemory[152][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[152][6]~regout\);

-- Location: LCCOMB_X7_Y19_N24
\Mux2078~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~2_combout\ = (\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2)) # ((\dataMemory[152][6]~regout\)))) # (!\ADDRESS~combout\(3) & (!\ADDRESS~combout\(2) & (\dataMemory[144][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[144][6]~regout\,
	datad => \dataMemory[152][6]~regout\,
	combout => \Mux2078~2_combout\);

-- Location: LCCOMB_X16_Y19_N18
\Mux2078~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~3_combout\ = (\ADDRESS~combout\(2) & ((\Mux2078~2_combout\ & ((\dataMemory[156][6]~regout\))) # (!\Mux2078~2_combout\ & (\dataMemory[148][6]~regout\)))) # (!\ADDRESS~combout\(2) & (((\Mux2078~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[148][6]~regout\,
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[156][6]~regout\,
	datad => \Mux2078~2_combout\,
	combout => \Mux2078~3_combout\);

-- Location: LCFF_X15_Y15_N7
\dataMemory[136][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[136][6]~regout\);

-- Location: LCFF_X16_Y20_N17
\dataMemory[128][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[128][6]~regout\);

-- Location: LCCOMB_X20_Y19_N0
\dataMemory[132][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[132][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[132][6]~feeder_combout\);

-- Location: LCFF_X20_Y19_N1
\dataMemory[132][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[132][6]~feeder_combout\,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[132][6]~regout\);

-- Location: LCCOMB_X16_Y20_N16
\Mux2078~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~4_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\dataMemory[132][6]~regout\))) # (!\ADDRESS~combout\(2) & (\dataMemory[128][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \dataMemory[128][6]~regout\,
	datad => \dataMemory[132][6]~regout\,
	combout => \Mux2078~4_combout\);

-- Location: LCCOMB_X15_Y15_N6
\Mux2078~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~5_combout\ = (\ADDRESS~combout\(3) & ((\Mux2078~4_combout\ & (\dataMemory[140][6]~regout\)) # (!\Mux2078~4_combout\ & ((\dataMemory[136][6]~regout\))))) # (!\ADDRESS~combout\(3) & (((\Mux2078~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[140][6]~regout\,
	datab => \ADDRESS~combout\(3),
	datac => \dataMemory[136][6]~regout\,
	datad => \Mux2078~4_combout\,
	combout => \Mux2078~5_combout\);

-- Location: LCCOMB_X16_Y14_N30
\Mux2078~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~6_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2078~3_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & ((\Mux2078~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2078~3_combout\,
	datad => \Mux2078~5_combout\,
	combout => \Mux2078~6_combout\);

-- Location: LCCOMB_X16_Y14_N8
\Mux2078~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~9_combout\ = (\ADDRESS~combout\(5) & ((\Mux2078~6_combout\ & (\Mux2078~8_combout\)) # (!\Mux2078~6_combout\ & ((\Mux2078~1_combout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2078~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2078~8_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2078~1_combout\,
	datad => \Mux2078~6_combout\,
	combout => \Mux2078~9_combout\);

-- Location: LCFF_X21_Y21_N1
\dataMemory[92][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[92][6]~regout\);

-- Location: LCFF_X21_Y21_N3
\dataMemory[124][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[124][6]~regout\);

-- Location: LCFF_X25_Y21_N13
\dataMemory[76][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[76][6]~regout\);

-- Location: LCFF_X25_Y21_N3
\dataMemory[108][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[108][6]~regout\);

-- Location: LCCOMB_X25_Y21_N12
\Mux2078~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~17_combout\ = (\ADDRESS~combout\(4) & (\ADDRESS~combout\(5))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & ((\dataMemory[108][6]~regout\))) # (!\ADDRESS~combout\(5) & (\dataMemory[76][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[76][6]~regout\,
	datad => \dataMemory[108][6]~regout\,
	combout => \Mux2078~17_combout\);

-- Location: LCCOMB_X21_Y21_N2
\Mux2078~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~18_combout\ = (\ADDRESS~combout\(4) & ((\Mux2078~17_combout\ & ((\dataMemory[124][6]~regout\))) # (!\Mux2078~17_combout\ & (\dataMemory[92][6]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2078~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[92][6]~regout\,
	datac => \dataMemory[124][6]~regout\,
	datad => \Mux2078~17_combout\,
	combout => \Mux2078~18_combout\);

-- Location: LCCOMB_X18_Y22_N28
\dataMemory[84][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[84][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[84][6]~feeder_combout\);

-- Location: LCFF_X18_Y22_N29
\dataMemory[84][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[84][6]~feeder_combout\,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[84][6]~regout\);

-- Location: LCFF_X17_Y14_N19
\dataMemory[116][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[116][6]~regout\);

-- Location: LCFF_X14_Y13_N11
\dataMemory[68][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[68][6]~regout\);

-- Location: LCFF_X14_Y13_N1
\dataMemory[100][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[100][6]~regout\);

-- Location: LCCOMB_X14_Y13_N10
\Mux2078~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~10_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[100][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[68][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[68][6]~regout\,
	datad => \dataMemory[100][6]~regout\,
	combout => \Mux2078~10_combout\);

-- Location: LCCOMB_X17_Y14_N18
\Mux2078~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~11_combout\ = (\ADDRESS~combout\(4) & ((\Mux2078~10_combout\ & ((\dataMemory[116][6]~regout\))) # (!\Mux2078~10_combout\ & (\dataMemory[84][6]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2078~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[84][6]~regout\,
	datac => \dataMemory[116][6]~regout\,
	datad => \Mux2078~10_combout\,
	combout => \Mux2078~11_combout\);

-- Location: LCFF_X9_Y18_N19
\dataMemory[112][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[112][6]~regout\);

-- Location: LCFF_X15_Y17_N3
\dataMemory[96][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[96][6]~regout\);

-- Location: LCFF_X11_Y21_N19
\dataMemory[64][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[64][6]~regout\);

-- Location: LCCOMB_X10_Y21_N22
\dataMemory[80][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[80][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[80][6]~feeder_combout\);

-- Location: LCFF_X10_Y21_N23
\dataMemory[80][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[80][6]~feeder_combout\,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[80][6]~regout\);

-- Location: LCCOMB_X11_Y21_N18
\Mux2078~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~14_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[80][6]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[64][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[64][6]~regout\,
	datad => \dataMemory[80][6]~regout\,
	combout => \Mux2078~14_combout\);

-- Location: LCCOMB_X15_Y17_N2
\Mux2078~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~15_combout\ = (\ADDRESS~combout\(5) & ((\Mux2078~14_combout\ & (\dataMemory[112][6]~regout\)) # (!\Mux2078~14_combout\ & ((\dataMemory[96][6]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2078~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[112][6]~regout\,
	datac => \dataMemory[96][6]~regout\,
	datad => \Mux2078~14_combout\,
	combout => \Mux2078~15_combout\);

-- Location: LCCOMB_X12_Y19_N22
\dataMemory[104][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[104][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[104][6]~feeder_combout\);

-- Location: LCFF_X12_Y19_N23
\dataMemory[104][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[104][6]~feeder_combout\,
	ena => \Mux2027~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[104][6]~regout\);

-- Location: LCFF_X11_Y17_N15
\dataMemory[120][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[120][6]~regout\);

-- Location: LCFF_X11_Y17_N13
\dataMemory[72][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[72][6]~regout\);

-- Location: LCCOMB_X14_Y17_N10
\dataMemory[88][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[88][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[88][6]~feeder_combout\);

-- Location: LCFF_X14_Y17_N11
\dataMemory[88][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[88][6]~feeder_combout\,
	ena => \Mux2027~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[88][6]~regout\);

-- Location: LCCOMB_X11_Y17_N12
\Mux2078~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~12_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[88][6]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[72][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[72][6]~regout\,
	datad => \dataMemory[88][6]~regout\,
	combout => \Mux2078~12_combout\);

-- Location: LCCOMB_X11_Y17_N14
\Mux2078~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~13_combout\ = (\ADDRESS~combout\(5) & ((\Mux2078~12_combout\ & ((\dataMemory[120][6]~regout\))) # (!\Mux2078~12_combout\ & (\dataMemory[104][6]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2078~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[104][6]~regout\,
	datac => \dataMemory[120][6]~regout\,
	datad => \Mux2078~12_combout\,
	combout => \Mux2078~13_combout\);

-- Location: LCCOMB_X15_Y19_N6
\Mux2078~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~16_combout\ = (\ADDRESS~combout\(2) & (\ADDRESS~combout\(3))) # (!\ADDRESS~combout\(2) & ((\ADDRESS~combout\(3) & ((\Mux2078~13_combout\))) # (!\ADDRESS~combout\(3) & (\Mux2078~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \ADDRESS~combout\(3),
	datac => \Mux2078~15_combout\,
	datad => \Mux2078~13_combout\,
	combout => \Mux2078~16_combout\);

-- Location: LCCOMB_X15_Y19_N28
\Mux2078~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~19_combout\ = (\ADDRESS~combout\(2) & ((\Mux2078~16_combout\ & (\Mux2078~18_combout\)) # (!\Mux2078~16_combout\ & ((\Mux2078~11_combout\))))) # (!\ADDRESS~combout\(2) & (((\Mux2078~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(2),
	datab => \Mux2078~18_combout\,
	datac => \Mux2078~11_combout\,
	datad => \Mux2078~16_combout\,
	combout => \Mux2078~19_combout\);

-- Location: LCFF_X22_Y19_N27
\dataMemory[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[28][6]~regout\);

-- Location: LCFF_X22_Y16_N31
\dataMemory[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[12][6]~regout\);

-- Location: LCFF_X22_Y16_N29
\dataMemory[44][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[44][6]~regout\);

-- Location: LCCOMB_X22_Y16_N30
\Mux2078~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~27_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[44][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[12][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[12][6]~regout\,
	datad => \dataMemory[44][6]~regout\,
	combout => \Mux2078~27_combout\);

-- Location: LCCOMB_X22_Y19_N26
\Mux2078~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~28_combout\ = (\ADDRESS~combout\(4) & ((\Mux2078~27_combout\ & (\dataMemory[60][6]~regout\)) # (!\Mux2078~27_combout\ & ((\dataMemory[28][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2078~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[60][6]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[28][6]~regout\,
	datad => \Mux2078~27_combout\,
	combout => \Mux2078~28_combout\);

-- Location: LCFF_X19_Y18_N9
\dataMemory[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[20][6]~regout\);

-- Location: LCFF_X20_Y19_N19
\dataMemory[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[4][6]~regout\);

-- Location: LCFF_X20_Y15_N21
\dataMemory[36][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[36][6]~regout\);

-- Location: LCCOMB_X20_Y19_N18
\Mux2078~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~22_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[36][6]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[4][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[4][6]~regout\,
	datad => \dataMemory[36][6]~regout\,
	combout => \Mux2078~22_combout\);

-- Location: LCCOMB_X19_Y18_N8
\Mux2078~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~23_combout\ = (\ADDRESS~combout\(4) & ((\Mux2078~22_combout\ & (\dataMemory[52][6]~regout\)) # (!\Mux2078~22_combout\ & ((\dataMemory[20][6]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2078~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[52][6]~regout\,
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[20][6]~regout\,
	datad => \Mux2078~22_combout\,
	combout => \Mux2078~23_combout\);

-- Location: LCCOMB_X16_Y15_N8
\dataMemory[32][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[32][6]~feeder_combout\ = \WRDATA~combout\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(30),
	combout => \dataMemory[32][6]~feeder_combout\);

-- Location: LCFF_X16_Y15_N9
\dataMemory[32][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[32][6]~feeder_combout\,
	ena => \Mux2027~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[32][6]~regout\);

-- Location: LCFF_X9_Y15_N13
\dataMemory[48][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[48][6]~regout\);

-- Location: LCFF_X10_Y17_N9
\dataMemory[0][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[0][6]~regout\);

-- Location: LCFF_X9_Y19_N9
\dataMemory[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(30),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[16][6]~regout\);

-- Location: LCCOMB_X10_Y17_N8
\Mux2078~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~24_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\dataMemory[16][6]~regout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\dataMemory[0][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \dataMemory[0][6]~regout\,
	datad => \dataMemory[16][6]~regout\,
	combout => \Mux2078~24_combout\);

-- Location: LCCOMB_X9_Y15_N12
\Mux2078~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~25_combout\ = (\ADDRESS~combout\(5) & ((\Mux2078~24_combout\ & ((\dataMemory[48][6]~regout\))) # (!\Mux2078~24_combout\ & (\dataMemory[32][6]~regout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2078~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[32][6]~regout\,
	datac => \dataMemory[48][6]~regout\,
	datad => \Mux2078~24_combout\,
	combout => \Mux2078~25_combout\);

-- Location: LCCOMB_X18_Y18_N28
\Mux2078~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~26_combout\ = (\ADDRESS~combout\(3) & (((\ADDRESS~combout\(2))))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & (\Mux2078~23_combout\)) # (!\ADDRESS~combout\(2) & ((\Mux2078~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \Mux2078~23_combout\,
	datac => \ADDRESS~combout\(2),
	datad => \Mux2078~25_combout\,
	combout => \Mux2078~26_combout\);

-- Location: LCCOMB_X14_Y18_N0
\Mux2078~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~29_combout\ = (\ADDRESS~combout\(3) & ((\Mux2078~26_combout\ & ((\Mux2078~28_combout\))) # (!\Mux2078~26_combout\ & (\Mux2078~21_combout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2078~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2078~21_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2078~28_combout\,
	datad => \Mux2078~26_combout\,
	combout => \Mux2078~29_combout\);

-- Location: LCCOMB_X14_Y18_N30
\Mux2078~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~30_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux2078~19_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & ((\Mux2078~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2078~19_combout\,
	datad => \Mux2078~29_combout\,
	combout => \Mux2078~30_combout\);

-- Location: LCCOMB_X14_Y18_N28
\Mux2078~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2078~41_combout\ = (\ADDRESS~combout\(7) & ((\Mux2078~30_combout\ & (\Mux2078~40_combout\)) # (!\Mux2078~30_combout\ & ((\Mux2078~9_combout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2078~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2078~40_combout\,
	datab => \ADDRESS~combout\(7),
	datac => \Mux2078~9_combout\,
	datad => \Mux2078~30_combout\,
	combout => \Mux2078~41_combout\);

-- Location: LCCOMB_X14_Y18_N14
\DATAOUT[30]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[30]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2078~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[30]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[30]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2078~41_combout\,
	combout => \DATAOUT[30]$latch~combout\);

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\WRDATA[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_WRDATA(31),
	combout => \WRDATA~combout\(31));

-- Location: LCFF_X19_Y24_N1
\dataMemory[188][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[188][7]~regout\);

-- Location: LCFF_X12_Y18_N25
\dataMemory[172][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[172][7]~regout\);

-- Location: LCFF_X12_Y18_N7
\dataMemory[140][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[140][7]~regout\);

-- Location: LCFF_X19_Y24_N7
\dataMemory[156][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[156][7]~regout\);

-- Location: LCCOMB_X12_Y18_N6
\Mux2079~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~31_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[156][7]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[140][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[140][7]~regout\,
	datad => \dataMemory[156][7]~regout\,
	combout => \Mux2079~31_combout\);

-- Location: LCCOMB_X12_Y18_N24
\Mux2079~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~32_combout\ = (\ADDRESS~combout\(5) & ((\Mux2079~31_combout\ & (\dataMemory[188][7]~regout\)) # (!\Mux2079~31_combout\ & ((\dataMemory[172][7]~regout\))))) # (!\ADDRESS~combout\(5) & (((\Mux2079~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \dataMemory[188][7]~regout\,
	datac => \dataMemory[172][7]~regout\,
	datad => \Mux2079~31_combout\,
	combout => \Mux2079~32_combout\);

-- Location: LCFF_X21_Y21_N25
\dataMemory[92][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[92][7]~regout\);

-- Location: LCFF_X19_Y21_N1
\dataMemory[124][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[124][7]~regout\);

-- Location: LCFF_X9_Y21_N1
\dataMemory[76][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[76][7]~regout\);

-- Location: LCFF_X9_Y21_N11
\dataMemory[108][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[108][7]~regout\);

-- Location: LCCOMB_X9_Y21_N0
\Mux2079~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~33_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[108][7]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[76][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[76][7]~regout\,
	datad => \dataMemory[108][7]~regout\,
	combout => \Mux2079~33_combout\);

-- Location: LCCOMB_X19_Y21_N0
\Mux2079~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~34_combout\ = (\ADDRESS~combout\(4) & ((\Mux2079~33_combout\ & ((\dataMemory[124][7]~regout\))) # (!\Mux2079~33_combout\ & (\dataMemory[92][7]~regout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2079~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[92][7]~regout\,
	datac => \dataMemory[124][7]~regout\,
	datad => \Mux2079~33_combout\,
	combout => \Mux2079~34_combout\);

-- Location: LCFF_X22_Y16_N27
\dataMemory[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[12][7]~regout\);

-- Location: LCFF_X22_Y15_N1
\dataMemory[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[28][7]~regout\);

-- Location: LCCOMB_X22_Y16_N26
\Mux2079~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~35_combout\ = (\ADDRESS~combout\(5) & (\ADDRESS~combout\(4))) # (!\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4) & ((\dataMemory[28][7]~regout\))) # (!\ADDRESS~combout\(4) & (\dataMemory[12][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[12][7]~regout\,
	datad => \dataMemory[28][7]~regout\,
	combout => \Mux2079~35_combout\);

-- Location: LCFF_X22_Y16_N21
\dataMemory[44][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[44][7]~regout\);

-- Location: LCCOMB_X21_Y20_N14
\dataMemory[60][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[60][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[60][7]~feeder_combout\);

-- Location: LCFF_X21_Y20_N15
\dataMemory[60][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[60][7]~feeder_combout\,
	ena => \Mux2027~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[60][7]~regout\);

-- Location: LCCOMB_X22_Y16_N20
\Mux2079~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~36_combout\ = (\ADDRESS~combout\(5) & ((\Mux2079~35_combout\ & ((\dataMemory[60][7]~regout\))) # (!\Mux2079~35_combout\ & (\dataMemory[44][7]~regout\)))) # (!\ADDRESS~combout\(5) & (\Mux2079~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \Mux2079~35_combout\,
	datac => \dataMemory[44][7]~regout\,
	datad => \dataMemory[60][7]~regout\,
	combout => \Mux2079~36_combout\);

-- Location: LCCOMB_X15_Y22_N8
\Mux2079~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~37_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\Mux2079~34_combout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & ((\Mux2079~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \Mux2079~34_combout\,
	datad => \Mux2079~36_combout\,
	combout => \Mux2079~37_combout\);

-- Location: LCCOMB_X24_Y14_N22
\dataMemory[252][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[252][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[252][7]~feeder_combout\);

-- Location: LCFF_X24_Y14_N23
\dataMemory[252][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[252][7]~feeder_combout\,
	ena => \Mux2027~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[252][7]~regout\);

-- Location: LCFF_X24_Y14_N13
\dataMemory[220][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[220][7]~regout\);

-- Location: LCFF_X23_Y16_N1
\dataMemory[204][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[204][7]~regout\);

-- Location: LCCOMB_X22_Y20_N18
\dataMemory[236][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[236][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[236][7]~feeder_combout\);

-- Location: LCFF_X22_Y20_N19
\dataMemory[236][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[236][7]~feeder_combout\,
	ena => \Mux2027~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[236][7]~regout\);

-- Location: LCCOMB_X23_Y16_N0
\Mux2079~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~38_combout\ = (\ADDRESS~combout\(5) & ((\ADDRESS~combout\(4)) # ((\dataMemory[236][7]~regout\)))) # (!\ADDRESS~combout\(5) & (!\ADDRESS~combout\(4) & (\dataMemory[204][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(5),
	datab => \ADDRESS~combout\(4),
	datac => \dataMemory[204][7]~regout\,
	datad => \dataMemory[236][7]~regout\,
	combout => \Mux2079~38_combout\);

-- Location: LCCOMB_X24_Y14_N12
\Mux2079~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~39_combout\ = (\ADDRESS~combout\(4) & ((\Mux2079~38_combout\ & (\dataMemory[252][7]~regout\)) # (!\Mux2079~38_combout\ & ((\dataMemory[220][7]~regout\))))) # (!\ADDRESS~combout\(4) & (((\Mux2079~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \dataMemory[252][7]~regout\,
	datac => \dataMemory[220][7]~regout\,
	datad => \Mux2079~38_combout\,
	combout => \Mux2079~39_combout\);

-- Location: LCCOMB_X15_Y22_N14
\Mux2079~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~40_combout\ = (\ADDRESS~combout\(7) & ((\Mux2079~37_combout\ & ((\Mux2079~39_combout\))) # (!\Mux2079~37_combout\ & (\Mux2079~32_combout\)))) # (!\ADDRESS~combout\(7) & (((\Mux2079~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \Mux2079~32_combout\,
	datac => \Mux2079~37_combout\,
	datad => \Mux2079~39_combout\,
	combout => \Mux2079~40_combout\);

-- Location: LCFF_X7_Y20_N15
\dataMemory[208][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[208][7]~regout\);

-- Location: LCFF_X11_Y22_N29
\dataMemory[80][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[80][7]~regout\);

-- Location: LCFF_X8_Y21_N7
\dataMemory[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[16][7]~regout\);

-- Location: LCFF_X8_Y21_N13
\dataMemory[144][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[144][7]~regout\);

-- Location: LCCOMB_X8_Y21_N6
\Mux2079~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~20_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[144][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[16][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[16][7]~regout\,
	datad => \dataMemory[144][7]~regout\,
	combout => \Mux2079~20_combout\);

-- Location: LCCOMB_X11_Y22_N28
\Mux2079~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~21_combout\ = (\ADDRESS~combout\(6) & ((\Mux2079~20_combout\ & (\dataMemory[208][7]~regout\)) # (!\Mux2079~20_combout\ & ((\dataMemory[80][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2079~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[208][7]~regout\,
	datac => \dataMemory[80][7]~regout\,
	datad => \Mux2079~20_combout\,
	combout => \Mux2079~21_combout\);

-- Location: LCFF_X9_Y18_N31
\dataMemory[240][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[240][7]~regout\);

-- Location: LCFF_X9_Y18_N25
\dataMemory[112][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[112][7]~regout\);

-- Location: LCFF_X9_Y15_N29
\dataMemory[48][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[48][7]~regout\);

-- Location: LCFF_X9_Y15_N27
\dataMemory[176][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[176][7]~regout\);

-- Location: LCCOMB_X9_Y15_N28
\Mux2079~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~27_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[176][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[48][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[48][7]~regout\,
	datad => \dataMemory[176][7]~regout\,
	combout => \Mux2079~27_combout\);

-- Location: LCCOMB_X9_Y18_N24
\Mux2079~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~28_combout\ = (\ADDRESS~combout\(6) & ((\Mux2079~27_combout\ & (\dataMemory[240][7]~regout\)) # (!\Mux2079~27_combout\ & ((\dataMemory[112][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2079~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[240][7]~regout\,
	datac => \dataMemory[112][7]~regout\,
	datad => \Mux2079~27_combout\,
	combout => \Mux2079~28_combout\);

-- Location: LCFF_X15_Y22_N13
\dataMemory[128][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[128][7]~regout\);

-- Location: LCFF_X10_Y20_N29
\dataMemory[0][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[0][7]~regout\);

-- Location: LCFF_X10_Y20_N3
\dataMemory[64][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[64][7]~regout\);

-- Location: LCCOMB_X10_Y20_N28
\Mux2079~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~24_combout\ = (\ADDRESS~combout\(7) & (\ADDRESS~combout\(6))) # (!\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6) & ((\dataMemory[64][7]~regout\))) # (!\ADDRESS~combout\(6) & (\dataMemory[0][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[0][7]~regout\,
	datad => \dataMemory[64][7]~regout\,
	combout => \Mux2079~24_combout\);

-- Location: LCCOMB_X15_Y22_N12
\Mux2079~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~25_combout\ = (\ADDRESS~combout\(7) & ((\Mux2079~24_combout\ & (\dataMemory[192][7]~regout\)) # (!\Mux2079~24_combout\ & ((\dataMemory[128][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2079~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[192][7]~regout\,
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[128][7]~regout\,
	datad => \Mux2079~24_combout\,
	combout => \Mux2079~25_combout\);

-- Location: LCCOMB_X15_Y22_N26
\Mux2079~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~26_combout\ = (\ADDRESS~combout\(4) & (((\ADDRESS~combout\(5))))) # (!\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5) & (\Mux2079~23_combout\)) # (!\ADDRESS~combout\(5) & ((\Mux2079~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2079~23_combout\,
	datab => \ADDRESS~combout\(4),
	datac => \ADDRESS~combout\(5),
	datad => \Mux2079~25_combout\,
	combout => \Mux2079~26_combout\);

-- Location: LCCOMB_X15_Y22_N20
\Mux2079~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~29_combout\ = (\ADDRESS~combout\(4) & ((\Mux2079~26_combout\ & ((\Mux2079~28_combout\))) # (!\Mux2079~26_combout\ & (\Mux2079~21_combout\)))) # (!\ADDRESS~combout\(4) & (((\Mux2079~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \Mux2079~21_combout\,
	datac => \Mux2079~28_combout\,
	datad => \Mux2079~26_combout\,
	combout => \Mux2079~29_combout\);

-- Location: LCFF_X20_Y18_N23
\dataMemory[244][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[244][7]~regout\);

-- Location: LCFF_X19_Y18_N27
\dataMemory[52][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[52][7]~regout\);

-- Location: LCFF_X20_Y16_N1
\dataMemory[180][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[180][7]~regout\);

-- Location: LCCOMB_X19_Y18_N26
\Mux2079~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~17_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[180][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[52][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[52][7]~regout\,
	datad => \dataMemory[180][7]~regout\,
	combout => \Mux2079~17_combout\);

-- Location: LCCOMB_X20_Y18_N22
\Mux2079~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~18_combout\ = (\ADDRESS~combout\(6) & ((\Mux2079~17_combout\ & ((\dataMemory[244][7]~regout\))) # (!\Mux2079~17_combout\ & (\dataMemory[116][7]~regout\)))) # (!\ADDRESS~combout\(6) & (((\Mux2079~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dataMemory[116][7]~regout\,
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[244][7]~regout\,
	datad => \Mux2079~17_combout\,
	combout => \Mux2079~18_combout\);

-- Location: LCFF_X20_Y22_N19
\dataMemory[196][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[196][7]~regout\);

-- Location: LCFF_X19_Y22_N21
\dataMemory[132][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[132][7]~regout\);

-- Location: LCFF_X19_Y22_N23
\dataMemory[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[4][7]~regout\);

-- Location: LCFF_X20_Y16_N7
\dataMemory[68][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[68][7]~regout\);

-- Location: LCCOMB_X19_Y22_N22
\Mux2079~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~14_combout\ = (\ADDRESS~combout\(6) & ((\ADDRESS~combout\(7)) # ((\dataMemory[68][7]~regout\)))) # (!\ADDRESS~combout\(6) & (!\ADDRESS~combout\(7) & (\dataMemory[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \ADDRESS~combout\(7),
	datac => \dataMemory[4][7]~regout\,
	datad => \dataMemory[68][7]~regout\,
	combout => \Mux2079~14_combout\);

-- Location: LCCOMB_X19_Y22_N20
\Mux2079~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~15_combout\ = (\ADDRESS~combout\(7) & ((\Mux2079~14_combout\ & (\dataMemory[196][7]~regout\)) # (!\Mux2079~14_combout\ & ((\dataMemory[132][7]~regout\))))) # (!\ADDRESS~combout\(7) & (((\Mux2079~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \dataMemory[196][7]~regout\,
	datac => \dataMemory[132][7]~regout\,
	datad => \Mux2079~14_combout\,
	combout => \Mux2079~15_combout\);

-- Location: LCCOMB_X22_Y22_N30
\dataMemory[212][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dataMemory[212][7]~feeder_combout\ = \WRDATA~combout\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WRDATA~combout\(31),
	combout => \dataMemory[212][7]~feeder_combout\);

-- Location: LCFF_X22_Y22_N31
\dataMemory[212][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	datain => \dataMemory[212][7]~feeder_combout\,
	ena => \Mux2027~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[212][7]~regout\);

-- Location: LCFF_X18_Y22_N23
\dataMemory[84][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[84][7]~regout\);

-- Location: LCFF_X19_Y18_N25
\dataMemory[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[20][7]~regout\);

-- Location: LCFF_X18_Y14_N23
\dataMemory[148][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLK~clkctrl_outclk\,
	sdata => \WRDATA~combout\(31),
	sload => VCC,
	ena => \Mux2027~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \dataMemory[148][7]~regout\);

-- Location: LCCOMB_X19_Y18_N24
\Mux2079~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~12_combout\ = (\ADDRESS~combout\(7) & ((\ADDRESS~combout\(6)) # ((\dataMemory[148][7]~regout\)))) # (!\ADDRESS~combout\(7) & (!\ADDRESS~combout\(6) & (\dataMemory[20][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(7),
	datab => \ADDRESS~combout\(6),
	datac => \dataMemory[20][7]~regout\,
	datad => \dataMemory[148][7]~regout\,
	combout => \Mux2079~12_combout\);

-- Location: LCCOMB_X18_Y22_N22
\Mux2079~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~13_combout\ = (\ADDRESS~combout\(6) & ((\Mux2079~12_combout\ & (\dataMemory[212][7]~regout\)) # (!\Mux2079~12_combout\ & ((\dataMemory[84][7]~regout\))))) # (!\ADDRESS~combout\(6) & (((\Mux2079~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(6),
	datab => \dataMemory[212][7]~regout\,
	datac => \dataMemory[84][7]~regout\,
	datad => \Mux2079~12_combout\,
	combout => \Mux2079~13_combout\);

-- Location: LCCOMB_X15_Y22_N22
\Mux2079~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~16_combout\ = (\ADDRESS~combout\(4) & ((\ADDRESS~combout\(5)) # ((\Mux2079~13_combout\)))) # (!\ADDRESS~combout\(4) & (!\ADDRESS~combout\(5) & (\Mux2079~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(4),
	datab => \ADDRESS~combout\(5),
	datac => \Mux2079~15_combout\,
	datad => \Mux2079~13_combout\,
	combout => \Mux2079~16_combout\);

-- Location: LCCOMB_X15_Y22_N28
\Mux2079~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~19_combout\ = (\ADDRESS~combout\(5) & ((\Mux2079~16_combout\ & ((\Mux2079~18_combout\))) # (!\Mux2079~16_combout\ & (\Mux2079~11_combout\)))) # (!\ADDRESS~combout\(5) & (((\Mux2079~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2079~11_combout\,
	datab => \ADDRESS~combout\(5),
	datac => \Mux2079~18_combout\,
	datad => \Mux2079~16_combout\,
	combout => \Mux2079~19_combout\);

-- Location: LCCOMB_X15_Y22_N6
\Mux2079~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~30_combout\ = (\ADDRESS~combout\(3) & (\ADDRESS~combout\(2))) # (!\ADDRESS~combout\(3) & ((\ADDRESS~combout\(2) & ((\Mux2079~19_combout\))) # (!\ADDRESS~combout\(2) & (\Mux2079~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRESS~combout\(3),
	datab => \ADDRESS~combout\(2),
	datac => \Mux2079~29_combout\,
	datad => \Mux2079~19_combout\,
	combout => \Mux2079~30_combout\);

-- Location: LCCOMB_X15_Y22_N0
\Mux2079~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mux2079~41_combout\ = (\ADDRESS~combout\(3) & ((\Mux2079~30_combout\ & ((\Mux2079~40_combout\))) # (!\Mux2079~30_combout\ & (\Mux2079~9_combout\)))) # (!\ADDRESS~combout\(3) & (((\Mux2079~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2079~9_combout\,
	datab => \ADDRESS~combout\(3),
	datac => \Mux2079~40_combout\,
	datad => \Mux2079~30_combout\,
	combout => \Mux2079~41_combout\);

-- Location: LCCOMB_X15_Y22_N18
\DATAOUT[31]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \DATAOUT[31]$latch~combout\ = (GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & ((\Mux2079~41_combout\))) # (!GLOBAL(\DATAOUT[31]~0clkctrl_outclk\) & (\DATAOUT[31]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DATAOUT[31]$latch~combout\,
	datac => \DATAOUT[31]~0clkctrl_outclk\,
	datad => \Mux2079~41_combout\,
	combout => \DATAOUT[31]$latch~combout\);

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(8));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(9));

-- Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(10));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(11));

-- Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(12));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(13));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(14));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(15));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(16));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(17));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(18));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(19));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(20));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(21));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(22));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(23));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(24));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(25));

-- Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(26));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(27));

-- Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(28));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(29));

-- Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(30));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ADDRESS[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ADDRESS(31));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[0]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(0));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[1]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(1));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[2]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(2));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[3]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(3));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[4]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(4));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[5]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(5));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[6]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(6));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[7]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(7));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[8]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(8));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[9]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(9));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[10]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(10));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[11]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(11));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[12]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(12));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[13]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(13));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[14]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(14));

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[15]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(15));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[16]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(16));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[17]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(17));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[18]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(18));

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[19]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(19));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[20]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(20));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[21]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(21));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[22]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(22));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[23]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(23));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[24]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(24));

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[25]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(25));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[26]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(26));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[27]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(27));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[28]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(28));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[29]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(29));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[30]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(30));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATAOUT[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \DATAOUT[31]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATAOUT(31));
END structure;


