[{"DBLP title": "SPARCNet: A Hardware Accelerator for Efficient Deployment of Sparse Convolutional Networks.", "DBLP authors": ["Adam Page", "Ali Jafari", "Colin Shea", "Tinoosh Mohsenin"], "year": 2017, "MAG papers": [{"PaperId": 2614143469, "PaperTitle": "sparcnet a hardware accelerator for efficient deployment of sparse convolutional networks", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of maryland baltimore county", "university of maryland baltimore county", "university of maryland baltimore county", "university of maryland baltimore county"]}], "source": "ES"}, {"DBLP title": "Structured Pruning of Deep Convolutional Neural Networks.", "DBLP authors": ["Sajid Anwar", "Kyuyeon Hwang", "Wonyong Sung"], "year": 2017, "MAG papers": [{"PaperId": 2276892413, "PaperTitle": "structured pruning of deep convolutional neural networks", "Year": 2017, "CitationCount": 58, "EstimatedCitation": 113, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient and Improved Image Recognition with Conditional Deep Learning.", "DBLP authors": ["Priyadarshini Panda", "Abhronil Sengupta", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2586565528, "PaperTitle": "energy efficient and improved image recognition with conditional deep learning", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Memory-Centric Reconfigurable Accelerator for Classification and Machine Learning Applications.", "DBLP authors": ["Robert Karam", "Somnath Paul", "Ruchir Puri", "Swarup Bhunia"], "year": 2017, "MAG papers": [{"PaperId": 2611951231, "PaperTitle": "memory centric reconfigurable accelerator for classification and machine learning applications", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm", "intel", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "VLSI Architectures for the Restricted Boltzmann Machine.", "DBLP authors": ["Bo Yuan", "Keshab K. Parhi"], "year": 2017, "MAG papers": [{"PaperId": 2615398246, "PaperTitle": "vlsi architectures for the restricted boltzmann machine", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of minnesota", "city university of new york"]}], "source": "ES"}, {"DBLP title": "Distributed In-Memory Computing on Binary RRAM Crossbar.", "DBLP authors": ["Leibin Ni", "Hantao Huang", "Zichuan Liu", "Rajiv V. Joshi", "Hao Yu"], "year": 2017, "MAG papers": [{"PaperId": 2603636614, "PaperTitle": "distributed in memory computing on binary rram crossbar", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "ibm", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Stochastic CBRAM-Based Neuromorphic Time Series Prediction System.", "DBLP authors": ["Cory E. Merkel", "Dhireesha Kudithipudi", "Manan Suri", "Bryant T. Wysocki"], "year": 2017, "MAG papers": [{"PaperId": 2587559228, "PaperTitle": "stochastic cbram based neuromorphic time series prediction system", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institutes of technology", "rochester institute of technology", "rochester institute of technology", "air force research laboratory"]}], "source": "ES"}, {"DBLP title": "High-Performance Computing with Quantum Processing Units.", "DBLP authors": ["Keith A. Britt", "Travis S. Humble"], "year": 2017, "MAG papers": [{"PaperId": 2261963046, "PaperTitle": "high performance computing with quantum processing units", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["oak ridge national laboratory", "oak ridge national laboratory"]}], "source": "ES"}, {"DBLP title": "Mobile Unified Memory-Storage Structure Based on Hybrid Non-Volatile Memories.", "DBLP authors": ["Su-Kyung Yoon", "Young-Sun Youn", "Kihyun Park", "Shin-Dug Kim"], "year": 2017, "MAG papers": [{"PaperId": 2606215829, "PaperTitle": "mobile unified memory storage structure based on hybrid non volatile memories", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Real-Time SoC Security against Passive Threats Using Crypsis Behavior of Geckos.", "DBLP authors": ["Krishnendu Guha", "Debasri Saha", "Amlan Chakrabarti"], "year": 2017, "MAG papers": [{"PaperId": 2601241841, "PaperTitle": "real time soc security against passive threats using crypsis behavior of geckos", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of calcutta", "university of calcutta", "university of calcutta"]}], "source": "ES"}, {"DBLP title": "Computing Polynomials Using Unipolar Stochastic Logic.", "DBLP authors": ["Yin Liu", "Keshab K. Parhi"], "year": 2017, "MAG papers": [{"PaperId": 2607415461, "PaperTitle": "computing polynomials using unipolar stochastic logic", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "PPU: A Control Error-Tolerant Processor for Streaming Applications with Formal Guarantees.", "DBLP authors": ["Pareesa Ameneh Golnari", "Yavuz Yetim", "Margaret Martonosi", "Yakir Vizel", "Sharad Malik"], "year": 2017, "MAG papers": [{"PaperId": 2607011034, "PaperTitle": "ppu a control error tolerant processor for streaming applications with formal guarantees", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "princeton university", "princeton university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Design of Approximate Compressors for Multiplication.", "DBLP authors": ["Anusha Gorantla", "Deepa P"], "year": 2017, "MAG papers": [{"PaperId": 2606856030, "PaperTitle": "design of approximate compressors for multiplication", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["government college of technology", "government college of technology"]}], "source": "ES"}, {"DBLP title": "Toward Human-Scale Brain Computing Using 3D Wafer Scale Integration.", "DBLP authors": ["Arvind Kumar", "Zhe Wan", "Winfried W. Wilcke", "Subramanian S. Iyer"], "year": 2017, "MAG papers": [{"PaperId": 2605389065, "PaperTitle": "toward human scale brain computing using 3d wafer scale integration", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california los angeles", "university of california los angeles", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Sketching Computation with Stochastic Processing Engines.", "DBLP authors": ["Mohammed Alawad", "Mingjie Lin"], "year": 2017, "MAG papers": [{"PaperId": 2605435680, "PaperTitle": "sketching computation with stochastic processing engines", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of central florida", "university of central florida"]}], "source": "ES"}, {"DBLP title": "Trading Accuracy for Energy in Stochastic Circuit Design.", "DBLP authors": ["Armin Alaghi", "Wei-Ting Jonas Chan", "John P. Hayes", "Andrew B. Kahng", "Jiajia Li"], "year": 2017, "MAG papers": [{"PaperId": 2607296094, "PaperTitle": "trading accuracy for energy in stochastic circuit design", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of washington", "university of michigan", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Survey of STT-MRAM Cell Design Strategies: Taxonomy and Sense Amplifier Tradeoffs for Resiliency.", "DBLP authors": ["Soheil Salehi", "Deliang Fan", "Ronald F. DeMara"], "year": 2017, "MAG papers": [{"PaperId": 2607489744, "PaperTitle": "survey of stt mram cell design strategies taxonomy and sense amplifier tradeoffs for resiliency", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of central florida", "university of central florida", "university of central florida"]}], "source": "ES"}, {"DBLP title": "Power-Utility-Driven Write Management for MLC PCM.", "DBLP authors": ["Bing Li", "Yu Hu", "Ying Wang", "Jing Ye", "Xiaowei Li"], "year": 2017, "MAG papers": [{"PaperId": 2607080517, "PaperTitle": "power utility driven write management for mlc pcm", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Automated Quantum Circuit Synthesis and Cost Estimation for the Binary Welded Tree Oracle.", "DBLP authors": ["Mrityunjay Ghosh", "Amlan Chakrabarti", "Niraj K. Jha"], "year": 2017, "MAG papers": [{"PaperId": 2724719514, "PaperTitle": "automated quantum circuit synthesis and cost estimation for the binary welded tree oracle", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["princeton university", "information technology university", "amity university"]}], "source": "ES"}, {"DBLP title": "Design and Analysis of STTRAM-Based Ternary Content Addressable Memory Cell.", "DBLP authors": ["Rekha Govindaraj", "Swaroop Ghosh"], "year": 2017, "MAG papers": [{"PaperId": 2618376964, "PaperTitle": "design and analysis of sttram based ternary content addressable memory cell", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["pennsylvania state university", "university of south florida"]}], "source": "ES"}, {"DBLP title": "Optical Overlay NUCA: A High-Speed Substrate for Shared L2 Caches.", "DBLP authors": ["Eldhose Peter", "Anuj Arora", "Janibul Bashir", "Akriti Bagaria", "Smruti R. Sarangi"], "year": 2017, "MAG papers": [{"PaperId": 2619867529, "PaperTitle": "optical overlay nuca a high speed substrate for shared l2 caches", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology delhi", "indian institute of technology delhi", "indian institute of technology delhi", "indian institute of technology delhi", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "Impact of Electrostatic Coupling and Wafer-Bonding Defects on Delay Testing of Monolithic 3D Integrated Circuits.", "DBLP authors": ["Abhishek Koneru", "Sukeshwar Kannan", "Krishnendu Chakrabarty"], "year": 2017, "MAG papers": [{"PaperId": 2735555835, "PaperTitle": "impact of electrostatic coupling and wafer bonding defects on delay testing of monolithic 3d integrated circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["globalfoundries", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Quantum Circuit Synthesis Targeting to Improve One-Way Quantum Computation Pattern Cost Metrics.", "DBLP authors": ["Mahboobeh Houshmand", "Mehdi Sedighi", "Morteza Saheb Zamani", "Kourosh Marjoei"], "year": 2017, "MAG papers": [{"PaperId": 2619746989, "PaperTitle": "quantum circuit synthesis targeting to improve one way quantum computation pattern cost metrics", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["amirkabir university of technology", "amirkabir university of technology", "amirkabir university of technology", "amirkabir university of technology"]}], "source": "ES"}, {"DBLP title": "Coupled Spin-Torque Nano-Oscillator-Based Computation: A Simulation Study.", "DBLP authors": ["Karthik Yogendra", "Chamika M. Liyanagedera", "Deliang Fan", "Yong Shim", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2735596879, "PaperTitle": "coupled spin torque nano oscillator based computation a simulation study", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["purdue university", "purdue university", "university of central florida", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A Reconfigurable Architecture with Sequential Logic-Based Stochastic Computing.", "DBLP authors": ["M. Hassan Najafi", "Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "year": 2017, "MAG papers": [{"PaperId": 2732892496, "PaperTitle": "a reconfigurable architecture with sequential logic based stochastic computing", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of minnesota", "shanghai jiao tong university", "university of minnesota", "intel", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "SWIFTNoC: A Reconfigurable Silicon-Photonic Network with Multicast-Enabled Channel Sharing for Multicore Architectures.", "DBLP authors": ["Sai Vineel Reddy Chittamuru", "Srinivas Desai", "Sudeep Pasricha"], "year": 2017, "MAG papers": [{"PaperId": 2725254221, "PaperTitle": "swiftnoc a reconfigurable silicon photonic network with multicast enabled channel sharing for multicore architectures", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["colorado state university", "colorado state university", "broadcom"]}], "source": "ES"}, {"DBLP title": "Improving Performance under Process and Voltage Variations in Near-Threshold Computing Using 3D ICs.", "DBLP authors": ["Sandeep Kumar Samal", "Guoqing Chen", "Sung Kyu Lim"], "year": 2017, "MAG papers": [{"PaperId": 2725753878, "PaperTitle": "improving performance under process and voltage variations in near threshold computing using 3d ics", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits.", "DBLP authors": ["Honglan Jiang", "Cong Liu", "Leibo Liu", "Fabrizio Lombardi", "Jie Han"], "year": 2017, "MAG papers": [{"PaperId": 2742536119, "PaperTitle": "a review classification and comparative evaluation of approximate arithmetic circuits", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of alberta", "university of alberta", "tsinghua university", "university of alberta", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Energy-Efficiency Comparison of Multi-Layer Deposited Nanophotonic Crossbar Interconnects.", "DBLP authors": ["Hui Li", "S\u00e9bastien Le Beux", "Martha Johanna Sep\u00falveda", "Ian O'Connor"], "year": 2017, "MAG papers": [{"PaperId": 2605720586, "PaperTitle": "energy efficiency comparison of multi layer deposited nanophotonic crossbar interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole centrale de lyon", "ecole centrale de lyon", "french institute for research in computer science and automation", "ecole centrale de lyon"]}], "source": "ES"}]