Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct  4 12:34:17 2025
| Host         : DESKTOP-UM0HR61 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cerrojo_sistema_timing_summary_routed.rpt -pb cerrojo_sistema_timing_summary_routed.pb -rpx cerrojo_sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : cerrojo_sistema
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.109        0.000                      0                   60        0.231        0.000                      0                   60        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.109        0.000                      0                   60        0.231        0.000                      0                   60        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 debouncer_my/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.871ns (24.322%)  route 2.710ns (75.678%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X3Y13          FDCE                                         r  debouncer_my/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  debouncer_my/FSM_sequential_state_reg[1]/Q
                         net (fo=32, routed)          1.229     6.802    debouncer_my/state[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.299     7.101 r  debouncer_my/FSM_sequential_estadoActual[2]_i_3/O
                         net (fo=1, routed)           0.863     7.964    cerrojo_my/FSM_sequential_estadoActual_reg[2]_1
    SLICE_X1Y13          LUT5 (Prop_lut5_I2_O)        0.153     8.117 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_1/O
                         net (fo=1, routed)           0.618     8.735    cerrojo_my/estadoSiguiente[2]
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)       -0.250    14.844    cerrojo_my/FSM_sequential_estadoActual_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.211%)  route 2.466ns (77.789%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.564     8.324    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  debouncer_my/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    debouncer_my/CLK
    SLICE_X2Y16          FDCE                                         r  debouncer_my/count_reg[20]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_CE)      -0.169    14.923    debouncer_my/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.211%)  route 2.466ns (77.789%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.564     8.324    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  debouncer_my/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    debouncer_my/CLK
    SLICE_X2Y16          FDCE                                         r  debouncer_my/count_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_CE)      -0.169    14.923    debouncer_my/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.211%)  route 2.466ns (77.789%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.564     8.324    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  debouncer_my/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    debouncer_my/CLK
    SLICE_X2Y16          FDCE                                         r  debouncer_my/count_reg[22]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDCE (Setup_fdce_C_CE)      -0.169    14.923    debouncer_my/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.704ns (22.203%)  route 2.467ns (77.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.565     8.325    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    debouncer_my/CLK
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[12]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_CE)      -0.169    14.925    debouncer_my/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.704ns (22.203%)  route 2.467ns (77.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.565     8.325    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    debouncer_my/CLK
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_CE)      -0.169    14.925    debouncer_my/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.704ns (22.203%)  route 2.467ns (77.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.565     8.325    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    debouncer_my/CLK
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[14]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_CE)      -0.169    14.925    debouncer_my/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.704ns (22.203%)  route 2.467ns (77.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.565     8.325    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514    14.855    debouncer_my/CLK
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDCE (Setup_fdce_C_CE)      -0.169    14.925    debouncer_my/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.211%)  route 2.466ns (77.789%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.564     8.324    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.513    14.854    debouncer_my/CLK
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[16]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    14.924    debouncer_my/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 debouncer_my/XSync_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.704ns (22.211%)  route 2.466ns (77.789%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  debouncer_my/XSync_reg/Q
                         net (fo=31, routed)          1.253     6.864    debouncer_my/XSync
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  debouncer_my/count[0]_i_5/O
                         net (fo=1, routed)           0.648     7.636    debouncer_my/count[0]_i_5_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  debouncer_my/count[0]_i_1/O
                         net (fo=23, routed)          0.564     8.324    debouncer_my/count[0]_i_1_n_0
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.513    14.854    debouncer_my/CLK
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDCE (Setup_fdce_C_CE)      -0.169    14.924    debouncer_my/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                  6.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debouncer_my/XSyncAnterior_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/XSync_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSyncAnterior_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  debouncer_my/XSyncAnterior_reg/Q
                         net (fo=1, routed)           0.120     1.722    debouncer_my/XSyncAnterior
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.017     1.491    debouncer_my/XSync_reg
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.961%)  route 0.146ns (44.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=10, routed)          0.146     1.762    cerrojo_my/Q[0]
    SLICE_X1Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.807 r  cerrojo_my/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    cerrojo_my/estadoSiguiente[1]
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.092     1.566    cerrojo_my/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 debouncer_my/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.592     1.475    debouncer_my/CLK
    SLICE_X2Y12          FDCE                                         r  debouncer_my/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  debouncer_my/count_reg[7]/Q
                         net (fo=3, routed)           0.149     1.788    debouncer_my/count_reg[7]
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.833 r  debouncer_my/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.833    debouncer_my/count[4]_i_2_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.897 r  debouncer_my/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    debouncer_my/count_reg[4]_i_1_n_4
    SLICE_X2Y12          FDCE                                         r  debouncer_my/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    debouncer_my/CLK
    SLICE_X2Y12          FDCE                                         r  debouncer_my/count_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    debouncer_my/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 debouncer_my/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.699%)  route 0.180ns (41.301%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    debouncer_my/CLK
    SLICE_X3Y13          FDCE                                         r  debouncer_my/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  debouncer_my/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.180     1.795    debouncer_my/state[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.840 r  debouncer_my/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.840    debouncer_my/count[8]_i_5_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  debouncer_my/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    debouncer_my/count_reg[8]_i_1_n_7
    SLICE_X2Y13          FDCE                                         r  debouncer_my/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    debouncer_my/CLK
    SLICE_X2Y13          FDCE                                         r  debouncer_my/count_reg[8]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.621    debouncer_my/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 debouncer_my/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.252ns (57.782%)  route 0.184ns (42.218%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    debouncer_my/CLK
    SLICE_X3Y13          FDCE                                         r  debouncer_my/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  debouncer_my/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.184     1.799    debouncer_my/state[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.844 r  debouncer_my/count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.844    debouncer_my/count[8]_i_4_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.910 r  debouncer_my/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    debouncer_my/count_reg[8]_i_1_n_6
    SLICE_X2Y13          FDCE                                         r  debouncer_my/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    debouncer_my/CLK
    SLICE_X2Y13          FDCE                                         r  debouncer_my/count_reg[9]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.621    debouncer_my/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 debouncer_my/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    debouncer_my/CLK
    SLICE_X2Y13          FDCE                                         r  debouncer_my/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  debouncer_my/count_reg[11]/Q
                         net (fo=3, routed)           0.159     1.797    debouncer_my/count_reg[11]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  debouncer_my/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.842    debouncer_my/count[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.906 r  debouncer_my/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    debouncer_my/count_reg[8]_i_1_n_4
    SLICE_X2Y13          FDCE                                         r  debouncer_my/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    debouncer_my/CLK
    SLICE_X2Y13          FDCE                                         r  debouncer_my/count_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    debouncer_my/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 debouncer_my/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    debouncer_my/CLK
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  debouncer_my/count_reg[15]/Q
                         net (fo=3, routed)           0.159     1.797    debouncer_my/count_reg[15]
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  debouncer_my/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.842    debouncer_my/count[12]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.906 r  debouncer_my/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    debouncer_my/count_reg[12]_i_1_n_4
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    debouncer_my/CLK
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    debouncer_my/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 debouncer_my/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.593     1.476    debouncer_my/CLK
    SLICE_X2Y11          FDCE                                         r  debouncer_my/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  debouncer_my/count_reg[3]/Q
                         net (fo=3, routed)           0.159     1.799    debouncer_my/count_reg[3]
    SLICE_X2Y11          LUT4 (Prop_lut4_I3_O)        0.045     1.844 r  debouncer_my/count[0]_i_8/O
                         net (fo=1, routed)           0.000     1.844    debouncer_my/count[0]_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.908 r  debouncer_my/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.908    debouncer_my/count_reg[0]_i_2_n_4
    SLICE_X2Y11          FDCE                                         r  debouncer_my/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    debouncer_my/CLK
    SLICE_X2Y11          FDCE                                         r  debouncer_my/count_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDCE (Hold_fdce_C_D)         0.134     1.610    debouncer_my/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 debouncer_my/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.273ns (63.149%)  route 0.159ns (36.851%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    debouncer_my/CLK
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  debouncer_my/count_reg[19]/Q
                         net (fo=3, routed)           0.159     1.797    debouncer_my/count_reg[19]
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  debouncer_my/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.842    debouncer_my/count[16]_i_2_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.906 r  debouncer_my/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    debouncer_my/count_reg[16]_i_1_n_4
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.860     1.987    debouncer_my/CLK
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.134     1.608    debouncer_my/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 debouncer_my/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_my/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.592     1.475    debouncer_my/CLK
    SLICE_X2Y12          FDCE                                         r  debouncer_my/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  debouncer_my/count_reg[4]/Q
                         net (fo=3, routed)           0.175     1.814    debouncer_my/count_reg[4]
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.859 r  debouncer_my/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.859    debouncer_my/count[4]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.929 r  debouncer_my/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    debouncer_my/count_reg[4]_i_1_n_7
    SLICE_X2Y12          FDCE                                         r  debouncer_my/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    debouncer_my/CLK
    SLICE_X2Y12          FDCE                                         r  debouncer_my/count_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    debouncer_my/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    cerrojo_my/clave_guardada_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    cerrojo_my/clave_guardada_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    cerrojo_my/clave_guardada_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.408ns  (logic 4.475ns (39.231%)  route 6.933ns (60.769%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          1.169     6.742    cerrojo_my/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.327     7.069 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.764    12.833    bloqueado_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.729    16.562 r  bloqueado_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.562    bloqueado[15]
    L1                                                                r  bloqueado[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.005ns  (logic 4.472ns (40.636%)  route 6.533ns (59.364%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          1.169     6.742    cerrojo_my/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.327     7.069 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.364    12.433    bloqueado_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.726    16.160 r  bloqueado_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.160    bloqueado[12]
    P3                                                                r  bloqueado[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.995ns  (logic 4.461ns (40.576%)  route 6.534ns (59.424%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          1.169     6.742    cerrojo_my/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.327     7.069 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          5.365    12.434    bloqueado_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.715    16.149 r  bloqueado_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.149    bloqueado[13]
    N3                                                                r  bloqueado[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.406ns  (logic 4.469ns (42.949%)  route 5.937ns (57.051%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          1.169     6.742    cerrojo_my/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.327     7.069 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.768    11.837    bloqueado_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.723    15.560 r  bloqueado_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.560    bloqueado[14]
    P1                                                                r  bloqueado[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.919ns  (logic 4.458ns (44.941%)  route 5.461ns (55.059%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          1.169     6.742    cerrojo_my/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.327     7.069 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.292    11.362    bloqueado_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.712    15.073 r  bloqueado_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.073    bloqueado[11]
    U3                                                                r  bloqueado[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.730ns  (logic 4.462ns (45.862%)  route 5.267ns (54.138%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          1.169     6.742    cerrojo_my/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.327     7.069 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          4.099    11.168    bloqueado_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.716    14.884 r  bloqueado_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.884    bloqueado[9]
    V3                                                                r  bloqueado[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.608ns  (logic 4.479ns (46.623%)  route 5.128ns (53.377%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          1.169     6.742    cerrojo_my/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.327     7.069 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          3.960    11.029    bloqueado_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         3.733    14.762 r  bloqueado_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.762    bloqueado[10]
    W3                                                                r  bloqueado[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.559ns  (logic 4.313ns (45.118%)  route 5.246ns (54.882%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=10, routed)          1.162     6.773    cerrojo_my/Q[0]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.152     6.925 r  cerrojo_my/display_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.084    11.009    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    14.713 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.713    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 4.330ns (47.333%)  route 4.818ns (52.667%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/Q
                         net (fo=10, routed)          1.162     6.773    cerrojo_my/Q[0]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.152     6.925 r  cerrojo_my/display_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           3.655    10.580    s_display_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.722    14.302 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.302    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 4.217ns (46.275%)  route 4.896ns (53.725%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          1.169     6.742    cerrojo_my/Q[2]
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.299     7.041 r  cerrojo_my/s_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.727    10.768    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.267 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.267    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.453ns (63.087%)  route 0.850ns (36.913%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.448     2.508    bloqueado_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.269     3.778 r  bloqueado_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.778    bloqueado[2]
    U19                                                               r  bloqueado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.461ns (61.376%)  route 0.919ns (38.624%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.517     2.578    bloqueado_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.277     3.855 r  bloqueado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.855    bloqueado[3]
    V19                                                               r  bloqueado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.461ns (60.031%)  route 0.973ns (39.969%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.570     2.631    bloqueado_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.277     3.907 r  bloqueado_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.907    bloqueado[4]
    W18                                                               r  bloqueado[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.467ns (54.716%)  route 1.214ns (45.284%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.811     2.872    bloqueado_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.283     4.154 r  bloqueado_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.154    bloqueado[5]
    U15                                                               r  bloqueado[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.482ns (54.827%)  route 1.221ns (45.173%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.818     2.879    bloqueado_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.298     4.176 r  bloqueado_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.176    bloqueado[1]
    E19                                                               r  bloqueado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.457ns (53.297%)  route 1.277ns (46.703%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.874     2.935    bloqueado_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     4.208 r  bloqueado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.208    bloqueado[0]
    U16                                                               r  bloqueado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.456ns (52.086%)  route 1.340ns (47.914%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          0.937     2.998    bloqueado_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.272     4.270 r  bloqueado_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.270    bloqueado[8]
    V13                                                               r  bloqueado[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.453ns (50.882%)  route 1.402ns (49.118%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.000     3.061    bloqueado_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         1.269     4.329 r  bloqueado_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.329    bloqueado[7]
    V14                                                               r  bloqueado[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.433ns (49.196%)  route 1.479ns (50.804%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.128     1.602 f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/Q
                         net (fo=12, routed)          0.184     1.786    cerrojo_my/Q[2]
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.099     1.885 r  cerrojo_my/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.295     3.181    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.386 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.386    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueado[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.458ns (50.048%)  route 1.456ns (49.952%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=10, routed)          0.403     2.018    cerrojo_my/Q[1]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.043     2.061 r  cerrojo_my/bloqueado_OBUF[15]_inst_i_1/O
                         net (fo=16, routed)          1.053     3.114    bloqueado_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.274     4.388 r  bloqueado_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.388    bloqueado[6]
    U14                                                               r  bloqueado[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.551ns  (logic 2.080ns (37.465%)  route 3.471ns (62.535%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clave_IBUF[6]_inst/O
                         net (fo=2, routed)           1.582     3.032    cerrojo_my/D[6]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     3.156 r  cerrojo_my/FSM_sequential_estadoActual[0]_i_4/O
                         net (fo=2, routed)           0.596     3.752    cerrojo_my/FSM_sequential_estadoActual[0]_i_4_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.150     3.902 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_5/O
                         net (fo=2, routed)           0.675     4.577    cerrojo_my/FSM_sequential_estadoActual[2]_i_5_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I4_O)        0.356     4.933 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_1/O
                         net (fo=1, routed)           0.618     5.551    cerrojo_my/estadoSiguiente[2]
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514     4.855    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C

Slack:                    inf
  Source:                 clave[6]
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 2.050ns (41.884%)  route 2.844ns (58.116%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  clave[6] (IN)
                         net (fo=0)                   0.000     0.000    clave[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clave_IBUF[6]_inst/O
                         net (fo=2, routed)           1.582     3.032    cerrojo_my/D[6]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     3.156 r  cerrojo_my/FSM_sequential_estadoActual[0]_i_4/O
                         net (fo=2, routed)           0.596     3.752    cerrojo_my/FSM_sequential_estadoActual[0]_i_4_n_0
    SLICE_X0Y13          LUT5 (Prop_lut5_I4_O)        0.150     3.902 r  cerrojo_my/FSM_sequential_estadoActual[2]_i_5/O
                         net (fo=2, routed)           0.666     4.568    cerrojo_my/FSM_sequential_estadoActual[2]_i_5_n_0
    SLICE_X1Y13          LUT5 (Prop_lut5_I0_O)        0.326     4.894 r  cerrojo_my/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     4.894    cerrojo_my/estadoSiguiente[1]
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514     4.855    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 clave[0]
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 1.935ns (46.437%)  route 2.232ns (53.563%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clave[0] (IN)
                         net (fo=0)                   0.000     0.000    clave[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clave_IBUF[0]_inst/O
                         net (fo=3, routed)           1.602     3.055    cerrojo_my/D[0]
    SLICE_X0Y13          LUT4 (Prop_lut4_I0_O)        0.150     3.205 r  cerrojo_my/FSM_sequential_estadoActual[0]_i_3/O
                         net (fo=1, routed)           0.629     3.835    cerrojo_my/FSM_sequential_estadoActual[0]_i_3_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.332     4.167 r  cerrojo_my/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     4.167    cerrojo_my/estadoSiguiente[0]
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514     4.855    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_my/count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.124ns  (logic 1.441ns (46.133%)  route 1.683ns (53.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=38, routed)          1.683     3.124    debouncer_my/AR[0]
    SLICE_X2Y15          FDCE                                         f  debouncer_my/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.513     4.854    debouncer_my/CLK
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_my/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.124ns  (logic 1.441ns (46.133%)  route 1.683ns (53.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=38, routed)          1.683     3.124    debouncer_my/AR[0]
    SLICE_X2Y15          FDCE                                         f  debouncer_my/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.513     4.854    debouncer_my/CLK
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_my/count_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.124ns  (logic 1.441ns (46.133%)  route 1.683ns (53.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=38, routed)          1.683     3.124    debouncer_my/AR[0]
    SLICE_X2Y15          FDCE                                         f  debouncer_my/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.513     4.854    debouncer_my/CLK
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_my/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.124ns  (logic 1.441ns (46.133%)  route 1.683ns (53.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=38, routed)          1.683     3.124    debouncer_my/AR[0]
    SLICE_X2Y15          FDCE                                         f  debouncer_my/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.513     4.854    debouncer_my/CLK
    SLICE_X2Y15          FDCE                                         r  debouncer_my/count_reg[19]/C

Slack:                    inf
  Source:                 clave[7]
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 1.459ns (50.670%)  route 1.420ns (49.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  clave[7] (IN)
                         net (fo=0)                   0.000     0.000    clave[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clave_IBUF[7]_inst/O
                         net (fo=2, routed)           1.420     2.879    cerrojo_my/D[7]
    SLICE_X0Y11          FDCE                                         r  cerrojo_my/clave_guardada_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.516     4.857    cerrojo_my/CLK
    SLICE_X0Y11          FDCE                                         r  cerrojo_my/clave_guardada_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_my/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.834ns  (logic 1.441ns (50.862%)  route 1.392ns (49.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=38, routed)          1.392     2.834    debouncer_my/AR[0]
    SLICE_X2Y14          FDCE                                         f  debouncer_my/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514     4.855    debouncer_my/CLK
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_my/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.834ns  (logic 1.441ns (50.862%)  route 1.392ns (49.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=38, routed)          1.392     2.834    debouncer_my/AR[0]
    SLICE_X2Y14          FDCE                                         f  debouncer_my/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.514     4.855    debouncer_my/CLK
    SLICE_X2Y14          FDCE                                         r  debouncer_my/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clave[1]
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.229ns (39.791%)  route 0.347ns (60.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  clave[1] (IN)
                         net (fo=0)                   0.000     0.000    clave[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clave_IBUF[1]_inst/O
                         net (fo=3, routed)           0.347     0.576    cerrojo_my/D[1]
    SLICE_X0Y13          FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    cerrojo_my/CLK
    SLICE_X0Y13          FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/C

Slack:                    inf
  Source:                 clave[2]
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.232ns (39.727%)  route 0.352ns (60.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  clave[2] (IN)
                         net (fo=0)                   0.000     0.000    clave[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  clave_IBUF[2]_inst/O
                         net (fo=2, routed)           0.352     0.583    cerrojo_my/D[2]
    SLICE_X0Y11          FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     1.991    cerrojo_my/CLK
    SLICE_X0Y11          FDCE                                         r  cerrojo_my/clave_guardada_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.210ns (34.929%)  route 0.390ns (65.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.390     0.600    cerrojo_my/AR[0]
    SLICE_X1Y13          FDCE                                         f  cerrojo_my/FSM_sequential_estadoActual_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.210ns (34.929%)  route 0.390ns (65.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.390     0.600    cerrojo_my/AR[0]
    SLICE_X1Y13          FDCE                                         f  cerrojo_my/FSM_sequential_estadoActual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/FSM_sequential_estadoActual_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.210ns (34.929%)  route 0.390ns (65.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.390     0.600    cerrojo_my/AR[0]
    SLICE_X1Y13          FDCE                                         f  cerrojo_my/FSM_sequential_estadoActual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    cerrojo_my/CLK
    SLICE_X1Y13          FDCE                                         r  cerrojo_my/FSM_sequential_estadoActual_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_my/XSyncAnterior_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.210ns (34.929%)  route 0.390ns (65.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.390     0.600    debouncer_my/AR[0]
    SLICE_X1Y13          FDCE                                         f  debouncer_my/XSyncAnterior_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSyncAnterior_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncer_my/XSync_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.210ns (34.929%)  route 0.390ns (65.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.390     0.600    debouncer_my/AR[0]
    SLICE_X1Y13          FDCE                                         f  debouncer_my/XSync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    debouncer_my/CLK
    SLICE_X1Y13          FDCE                                         r  debouncer_my/XSync_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.677%)  route 0.395ns (65.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.395     0.604    cerrojo_my/AR[0]
    SLICE_X0Y13          FDCE                                         f  cerrojo_my/clave_guardada_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    cerrojo_my/CLK
    SLICE_X0Y13          FDCE                                         r  cerrojo_my/clave_guardada_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.677%)  route 0.395ns (65.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.395     0.604    cerrojo_my/AR[0]
    SLICE_X0Y13          FDCE                                         f  cerrojo_my/clave_guardada_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    cerrojo_my/CLK
    SLICE_X0Y13          FDCE                                         r  cerrojo_my/clave_guardada_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cerrojo_my/clave_guardada_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.677%)  route 0.395ns (65.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=38, routed)          0.395     0.604    cerrojo_my/AR[0]
    SLICE_X0Y13          FDCE                                         f  cerrojo_my/clave_guardada_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.861     1.988    cerrojo_my/CLK
    SLICE_X0Y13          FDCE                                         r  cerrojo_my/clave_guardada_reg[4]/C





