============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 20 2025  07:25:00 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin alu_design/result_reg[2]/CLK->D
     Startpoint: (R) b_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) alu_design/result_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
             Setup:-     122                  
       Uncertainty:-      12                  
     Required Time:=    1101                  
      Launch Clock:-       0                  
         Data Path:-    1101                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  b_reg_reg[1]/CLK           -       -      R     (arrival)                      21    -     0     -       0 
  b_reg_reg[1]/Q             -       CLK->Q R     sky130_fd_sc_hd__dfrtp_2        5 19.9   114   384     384 
  alu_design/g10/Y           -       A->Y   F     sky130_fd_sc_hd__inv_2          2  8.5    39    54     438 
  alu_design/g5/Y            -       A->Y   R     sky130_fd_sc_hd__inv_2          4 15.1    75    77     515 
  alu_design/g9101/Y         -       A->Y   F     sky130_fd_sc_hd__inv_2          5 16.9    46    62     577 
  alu_design/g36/X           -       A2->X  F     sky130_fd_sc_hd__o21a_1         2  6.5    53   182     759 
  alu_design/g9119/Y         -       D1->Y  R     sky130_fd_sc_hd__o2111ai_1      1  2.9   162    72     832 
  alu_design/g8795/X         -       D->X   R     sky130_fd_sc_hd__and4_1         1  3.7    65   214    1046 
  alu_design/g8775/Y         -       B->Y   F     sky130_fd_sc_hd__nand2_1        1  3.2    38    55    1101 
  alu_design/result_reg[2]/D -       -      F     sky130_fd_sc_hd__dfrtp_1        1    -     -     0    1101 
#------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin alu_design/carry_reg/CLK->D
     Startpoint: (R) op_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) alu_design/carry_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
             Setup:-     140                  
       Uncertainty:-      12                  
     Required Time:=    1083                  
      Launch Clock:-       0                  
         Data Path:-    1083                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  op_reg_reg[0]/CLK      -       -      R     (arrival)                    21    -     0     -       0 
  op_reg_reg[0]/Q        -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      7 27.4    98   437     437 
  alu_design/g9035/Y     -       A->Y   R     sky130_fd_sc_hd__inv_2        3 11.9    66    93     529 
  alu_design/g94/Y       -       A->Y   F     sky130_fd_sc_hd__nand2_2      2  8.5    47    60     589 
  alu_design/g32/Y       -       A->Y   R     sky130_fd_sc_hd__nand2_2      4 17.1   107    99     688 
  alu_design/g787/Y      -       A->Y   F     sky130_fd_sc_hd__inv_1        2  6.4    47    67     756 
  alu_design/g784/Y      -       A->Y   R     sky130_fd_sc_hd__nand3_1      2  6.8    99    90     846 
  alu_design/g9094/Y     -       A->Y   F     sky130_fd_sc_hd__nand2_1      1  3.6    46    64     910 
  alu_design/g166/Y      -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  5.6    69    72     981 
  alu_design/g165/Y      -       A2->Y  F     sky130_fd_sc_hd__a41oi_2      1  3.2    79   101    1083 
  alu_design/carry_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1083 
#------------------------------------------------------------------------------------------------------



Path 3: MET (2 ps) Setup Check with Pin alu_design/result_reg[3]/CLK->D
     Startpoint: (R) b_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) alu_design/result_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
             Setup:-     131                  
       Uncertainty:-      12                  
     Required Time:=    1091                  
      Launch Clock:-       0                  
         Data Path:-    1090                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                                  (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------------------
  b_reg_reg[1]/CLK           -       -      R     (arrival)                     21    -     0     -       0 
  b_reg_reg[1]/Q             -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2       5 18.7    80   416     416 
  alu_design/g8959/X         -       A->X   F     sky130_fd_sc_hd__clkbuf_1      1  5.6    42   116     532 
  alu_design/g9032/Y         -       A->Y   R     sky130_fd_sc_hd__nand2_2       2 13.0    86    83     614 
  alu_design/g9091/Y         -       A->Y   F     sky130_fd_sc_hd__nand2_4       4 16.3    55    67     682 
  alu_design/g9108/Y         -       A->Y   R     sky130_fd_sc_hd__nand2_2       1  5.9    54    63     744 
  alu_design/g9107/Y         -       A->Y   F     sky130_fd_sc_hd__nand2_2       5 14.0    67    72     816 
  alu_design/g24/Y           -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  3.6    51    68     885 
  alu_design/g23/Y           -       A->Y   F     sky130_fd_sc_hd__nand3_1       1  3.6    61    66     951 
  alu_design/g9103/Y         -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  3.8    53    67    1018 
  alu_design/g9102/Y         -       B->Y   F     sky130_fd_sc_hd__nand3_1       1  3.2    60    72    1090 
  alu_design/result_reg[3]/D -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1090 
#-----------------------------------------------------------------------------------------------------------



Path 4: MET (2 ps) Setup Check with Pin alu_design/result_reg[0]/CLK->D
     Startpoint: (R) op_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) alu_design/result_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
             Setup:-      72                  
       Uncertainty:-      12                  
     Required Time:=    1151                  
      Launch Clock:-       0                  
         Data Path:-    1149                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  op_reg_reg[1]/CLK          -       -       R     (arrival)                      21    -     0     -       0 
  op_reg_reg[1]/Q            -       CLK->Q  F     sky130_fd_sc_hd__dfrtp_2        4 17.9    78   414     414 
  alu_design/g92/Y           -       B->Y    R     sky130_fd_sc_hd__nor2_1         5 17.2   319   271     684 
  alu_design/g91/Y           -       A->Y    F     sky130_fd_sc_hd__inv_2          3 11.1    79    90     775 
  alu_design/g9084/X         -       A2->X   F     sky130_fd_sc_hd__a21o_1         1  3.7    38   190     964 
  alu_design/g8810/Y         -       A2_N->Y F     sky130_fd_sc_hd__o2bb2ai_1      1  3.6    51   116    1080 
  alu_design/g8794/Y         -       A->Y    R     sky130_fd_sc_hd__nand3_1        1  3.3    67    68    1149 
  alu_design/result_reg[0]/D -       -       R     sky130_fd_sc_hd__dfrtp_1        1    -     -     0    1149 
#-------------------------------------------------------------------------------------------------------------



Path 5: MET (3 ps) Setup Check with Pin alu_design/result_reg[1]/CLK->D
     Startpoint: (R) op_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) alu_design/result_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
             Setup:-     136                  
       Uncertainty:-      12                  
     Required Time:=    1086                  
      Launch Clock:-       0                  
         Data Path:-    1084                  
             Slack:=       3                  

#-------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  op_reg_reg[1]/CLK          -       -       R     (arrival)                      21    -     0     -       0 
  op_reg_reg[1]/Q            -       CLK->Q  F     sky130_fd_sc_hd__dfrtp_2        4 17.9    78   414     414 
  alu_design/g9087/Y         -       B->Y    R     sky130_fd_sc_hd__nand2_2        3 15.6   100   117     530 
  alu_design/g9090/Y         -       A_N->Y  R     sky130_fd_sc_hd__nand4b_1       2  9.0   139   159     690 
  alu_design/g252/Y          -       A1_N->Y R     sky130_fd_sc_hd__a2bb2oi_1      1  3.7   135   189     879 
  alu_design/g250/Y          -       B->Y    F     sky130_fd_sc_hd__nand2_1        1  4.2    50    78     957 
  alu_design/g249/Y          -       A->Y    R     sky130_fd_sc_hd__clkinv_1       1  3.8    31    48    1005 
  alu_design/g248/Y          -       B->Y    F     sky130_fd_sc_hd__nand4_1        1  3.2    72    78    1084 
  alu_design/result_reg[1]/D -       -       F     sky130_fd_sc_hd__dfrtp_1        1    -     -     0    1084 
#-------------------------------------------------------------------------------------------------------------



Path 6: MET (281 ps) Late External Delay Assertion at pin carry
     Startpoint: (R) carry_reg/CLK
          Clock: (R) clk
       Endpoint: (F) carry
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
      Output Delay:-     617                  
       Uncertainty:-      12                  
     Required Time:=     605                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     281                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  carry_reg/CLK  -       -      R     (arrival)                    21    -     0     -       0 
  carry_reg/Q    -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  carry          -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (281 ps) Late External Delay Assertion at pin result[0]
     Startpoint: (R) result_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) result[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
      Output Delay:-     617                  
       Uncertainty:-      12                  
     Required Time:=     605                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     281                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[0]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[0]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 8: MET (281 ps) Late External Delay Assertion at pin result[1]
     Startpoint: (R) result_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) result[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
      Output Delay:-     617                  
       Uncertainty:-      12                  
     Required Time:=     605                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     281                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[1]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[1]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 9: MET (281 ps) Late External Delay Assertion at pin result[2]
     Startpoint: (R) result_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
      Output Delay:-     617                  
       Uncertainty:-      12                  
     Required Time:=     605                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     281                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[2]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[2]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 10: MET (281 ps) Late External Delay Assertion at pin result[3]
     Startpoint: (R) result_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) result[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1235            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1235            0     
                                              
      Output Delay:-     617                  
       Uncertainty:-      12                  
     Required Time:=     605                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     281                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[3]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[3]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------

