#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov  4 15:26:20 2021
# Process ID: 5096
# Current directory: C:/Users/s/Desktop/tp_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8772 C:\Users\s\Desktop\tp_2\tp_2.xpr
# Log file: C:/Users/s/Desktop/tp_2/vivado.log
# Journal file: C:/Users/s/Desktop/tp_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/s/Desktop/tp_2/tp_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/s/Desktop/tp_2/tp_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1008.352 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 15:29:26 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1008.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.352 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1008.352 ; gain = 0.000
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 148
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 124
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 81
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 85
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.352 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.vC:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1008.352 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.vC:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1008.352 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.vC:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.352 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  4 15:35:23 2021...
