HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Alpha_Max_plus_Beta_Min
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Alpha_Max_plus_Beta_Min.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/52||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.alpha_max_plus_beta_min.architecture_alpha_max_plus_beta_min.||Alpha_Max_plus_Beta_Min.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/53||Alpha_Max_plus_Beta_Min.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/26
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Alpha_Max_plus_Beta_Min.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/54||Alpha_Max_plus_Beta_Min.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/119
Implementation;Synthesis||CG290||@W:Referenced variable rstn is not in sensitivity list.||Alpha_Max_plus_Beta_Min.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/55||Alpha_Max_plus_Beta_Min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c1.rtl.||Alpha_Max_plus_Beta_Min.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/56||HARD_MULT_ADDSUB_C1.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.def_arch.||Alpha_Max_plus_Beta_Min.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/57||HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||Alpha_Max_plus_Beta_Min.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/58||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||Alpha_Max_plus_Beta_Min.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/61||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.macc.syn_black_box.||Alpha_Max_plus_Beta_Min.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/64||smartfusion2.vhd(706);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/706
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Alpha_Max_plus_Beta_Min.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/162||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Alpha_Max_plus_Beta_Min.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/180||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock Alpha_Max_plus_Beta_Min|PCLK which controls 64 sequential elements including HARD_MULT_ADDSUB_C1_0.HARD_MULT_ADDSUB_C1_0.U0. This clock has no specified timing constraint which may adversely impact design performance. ||Alpha_Max_plus_Beta_Min.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/209||hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd'/linenumber/107
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Alpha_Max_plus_Beta_Min.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/211||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Alpha_Max_plus_Beta_Min.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/256||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Alpha_Max_plus_Beta_Min.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/272||null;null
Implementation;Synthesis||MT206||@N: Auto Constrain mode is enabled||Alpha_Max_plus_Beta_Min.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/281||null;null
Implementation;Synthesis||FX271||@N: Replicating instance val_B_pos[0] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/319||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_A_pos[0] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/320||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_B_pos[1] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/321||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_A_pos[1] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/322||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_B_pos[2] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/323||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_A_pos[2] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/324||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_B_pos[3] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/325||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_A_pos[3] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/326||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_B_pos[4] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/327||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FX271||@N: Replicating instance val_A_pos[4] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) with 4 loads 1 time to improve timing.||Alpha_Max_plus_Beta_Min.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/328||alpha_max_plus_beta_min.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\Alpha_Max_plus_Beta_Min.vhd'/linenumber/121
Implementation;Synthesis||FP130||@N: Promoting Net PCLK_c on CLKINT  I_21 ||Alpha_Max_plus_Beta_Min.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/337||null;null
Implementation;Synthesis||FP130||@N: Promoting Net RSTn_c on CLKINT  I_22 ||Alpha_Max_plus_Beta_Min.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/338||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Alpha_Max_plus_Beta_Min|PCLK with period 2.59ns. Please declare a user-defined clock on port PCLK.||Alpha_Max_plus_Beta_Min.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Alpha_Max_plus_Beta_Min.srr'/linenumber/387||null;null
Implementation;Compile;RootName:Alpha_Max_plus_Beta_Min
