// Seed: 2420397920
module module_0 #(
    parameter id_3 = 32'd16
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  output wor id_1;
  assign id_1 = 1;
  logic [1 : id_3] id_6;
  ;
  assign module_1.id_0 = 0;
  generate
    if (-1) begin : LABEL_0
      wire id_7;
    end else assign id_1 = id_4;
  endgenerate
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    input supply0 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply0 id_3,
    inout supply0 _id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8
);
  assign id_4 = id_4;
  wire [-1 'b0 : id_4] id_10;
  wire [id_4 : -1] id_11;
  wire id_12;
  initial id_2 = id_7;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_4,
      id_11,
      id_12
  );
endmodule
