wb_dma_ch_pri_enc/wire_pri27_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.669321 1.096285 0.685957 1.904195 0.517155 1.990236 -1.315864 -4.715617 0.262092 -0.556872 2.422620 -1.285461 1.962218 -1.006550 0.285450 1.540345 1.387968 -0.382867 2.996350 2.187128
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/always_5/stmt_1/expr_1 3.071440 0.031154 -0.732311 -1.856615 0.898919 -1.246022 -3.830031 -0.325051 2.852830 0.404746 -1.217666 1.553989 1.917183 0.025411 1.670129 2.805186 -1.305476 -0.613807 3.786560 1.663841
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.265242 -0.436439 1.494929 -0.177305 1.097032 -1.376005 1.636307 0.490227 3.850913 0.633095 0.826404 -0.772370 -2.949092 0.955064 -1.356591 1.095606 -3.059916 -0.436110 -1.053889 -3.042378
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.014033 -1.420458 0.466615 -1.709922 0.269207 1.720075 1.720351 -0.898070 2.259349 -1.637514 3.588029 2.658432 -0.448186 -2.794768 0.213770 -1.726926 2.191417 1.676162 1.135986 -3.353673
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_rf/assign_1_ch_adr0 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_rf/reg_ch_busy 0.094735 -0.076016 1.508453 0.747630 2.816579 -0.370130 0.609048 1.781632 3.479713 1.644695 -1.793638 -2.491573 -2.346606 -0.035252 -1.083563 2.073572 -3.266578 -2.260195 -1.790380 -2.938574
wb_dma_wb_slv/always_5 1.735739 0.131096 1.442742 0.395252 -0.927331 -1.186607 -0.563062 2.711652 0.621265 -3.055898 2.350002 -1.772205 -0.050006 6.013586 0.543631 0.417992 0.420209 -1.463813 1.669241 1.154227
wb_dma_wb_slv/always_4 0.035038 1.513780 1.169187 -2.406305 -3.923373 -1.683011 -1.077018 -0.479581 -0.583926 -2.026970 3.928961 -1.604196 1.080892 6.074292 -1.606515 -2.671496 0.762034 -2.049127 4.008699 4.880446
wb_dma_wb_slv/always_3 1.002224 0.503093 -2.088242 -5.281762 -1.226569 -1.230277 1.908274 -2.132712 1.944739 -4.915717 1.494534 -2.066906 2.807847 -0.701043 -0.513869 -0.373279 3.471812 1.769932 -1.195650 -1.247461
wb_dma_wb_slv/always_1 -0.329529 -0.507969 1.279842 -5.956806 -1.961137 -2.891281 -0.783680 1.699479 3.991661 -2.621696 2.791363 0.751374 -1.097708 2.822407 0.989408 -4.105963 -2.329863 -0.458289 2.929479 5.090491
wb_dma_ch_sel/always_44/case_1/cond -2.085866 -0.241920 1.806664 -3.067549 -3.377198 1.392924 2.390299 -1.428900 0.702734 -1.142061 1.740773 -1.824386 -2.554584 2.951535 -0.729297 0.150615 1.951852 2.190263 0.623782 -0.303867
wb_dma_rf/wire_ch0_csr 6.242887 0.366133 -1.091850 -2.826714 2.584331 1.585962 0.765150 3.699574 0.015687 1.071706 -4.884614 -0.466319 0.460039 1.054932 -1.175202 -0.613765 -4.551485 -0.432711 1.338564 2.858504
wb_dma_de/wire_done 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_ch_pri_enc/wire_pri11_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 2.114497 -1.467377 0.409229 2.888646 5.129457 0.531990 0.430331 3.141492 1.567417 1.803254 -1.522477 0.955489 1.829774 -2.547466 1.057844 0.263378 -0.673352 -1.237008 0.904116 -2.288208
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.797250 -1.364450 1.558530 1.989360 1.720127 2.093907 2.672513 -0.220193 1.886393 1.272813 1.273657 1.006511 0.962690 -1.480222 -0.705220 1.061515 2.320797 0.889459 1.300547 -4.128822
wb_dma_de/always_13/stmt_1 4.432565 1.170418 -1.311631 -2.219457 0.413953 1.343540 -2.294387 -1.620041 0.879570 -0.163360 -1.983408 1.633656 0.365805 -1.021442 0.733429 2.389639 0.423482 0.687823 1.446999 0.029955
wb_dma_de/always_4/if_1 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_ch_arb/input_req 2.058905 2.595299 -0.219142 -1.216871 0.469566 1.493709 3.453310 1.182084 -1.381783 -1.821927 1.292892 2.425659 1.012675 -1.062484 -2.605191 -2.300543 3.873593 0.965063 1.423931 -4.190088
wb_dma_ch_pri_enc/wire_pri20_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_ch_rf/always_26/if_1/if_1 5.735768 2.063526 -0.969216 -1.549682 0.063509 -0.276978 -1.523131 -0.972272 0.930655 -3.939306 -1.752035 0.511352 0.677857 -1.776382 1.898183 2.368237 1.579083 0.450079 -0.527429 1.168469
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -2.179735 -1.396642 2.212822 2.237948 -1.208356 0.892171 -0.800326 -1.354102 0.279704 0.932731 2.395033 -0.296475 -3.360985 1.935709 0.833765 0.075298 -1.887291 -0.273364 0.757292 1.641866
wb_dma_ch_sel/assign_145_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma_ch_sel/wire_ch_sel 3.289140 1.889979 -0.344613 -5.889934 0.852869 0.722995 1.251179 2.994649 1.966874 0.495762 -3.497796 0.537520 0.025401 -0.492589 -1.800791 -0.644530 1.454755 -0.509997 -0.134232 -2.773126
wb_dma_rf/inst_u19 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u18 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u17 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u16 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u15 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u14 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u13 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u12 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u11 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u10 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.196880 -4.253810 1.848706 -1.099356 -0.783107 -1.730509 -2.840655 3.404506 1.353440 3.557817 0.540004 2.460079 -0.235292 0.888337 1.013994 -1.433659 2.411964 -5.352332 -1.158287 -3.126553
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -0.015203 1.597987 -0.704327 0.334656 -2.890408 0.838444 -1.274369 -4.450229 -3.146130 2.384515 2.552486 2.384926 -0.513588 4.471326 -3.236758 1.106103 1.014103 -0.048847 3.156854 -1.676178
wb_dma/input_wb1_ack_i 0.361456 0.257559 -0.764535 0.264216 2.177889 -1.398792 -0.480447 1.185372 0.118885 -2.154616 1.423958 3.196722 -1.183896 1.046155 1.708552 -1.045561 -1.132928 0.475257 0.454238 -0.523376
wb_dma/wire_slv0_we 2.572913 0.426505 -1.447121 -4.470824 -0.386971 -1.142005 0.818511 0.297523 1.393163 -3.941539 -0.370346 -2.638737 2.848302 -1.083752 0.087168 -0.513039 4.253504 -0.538621 -1.639636 -1.753680
wb_dma_ch_rf/reg_ch_sz_inf 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_ch_rf 1.438810 -0.711668 -1.297185 -4.628431 -1.698471 -1.148914 -1.072814 0.997034 0.764607 0.120900 -2.202627 -1.420836 2.440153 0.397184 -0.055503 0.247907 2.311313 -1.250399 -0.950755 -0.229234
wb_dma_ch_sel/wire_gnt_p1_d -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 2.799766 0.688584 1.523317 1.933746 2.904389 2.373092 -0.585985 -1.214979 0.327447 2.249238 -0.767924 -2.189396 2.657686 -2.254467 -0.267539 0.792340 2.433561 -2.871188 2.226081 -0.215031
wb_dma_ch_sel/input_ch1_txsz -0.056604 -0.434967 -0.313083 1.218344 1.617341 1.671381 -0.964508 -3.307640 1.094692 -0.414893 2.768637 1.637307 -0.064420 -1.533108 1.077544 -0.369613 -2.380755 1.524130 2.514541 2.547148
wb_dma/wire_ch3_txsz 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_sel/assign_7_pri2 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_pri_enc/inst_u30 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/assign_3_dma_nd 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_rf/assign_6_pointer -0.158434 0.273703 5.229987 0.122963 -2.262177 1.071133 1.773513 -2.857412 1.235262 4.289933 0.893953 1.932195 -2.349188 -1.239784 -1.577690 -2.020851 2.811647 -2.230985 2.165751 1.245147
wb_dma_ch_rf/wire_ch_adr0_dewe 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_pri_enc/always_2/if_1/cond 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_sel/input_ch0_txsz 3.790714 1.030214 0.855652 2.633697 2.345649 2.341416 -1.958764 -1.317845 -0.623107 1.347087 -1.249423 -1.724858 1.583031 -0.917882 0.610568 1.809382 0.952000 -2.245633 1.958880 1.224935
wb_dma_ch_sel/always_2 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/always_3 3.221190 -0.029797 0.746533 1.854334 2.043789 3.494260 2.097913 0.076527 -0.473509 0.473392 0.583374 0.755166 2.504957 -1.039250 -0.503781 0.294666 4.044415 0.838680 2.478890 -2.866259
wb_dma_rf/input_de_txsz_we 2.963202 1.205398 1.838401 3.391593 2.767080 2.385786 -0.580258 0.573136 -0.646171 0.068008 0.089133 -1.851395 0.150478 0.272531 0.373033 -0.104258 -0.422120 -2.145074 1.989801 1.767364
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_sel/assign_145_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_de/always_3/if_1/if_1/cond -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_rf/always_1/case_1 -2.252401 -2.875593 3.997211 0.215666 0.376571 -2.168581 1.048258 0.097159 1.791786 1.694818 -1.785770 -0.490420 -2.496008 0.200509 3.824276 0.460765 0.162836 0.028509 0.873328 1.916456
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.131766 0.668808 1.594059 0.652807 -0.873988 -2.873117 -2.123396 -1.714963 3.095601 -0.660422 1.521069 -0.901468 -2.094350 2.768200 -0.086242 2.908041 -2.649533 -2.017309 1.035316 0.714103
wb_dma_ch_sel/assign_99_valid/expr_1 2.175533 -0.968582 -0.415409 -3.090062 -2.605338 -0.482915 -0.508884 2.361418 -0.115793 0.118132 -0.501404 -1.289511 3.601723 4.501672 -0.656634 1.271096 4.578053 -1.028694 1.025822 -1.403578
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_wb_slv/reg_slv_adr -0.329529 -0.507969 1.279842 -5.956806 -1.961137 -2.891281 -0.783680 1.699479 3.991661 -2.621696 2.791363 0.751374 -1.097708 2.822407 0.989408 -4.105963 -2.329863 -0.458289 2.929479 5.090491
wb_dma_ch_sel/assign_8_pri2 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_wb_mast/wire_wb_cyc_o -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/wire_paused -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.094735 -0.076016 1.508453 0.747630 2.816579 -0.370130 0.609048 1.781632 3.479713 1.644695 -1.793638 -2.491573 -2.346606 -0.035252 -1.083563 2.073572 -3.266578 -2.260195 -1.790380 -2.938574
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma/wire_ch1_adr1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.430856 1.031659 -1.281685 -2.506805 0.297078 -1.181303 0.959358 2.165124 -0.544785 2.389610 -1.677047 3.626742 3.660125 0.753018 -1.872194 -0.230065 1.919316 0.892305 2.985951 -2.350178
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.639530 -1.072417 1.154600 -0.810876 -0.613587 3.184847 2.465669 -1.922849 1.290381 -0.604764 3.162843 0.996427 0.475577 -1.368424 -0.772127 -0.270154 4.257848 1.683276 1.400702 -3.681190
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.251070 0.144914 0.836782 -0.024226 -0.770863 1.689482 2.891036 2.274576 -1.200320 -2.308159 2.486816 0.573898 2.104975 1.631904 -1.006423 -1.880796 5.120564 0.506495 1.608707 -2.375615
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_sel/always_39/case_1/stmt_4 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_pri_enc/wire_pri14_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/always_39/case_1/stmt_1 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_rf/wire_ch6_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 2.013095 -1.346234 1.745819 0.793669 1.629245 -0.127135 -0.649864 4.158581 1.389666 -1.582017 1.716838 -0.421923 -1.121965 4.424495 1.579040 -0.859419 -0.918167 -1.569439 2.259809 0.019975
wb_dma_wb_if/input_wb_we_i 0.812695 -2.745379 -1.322826 -1.730896 -1.527585 -3.030887 -3.493502 2.935107 1.812605 -2.435617 3.604500 2.242110 -0.192473 5.557003 1.459342 -0.010372 -1.540606 -1.249139 0.174727 -0.742479
wb_dma_ch_sel/assign_141_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.486535 -1.151854 -0.821464 -1.041310 0.657883 2.758075 1.929909 4.712332 -0.936844 -1.396692 -0.564246 0.276808 -1.691836 4.760591 0.435462 -0.794681 -0.624836 3.375819 1.188787 -1.590028
wb_dma_ch_sel_checker -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma_ch_rf/reg_ch_dis 6.159944 2.640651 -1.009815 -2.029174 0.035748 0.484683 -2.158105 -0.493601 0.134716 -1.875427 -1.952583 1.208656 1.264939 -0.221183 0.482422 2.121375 1.865113 -0.455880 1.394963 0.569367
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_rf/wire_pointer_we -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_wb_slv/always_3/stmt_1 1.002224 0.503093 -2.088242 -5.281762 -1.226569 -1.230277 1.908274 -2.132712 1.944739 -4.915717 1.494534 -2.066906 2.807847 -0.701043 -0.513869 -0.373279 3.471812 1.769932 -1.195650 -1.247461
wb_dma_ch_rf/always_2/if_1/if_1 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_pri_enc_sub/assign_1_pri_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/input_ch0_adr0 -0.317903 -0.811124 1.076489 -2.096027 -2.470396 1.351549 1.126289 -1.643909 0.971655 0.182904 0.089998 -1.429912 -1.253295 4.015099 0.332340 1.307723 0.238810 2.874149 1.870430 2.879029
wb_dma_ch_sel/input_ch0_adr1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_wb_slv/assign_4 -4.249378 -1.370136 0.780282 2.155027 3.219239 -1.397949 2.947435 0.693710 0.758190 -0.851128 3.123458 -1.365928 0.034393 4.522174 0.427071 -0.025465 -2.312001 0.881931 0.129590 -0.595057
wb_dma_wb_mast/input_wb_data_i 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.639530 -1.072417 1.154600 -0.810876 -0.613587 3.184847 2.465669 -1.922849 1.290381 -0.604764 3.162843 0.996427 0.475577 -1.368424 -0.772127 -0.270154 4.257848 1.683276 1.400702 -3.681190
wb_dma_de/wire_adr1_cnt_next1 -0.842654 -4.639462 -0.108267 2.678285 1.524561 0.636609 1.901947 1.790083 2.219000 1.506387 0.405854 0.344924 3.866817 -0.080829 1.529694 1.256119 -0.268401 2.789733 1.246813 0.065910
wb_dma_ch_sel/inst_u2 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/inst_u1 2.313052 0.297930 0.437840 -1.010404 -1.073690 2.906386 4.659138 1.028459 -0.450299 -0.405585 -0.702432 0.830151 2.740171 -0.479164 -1.752207 0.044753 5.524588 3.076567 0.586342 -2.795699
wb_dma_ch_sel/inst_u0 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/wire_adr0 -2.085866 -0.241920 1.806664 -3.067549 -3.377198 1.392924 2.390299 -1.428900 0.702734 -1.142061 1.740773 -1.824386 -2.554584 2.951535 -0.729297 0.150615 1.951852 2.190263 0.623782 -0.303867
wb_dma/wire_adr1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel/assign_131_req_p0/expr_1 3.595637 0.825946 1.660836 -0.403205 -0.269577 1.513728 2.030108 4.302621 -1.165246 -1.744007 0.178620 -0.799483 0.519622 1.173383 -1.110348 -1.631045 4.802252 -2.169969 -0.161430 -3.226033
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_rf/assign_18_pointer_we -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_sel/wire_req_p0 2.102385 2.641527 0.601727 0.206774 0.074136 2.783724 4.546579 0.926876 -2.049090 -1.203508 0.298145 0.271983 1.231903 -0.369078 -2.993501 -1.039426 4.710215 1.318549 0.676185 -3.871200
wb_dma_ch_sel/wire_req_p1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma/wire_ndnr 3.221190 -0.029797 0.746533 1.854334 2.043789 3.494260 2.097913 0.076527 -0.473509 0.473392 0.583374 0.755166 2.504957 -1.039250 -0.503781 0.294666 4.044415 0.838680 2.478890 -2.866259
wb_dma_de/reg_mast0_drdy_r 2.421319 2.316492 -0.182944 0.893010 -0.430740 4.302880 0.140102 -3.145963 -2.148551 -2.818901 2.518743 -0.995652 -0.141554 1.264537 -0.304353 0.521446 1.835758 2.026985 2.419180 1.266685
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_sel/assign_137_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_rf/wire_pointer2 -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma_rf/wire_pointer3 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_rf/wire_pointer0 -0.652310 -0.287601 5.147821 0.386576 -1.553870 1.554281 1.047475 -0.875533 0.601841 3.321488 1.856540 1.554057 -1.633841 -1.450742 -0.517436 -2.973072 3.430152 -2.944949 3.034275 0.817108
wb_dma_rf/wire_pointer1 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_rf/wire_sw_pointer0 -0.554721 -1.788968 1.327737 0.603473 -0.023186 -0.797352 0.460856 -1.307504 3.700915 -2.035983 1.457873 -1.064329 -1.186324 -0.653867 1.941040 2.223874 -0.999511 1.212214 -0.969021 0.247237
wb_dma_de/always_21/stmt_1 2.421319 2.316492 -0.182944 0.893010 -0.430740 4.302880 0.140102 -3.145963 -2.148551 -2.818901 2.518743 -0.995652 -0.141554 1.264537 -0.304353 0.521446 1.835758 2.026985 2.419180 1.266685
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 2.580358 0.664843 0.354040 1.093499 2.691223 3.214273 0.489638 -3.247736 -0.355842 0.545422 1.816473 -0.988858 4.644874 -1.410239 0.025880 -0.028948 4.687145 0.056370 4.792225 -0.251989
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 2.934949 0.120992 2.367620 0.521187 0.623512 0.751601 -2.552929 0.595042 1.075705 -0.044356 1.294056 -0.667077 -1.167446 2.256687 0.960542 -0.561292 -0.728203 -3.421594 2.424090 2.599842
wb_dma_ch_arb/input_advance 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_de/always_7/stmt_1 3.313084 -0.142287 0.543225 3.543541 3.346046 2.763349 -0.271518 2.066787 -1.152667 1.418745 -2.247343 -1.219675 0.623836 -0.085688 0.694469 1.463543 0.154429 -0.993716 0.650576 -1.114991
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_de/always_3/if_1/cond -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.486535 -1.151854 -0.821464 -1.041310 0.657883 2.758075 1.929909 4.712332 -0.936844 -1.396692 -0.564246 0.276808 -1.691836 4.760591 0.435462 -0.794681 -0.624836 3.375819 1.188787 -1.590028
wb_dma_ch_sel/assign_101_valid 2.175533 -0.968582 -0.415409 -3.090062 -2.605338 -0.482915 -0.508884 2.361418 -0.115793 0.118132 -0.501404 -1.289511 3.601723 4.501672 -0.656634 1.271096 4.578053 -1.028694 1.025822 -1.403578
wb_dma_ch_sel/assign_98_valid 2.175533 -0.968582 -0.415409 -3.090062 -2.605338 -0.482915 -0.508884 2.361418 -0.115793 0.118132 -0.501404 -1.289511 3.601723 4.501672 -0.656634 1.271096 4.578053 -1.028694 1.025822 -1.403578
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_rf/wire_ch7_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_sel/reg_csr 4.164992 -0.219595 -0.432686 -2.476711 0.521119 3.864323 -0.811710 3.578416 -2.556177 3.145007 -3.918655 3.746812 -2.831981 1.994806 0.206352 -2.279611 -1.214115 0.575904 1.008391 0.796968
wb_dma_de/reg_next_state 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 0.690712 -2.302191 3.222885 -2.190543 -1.033516 1.988889 1.440112 -0.404728 -0.296313 7.968318 -1.741377 4.148512 -1.977750 3.319576 -1.152061 -2.523073 2.578041 -0.388240 2.733017 -0.701378
wb_dma_de/always_11/stmt_1/expr_1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_rf/input_ptr_set 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel/assign_12_pri3 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_de/assign_65_done/expr_1/expr_1 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.486535 -1.151854 -0.821464 -1.041310 0.657883 2.758075 1.929909 4.712332 -0.936844 -1.396692 -0.564246 0.276808 -1.691836 4.760591 0.435462 -0.794681 -0.624836 3.375819 1.188787 -1.590028
assert_wb_dma_ch_sel/input_valid 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma/input_wb0_stb_i 1.735739 0.131096 1.442742 0.395252 -0.927331 -1.186607 -0.563062 2.711652 0.621265 -3.055898 2.350002 -1.772205 -0.050006 6.013586 0.543631 0.417992 0.420209 -1.463813 1.669241 1.154227
wb_dma/wire_ch1_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_rf/assign_5_pause_req 1.806474 3.727632 1.010796 -2.582821 0.266553 -2.907338 -0.113535 0.594773 2.609977 -0.276544 -1.004932 3.221658 -3.333447 0.370341 -2.037345 0.566996 -2.270318 -1.515385 1.126939 -1.909850
wb_dma_de/always_12/stmt_1 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_wb_if/wire_wb_ack_o -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_ch_rf/always_5/if_1/block_1 -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_arb/assign_1_gnt 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_rf/input_dma_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma/wire_wb0_addr_o -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/assign_73_dma_busy/expr_1 0.583000 2.560079 2.186335 -0.717236 3.525747 0.126731 0.587891 -0.555673 3.847838 1.399627 -1.365242 -2.872563 -2.846296 -1.502742 -2.230531 1.848476 -2.503501 -3.442518 -0.684011 -3.647887
wb_dma/input_dma_nd_i 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 2.209885 0.904992 1.125553 0.100033 -1.684525 1.343930 -2.562086 -1.076223 0.472730 -0.320082 -0.780679 -3.327350 -2.818792 4.012657 0.108178 3.861164 -1.161313 -1.472935 -0.487504 1.364500
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 2.209885 0.904992 1.125553 0.100033 -1.684525 1.343930 -2.562086 -1.076223 0.472730 -0.320082 -0.780679 -3.327350 -2.818792 4.012657 0.108178 3.861164 -1.161313 -1.472935 -0.487504 1.364500
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/always_14/stmt_1/expr_1/expr_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_3_pri0 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_de/always_23/block_1/stmt_8 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_arb/always_2/block_1/stmt_1 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_de/always_23/block_1/stmt_1 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_de/always_23/block_1/stmt_2 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_de/always_23/block_1/stmt_4 3.720429 3.052893 0.918893 -0.516905 -0.258140 2.342911 -0.878038 -2.745731 -0.481381 0.788292 -1.672016 -1.255264 -0.574402 0.491867 -1.246259 2.379444 1.633250 -1.003808 1.354121 0.368818
wb_dma_de/always_23/block_1/stmt_5 4.713624 -0.177438 1.485532 0.754336 1.536475 2.850731 0.446346 1.192213 0.950001 -0.462347 1.201319 1.424070 0.224514 1.523099 0.179812 0.945309 2.737573 -0.191783 3.181521 -2.994299
wb_dma_de/always_23/block_1/stmt_6 2.013095 -1.346234 1.745819 0.793669 1.629245 -0.127135 -0.649864 4.158581 1.389666 -1.582017 1.716838 -0.421923 -1.121965 4.424495 1.579040 -0.859419 -0.918167 -1.569439 2.259809 0.019975
wb_dma_rf/inst_u25 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_wb_mast/input_mast_go -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.541333 -0.981529 1.321986 1.666965 1.383016 0.155615 -1.486756 2.435409 0.913233 0.099634 -0.471417 -1.614727 -1.180117 2.248354 1.317968 0.930167 -1.788308 -1.998010 0.253423 0.745080
wb_dma_ch_sel/assign_125_de_start/expr_1 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.199345 0.360944 1.573716 0.695173 0.624674 -2.639478 0.362220 -0.020023 3.352145 1.631841 0.420088 -0.036651 -1.940546 1.957994 -1.537823 2.251020 -3.594216 -1.053671 0.540959 -1.605265
wb_dma_ch_sel/assign_151_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 4.158503 1.672321 -0.644544 -0.782907 0.951695 2.559047 -0.188885 -0.836072 -0.528250 -2.676364 2.067381 2.381762 0.802613 0.091753 0.276674 -0.529471 2.304409 1.426397 3.551763 -0.720170
wb_dma_wb_mast/reg_mast_dout 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/assign_100_valid 2.175533 -0.968582 -0.415409 -3.090062 -2.605338 -0.482915 -0.508884 2.361418 -0.115793 0.118132 -0.501404 -1.289511 3.601723 4.501672 -0.656634 1.271096 4.578053 -1.028694 1.025822 -1.403578
wb_dma_ch_sel/assign_131_req_p0 3.595637 0.825946 1.660836 -0.403205 -0.269577 1.513728 2.030108 4.302621 -1.165246 -1.744007 0.178620 -0.799483 0.519622 1.173383 -1.110348 -1.631045 4.802252 -2.169969 -0.161430 -3.226033
wb_dma_ch_sel/assign_135_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_ch_rf/input_dma_done_all 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.708637 2.179039 0.217883 2.222675 1.277877 4.356453 1.582914 -1.412137 -3.040621 1.312557 -1.181872 2.582514 -1.306286 0.018320 -1.272309 0.895556 2.156266 1.921283 1.659582 -2.827739
wb_dma_pri_enc_sub/wire_pri_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/input_wb_rf_din 1.018935 -1.906884 0.575841 -2.817378 -0.511090 2.991614 -2.377050 -0.699149 -0.521396 0.179362 3.580727 -4.142215 1.967573 3.579061 0.060427 -3.920229 1.437989 -3.333058 2.293226 4.023398
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_ch_sel/assign_157_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/assign_139_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/always_38/case_1 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma/constraint_wb0_cyc_o -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma/input_wb0_addr_i -1.150399 1.369857 0.945003 -5.414566 0.107017 -3.692811 -0.151377 1.611377 3.128109 -3.760420 2.226766 1.993067 -1.862667 3.370252 1.810816 -3.883904 -2.829088 0.205533 1.768707 5.317720
wb_dma_de/input_mast1_drdy 0.508885 -1.373984 -0.653635 -0.825891 0.693575 -1.010612 -0.963175 1.564435 1.197171 -1.200272 1.159359 2.797892 -0.947900 0.320864 1.581095 -0.955138 -1.238270 0.672741 0.927958 -0.589364
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_wb_if/input_wb_ack_i 1.324824 4.779995 -2.530055 0.346044 2.220713 1.389828 -1.109209 -4.352623 -4.693985 -0.834649 1.922012 3.087368 0.039067 1.542015 -1.321350 -1.334902 0.782533 0.801903 3.400247 -0.282565
wb_dma_ch_sel/wire_pri_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_3_ch_am0 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_rf/input_ch_sel 1.605778 5.121714 0.748005 -2.401312 1.645191 2.630843 2.096718 -2.512806 2.045403 0.465706 -2.035014 -3.423111 -2.910410 0.544867 -4.689220 2.465380 -3.908169 -0.041832 0.443926 -1.263599
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.998344 -0.296208 -0.262134 -2.370734 -1.480179 0.257248 -1.348464 -0.418280 -0.269978 -0.023576 -0.661392 -1.662414 -4.054676 3.519446 0.084486 3.076124 0.092512 -0.075929 -2.062612 -4.430168
wb_dma_de/always_23/block_1/case_1 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma/wire_pause_req 1.806474 3.727632 1.010796 -2.582821 0.266553 -2.907338 -0.113535 0.594773 2.609977 -0.276544 -1.004932 3.221658 -3.333447 0.370341 -2.037345 0.566996 -2.270318 -1.515385 1.126939 -1.909850
wb_dma_wb_if/input_mast_go -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/input_de_csr 1.625660 1.447445 0.556581 1.059979 -0.008280 3.547464 0.323170 -4.512035 -0.418895 1.388797 0.322748 0.687808 -0.991830 -1.168455 -1.276882 2.082989 0.835983 1.353688 1.554347 -0.981738
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/input_mast0_din 2.394668 3.034833 0.094131 -0.113055 -1.291976 3.705062 0.538572 -4.578543 -1.309438 -0.328521 0.945783 0.643829 -1.213066 1.253373 -1.990852 1.938129 1.104520 2.280216 2.427515 0.041156
wb_dma_pri_enc_sub/always_3 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_pri_enc_sub/always_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/reg_adr0 -2.085866 -0.241920 1.806664 -3.067549 -3.377198 1.392924 2.390299 -1.428900 0.702734 -1.142061 1.740773 -1.824386 -2.554584 2.951535 -0.729297 0.150615 1.951852 2.190263 0.623782 -0.303867
wb_dma_ch_sel/reg_adr1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel/assign_1_pri0 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_pri_enc/wire_pri26_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.009661 -1.001879 1.596648 -1.428854 -2.678517 2.486746 0.809082 1.760443 2.366209 1.977850 0.889504 0.187191 1.432225 2.795401 -3.134930 -0.552884 -1.505205 -0.641131 1.053997 3.024554
wb_dma/wire_ptr_set 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.656806 -2.267824 1.060390 0.916898 1.763052 0.720905 0.417495 4.984560 1.248739 -0.849497 0.638220 0.326650 -0.309996 3.946296 1.307667 0.351815 0.501057 -0.288816 1.625147 -2.791450
wb_dma_de/reg_ptr_set 2.603968 -0.240110 0.023981 -1.794348 -1.496166 2.365134 -3.007364 -4.381305 3.065202 0.336477 0.044099 -3.300232 2.600599 0.718345 0.469312 5.161358 0.749581 0.121294 2.327992 2.809056
wb_dma/wire_dma_nd 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_rf/assign_3_csr -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma_rf/assign_4_dma_abort 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_123_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 1.086258 -3.009424 -0.405120 0.769716 2.030425 2.651756 1.654830 5.522347 -0.880277 0.146645 -0.619144 0.691051 -0.456538 2.723015 1.239157 -1.385269 -0.271569 2.068388 0.684160 -2.452923
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_rf/wire_ch4_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_rf/always_1/stmt_1/expr_1 2.209885 0.904992 1.125553 0.100033 -1.684525 1.343930 -2.562086 -1.076223 0.472730 -0.320082 -0.780679 -3.327350 -2.818792 4.012657 0.108178 3.861164 -1.161313 -1.472935 -0.487504 1.364500
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_pri_enc/wire_pri0_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_10_ch_enable -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_wb_slv/reg_slv_we 1.002224 0.503093 -2.088242 -5.281762 -1.226569 -1.230277 1.908274 -2.132712 1.944739 -4.915717 1.494534 -2.066906 2.807847 -0.701043 -0.513869 -0.373279 3.471812 1.769932 -1.195650 -1.247461
wb_dma_de/input_txsz 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_wb_if/wire_mast_dout 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_ch_rf/wire_ch_enable -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_rf/wire_csr_we 3.575139 3.064200 1.277827 -3.092241 -1.049644 -0.568507 -0.847900 -0.607951 1.378883 -1.624384 -1.057081 1.425299 -4.969594 0.462595 -0.706061 0.159079 -0.108147 -1.694725 -0.728753 -1.112725
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel_checker/input_dma_busy -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/assign_9_ch_txsz 2.426303 -0.133380 1.158959 -0.728364 3.532919 1.214331 -1.687967 -0.888630 2.025462 0.258726 1.659487 -1.286025 1.695941 -3.982751 0.705067 -3.066837 1.636816 -3.957996 2.484243 0.255663
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_de/assign_65_done 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.429711 2.288529 -1.239167 -1.137095 -1.603754 -0.935531 -0.043298 -2.799616 0.893775 -3.255954 1.329537 2.741408 2.535500 0.998090 -0.052354 2.375850 1.855548 2.816952 2.697898 1.481901
wb_dma_de/always_2/if_1/if_1 -1.713476 -4.401295 -1.678349 -1.077393 -2.292050 1.456743 -0.090400 -0.913776 2.315354 0.508251 1.061289 -0.194210 0.758439 2.230115 0.684705 3.724360 -0.372190 3.995590 -1.242948 -2.236914
wb_dma_ch_sel/assign_154_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/assign_156_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/always_9/stmt_1/expr_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_112_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_de/always_23/block_1/case_1/block_8 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_de/always_23/block_1/case_1/block_9 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_rf/assign_28_this_ptr_set 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_rf/always_22 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_de/always_23/block_1/case_1/block_1 4.602370 1.097201 -0.928176 -2.207833 0.287718 -1.550129 -1.602180 2.754949 -0.806970 1.519797 -3.799522 3.813591 3.649812 0.233607 0.328786 0.699072 3.219761 -0.853817 3.330475 -0.832458
wb_dma_de/always_23/block_1/case_1/block_2 -2.199345 0.360944 1.573716 0.695173 0.624674 -2.639478 0.362220 -0.020023 3.352145 1.631841 0.420088 -0.036651 -1.940546 1.957994 -1.537823 2.251020 -3.594216 -1.053671 0.540959 -1.605265
wb_dma_de/always_23/block_1/case_1/block_3 2.332482 -4.424122 -0.186746 -1.209622 2.361455 0.731999 -0.114367 5.177136 1.140909 3.619725 -2.872333 2.858833 3.078091 -1.178682 1.796610 -1.496084 1.587963 -0.483025 1.001240 -2.126143
wb_dma_de/always_23/block_1/case_1/block_4 1.759852 -4.538392 -0.941527 -2.809893 2.825490 2.016289 -1.181523 3.425432 1.731900 4.236397 -3.061395 1.951979 2.021567 -1.236558 1.938736 -0.834481 0.582488 0.222128 1.586249 -2.503786
wb_dma_ch_rf/always_27 6.159944 2.640651 -1.009815 -2.029174 0.035748 0.484683 -2.158105 -0.493601 0.134716 -1.875427 -1.952583 1.208656 1.264939 -0.221183 0.482422 2.121375 1.865113 -0.455880 1.394963 0.569367
wb_dma_de/always_23/block_1/case_1/block_7 0.901120 2.098240 -0.711258 -0.066749 -1.651823 1.973737 -1.648866 -6.355580 -1.679722 1.160638 2.255284 -0.587836 1.573759 2.113860 -2.212129 2.034781 1.426616 0.116078 3.516772 0.887555
wb_dma/assign_4_dma_rest -1.426678 -0.159773 0.801183 0.660535 -1.176861 1.024022 0.868906 -4.170865 1.394734 2.620746 0.438174 1.053072 -1.918288 0.609285 -1.590043 2.927492 -1.486273 2.051080 0.646317 -1.030240
wb_dma_ch_rf/always_23/if_1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel/reg_ndr_r 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_de/assign_66_dma_done/expr_1 4.432565 1.170418 -1.311631 -2.219457 0.413953 1.343540 -2.294387 -1.620041 0.879570 -0.163360 -1.983408 1.633656 0.365805 -1.021442 0.733429 2.389639 0.423482 0.687823 1.446999 0.029955
wb_dma_ch_sel/reg_req_r 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_rf/reg_pointer_r -4.072657 -2.481917 1.803878 2.089763 -1.636548 1.150636 -0.193224 -3.125805 0.826116 1.230918 3.346560 -1.758777 -3.046792 1.275964 0.237732 0.566087 -1.331707 -0.253973 -0.278393 -0.097203
wb_dma_ch_sel/assign_105_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_pri_enc/wire_pri5_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/always_39/case_1 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/always_6 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_sel/always_7 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_sel/always_4 5.164111 0.372179 -0.664216 -1.593949 0.469488 -0.331868 -2.591244 0.536068 1.707159 -1.600468 -1.137462 0.035308 2.513604 0.423862 1.480243 2.545321 1.638496 -1.070443 1.654646 0.471174
wb_dma_ch_sel/always_5 3.071440 0.031154 -0.732311 -1.856615 0.898919 -1.246022 -3.830031 -0.325051 2.852830 0.404746 -1.217666 1.553989 1.917183 0.025411 1.670129 2.805186 -1.305476 -0.613807 3.786560 1.663841
wb_dma_ch_sel/assign_126_ch_sel/expr_1 3.289140 1.889979 -0.344613 -5.889934 0.852869 0.722995 1.251179 2.994649 1.966874 0.495762 -3.497796 0.537520 0.025401 -0.492589 -1.800791 -0.644530 1.454755 -0.509997 -0.134232 -2.773126
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_sel/always_1 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_sel/always_8 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_sel/always_9 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/assign_67_dma_done_all 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_ch_rf/wire_ch_txsz 2.426303 -0.133380 1.158959 -0.728364 3.532919 1.214331 -1.687967 -0.888630 2.025462 0.258726 1.659487 -1.286025 1.695941 -3.982751 0.705067 -3.066837 1.636816 -3.957996 2.484243 0.255663
wb_dma_ch_sel/assign_99_valid 2.175533 -0.968582 -0.415409 -3.090062 -2.605338 -0.482915 -0.508884 2.361418 -0.115793 0.118132 -0.501404 -1.289511 3.601723 4.501672 -0.656634 1.271096 4.578053 -1.028694 1.025822 -1.403578
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.267950 -0.204959 -1.776911 -4.740009 0.509011 0.420812 2.734289 3.942549 -0.932515 -1.155087 -1.562273 0.095279 3.607419 1.595473 -0.995184 -2.272688 3.349400 1.357773 1.085375 -2.022687
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 3.472532 0.132675 -0.180267 0.533696 -1.749088 -0.357817 -2.596505 1.524886 1.518037 -3.495787 3.062684 1.068527 0.216595 1.954868 0.069474 0.943094 -2.001968 -1.756559 -0.177606 2.514963
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.639530 -1.072417 1.154600 -0.810876 -0.613587 3.184847 2.465669 -1.922849 1.290381 -0.604764 3.162843 0.996427 0.475577 -1.368424 -0.772127 -0.270154 4.257848 1.683276 1.400702 -3.681190
wb_dma/wire_ch2_txsz 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.759852 -4.538392 -0.941527 -2.809893 2.825490 2.016289 -1.181523 3.425432 1.731900 4.236397 -3.061395 1.951979 2.021567 -1.236558 1.938736 -0.834481 0.582488 0.222128 1.586249 -2.503786
wb_dma_de/always_23/block_1 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_ch_rf/always_22/if_1 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_de/wire_mast1_dout 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_de/always_8/stmt_1 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_rf/wire_ch_done_we 5.373659 1.559386 -0.063174 -1.029673 1.717171 1.954318 -1.128905 1.144402 0.116016 -0.859308 -0.537964 2.202411 0.006366 0.234962 0.285968 0.240566 1.333917 -0.518746 2.785491 -1.331256
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_wb_slv/wire_wb_ack_o -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.639530 -1.072417 1.154600 -0.810876 -0.613587 3.184847 2.465669 -1.922849 1.290381 -0.604764 3.162843 0.996427 0.475577 -1.368424 -0.772127 -0.270154 4.257848 1.683276 1.400702 -3.681190
wb_dma_de/reg_ld_desc_sel 1.536267 -0.388490 1.643061 -1.566535 0.827661 -0.231299 -0.107732 2.919310 0.478370 3.975294 -4.009157 -1.540211 -1.921188 2.930808 -1.121629 2.378347 2.475361 -3.299298 -0.916784 -6.139347
wb_dma_wb_mast/assign_2_mast_pt_out -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_de/assign_83_wr_ack 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma/wire_dma_done_all 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
assert_wb_dma_rf/input_ch0_am1 -0.554721 -1.788968 1.327737 0.603473 -0.023186 -0.797352 0.460856 -1.307504 3.700915 -2.035983 1.457873 -1.064329 -1.186324 -0.653867 1.941040 2.223874 -0.999511 1.212214 -0.969021 0.247237
wb_dma_ch_arb/reg_state 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_sel/input_ch0_csr 5.429813 0.099722 -0.207292 -2.104786 -0.839609 1.073757 -2.179096 4.414847 -0.635861 1.039069 -4.661957 4.547944 -0.413911 0.095736 1.897920 0.152505 -0.665624 0.773025 1.710863 2.941370
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 2.332482 -4.424122 -0.186746 -1.209622 2.361455 0.731999 -0.114367 5.177136 1.140909 3.619725 -2.872333 2.858833 3.078091 -1.178682 1.796610 -1.496084 1.587963 -0.483025 1.001240 -2.126143
wb_dma_ch_sel/assign_153_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_wb_mast 2.226437 3.816195 -2.206709 1.407063 0.856135 0.355945 0.661722 -1.502274 -4.184356 -2.421661 2.028331 3.355323 2.118541 3.124077 -0.912937 -1.245563 1.493242 2.054948 2.894459 1.627033
wb_dma_ch_sel/assign_124_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_de/always_18/stmt_1 -1.111232 -0.473920 0.176767 4.640355 -1.066262 0.138140 0.003212 -1.603909 -2.561265 0.379423 3.319774 -1.636018 2.907163 3.942057 -1.170758 1.618329 1.581688 -0.542199 1.672304 0.012478
wb_dma_ch_rf/wire_ch_csr_dewe 3.708637 2.179039 0.217883 2.222675 1.277877 4.356453 1.582914 -1.412137 -3.040621 1.312557 -1.181872 2.582514 -1.306286 0.018320 -1.272309 0.895556 2.156266 1.921283 1.659582 -2.827739
wb_dma_ch_pri_enc/input_pri2 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_pri_enc/input_pri3 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_pri_enc/input_pri0 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_pri_enc/input_pri1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_wb_if/input_slv_pt_in -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma/wire_de_adr1_we -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_sel/assign_6_pri1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_sel/assign_129_req_p0/expr_1 3.761269 -1.919723 0.573144 2.768328 2.107270 1.980187 0.691110 6.051502 -1.550683 -0.233827 -0.458724 0.792128 1.703543 1.922265 1.125589 -1.228941 1.352857 -0.752116 1.296185 -1.466334
wb_dma_rf/wire_csr -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 2.007404 1.740906 -1.014857 -0.926390 -0.200210 1.268495 -2.253975 -4.178036 0.615902 -3.284286 3.593864 0.353745 1.099986 0.146045 0.776435 0.675822 0.116859 1.074379 3.609396 2.847167
wb_dma_ch_sel/always_37/if_1 2.077121 1.414577 -0.759271 -7.051218 1.297987 1.873296 0.903713 0.559056 2.585882 1.962495 -3.184107 0.770746 -0.767985 -1.473120 -1.981508 -0.911888 0.581585 0.323214 0.602544 -2.934756
wb_dma_de/always_6/if_1/cond 3.515408 1.522643 1.673778 2.251371 1.865979 1.857800 -2.338856 -1.648087 0.012135 -0.013719 0.784528 -1.990062 0.990473 0.422889 0.694050 0.600071 0.037309 -2.882940 2.998314 3.415777
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 2.332482 -4.424122 -0.186746 -1.209622 2.361455 0.731999 -0.114367 5.177136 1.140909 3.619725 -2.872333 2.858833 3.078091 -1.178682 1.796610 -1.496084 1.587963 -0.483025 1.001240 -2.126143
wb_dma_ch_rf/always_8/stmt_1 0.094735 -0.076016 1.508453 0.747630 2.816579 -0.370130 0.609048 1.781632 3.479713 1.644695 -1.793638 -2.491573 -2.346606 -0.035252 -1.083563 2.073572 -3.266578 -2.260195 -1.790380 -2.938574
wb_dma_ch_sel/assign_108_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_pri_enc/wire_pri9_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_sel/wire_pri2 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_sel/wire_pri3 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_sel/wire_pri0 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/wire_pri1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/always_4/if_1/if_1/cond/expr_1 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_rf/input_ptr_set 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_rf/always_2/if_1/if_1 2.898528 3.035041 1.586976 -1.961015 -2.318480 -2.361866 -1.954750 -0.422784 0.874084 -0.710881 -0.642732 3.842203 -4.510409 1.234360 -0.661623 0.575400 -0.751074 -1.844007 1.191059 -0.169468
wb_dma_de/assign_77_read_hold -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_pri_enc_sub/input_valid -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.263882 -2.339902 -0.829332 0.978097 1.730468 4.523911 1.721617 4.288352 -2.432073 0.469506 -0.580137 1.574350 0.078327 2.170127 0.790938 -1.553802 0.889222 2.810151 1.413756 -2.409232
wb_dma_ch_rf/always_27/stmt_1 6.159944 2.640651 -1.009815 -2.029174 0.035748 0.484683 -2.158105 -0.493601 0.134716 -1.875427 -1.952583 1.208656 1.264939 -0.221183 0.482422 2.121375 1.865113 -0.455880 1.394963 0.569367
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -0.882164 -1.194113 -1.817580 2.621234 5.768696 2.045934 2.000281 2.746465 -0.655560 -1.398076 1.257761 0.028860 1.936306 -0.675729 1.027583 -2.794327 -5.012161 3.100255 2.808259 1.510027
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_sel/wire_valid -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_de/wire_chunk_cnt_is_0_d 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_sel/assign_109_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.282000 1.661865 2.034482 -1.027330 -1.166638 -3.415045 0.918318 3.124866 3.054767 -4.016969 1.622445 -2.034685 -1.808920 5.243361 -0.918816 1.012101 -0.279247 -2.115450 -0.432120 -1.031281
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_de/assign_75_mast1_dout 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma/constraint_csr 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_ch_rf/always_5/if_1 -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_pri_enc/wire_pri21_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_157_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_wb_mast/assign_1/expr_1 0.883728 -2.141178 -1.482202 3.458951 1.891337 0.918756 1.001226 1.015838 -0.045111 -1.803004 3.921606 2.518329 5.267949 1.040822 1.274496 -1.204899 -1.222583 2.955321 3.827039 3.523216
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_de/reg_mast1_adr -0.210081 -0.052301 -2.536360 -0.197758 0.048867 -0.336344 2.814165 1.175083 1.784938 -2.374623 -1.052334 0.139743 1.244487 3.873574 -0.334852 4.184106 -2.345523 6.596788 1.162947 -0.938243
wb_dma_ch_pri_enc/wire_pri17_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_141_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/input_ch2_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_ch_rf/assign_13_ch_txsz_we 2.799766 0.688584 1.523317 1.933746 2.904389 2.373092 -0.585985 -1.214979 0.327447 2.249238 -0.767924 -2.189396 2.657686 -2.254467 -0.267539 0.792340 2.433561 -2.871188 2.226081 -0.215031
wb_dma_ch_sel/assign_130_req_p0 3.761269 -1.919723 0.573144 2.768328 2.107270 1.980187 0.691110 6.051502 -1.550683 -0.233827 -0.458724 0.792128 1.703543 1.922265 1.125589 -1.228941 1.352857 -0.752116 1.296185 -1.466334
wb_dma_ch_arb/always_1/if_1/stmt_2 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_sel/assign_106_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_pri_enc/wire_pri28_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_rf/always_10/if_1/if_1/block_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_rf/always_11/if_1/if_1 2.621338 -1.546870 0.143962 0.817867 3.069489 0.067051 0.801398 4.529911 1.727374 -1.432704 0.937455 2.860058 -0.020630 0.872201 1.304138 -0.573075 -0.226521 0.542344 1.872208 -3.451101
wb_dma_wb_if/wire_slv_adr -0.329529 -0.507969 1.279842 -5.956806 -1.961137 -2.891281 -0.783680 1.699479 3.991661 -2.621696 2.791363 0.751374 -1.097708 2.822407 0.989408 -4.105963 -2.329863 -0.458289 2.929479 5.090491
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_sel/input_ch1_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma/wire_pt1_sel_i 0.200130 -1.638013 -0.797625 2.071313 2.608721 4.140926 2.171765 0.334404 -0.864380 0.738149 0.454934 -1.196888 3.099302 1.951692 0.533091 -0.063566 -0.690126 3.630795 2.753349 2.088707
wb_dma_ch_sel/always_47/case_1/stmt_1 0.196502 -2.858108 -0.395561 0.736044 -0.584832 0.212959 -0.306020 -0.875693 2.573006 0.565931 0.025911 -0.371360 2.003660 1.138422 1.196752 4.041539 -0.237112 2.269167 0.621109 -0.167786
wb_dma/wire_pt1_sel_o -0.670727 -2.805149 0.181945 1.772981 0.668866 1.132788 -0.674986 0.647195 1.448341 0.051964 1.931783 2.070340 -1.914887 -2.801471 1.400676 -1.246163 -2.561053 1.294716 0.918322 -0.732063
wb_dma_ch_sel/assign_127_req_p0/expr_1 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_pri_enc/inst_u16 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel/always_48/case_1 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_sel/input_ch7_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
assert_wb_dma_rf/input_ch0_txsz -0.423957 -0.760874 1.622754 1.592271 0.547030 -0.493819 -0.681271 -1.383741 2.328368 -2.660584 4.162027 -3.281511 0.092272 0.691519 0.861054 -0.218974 0.204466 -1.815960 0.513218 0.818321
assert_wb_dma_rf 0.068445 -1.558510 1.600893 0.718412 -0.316107 -1.230362 -0.570546 -1.471122 3.550368 -3.310495 2.896427 -2.350347 -0.091355 -0.123439 2.292120 1.268306 0.047074 -0.255069 -0.312638 1.658471
wb_dma_ch_rf/reg_ch_am0_r -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_rf/always_4/if_1 -4.072657 -2.481917 1.803878 2.089763 -1.636548 1.150636 -0.193224 -3.125805 0.826116 1.230918 3.346560 -1.758777 -3.046792 1.275964 0.237732 0.566087 -1.331707 -0.253973 -0.278393 -0.097203
wb_dma_de/always_4/if_1/if_1/stmt_1 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_de/always_14/stmt_1/expr_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/wire_use_ed 0.629556 -2.090422 1.594864 -2.730479 -0.193356 2.501084 0.421262 -0.545110 -1.108867 7.215353 -2.438323 3.708874 -2.680079 4.520224 -0.602631 -1.697659 0.925887 0.865758 2.936901 -1.454557
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.199345 0.360944 1.573716 0.695173 0.624674 -2.639478 0.362220 -0.020023 3.352145 1.631841 0.420088 -0.036651 -1.940546 1.957994 -1.537823 2.251020 -3.594216 -1.053671 0.540959 -1.605265
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_sel/input_nd_i 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
assert_wb_dma_ch_sel/input_req_i 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_rf/reg_ch_rl 2.209885 0.904992 1.125553 0.100033 -1.684525 1.343930 -2.562086 -1.076223 0.472730 -0.320082 -0.780679 -3.327350 -2.818792 4.012657 0.108178 3.861164 -1.161313 -1.472935 -0.487504 1.364500
wb_dma_de/reg_paused -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_wb_if/wire_mast_drdy 0.904489 0.196736 -3.435233 -0.053510 1.178840 2.438819 -3.797578 -1.541326 -5.268422 0.463723 3.189631 2.514659 0.587119 2.708035 -0.180454 -2.499102 0.673644 -0.497504 4.202145 -2.108424
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 1.901933 1.007338 0.831982 -0.394972 -1.524283 2.277852 1.077241 -1.112331 0.114256 -1.171029 1.189550 -0.801296 -1.511784 3.794637 -1.231730 2.644324 2.111144 1.351002 0.954994 -2.578505
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_sel/assign_100_valid/expr_1 2.175533 -0.968582 -0.415409 -3.090062 -2.605338 -0.482915 -0.508884 2.361418 -0.115793 0.118132 -0.501404 -1.289511 3.601723 4.501672 -0.656634 1.271096 4.578053 -1.028694 1.025822 -1.403578
wb_dma_wb_if/inst_u1 -1.339484 -0.110746 -1.075974 -3.225658 0.026757 -2.271690 2.164459 0.147484 1.853656 -2.458272 2.019358 0.437924 4.071315 -1.914451 -0.746177 -2.391606 1.833947 1.024910 1.387188 -0.686152
wb_dma_wb_if/inst_u0 2.226437 3.816195 -2.206709 1.407063 0.856135 0.355945 0.661722 -1.502274 -4.184356 -2.421661 2.028331 3.355323 2.118541 3.124077 -0.912937 -1.245563 1.493242 2.054948 2.894459 1.627033
wb_dma_ch_sel 2.878133 1.330788 -1.076969 -3.697752 -0.258139 -0.116540 -1.002555 1.938484 -0.289121 2.608527 -3.969206 2.056963 0.731930 0.276946 -1.503040 0.476862 0.757670 -1.018996 0.620189 -1.691758
wb_dma_rf/input_de_csr_we 3.708637 2.179039 0.217883 2.222675 1.277877 4.356453 1.582914 -1.412137 -3.040621 1.312557 -1.181872 2.582514 -1.306286 0.018320 -1.272309 0.895556 2.156266 1.921283 1.659582 -2.827739
wb_dma_rf/wire_ch0_adr0 -0.432297 -2.832705 0.367008 -3.070847 -3.027100 0.629125 -1.960523 0.556786 1.096046 1.603227 0.141384 -1.129279 -2.490939 6.882583 0.558216 1.780962 -0.965013 0.428723 0.283333 0.219412
wb_dma_rf/wire_ch0_adr1 0.331072 -0.955974 1.976833 2.979026 -0.454083 -1.067634 -0.072352 0.010659 1.577099 -3.060401 3.872845 -2.919824 1.904730 0.793844 1.079844 0.131343 2.184082 -1.941874 0.212632 1.104856
wb_dma_de/always_9/stmt_1/expr_1 2.553830 -1.104106 0.380089 3.838403 3.771568 2.020899 -0.870324 2.708812 -0.556183 1.579349 -2.538400 -2.473788 1.134391 0.475138 1.435179 1.629812 -1.120335 -1.213919 0.578167 0.170776
wb_dma_ch_sel/always_42/case_1/cond 2.788575 2.351219 -0.246309 -2.200503 -0.506256 2.539094 -1.229823 -2.489872 0.619674 0.414799 -1.346438 1.274552 -3.263290 -0.745105 -1.287968 2.078379 -1.395761 0.613709 0.485153 -1.084630
wb_dma_wb_slv/input_wb_cyc_i 0.996731 1.306644 -0.985791 1.785225 1.401760 2.675872 2.794020 3.511242 -1.927761 -4.677005 0.994613 -2.947258 1.828289 1.494806 -0.451829 -1.555540 -2.605866 3.881776 2.949536 2.854385
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_de/reg_tsz_cnt 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_sel/reg_ndr 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_de/assign_83_wr_ack/expr_1 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_de/reg_de_txsz_we 2.963202 1.205398 1.838401 3.391593 2.767080 2.385786 -0.580258 0.573136 -0.646171 0.068008 0.089133 -1.851395 0.150478 0.272531 0.373033 -0.104258 -0.422120 -2.145074 1.989801 1.767364
wb_dma_ch_rf/reg_pointer_sr -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_rf/input_de_adr1_we -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.759852 -4.538392 -0.941527 -2.809893 2.825490 2.016289 -1.181523 3.425432 1.731900 4.236397 -3.061395 1.951979 2.021567 -1.236558 1.938736 -0.834481 0.582488 0.222128 1.586249 -2.503786
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/always_43/case_1/cond 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_rf/reg_ch_adr0_r -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_pri_enc/input_valid -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_pri_enc/reg_pri_out1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.002952 -0.440546 -0.478167 2.876264 -0.694874 0.970658 -0.490673 -3.159190 -2.245117 1.896054 2.844731 -0.815044 1.439545 3.664115 -1.548842 1.495435 0.271160 0.315702 2.233817 -0.614764
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -1.426678 -0.159773 0.801183 0.660535 -1.176861 1.024022 0.868906 -4.170865 1.394734 2.620746 0.438174 1.053072 -1.918288 0.609285 -1.590043 2.927492 -1.486273 2.051080 0.646317 -1.030240
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.014033 -1.420458 0.466615 -1.709922 0.269207 1.720075 1.720351 -0.898070 2.259349 -1.637514 3.588029 2.658432 -0.448186 -2.794768 0.213770 -1.726926 2.191417 1.676162 1.135986 -3.353673
wb_dma_ch_sel/input_req_i 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_rf/assign_4_dma_abort/expr_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/always_1/case_1/stmt_8 -1.014738 -2.191628 2.195973 -1.038976 0.255604 0.624057 0.522775 -1.044883 1.070613 2.877663 -1.850459 -0.650276 -2.533586 0.734695 1.824010 1.083073 0.334954 0.562351 0.629028 -0.161854
wb_dma_ch_rf/wire_ptr_inv 0.797250 -1.364450 1.558530 1.989360 1.720127 2.093907 2.672513 -0.220193 1.886393 1.272813 1.273657 1.006511 0.962690 -1.480222 -0.705220 1.061515 2.320797 0.889459 1.300547 -4.128822
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.065960 -1.141911 0.120117 -0.741138 0.729273 -0.565259 -1.583966 1.205950 1.468592 -1.629985 2.634524 2.150939 -0.589591 1.177454 1.579786 -1.880913 -1.347478 -0.415227 2.249598 1.216632
wb_dma_ch_sel/assign_138_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_rf/always_1/case_1/stmt_1 -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma_rf/always_1/case_1/stmt_6 -2.231644 -2.935633 1.609352 0.675190 0.994414 -1.576550 1.990128 3.460247 2.595256 -1.203423 1.593400 -3.530108 -2.140953 3.730699 0.013044 -0.187550 -3.718903 -0.541057 -0.234761 -1.372263
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_sel/always_43/case_1 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_sel/assign_9_pri2 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_pri_enc_sub/always_1/case_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_rf/always_2/if_1 2.898528 3.035041 1.586976 -1.961015 -2.318480 -2.361866 -1.954750 -0.422784 0.874084 -0.710881 -0.642732 3.842203 -4.510409 1.234360 -0.661623 0.575400 -0.751074 -1.844007 1.191059 -0.169468
wb_dma/wire_dma_abort 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_wb_if/input_wb_stb_i 1.735739 0.131096 1.442742 0.395252 -0.927331 -1.186607 -0.563062 2.711652 0.621265 -3.055898 2.350002 -1.772205 -0.050006 6.013586 0.543631 0.417992 0.420209 -1.463813 1.669241 1.154227
wb_dma_rf/input_de_txsz 3.313084 -0.142287 0.543225 3.543541 3.346046 2.763349 -0.271518 2.066787 -1.152667 1.418745 -2.247343 -1.219675 0.623836 -0.085688 0.694469 1.463543 0.154429 -0.993716 0.650576 -1.114991
wb_dma_ch_pri_enc/wire_pri3_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/wire_gnt_p1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/wire_gnt_p0 2.313052 0.297930 0.437840 -1.010404 -1.073690 2.906386 4.659138 1.028459 -0.450299 -0.405585 -0.702432 0.830151 2.740171 -0.479164 -1.752207 0.044753 5.524588 3.076567 0.586342 -2.795699
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma/input_wb0_err_i 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/always_44/case_1/stmt_4 -2.348049 -1.594795 0.268775 -0.630436 -1.223786 1.431225 2.619276 -0.417057 1.300773 -0.382202 1.377900 0.132630 -2.617334 1.600672 -0.799003 1.519235 -0.056819 3.247486 -1.171881 -4.172710
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.317903 -0.811124 1.076489 -2.096027 -2.470396 1.351549 1.126289 -1.643909 0.971655 0.182904 0.089998 -1.429912 -1.253295 4.015099 0.332340 1.307723 0.238810 2.874149 1.870430 2.879029
wb_dma_wb_mast/wire_wb_data_o 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma_de/always_6/if_1/if_1/stmt_1 2.114497 -1.467377 0.409229 2.888646 5.129457 0.531990 0.430331 3.141492 1.567417 1.803254 -1.522477 0.955489 1.829774 -2.547466 1.057844 0.263378 -0.673352 -1.237008 0.904116 -2.288208
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_sel/always_38/case_1/cond 5.164111 0.372179 -0.664216 -1.593949 0.469488 -0.331868 -2.591244 0.536068 1.707159 -1.600468 -1.137462 0.035308 2.513604 0.423862 1.480243 2.545321 1.638496 -1.070443 1.654646 0.471174
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.669321 1.096285 0.685957 1.904195 0.517155 1.990236 -1.315864 -4.715617 0.262092 -0.556872 2.422620 -1.285461 1.962218 -1.006550 0.285450 1.540345 1.387968 -0.382867 2.996350 2.187128
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.313084 -0.142287 0.543225 3.543541 3.346046 2.763349 -0.271518 2.066787 -1.152667 1.418745 -2.247343 -1.219675 0.623836 -0.085688 0.694469 1.463543 0.154429 -0.993716 0.650576 -1.114991
wb_dma_de/assign_4_use_ed 0.629556 -2.090422 1.594864 -2.730479 -0.193356 2.501084 0.421262 -0.545110 -1.108867 7.215353 -2.438323 3.708874 -2.680079 4.520224 -0.602631 -1.697659 0.925887 0.865758 2.936901 -1.454557
assert_wb_dma_wb_if/assert_a_wb_stb -1.413926 -2.594717 1.017101 3.145912 0.020467 2.103149 0.885067 0.515506 0.281072 0.344491 2.162049 0.755444 -1.650336 -1.394956 0.649397 -0.803975 -1.418118 1.959714 0.796495 -0.805254
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 4.101691 -0.709024 1.443035 1.735007 2.528987 1.680187 -0.657921 3.121492 0.987353 0.948633 -1.333390 -0.245918 -0.403153 1.760624 0.705461 1.813783 0.290405 -1.753753 1.394557 -2.356168
wb_dma_ch_sel/assign_132_req_p0 3.595637 0.825946 1.660836 -0.403205 -0.269577 1.513728 2.030108 4.302621 -1.165246 -1.744007 0.178620 -0.799483 0.519622 1.173383 -1.110348 -1.631045 4.802252 -2.169969 -0.161430 -3.226033
wb_dma_ch_rf/always_25/if_1 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_de/wire_rd_ack 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma/wire_slv0_adr 0.250364 -0.815165 2.327186 -4.953271 -1.876333 -1.262446 -0.918126 2.206058 4.290511 -1.218145 1.859407 -0.797076 -0.912973 1.029292 0.356602 -3.943273 -2.466041 -2.061730 2.224901 5.505881
wb_dma_rf/input_dma_busy 0.094735 -0.076016 1.508453 0.747630 2.816579 -0.370130 0.609048 1.781632 3.479713 1.644695 -1.793638 -2.491573 -2.346606 -0.035252 -1.083563 2.073572 -3.266578 -2.260195 -1.790380 -2.938574
wb_dma_ch_sel/assign_96_valid/expr_1 4.694595 -0.039920 -2.401993 -3.392443 -2.689589 -1.549051 -2.809073 -0.478748 -1.514283 0.120818 -0.231057 3.332734 0.452673 6.445956 -0.124419 0.602475 2.048015 -0.211840 0.829116 -0.053967
wb_dma_ch_sel/always_4/stmt_1 5.164111 0.372179 -0.664216 -1.593949 0.469488 -0.331868 -2.591244 0.536068 1.707159 -1.600468 -1.137462 0.035308 2.513604 0.423862 1.480243 2.545321 1.638496 -1.070443 1.654646 0.471174
wb_dma_rf/wire_pointer2_s -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_de/reg_chunk_dec 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_de/reg_chunk_cnt_is_0_r 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma/wire_wb0_cyc_o -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.429823 1.626192 -1.529364 -3.867255 0.413195 0.526605 3.723672 -0.518466 0.537052 1.065935 -0.322733 2.096470 3.144367 -0.114949 -3.186534 -0.397134 2.256982 2.949927 1.520524 -3.064397
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.198222 1.892587 -0.282244 -3.661510 0.649759 5.097821 2.090659 1.060001 -1.641380 0.611819 -0.983909 2.041262 -0.982247 -1.380057 -2.117199 -3.288580 2.884495 1.070274 1.609620 -2.433091
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_rf/reg_ch_adr1_r -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma/input_wb0_cyc_i 0.982620 2.237805 0.212989 0.449874 4.556624 1.767533 4.510539 1.007550 -1.004815 -3.094239 0.442476 -2.893813 2.195692 4.342199 -0.084758 -0.879573 -1.200978 2.124227 1.904132 3.435174
wb_dma_ch_sel/always_8/stmt_1 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.625660 1.447445 0.556581 1.059979 -0.008280 3.547464 0.323170 -4.512035 -0.418895 1.388797 0.322748 0.687808 -0.991830 -1.168455 -1.276882 2.082989 0.835983 1.353688 1.554347 -0.981738
wb_dma_wb_slv -1.339484 -0.110746 -1.075974 -3.225658 0.026757 -2.271690 2.164459 0.147484 1.853656 -2.458272 2.019358 0.437924 4.071315 -1.914451 -0.746177 -2.391606 1.833947 1.024910 1.387188 -0.686152
wb_dma_de/inst_u0 -1.713476 -4.401295 -1.678349 -1.077393 -2.292050 1.456743 -0.090400 -0.913776 2.315354 0.508251 1.061289 -0.194210 0.758439 2.230115 0.684705 3.724360 -0.372190 3.995590 -1.242948 -2.236914
wb_dma_de/inst_u1 -0.842654 -4.639462 -0.108267 2.678285 1.524561 0.636609 1.901947 1.790083 2.219000 1.506387 0.405854 0.344924 3.866817 -0.080829 1.529694 1.256119 -0.268401 2.789733 1.246813 0.065910
wb_dma_pri_enc_sub/input_pri_in 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.963202 1.205398 1.838401 3.391593 2.767080 2.385786 -0.580258 0.573136 -0.646171 0.068008 0.089133 -1.851395 0.150478 0.272531 0.373033 -0.104258 -0.422120 -2.145074 1.989801 1.767364
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_sel/assign_146_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/assign_101_valid/expr_1 2.175533 -0.968582 -0.415409 -3.090062 -2.605338 -0.482915 -0.508884 2.361418 -0.115793 0.118132 -0.501404 -1.289511 3.601723 4.501672 -0.656634 1.271096 4.578053 -1.028694 1.025822 -1.403578
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_de/reg_de_adr1_we -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.429711 2.288529 -1.239167 -1.137095 -1.603754 -0.935531 -0.043298 -2.799616 0.893775 -3.255954 1.329537 2.741408 2.535500 0.998090 -0.052354 2.375850 1.855548 2.816952 2.697898 1.481901
wb_dma_ch_sel/always_46/case_1 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_rf/assign_11_ch_csr_we 2.267950 -0.204959 -1.776911 -4.740009 0.509011 0.420812 2.734289 3.942549 -0.932515 -1.155087 -1.562273 0.095279 3.607419 1.595473 -0.995184 -2.272688 3.349400 1.357773 1.085375 -2.022687
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 2.387203 0.181885 1.384658 3.997245 3.139793 3.232605 -0.805937 -1.403614 0.236489 2.425706 -1.385377 -1.095941 -0.627924 -2.205983 0.318363 2.488332 -0.805228 -1.252330 0.671932 -0.793152
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma/wire_de_adr0_we 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_wb_slv/wire_rf_sel 0.042336 4.369318 2.016180 1.917603 0.651328 -3.077551 2.372929 4.048193 0.239247 -3.439078 1.152696 -0.145580 -2.669247 5.264113 -2.081294 0.348236 -1.086303 -1.643211 -0.742639 -1.896384
assert_wb_dma_wb_if -1.413926 -2.594717 1.017101 3.145912 0.020467 2.103149 0.885067 0.515506 0.281072 0.344491 2.162049 0.755444 -1.650336 -1.394956 0.649397 -0.803975 -1.418118 1.959714 0.796495 -0.805254
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_sel/assign_120_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma/wire_wb1s_data_o 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma_de/wire_adr0_cnt_next1 -1.713476 -4.401295 -1.678349 -1.077393 -2.292050 1.456743 -0.090400 -0.913776 2.315354 0.508251 1.061289 -0.194210 0.758439 2.230115 0.684705 3.724360 -0.372190 3.995590 -1.242948 -2.236914
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma/wire_pt0_sel_o 0.200130 -1.638013 -0.797625 2.071313 2.608721 4.140926 2.171765 0.334404 -0.864380 0.738149 0.454934 -1.196888 3.099302 1.951692 0.533091 -0.063566 -0.690126 3.630795 2.753349 2.088707
wb_dma/wire_pt0_sel_i -0.670727 -2.805149 0.181945 1.772981 0.668866 1.132788 -0.674986 0.647195 1.448341 0.051964 1.931783 2.070340 -1.914887 -2.801471 1.400676 -1.246163 -2.561053 1.294716 0.918322 -0.732063
wb_dma_ch_rf/always_11 2.621338 -1.546870 0.143962 0.817867 3.069489 0.067051 0.801398 4.529911 1.727374 -1.432704 0.937455 2.860058 -0.020630 0.872201 1.304138 -0.573075 -0.226521 0.542344 1.872208 -3.451101
wb_dma_ch_rf/always_10 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_rf/always_17 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_rf/always_19 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_ch_rf/input_de_csr_we 3.708637 2.179039 0.217883 2.222675 1.277877 4.356453 1.582914 -1.412137 -3.040621 1.312557 -1.181872 2.582514 -1.306286 0.018320 -1.272309 0.895556 2.156266 1.921283 1.659582 -2.827739
wb_dma_ch_sel/assign_147_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.223728 -1.091679 1.278717 0.891300 1.181277 -0.018210 -0.049191 2.971458 1.104423 -1.056913 1.023362 -0.384603 -0.929887 2.915760 1.045937 -0.165293 -0.641623 -0.800756 1.153547 -0.536399
wb_dma_wb_if/wire_slv_dout 0.035038 1.513780 1.169187 -2.406305 -3.923373 -1.683011 -1.077018 -0.479581 -0.583926 -2.026970 3.928961 -1.604196 1.080892 6.074292 -1.606515 -2.671496 0.762034 -2.049127 4.008699 4.880446
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 3.528759 2.012384 -0.008092 -0.310740 1.362767 -0.589560 -3.978519 -0.215277 0.267233 0.201239 -0.469317 1.910727 -0.104258 0.937518 0.939399 0.785091 -1.678575 -2.119197 3.911540 2.275977
wb_dma/wire_pointer 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_de/assign_75_mast1_dout/expr_1 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma/wire_ch3_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_ch_rf/assign_27_ptr_inv 0.797250 -1.364450 1.558530 1.989360 1.720127 2.093907 2.672513 -0.220193 1.886393 1.272813 1.273657 1.006511 0.962690 -1.480222 -0.705220 1.061515 2.320797 0.889459 1.300547 -4.128822
wb_dma_de/reg_adr1_inc -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_sel/input_ch6_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_de/input_mast0_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/assign_68_de_txsz/expr_1 3.310227 0.241686 0.417195 3.453490 3.741203 1.857859 -1.937567 0.306910 -0.313773 1.741071 -2.516216 -3.165751 1.849199 -0.426615 1.099167 2.556965 -0.318802 -2.346109 1.084819 0.769429
wb_dma/wire_ch2_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_rf/input_ndnr 3.221190 -0.029797 0.746533 1.854334 2.043789 3.494260 2.097913 0.076527 -0.473509 0.473392 0.583374 0.755166 2.504957 -1.039250 -0.503781 0.294666 4.044415 0.838680 2.478890 -2.866259
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_de/always_19/stmt_1 -0.210081 -0.052301 -2.536360 -0.197758 0.048867 -0.336344 2.814165 1.175083 1.784938 -2.374623 -1.052334 0.139743 1.244487 3.873574 -0.334852 4.184106 -2.345523 6.596788 1.162947 -0.938243
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.249472 -0.290531 1.801116 0.058361 -0.073872 0.986528 -2.601778 -0.235599 0.938955 0.614469 0.823039 -0.546635 -1.462657 1.680476 0.751211 0.033684 -0.652275 -2.773066 1.529762 1.909640
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.290087 -4.547529 1.240394 -2.112605 -2.685982 0.954053 -1.864190 1.010754 4.556459 2.615946 1.743470 1.060954 1.973997 -0.450647 -0.558481 -0.268247 0.061877 -1.940238 1.459075 1.390985
wb_dma_ch_sel/assign_139_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_de/assign_78_mast0_go/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma/assign_6_pt1_sel_i 0.200130 -1.638013 -0.797625 2.071313 2.608721 4.140926 2.171765 0.334404 -0.864380 0.738149 0.454934 -1.196888 3.099302 1.951692 0.533091 -0.063566 -0.690126 3.630795 2.753349 2.088707
wb_dma/wire_mast1_adr -0.210081 -0.052301 -2.536360 -0.197758 0.048867 -0.336344 2.814165 1.175083 1.784938 -2.374623 -1.052334 0.139743 1.244487 3.873574 -0.334852 4.184106 -2.345523 6.596788 1.162947 -0.938243
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_wb_slv/input_wb_stb_i 1.735739 0.131096 1.442742 0.395252 -0.927331 -1.186607 -0.563062 2.711652 0.621265 -3.055898 2.350002 -1.772205 -0.050006 6.013586 0.543631 0.417992 0.420209 -1.463813 1.669241 1.154227
wb_dma_de/reg_adr1_cnt -0.583376 -3.272379 0.480976 3.123771 0.279708 -1.090074 2.063935 1.538133 2.188950 -0.235501 1.581713 -0.485484 5.008686 0.709992 0.851225 1.799560 1.294065 1.577956 1.113610 0.285846
wb_dma_ch_sel/always_42/case_1/stmt_4 1.625660 1.447445 0.556581 1.059979 -0.008280 3.547464 0.323170 -4.512035 -0.418895 1.388797 0.322748 0.687808 -0.991830 -1.168455 -1.276882 2.082989 0.835983 1.353688 1.554347 -0.981738
wb_dma_ch_sel/always_42/case_1/stmt_2 1.912657 0.838748 0.416992 2.009205 2.539477 1.855206 -0.652633 -2.499902 0.963417 -0.642247 1.971182 2.183218 -0.346119 -3.045292 0.744879 0.081374 -0.638544 0.395982 2.541902 -0.009179
wb_dma_ch_sel/always_42/case_1/stmt_3 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_sel/always_42/case_1/stmt_1 4.081493 -1.663969 0.343572 -1.563740 1.151763 6.202177 -0.784494 4.477749 -2.873451 3.882313 -4.749827 -0.301138 -1.739036 2.275571 0.914817 -1.489190 0.339160 0.038780 0.845368 0.444928
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -4.072657 -2.481917 1.803878 2.089763 -1.636548 1.150636 -0.193224 -3.125805 0.826116 1.230918 3.346560 -1.758777 -3.046792 1.275964 0.237732 0.566087 -1.331707 -0.253973 -0.278393 -0.097203
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 1.623829 -0.134679 2.822181 1.041559 -2.616480 2.422987 2.583460 3.178723 1.849694 0.659322 -0.918974 -2.604489 1.337540 2.503580 -2.025011 1.227756 0.461509 0.242663 0.181148 3.136642
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.409407 -4.392680 0.641846 -1.514527 -2.199524 2.535244 -0.831775 1.873344 3.896317 2.595317 1.627855 1.072706 2.602708 -0.708271 -1.283900 -1.228286 -1.373783 -0.696440 1.843403 2.500467
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.221190 -0.029797 0.746533 1.854334 2.043789 3.494260 2.097913 0.076527 -0.473509 0.473392 0.583374 0.755166 2.504957 -1.039250 -0.503781 0.294666 4.044415 0.838680 2.478890 -2.866259
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 1.086258 -3.009424 -0.405120 0.769716 2.030425 2.651756 1.654830 5.522347 -0.880277 0.146645 -0.619144 0.691051 -0.456538 2.723015 1.239157 -1.385269 -0.271569 2.068388 0.684160 -2.452923
wb_dma/wire_txsz 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_de/always_14/stmt_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_wb_slv/reg_rf_ack 1.735739 0.131096 1.442742 0.395252 -0.927331 -1.186607 -0.563062 2.711652 0.621265 -3.055898 2.350002 -1.772205 -0.050006 6.013586 0.543631 0.417992 0.420209 -1.463813 1.669241 1.154227
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 5.164111 0.372179 -0.664216 -1.593949 0.469488 -0.331868 -2.591244 0.536068 1.707159 -1.600468 -1.137462 0.035308 2.513604 0.423862 1.480243 2.545321 1.638496 -1.070443 1.654646 0.471174
wb_dma/wire_de_csr_we 3.708637 2.179039 0.217883 2.222675 1.277877 4.356453 1.582914 -1.412137 -3.040621 1.312557 -1.181872 2.582514 -1.306286 0.018320 -1.272309 0.895556 2.156266 1.921283 1.659582 -2.827739
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_wb_slv/assign_1_rf_sel/expr_1 0.042336 4.369318 2.016180 1.917603 0.651328 -3.077551 2.372929 4.048193 0.239247 -3.439078 1.152696 -0.145580 -2.669247 5.264113 -2.081294 0.348236 -1.086303 -1.643211 -0.742639 -1.896384
wb_dma/wire_ch1_txsz -0.056604 -0.434967 -0.313083 1.218344 1.617341 1.671381 -0.964508 -3.307640 1.094692 -0.414893 2.768637 1.637307 -0.064420 -1.533108 1.077544 -0.369613 -2.380755 1.524130 2.514541 2.547148
wb_dma_rf/inst_u9 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u8 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u7 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_rf/inst_u6 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_rf/inst_u5 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_rf/inst_u4 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_rf/inst_u3 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_rf/inst_u1 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_rf/inst_u0 2.276763 0.269268 -0.522507 -4.008340 -1.305176 -1.488824 -1.366741 2.480356 0.244899 1.080453 -3.194595 0.360524 1.538728 1.379802 -0.081397 0.006352 1.006486 -1.338415 0.449140 0.965974
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 2.332482 -4.424122 -0.186746 -1.209622 2.361455 0.731999 -0.114367 5.177136 1.140909 3.619725 -2.872333 2.858833 3.078091 -1.178682 1.796610 -1.496084 1.587963 -0.483025 1.001240 -2.126143
wb_dma_inc30r/assign_2_out -1.036858 -5.654711 0.694581 2.885928 1.984907 0.198396 1.597216 2.257808 2.109134 3.329639 -1.435453 0.426785 2.816966 0.112145 2.807333 1.751680 -0.407682 2.157326 0.135692 0.316228
wb_dma/wire_mast1_din 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma_ch_sel/assign_2_pri0 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_rf/input_de_adr0_we 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_wb_mast/always_1/if_1/stmt_1 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_ch_sel/always_48/case_1/cond 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_rf/input_wb_rf_we 2.572913 0.426505 -1.447121 -4.470824 -0.386971 -1.142005 0.818511 0.297523 1.393163 -3.941539 -0.370346 -2.638737 2.848302 -1.083752 0.087168 -0.513039 4.253504 -0.538621 -1.639636 -1.753680
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/assign_7_pt0_sel_i -0.670727 -2.805149 0.181945 1.772981 0.668866 1.132788 -0.674986 0.647195 1.448341 0.051964 1.931783 2.070340 -1.914887 -2.801471 1.400676 -1.246163 -2.561053 1.294716 0.918322 -0.732063
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.797250 -1.364450 1.558530 1.989360 1.720127 2.093907 2.672513 -0.220193 1.886393 1.272813 1.273657 1.006511 0.962690 -1.480222 -0.705220 1.061515 2.320797 0.889459 1.300547 -4.128822
wb_dma_wb_mast/wire_mast_pt_out -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
assert_wb_dma_ch_arb/input_state 2.656806 -2.267824 1.060390 0.916898 1.763052 0.720905 0.417495 4.984560 1.248739 -0.849497 0.638220 0.326650 -0.309996 3.946296 1.307667 0.351815 0.501057 -0.288816 1.625147 -2.791450
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_de/always_8/stmt_1/expr_1 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma/wire_ch0_csr 5.451508 0.335308 -3.049555 -2.326424 0.666056 1.733730 -2.503623 3.409049 1.043297 0.448884 -2.936448 2.468690 2.036660 -0.348226 -0.289099 0.935592 -3.462779 1.130190 1.040675 2.005551
wb_dma_de/assign_69_de_adr0/expr_1 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_wb_slv/wire_pt_sel -0.882164 -1.194113 -1.817580 2.621234 5.768696 2.045934 2.000281 2.746465 -0.655560 -1.398076 1.257761 0.028860 1.936306 -0.675729 1.027583 -2.794327 -5.012161 3.100255 2.808259 1.510027
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 2.158206 2.326267 1.161222 -0.501709 -1.862246 -1.728650 -1.952239 0.188034 -0.380221 1.723745 -0.691619 5.591099 -2.514128 1.998933 -0.971880 0.940508 -0.715116 -0.988480 3.156736 -0.192301
wb_dma_ch_sel/wire_de_start 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_wb_mast/assign_3_mast_drdy 0.904489 0.196736 -3.435233 -0.053510 1.178840 2.438819 -3.797578 -1.541326 -5.268422 0.463723 3.189631 2.514659 0.587119 2.708035 -0.180454 -2.499102 0.673644 -0.497504 4.202145 -2.108424
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_de/always_5/stmt_1 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/input_mast1_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/reg_mast0_adr -1.111232 -0.473920 0.176767 4.640355 -1.066262 0.138140 0.003212 -1.603909 -2.561265 0.379423 3.319774 -1.636018 2.907163 3.942057 -1.170758 1.618329 1.581688 -0.542199 1.672304 0.012478
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 2.421319 2.316492 -0.182944 0.893010 -0.430740 4.302880 0.140102 -3.145963 -2.148551 -2.818901 2.518743 -0.995652 -0.141554 1.264537 -0.304353 0.521446 1.835758 2.026985 2.419180 1.266685
wb_dma_ch_rf/assign_15_ch_am0_we -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_rf/inst_u2 2.209278 -0.688612 -2.067673 -3.255854 -1.341531 2.993766 -0.734851 -1.220322 -1.836103 1.052622 -0.639603 0.571965 2.187740 -1.134753 -0.768234 -0.688854 4.387615 -0.100101 0.051090 -2.322540
wb_dma_ch_rf/wire_ch_adr1_dewe -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_rf/always_17/if_1 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_de/assign_71_de_csr 1.625660 1.447445 0.556581 1.059979 -0.008280 3.547464 0.323170 -4.512035 -0.418895 1.388797 0.322748 0.687808 -0.991830 -1.168455 -1.276882 2.082989 0.835983 1.353688 1.554347 -0.981738
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/always_42/case_1 4.164992 -0.219595 -0.432686 -2.476711 0.521119 3.864323 -0.811710 3.578416 -2.556177 3.145007 -3.918655 3.746812 -2.831981 1.994806 0.206352 -2.279611 -1.214115 0.575904 1.008391 0.796968
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_sel/always_6/stmt_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_rf/reg_ch_chk_sz_r 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_ch_sel/always_3/stmt_1 3.221190 -0.029797 0.746533 1.854334 2.043789 3.494260 2.097913 0.076527 -0.473509 0.473392 0.583374 0.755166 2.504957 -1.039250 -0.503781 0.294666 4.044415 0.838680 2.478890 -2.866259
wb_dma/wire_pointer2_s -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -2.914498 0.633671 1.409509 3.262744 3.042918 -0.910017 2.212820 0.179916 0.898627 0.495862 1.932521 1.305002 -1.756328 1.937762 -0.530906 0.516883 -2.883090 0.504414 0.595391 -1.473839
wb_dma_ch_rf/input_de_txsz 3.313084 -0.142287 0.543225 3.543541 3.346046 2.763349 -0.271518 2.066787 -1.152667 1.418745 -2.247343 -1.219675 0.623836 -0.085688 0.694469 1.463543 0.154429 -0.993716 0.650576 -1.114991
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_wb_if/input_pt_sel_i 0.403491 -3.563560 -1.901284 2.644202 1.200710 3.072139 -0.369147 1.862760 -0.356439 -0.848068 2.333754 0.892095 2.751126 -1.621887 1.758446 -2.261089 -2.136852 3.802805 3.852933 1.999299
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.021698 -0.350759 -1.493366 2.587652 0.354889 3.460569 -2.112045 -3.511556 -4.747649 1.939141 3.797091 1.041184 1.938737 1.654489 -1.077237 -1.247217 1.677195 -0.527684 3.970577 -1.161672
wb_dma/wire_mast0_go -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_1/stmt_1 2.209885 0.904992 1.125553 0.100033 -1.684525 1.343930 -2.562086 -1.076223 0.472730 -0.320082 -0.780679 -3.327350 -2.818792 4.012657 0.108178 3.861164 -1.161313 -1.472935 -0.487504 1.364500
wb_dma_ch_rf/always_10/if_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_165_req_p1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.926083 0.028273 0.663252 4.241368 2.795359 3.660675 0.638135 -1.520813 -0.683070 0.719154 0.393796 -0.466054 0.595073 -1.638729 0.328565 1.623029 0.594264 0.750664 1.411924 -1.114302
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_sel/always_2/stmt_1 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/assign_115_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.527524 -2.223788 -0.223580 -2.719144 1.933137 1.328954 -2.509649 -0.837030 1.224675 4.791055 -3.907404 1.412597 -1.424720 -1.848928 1.339977 1.829208 0.822979 -1.031105 0.156510 -4.263134
wb_dma/wire_de_txsz 3.310227 0.241686 0.417195 3.453490 3.741203 1.857859 -1.937567 0.306910 -0.313773 1.741071 -2.516216 -3.165751 1.849199 -0.426615 1.099167 2.556965 -0.318802 -2.346109 1.084819 0.769429
wb_dma_wb_slv/input_slv_pt_in -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
assert_wb_dma_ch_sel/input_ch0_csr 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.493699 -0.022110 -1.149431 2.372243 0.634847 2.340595 -2.884480 -5.142992 -2.383465 1.470264 3.374655 -0.668421 3.567477 0.653582 -0.346188 0.792342 1.464548 -0.959985 4.165697 1.040617
wb_dma_ch_sel/assign_149_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_de/wire_adr0_cnt_next -1.713476 -4.401295 -1.678349 -1.077393 -2.292050 1.456743 -0.090400 -0.913776 2.315354 0.508251 1.061289 -0.194210 0.758439 2.230115 0.684705 3.724360 -0.372190 3.995590 -1.242948 -2.236914
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 4.602370 1.097201 -0.928176 -2.207833 0.287718 -1.550129 -1.602180 2.754949 -0.806970 1.519797 -3.799522 3.813591 3.649812 0.233607 0.328786 0.699072 3.219761 -0.853817 3.330475 -0.832458
wb_dma_ch_rf/always_23/if_1/block_1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_rf/wire_ch0_txsz 4.106729 0.855097 1.788705 1.414271 3.538725 2.309365 -2.726326 -1.050894 0.444130 -0.694141 0.009370 -4.675320 0.377844 -2.006489 1.689226 -0.926479 1.146644 -4.635280 1.138517 2.033036
wb_dma_ch_sel/assign_134_req_p0/expr_1 3.595637 0.825946 1.660836 -0.403205 -0.269577 1.513728 2.030108 4.302621 -1.165246 -1.744007 0.178620 -0.799483 0.519622 1.173383 -1.110348 -1.631045 4.802252 -2.169969 -0.161430 -3.226033
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.434027 2.450052 0.992250 -2.226827 -3.030507 0.049068 -1.209872 -5.594622 1.727847 -0.476527 1.437663 -0.618869 -1.232353 2.118469 -1.434315 3.102305 1.235444 -0.158941 1.443519 1.102206
wb_dma_de/always_6/if_1/if_1 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_sel/assign_128_req_p0 3.761269 -1.919723 0.573144 2.768328 2.107270 1.980187 0.691110 6.051502 -1.550683 -0.233827 -0.458724 0.792128 1.703543 1.922265 1.125589 -1.228941 1.352857 -0.752116 1.296185 -1.466334
wb_dma_de/assign_77_read_hold/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/wire_de_adr0 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_de/wire_de_adr1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_wb_mast/always_4 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_wb_mast/always_1 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_rf/wire_ch3_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_ch_rf/reg_ptr_valid 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_sel/always_9/stmt_1 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_rf/assign_6_csr_we/expr_1 3.575139 3.064200 1.277827 -3.092241 -1.049644 -0.568507 -0.847900 -0.607951 1.378883 -1.624384 -1.057081 1.425299 -4.969594 0.462595 -0.706061 0.159079 -0.108147 -1.694725 -0.728753 -1.112725
wb_dma_ch_sel/assign_154_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 2.963202 1.205398 1.838401 3.391593 2.767080 2.385786 -0.580258 0.573136 -0.646171 0.068008 0.089133 -1.851395 0.150478 0.272531 0.373033 -0.104258 -0.422120 -2.145074 1.989801 1.767364
wb_dma/wire_ch5_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_pri_enc/wire_pri10_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_20_ch_done_we 5.373659 1.559386 -0.063174 -1.029673 1.717171 1.954318 -1.128905 1.144402 0.116016 -0.859308 -0.537964 2.202411 0.006366 0.234962 0.285968 0.240566 1.333917 -0.518746 2.785491 -1.331256
wb_dma_wb_mast/input_wb_ack_i 1.324824 4.779995 -2.530055 0.346044 2.220713 1.389828 -1.109209 -4.352623 -4.693985 -0.834649 1.922012 3.087368 0.039067 1.542015 -1.321350 -1.334902 0.782533 0.801903 3.400247 -0.282565
wb_dma_ch_rf/always_17/if_1/block_1/if_1 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_rf/input_dma_rest -1.426678 -0.159773 0.801183 0.660535 -1.176861 1.024022 0.868906 -4.170865 1.394734 2.620746 0.438174 1.053072 -1.918288 0.609285 -1.590043 2.927492 -1.486273 2.051080 0.646317 -1.030240
wb_dma_ch_sel/always_5/stmt_1 3.071440 0.031154 -0.732311 -1.856615 0.898919 -1.246022 -3.830031 -0.325051 2.852830 0.404746 -1.217666 1.553989 1.917183 0.025411 1.670129 2.805186 -1.305476 -0.613807 3.786560 1.663841
wb_dma_ch_sel/always_40/case_1 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma/wire_de_csr 1.625660 1.447445 0.556581 1.059979 -0.008280 3.547464 0.323170 -4.512035 -0.418895 1.388797 0.322748 0.687808 -0.991830 -1.168455 -1.276882 2.082989 0.835983 1.353688 1.554347 -0.981738
wb_dma_de/always_23/block_1/case_1/block_1/if_1 4.602370 1.097201 -0.928176 -2.207833 0.287718 -1.550129 -1.602180 2.754949 -0.806970 1.519797 -3.799522 3.813591 3.649812 0.233607 0.328786 0.699072 3.219761 -0.853817 3.330475 -0.832458
wb_dma_ch_sel/always_37/if_1/if_1 2.077121 1.414577 -0.759271 -7.051218 1.297987 1.873296 0.903713 0.559056 2.585882 1.962495 -3.184107 0.770746 -0.767985 -1.473120 -1.981508 -0.911888 0.581585 0.323214 0.602544 -2.934756
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_rf/always_10/if_1/if_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/input_ch3_adr0 -2.348049 -1.594795 0.268775 -0.630436 -1.223786 1.431225 2.619276 -0.417057 1.300773 -0.382202 1.377900 0.132630 -2.617334 1.600672 -0.799003 1.519235 -0.056819 3.247486 -1.171881 -4.172710
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_de/wire_de_txsz 3.310227 0.241686 0.417195 3.453490 3.741203 1.857859 -1.937567 0.306910 -0.313773 1.741071 -2.516216 -3.165751 1.849199 -0.426615 1.099167 2.556965 -0.318802 -2.346109 1.084819 0.769429
wb_dma_rf/input_de_adr1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_rf/input_de_adr0 -0.998344 -0.296208 -0.262134 -2.370734 -1.480179 0.257248 -1.348464 -0.418280 -0.269978 -0.023576 -0.661392 -1.662414 -4.054676 3.519446 0.084486 3.076124 0.092512 -0.075929 -2.062612 -4.430168
wb_dma_de/always_2/if_1 -0.692916 -2.832596 -0.127891 -3.994538 -3.511169 0.571482 -0.610819 -0.978978 2.686784 0.592667 -0.238187 -1.368691 -1.110312 3.628506 0.368288 3.476315 0.874967 1.944692 -0.887317 -1.663061
wb_dma_ch_sel/assign_102_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.452265 -0.253386 -2.095602 -5.038802 0.105108 1.008028 3.576890 1.083633 -0.381215 -1.217281 0.415481 0.562627 3.675469 1.659453 -1.526565 -2.216362 2.162298 3.379697 2.039452 -0.718541
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_wb_mast/assign_4_mast_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 2.421319 2.316492 -0.182944 0.893010 -0.430740 4.302880 0.140102 -3.145963 -2.148551 -2.818901 2.518743 -0.995652 -0.141554 1.264537 -0.304353 0.521446 1.835758 2.026985 2.419180 1.266685
wb_dma_ch_rf/always_2/if_1 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma/input_wb1_err_i 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_133_req_p0/expr_1 3.595637 0.825946 1.660836 -0.403205 -0.269577 1.513728 2.030108 4.302621 -1.165246 -1.744007 0.178620 -0.799483 0.519622 1.173383 -1.110348 -1.631045 4.802252 -2.169969 -0.161430 -3.226033
wb_dma_ch_sel/assign_136_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_ch_sel/assign_121_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_sel/assign_4_pri1 1.581325 -0.816615 0.751525 1.970108 3.265251 0.884139 0.102820 0.692659 2.327636 0.042266 1.018554 2.701406 -1.480384 -1.836113 0.945200 0.595488 -1.610909 0.303565 1.471487 -2.756494
wb_dma_de/always_2/if_1/cond 1.100471 -1.262512 -0.460891 -1.273758 -2.328984 -0.636764 -0.127897 -1.441448 3.285251 -1.367361 0.110494 -0.811379 1.124319 3.411534 0.596644 5.378393 0.338479 2.973107 0.675491 -0.097645
wb_dma_ch_rf/reg_ch_csr_r -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_wb_if/wire_slv_we 1.002224 0.503093 -2.088242 -5.281762 -1.226569 -1.230277 1.908274 -2.132712 1.944739 -4.915717 1.494534 -2.066906 2.807847 -0.701043 -0.513869 -0.373279 3.471812 1.769932 -1.195650 -1.247461
wb_dma_de/assign_70_de_adr1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_ch_sel/always_38/case_1/stmt_4 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_sel/reg_ch_sel_r 2.077121 1.414577 -0.759271 -7.051218 1.297987 1.873296 0.903713 0.559056 2.585882 1.962495 -3.184107 0.770746 -0.767985 -1.473120 -1.981508 -0.911888 0.581585 0.323214 0.602544 -2.934756
wb_dma_ch_sel/always_38/case_1/stmt_1 3.254954 1.658290 1.728751 0.710885 -0.384523 -1.724302 -1.144117 0.064829 2.411225 0.433321 -2.222881 -1.371927 3.275397 1.409759 0.092010 4.643110 0.901267 -1.429862 2.786075 2.422595
wb_dma_ch_sel/always_38/case_1/stmt_3 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_sel/always_38/case_1/stmt_2 1.912657 0.838748 0.416992 2.009205 2.539477 1.855206 -0.652633 -2.499902 0.963417 -0.642247 1.971182 2.183218 -0.346119 -3.045292 0.744879 0.081374 -0.638544 0.395982 2.541902 -0.009179
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_pri_enc/wire_pri30_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/reg_ch_sel_d 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_rf/assign_14_ch_adr0_we -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_rf/wire_ch1_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_inc30r/always_1/stmt_1/expr_1 -1.760287 -5.564172 1.830790 -0.307772 -2.818692 1.622054 0.592882 -2.592814 3.973762 2.983324 2.808142 -1.155083 3.385442 0.902266 0.942268 1.303479 2.363372 1.699104 1.889345 2.826070
wb_dma_rf/wire_pause_req 1.806474 3.727632 1.010796 -2.582821 0.266553 -2.907338 -0.113535 0.594773 2.609977 -0.276544 -1.004932 3.221658 -3.333447 0.370341 -2.037345 0.566996 -2.270318 -1.515385 1.126939 -1.909850
wb_dma_ch_sel/assign_95_valid 4.669824 -0.292509 -2.533171 -3.474427 0.062199 0.321202 -4.008804 2.499405 -1.936246 -0.431004 -1.210896 -0.152930 2.566235 4.664184 1.182715 0.009214 2.261426 -1.775861 1.970080 -0.104428
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.797250 -1.364450 1.558530 1.989360 1.720127 2.093907 2.672513 -0.220193 1.886393 1.272813 1.273657 1.006511 0.962690 -1.480222 -0.705220 1.061515 2.320797 0.889459 1.300547 -4.128822
wb_dma_ch_rf/reg_ch_stop 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_146_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/always_45/case_1/stmt_1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/input_dma_abort 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/input_adr1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/input_adr0 -2.085866 -0.241920 1.806664 -3.067549 -3.377198 1.392924 2.390299 -1.428900 0.702734 -1.142061 1.740773 -1.824386 -2.554584 2.951535 -0.729297 0.150615 1.951852 2.190263 0.623782 -0.303867
wb_dma_ch_arb/reg_next_state 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_wb_mast/input_wb_err_i 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_wb_if/wire_wbs_data_o 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma_de/assign_73_dma_busy 0.583000 2.560079 2.186335 -0.717236 3.525747 0.126731 0.587891 -0.555673 3.847838 1.399627 -1.365242 -2.872563 -2.846296 -1.502742 -2.230531 1.848476 -2.503501 -3.442518 -0.684011 -3.647887
wb_dma_de/always_22/if_1 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_rf/wire_ch2_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_de/input_de_start 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_pri_enc_sub/always_3/if_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.541333 -0.981529 1.321986 1.666965 1.383016 0.155615 -1.486756 2.435409 0.913233 0.099634 -0.471417 -1.614727 -1.180117 2.248354 1.317968 0.930167 -1.788308 -1.998010 0.253423 0.745080
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_sel/assign_132_req_p0/expr_1 3.595637 0.825946 1.660836 -0.403205 -0.269577 1.513728 2.030108 4.302621 -1.165246 -1.744007 0.178620 -0.799483 0.519622 1.173383 -1.110348 -1.631045 4.802252 -2.169969 -0.161430 -3.226033
wb_dma_ch_rf/always_25/if_1/if_1 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_ch_sel/assign_98_valid/expr_1 2.175533 -0.968582 -0.415409 -3.090062 -2.605338 -0.482915 -0.508884 2.361418 -0.115793 0.118132 -0.501404 -1.289511 3.601723 4.501672 -0.656634 1.271096 4.578053 -1.028694 1.025822 -1.403578
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.430856 1.031659 -1.281685 -2.506805 0.297078 -1.181303 0.959358 2.165124 -0.544785 2.389610 -1.677047 3.626742 3.660125 0.753018 -1.872194 -0.230065 1.919316 0.892305 2.985951 -2.350178
wb_dma_ch_sel/reg_pointer 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_wb_if/input_wb_err_i 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/input_de_csr 1.625660 1.447445 0.556581 1.059979 -0.008280 3.547464 0.323170 -4.512035 -0.418895 1.388797 0.322748 0.687808 -0.991830 -1.168455 -1.276882 2.082989 0.835983 1.353688 1.554347 -0.981738
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/input_de_adr0_we 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_sel/assign_161_req_p1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_ch_sel/assign_129_req_p0 3.761269 -1.919723 0.573144 2.768328 2.107270 1.980187 0.691110 6.051502 -1.550683 -0.233827 -0.458724 0.792128 1.703543 1.922265 1.125589 -1.228941 1.352857 -0.752116 1.296185 -1.466334
wb_dma_de/wire_de_ack 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_arb 4.084742 0.973289 -0.435970 -2.246664 -0.412082 2.132002 2.809345 2.940313 -0.825986 -1.545547 -0.978797 2.393664 1.851198 -1.079607 -1.207524 -1.365904 4.795889 1.507001 0.594373 -3.196899
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_pri_enc_sub/always_3/if_1/cond -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.797250 -1.364450 1.558530 1.989360 1.720127 2.093907 2.672513 -0.220193 1.886393 1.272813 1.273657 1.006511 0.962690 -1.480222 -0.705220 1.061515 2.320797 0.889459 1.300547 -4.128822
wb_dma/wire_de_txsz_we 2.963202 1.205398 1.838401 3.391593 2.767080 2.385786 -0.580258 0.573136 -0.646171 0.068008 0.089133 -1.851395 0.150478 0.272531 0.373033 -0.104258 -0.422120 -2.145074 1.989801 1.767364
wb_dma_ch_pri_enc/wire_pri16_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.621338 -1.546870 0.143962 0.817867 3.069489 0.067051 0.801398 4.529911 1.727374 -1.432704 0.937455 2.860058 -0.020630 0.872201 1.304138 -0.573075 -0.226521 0.542344 1.872208 -3.451101
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_pri_enc/wire_pri7_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_wb_if/wire_mast_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 2.799766 0.688584 1.523317 1.933746 2.904389 2.373092 -0.585985 -1.214979 0.327447 2.249238 -0.767924 -2.189396 2.657686 -2.254467 -0.267539 0.792340 2.433561 -2.871188 2.226081 -0.215031
wb_dma_wb_if/input_wb_cyc_i 0.996731 1.306644 -0.985791 1.785225 1.401760 2.675872 2.794020 3.511242 -1.927761 -4.677005 0.994613 -2.947258 1.828289 1.494806 -0.451829 -1.555540 -2.605866 3.881776 2.949536 2.854385
wb_dma_ch_sel/assign_97_valid 3.818523 -1.060485 -1.196218 -2.436480 -2.229038 -0.400490 -3.328830 1.804432 -1.353401 0.570705 -1.079779 -0.886067 2.382934 6.621011 0.553436 1.939389 2.730702 -1.765869 1.384137 0.244071
wb_dma/wire_mast0_drdy 0.912290 0.859453 -3.430485 -0.241631 0.856654 2.159450 -4.808635 -1.995332 -3.373676 0.167825 2.411137 0.066562 -0.613600 1.454690 -1.396834 -0.165186 -1.892391 -2.129507 2.023018 -2.755419
wb_dma_ch_pri_enc/wire_pri8_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_wb_if/wire_pt_sel_o 0.403491 -3.563560 -1.901284 2.644202 1.200710 3.072139 -0.369147 1.862760 -0.356439 -0.848068 2.333754 0.892095 2.751126 -1.621887 1.758446 -2.261089 -2.136852 3.802805 3.852933 1.999299
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_pri_enc/wire_pri22_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_ch_sel/assign_143_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/assign_135_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/wire_gnt_p0_d 2.313052 0.297930 0.437840 -1.010404 -1.073690 2.906386 4.659138 1.028459 -0.450299 -0.405585 -0.702432 0.830151 2.740171 -0.479164 -1.752207 0.044753 5.524588 3.076567 0.586342 -2.795699
wb_dma_de/assign_20_adr0_cnt_next -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.413926 -2.594717 1.017101 3.145912 0.020467 2.103149 0.885067 0.515506 0.281072 0.344491 2.162049 0.755444 -1.650336 -1.394956 0.649397 -0.803975 -1.418118 1.959714 0.796495 -0.805254
wb_dma_ch_sel/assign_153_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_de/assign_82_rd_ack/expr_1 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 5.373659 1.559386 -0.063174 -1.029673 1.717171 1.954318 -1.128905 1.144402 0.116016 -0.859308 -0.537964 2.202411 0.006366 0.234962 0.285968 0.240566 1.333917 -0.518746 2.785491 -1.331256
wb_dma_de/reg_de_csr_we 3.708637 2.179039 0.217883 2.222675 1.277877 4.356453 1.582914 -1.412137 -3.040621 1.312557 -1.181872 2.582514 -1.306286 0.018320 -1.272309 0.895556 2.156266 1.921283 1.659582 -2.827739
wb_dma/wire_wb0_ack_o -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_pri_enc/wire_pri23_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_103_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 2.209885 0.904992 1.125553 0.100033 -1.684525 1.343930 -2.562086 -1.076223 0.472730 -0.320082 -0.780679 -3.327350 -2.818792 4.012657 0.108178 3.861164 -1.161313 -1.472935 -0.487504 1.364500
wb_dma_rf/wire_ch1_txsz -0.056604 -0.434967 -0.313083 1.218344 1.617341 1.671381 -0.964508 -3.307640 1.094692 -0.414893 2.768637 1.637307 -0.064420 -1.533108 1.077544 -0.369613 -2.380755 1.524130 2.514541 2.547148
wb_dma_de/always_23/block_1/stmt_13 2.318419 0.003418 -0.264049 -1.323224 -1.167080 2.468147 -2.230926 -3.397127 2.864193 0.024009 -0.453907 -3.733427 2.251369 1.884782 0.265969 5.000824 -0.691519 1.116670 2.004090 3.948391
wb_dma_de/always_23/block_1/stmt_14 0.742200 -2.448434 1.174042 -1.164127 1.911014 1.716780 -0.973397 2.515641 0.158354 5.317257 -3.720835 -0.750550 -2.279153 0.378566 -0.025586 0.853842 1.262605 -2.997576 -1.100853 -5.997327
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 3.029901 -0.219130 0.580560 0.621470 3.130308 1.325192 0.331692 1.660659 1.248772 0.735060 -0.492543 1.898486 1.152724 -2.740755 0.331815 -0.538787 1.105360 -0.933088 1.689881 -2.303990
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_ch_rf/input_ch_sel 1.605778 5.121714 0.748005 -2.401312 1.645191 2.630843 2.096718 -2.512806 2.045403 0.465706 -2.035014 -3.423111 -2.910410 0.544867 -4.689220 2.465380 -3.908169 -0.041832 0.443926 -1.263599
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_wb_if/wire_wb_addr_o -0.722304 -2.622947 0.559133 3.136220 -0.527197 0.562892 1.922584 2.983092 -0.581563 -1.206204 2.295443 -1.173214 2.070568 3.563102 0.515214 0.061533 1.076173 1.335745 0.550353 -0.179648
wb_dma_ch_rf/wire_ch_txsz_we 2.799766 0.688584 1.523317 1.933746 2.904389 2.373092 -0.585985 -1.214979 0.327447 2.249238 -0.767924 -2.189396 2.657686 -2.254467 -0.267539 0.792340 2.433561 -2.871188 2.226081 -0.215031
wb_dma_de/assign_70_de_adr1/expr_1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_ch_sel/assign_116_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.683187 1.465710 0.702992 -1.887675 -2.236480 0.274749 -2.377212 -4.701150 1.738157 -1.508690 2.690323 -1.334783 0.186721 2.263860 -0.149852 2.514122 1.452857 -0.771709 2.606405 1.831917
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_wb_mast/wire_wb_addr_o -0.722304 -2.622947 0.559133 3.136220 -0.527197 0.562892 1.922584 2.983092 -0.581563 -1.206204 2.295443 -1.173214 2.070568 3.563102 0.515214 0.061533 1.076173 1.335745 0.550353 -0.179648
wb_dma_ch_rf/reg_ch_csr_r2 2.621338 -1.546870 0.143962 0.817867 3.069489 0.067051 0.801398 4.529911 1.727374 -1.432704 0.937455 2.860058 -0.020630 0.872201 1.304138 -0.573075 -0.226521 0.542344 1.872208 -3.451101
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_ch_sel/assign_11_pri3 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_de 2.509230 2.406637 -0.835942 -4.004726 -0.109771 -1.683996 -0.279978 1.787387 0.418543 1.214336 -2.771590 1.908216 1.397446 0.969708 -2.027647 0.341842 1.621624 -1.301663 1.191323 -2.374442
wb_dma_wb_slv/wire_wb_data_o -4.346311 -4.235026 1.206492 1.622927 1.355620 -0.999893 2.502745 2.004044 2.504680 0.315066 2.977866 -2.495583 0.040074 2.933324 0.206217 -0.237832 -3.309674 0.958082 0.795176 -0.974608
wb_dma_inc30r/always_1/stmt_1 -1.826785 -6.137251 1.206901 0.719651 -0.416782 2.275698 1.210060 -0.202264 2.691721 2.999549 0.989949 -1.287567 3.253465 0.380605 2.691775 0.526700 1.465299 2.795414 1.365585 2.897464
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/assign_127_req_p0 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_94_valid 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_pri_enc/wire_pri12_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/always_20/if_1/block_1 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 4.149428 0.059206 0.713017 -0.323869 2.037911 1.256214 -0.046192 1.273467 1.946225 -1.258602 1.683994 3.580702 -0.359000 0.090628 0.598832 -0.099321 1.084193 0.177452 3.347809 -2.758562
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_wb_if/input_slv_din -4.346311 -4.235026 1.206492 1.622927 1.355620 -0.999893 2.502745 2.004044 2.504680 0.315066 2.977866 -2.495583 0.040074 2.933324 0.206217 -0.237832 -3.309674 0.958082 0.795176 -0.974608
wb_dma_ch_sel/assign_94_valid/expr_1 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 2.934949 0.120992 2.367620 0.521187 0.623512 0.751601 -2.552929 0.595042 1.075705 -0.044356 1.294056 -0.667077 -1.167446 2.256687 0.960542 -0.561292 -0.728203 -3.421594 2.424090 2.599842
wb_dma_de/always_21 2.421319 2.316492 -0.182944 0.893010 -0.430740 4.302880 0.140102 -3.145963 -2.148551 -2.818901 2.518743 -0.995652 -0.141554 1.264537 -0.304353 0.521446 1.835758 2.026985 2.419180 1.266685
wb_dma_de/always_22 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_de/always_23 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_ch_pri_enc/wire_pri1_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/assign_78_mast0_go -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/wire_dma_done 4.432565 1.170418 -1.311631 -2.219457 0.413953 1.343540 -2.294387 -1.620041 0.879570 -0.163360 -1.983408 1.633656 0.365805 -1.021442 0.733429 2.389639 0.423482 0.687823 1.446999 0.029955
wb_dma_ch_sel/assign_150_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_rf/input_wb_rf_adr 0.250364 -0.815165 2.327186 -4.953271 -1.876333 -1.262446 -0.918126 2.206058 4.290511 -1.218145 1.859407 -0.797076 -0.912973 1.029292 0.356602 -3.943273 -2.466041 -2.061730 2.224901 5.505881
wb_dma_wb_if -1.145406 1.903046 -0.780167 -3.009119 -0.426039 -2.563804 2.336684 -0.565453 1.021519 -2.561235 1.456595 1.068538 2.287408 -1.242238 -1.276059 -1.969795 2.428936 1.166778 0.721713 -1.056369
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.708637 2.179039 0.217883 2.222675 1.277877 4.356453 1.582914 -1.412137 -3.040621 1.312557 -1.181872 2.582514 -1.306286 0.018320 -1.272309 0.895556 2.156266 1.921283 1.659582 -2.827739
wb_dma_ch_pri_enc/wire_pri25_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_wb_mast/reg_mast_cyc -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/input_wb_rf_we 1.013355 -0.873091 -1.597092 -3.699585 0.487334 -0.436772 1.894978 0.412438 0.950052 -2.028523 0.213571 -1.352755 5.346902 -1.372456 0.174729 -1.018136 5.050901 0.569376 -0.121417 -1.703378
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_rf/always_20 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_de/always_6/if_1 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_wb_slv/always_4/stmt_1 0.035038 1.513780 1.169187 -2.406305 -3.923373 -1.683011 -1.077018 -0.479581 -0.583926 -2.026970 3.928961 -1.604196 1.080892 6.074292 -1.606515 -2.671496 0.762034 -2.049127 4.008699 4.880446
wb_dma_de/assign_3_ptr_valid 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_wb_mast/input_pt_sel -0.015824 -2.383953 -1.851811 1.337148 3.364438 2.431751 0.925952 0.467055 0.148864 0.642292 2.039621 2.153330 3.618745 1.659293 1.219112 -1.348152 -2.452981 3.440782 3.810265 2.924719
wb_dma_ch_pri_enc/wire_pri15_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_wb_slv/input_wb_we_i 0.812695 -2.745379 -1.322826 -1.730896 -1.527585 -3.030887 -3.493502 2.935107 1.812605 -2.435617 3.604500 2.242110 -0.192473 5.557003 1.459342 -0.010372 -1.540606 -1.249139 0.174727 -0.742479
wb_dma_de/reg_tsz_cnt_is_0_r 3.313084 -0.142287 0.543225 3.543541 3.346046 2.763349 -0.271518 2.066787 -1.152667 1.418745 -2.247343 -1.219675 0.623836 -0.085688 0.694469 1.463543 0.154429 -0.993716 0.650576 -1.114991
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 2.233062 -3.947397 0.299358 -2.010917 2.890208 1.156599 -3.217456 1.625120 1.874354 5.059289 -3.323967 1.393910 -0.019813 -1.904278 2.467649 0.096980 0.016768 -2.473618 0.806199 -2.180720
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/wire_mast1_drdy 0.508885 -1.373984 -0.653635 -0.825891 0.693575 -1.010612 -0.963175 1.564435 1.197171 -1.200272 1.159359 2.797892 -0.947900 0.320864 1.581095 -0.955138 -1.238270 0.672741 0.927958 -0.589364
wb_dma_ch_rf/wire_ch_csr_we 2.267950 -0.204959 -1.776911 -4.740009 0.509011 0.420812 2.734289 3.942549 -0.932515 -1.155087 -1.562273 0.095279 3.607419 1.595473 -0.995184 -2.272688 3.349400 1.357773 1.085375 -2.022687
wb_dma_ch_pri_enc/inst_u9 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_8_ch_csr 1.776979 0.193489 -1.563796 -3.718982 0.285891 -0.542001 0.594350 4.033685 -0.805410 2.133317 -3.834850 1.077229 1.942262 2.126879 -1.519477 -0.227639 0.616198 -0.152894 0.430576 -1.958359
wb_dma_ch_rf/wire_this_ptr_set 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_pri_enc/inst_u5 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u4 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u7 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u6 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u0 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u3 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u2 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/wire_de_start 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_ch_sel/assign_130_req_p0/expr_1 3.761269 -1.919723 0.573144 2.768328 2.107270 1.980187 0.691110 6.051502 -1.550683 -0.233827 -0.458724 0.792128 1.703543 1.922265 1.125589 -1.228941 1.352857 -0.752116 1.296185 -1.466334
wb_dma_rf/wire_ch_stop 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_rf/input_de_adr0 -0.998344 -0.296208 -0.262134 -2.370734 -1.480179 0.257248 -1.348464 -0.418280 -0.269978 -0.023576 -0.661392 -1.662414 -4.054676 3.519446 0.084486 3.076124 0.092512 -0.075929 -2.062612 -4.430168
wb_dma_ch_rf/input_de_adr1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_wb_if/input_wbs_data_i 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_de/reg_tsz_dec 2.553830 -1.104106 0.380089 3.838403 3.771568 2.020899 -0.870324 2.708812 -0.556183 1.579349 -2.538400 -2.473788 1.134391 0.475138 1.435179 1.629812 -1.120335 -1.213919 0.578167 0.170776
wb_dma_ch_sel/input_ch0_am0 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_sel/input_ch0_am1 0.196502 -2.858108 -0.395561 0.736044 -0.584832 0.212959 -0.306020 -0.875693 2.573006 0.565931 0.025911 -0.371360 2.003660 1.138422 1.196752 4.041539 -0.237112 2.269167 0.621109 -0.167786
wb_dma_ch_sel/assign_162_req_p1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.926083 0.028273 0.663252 4.241368 2.795359 3.660675 0.638135 -1.520813 -0.683070 0.719154 0.393796 -0.466054 0.595073 -1.638729 0.328565 1.623029 0.594264 0.750664 1.411924 -1.114302
wb_dma_rf/wire_ch5_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_rf/wire_ch_am1_we 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_inc30r/wire_out -2.381074 -5.268241 -1.121854 -0.192964 -1.200427 1.411349 1.983077 1.331107 2.043709 0.929354 1.595090 0.207715 2.283888 1.484658 0.312241 1.453678 0.795208 3.834522 -0.964303 -3.021951
wb_dma_ch_pri_enc/reg_pri_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/input_wb0_we_i 0.812695 -2.745379 -1.322826 -1.730896 -1.527585 -3.030887 -3.493502 2.935107 1.812605 -2.435617 3.604500 2.242110 -0.192473 5.557003 1.459342 -0.010372 -1.540606 -1.249139 0.174727 -0.742479
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.713476 -4.401295 -1.678349 -1.077393 -2.292050 1.456743 -0.090400 -0.913776 2.315354 0.508251 1.061289 -0.194210 0.758439 2.230115 0.684705 3.724360 -0.372190 3.995590 -1.242948 -2.236914
wb_dma_ch_rf/wire_ch_txsz_dewe 2.963202 1.205398 1.838401 3.391593 2.767080 2.385786 -0.580258 0.573136 -0.646171 0.068008 0.089133 -1.851395 0.150478 0.272531 0.373033 -0.104258 -0.422120 -2.145074 1.989801 1.767364
wb_dma_de/always_22/if_1/stmt_2 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 2.013095 -1.346234 1.745819 0.793669 1.629245 -0.127135 -0.649864 4.158581 1.389666 -1.582017 1.716838 -0.421923 -1.121965 4.424495 1.579040 -0.859419 -0.918167 -1.569439 2.259809 0.019975
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_ch_sel/assign_149_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma/wire_de_ack 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_wb_mast/always_1/if_1 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_wb_if/wire_wb_cyc_o -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/assign_143_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_wb_mast/wire_mast_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma/wire_slv0_dout 0.412473 0.904815 1.861858 -1.647674 -3.366416 -0.252960 -1.890714 -0.257527 -0.025729 -0.508599 3.287262 -3.081906 1.993559 4.391135 -1.775474 -2.347923 0.735802 -3.738457 3.748657 5.452827
wb_dma_ch_sel/reg_am1 0.196502 -2.858108 -0.395561 0.736044 -0.584832 0.212959 -0.306020 -0.875693 2.573006 0.565931 0.025911 -0.371360 2.003660 1.138422 1.196752 4.041539 -0.237112 2.269167 0.621109 -0.167786
wb_dma_ch_sel/input_next_ch 4.432565 1.170418 -1.311631 -2.219457 0.413953 1.343540 -2.294387 -1.620041 0.879570 -0.163360 -1.983408 1.633656 0.365805 -1.021442 0.733429 2.389639 0.423482 0.687823 1.446999 0.029955
wb_dma_de/always_9 2.553830 -1.104106 0.380089 3.838403 3.771568 2.020899 -0.870324 2.708812 -0.556183 1.579349 -2.538400 -2.473788 1.134391 0.475138 1.435179 1.629812 -1.120335 -1.213919 0.578167 0.170776
wb_dma_de/always_8 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_wb_mast/always_1/if_1/cond 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_rf/always_1/case_1/stmt_12 -2.179735 -1.396642 2.212822 2.237948 -1.208356 0.892171 -0.800326 -1.354102 0.279704 0.932731 2.395033 -0.296475 -3.360985 1.935709 0.833765 0.075298 -1.887291 -0.273364 0.757292 1.641866
wb_dma_rf/always_1/case_1/stmt_13 -0.554721 -1.788968 1.327737 0.603473 -0.023186 -0.797352 0.460856 -1.307504 3.700915 -2.035983 1.457873 -1.064329 -1.186324 -0.653867 1.941040 2.223874 -0.999511 1.212214 -0.969021 0.247237
wb_dma_de/always_3 -0.583376 -3.272379 0.480976 3.123771 0.279708 -1.090074 2.063935 1.538133 2.188950 -0.235501 1.581713 -0.485484 5.008686 0.709992 0.851225 1.799560 1.294065 1.577956 1.113610 0.285846
wb_dma_de/always_2 -0.692916 -2.832596 -0.127891 -3.994538 -3.511169 0.571482 -0.610819 -0.978978 2.686784 0.592667 -0.238187 -1.368691 -1.110312 3.628506 0.368288 3.476315 0.874967 1.944692 -0.887317 -1.663061
wb_dma_de/always_5 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_de/always_4 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_de/always_7 3.313084 -0.142287 0.543225 3.543541 3.346046 2.763349 -0.271518 2.066787 -1.152667 1.418745 -2.247343 -1.219675 0.623836 -0.085688 0.694469 1.463543 0.154429 -0.993716 0.650576 -1.114991
wb_dma_de/always_6 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_sel/input_ch3_txsz 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_11/if_1 2.621338 -1.546870 0.143962 0.817867 3.069489 0.067051 0.801398 4.529911 1.727374 -1.432704 0.937455 2.860058 -0.020630 0.872201 1.304138 -0.573075 -0.226521 0.542344 1.872208 -3.451101
wb_dma_ch_sel/assign_147_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/always_45/case_1/cond -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/assign_68_de_txsz 3.310227 0.241686 0.417195 3.453490 3.741203 1.857859 -1.937567 0.306910 -0.313773 1.741071 -2.516216 -3.165751 1.849199 -0.426615 1.099167 2.556965 -0.318802 -2.346109 1.084819 0.769429
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_rf/always_20/if_1 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma/input_wb0s_data_i 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_de/reg_dma_done_d 4.377843 3.038579 -0.361161 -1.076329 1.158515 1.413934 -1.892939 -1.589178 -0.490189 -0.297474 -0.825625 2.082188 -0.602029 -1.161526 -0.290716 0.284545 0.399756 -0.868349 2.294032 0.283385
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_wb_slv/assign_1_rf_sel 0.042336 4.369318 2.016180 1.917603 0.651328 -3.077551 2.372929 4.048193 0.239247 -3.439078 1.152696 -0.145580 -2.669247 5.264113 -2.081294 0.348236 -1.086303 -1.643211 -0.742639 -1.896384
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.708637 2.179039 0.217883 2.222675 1.277877 4.356453 1.582914 -1.412137 -3.040621 1.312557 -1.181872 2.582514 -1.306286 0.018320 -1.272309 0.895556 2.156266 1.921283 1.659582 -2.827739
wb_dma_de/always_4/if_1/if_1/cond 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_ch_sel/assign_376_gnt_p1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/wire_wr_ack 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.926083 0.028273 0.663252 4.241368 2.795359 3.660675 0.638135 -1.520813 -0.683070 0.719154 0.393796 -0.466054 0.595073 -1.638729 0.328565 1.623029 0.594264 0.750664 1.411924 -1.114302
wb_dma_ch_arb/always_1 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_arb/always_2 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma/wire_ch0_txsz 3.790714 1.030214 0.855652 2.633697 2.345649 2.341416 -1.958764 -1.317845 -0.623107 1.347087 -1.249423 -1.724858 1.583031 -0.917882 0.610568 1.809382 0.952000 -2.245633 1.958880 1.224935
wb_dma_de/always_19 -0.210081 -0.052301 -2.536360 -0.197758 0.048867 -0.336344 2.814165 1.175083 1.784938 -2.374623 -1.052334 0.139743 1.244487 3.873574 -0.334852 4.184106 -2.345523 6.596788 1.162947 -0.938243
wb_dma_de/always_18 -1.111232 -0.473920 0.176767 4.640355 -1.066262 0.138140 0.003212 -1.603909 -2.561265 0.379423 3.319774 -1.636018 2.907163 3.942057 -1.170758 1.618329 1.581688 -0.542199 1.672304 0.012478
wb_dma_de/always_15 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_de/always_14 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/always_11 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/always_13 4.432565 1.170418 -1.311631 -2.219457 0.413953 1.343540 -2.294387 -1.620041 0.879570 -0.163360 -1.983408 1.633656 0.365805 -1.021442 0.733429 2.389639 0.423482 0.687823 1.446999 0.029955
wb_dma_de/always_12 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.888752 1.189458 0.051133 -3.185007 0.095465 -0.195716 -2.916086 1.077589 2.763860 -3.006535 1.192490 -0.746231 -4.077147 3.145601 0.309386 0.033863 -3.597855 -2.096886 -0.100238 1.014793
wb_dma_ch_sel/assign_155_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_pri_enc/wire_pri13_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/reg_read_r 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 4.272793 1.170217 -0.046342 0.915491 2.519975 2.574213 0.108990 -0.556564 0.095036 -1.525012 1.696898 3.294496 0.678003 -1.499118 0.514698 -0.400784 1.610132 1.027984 3.620980 -1.530948
wb_dma/assign_9_slv0_pt_in -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_rf/always_17/if_1/block_1 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_pri_enc/wire_pri2_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/always_11/stmt_1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_rf/wire_ch_adr1_we -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel_checker/input_ch_sel -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma_ch_sel/input_ch1_adr1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma/wire_slv0_pt_in -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_rf/always_2/if_1/if_1/cond 3.575139 3.064200 1.277827 -3.092241 -1.049644 -0.568507 -0.847900 -0.607951 1.378883 -1.624384 -1.057081 1.425299 -4.969594 0.462595 -0.706061 0.159079 -0.108147 -1.694725 -0.728753 -1.112725
wb_dma_pri_enc_sub/reg_pri_out_d 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/always_4/case_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/wire_pri29_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_de/wire_read_hold -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_rf/wire_sw_pointer 5.735768 2.063526 -0.969216 -1.549682 0.063509 -0.276978 -1.523131 -0.972272 0.930655 -3.939306 -1.752035 0.511352 0.677857 -1.776382 1.898183 2.368237 1.579083 0.450079 -0.527429 1.168469
wb_dma/wire_slv0_din -2.342629 -1.953438 3.293689 0.247185 0.171157 -1.288386 2.416559 0.697539 -0.005530 2.016207 -2.285925 -1.085824 -2.826835 1.743020 1.715106 0.673809 -1.059399 0.698015 2.479635 0.869623
wb_dma_ch_rf/input_dma_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_158_req_p1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/assign_17_ch_am1_we 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_ch_rf/assign_7_pointer_s -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_wb_slv/always_5/stmt_1 1.735739 0.131096 1.442742 0.395252 -0.927331 -1.186607 -0.563062 2.711652 0.621265 -3.055898 2.350002 -1.772205 -0.050006 6.013586 0.543631 0.417992 0.420209 -1.463813 1.669241 1.154227
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_wb_mast/assign_1 0.883728 -2.141178 -1.482202 3.458951 1.891337 0.918756 1.001226 1.015838 -0.045111 -1.803004 3.921606 2.518329 5.267949 1.040822 1.274496 -1.204899 -1.222583 2.955321 3.827039 3.523216
wb_dma_ch_sel/input_de_ack 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/reg_valid_sel 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_de/assign_63_chunk_cnt_is_0_d 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_de/assign_64_tsz_cnt_is_0_d 3.029901 -0.219130 0.580560 0.621470 3.130308 1.325192 0.331692 1.660659 1.248772 0.735060 -0.492543 1.898486 1.152724 -2.740755 0.331815 -0.538787 1.105360 -0.933088 1.689881 -2.303990
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_wb_mast/always_4/stmt_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/assign_375_gnt_p0 2.313052 0.297930 0.437840 -1.010404 -1.073690 2.906386 4.659138 1.028459 -0.450299 -0.405585 -0.702432 0.830151 2.740171 -0.479164 -1.752207 0.044753 5.524588 3.076567 0.586342 -2.795699
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma/inst_u2 2.509230 2.406637 -0.835942 -4.004726 -0.109771 -1.683996 -0.279978 1.787387 0.418543 1.214336 -2.771590 1.908216 1.397446 0.969708 -2.027647 0.341842 1.621624 -1.301663 1.191323 -2.374442
wb_dma/inst_u1 2.878133 1.330788 -1.076969 -3.697752 -0.258139 -0.116540 -1.002555 1.938484 -0.289121 2.608527 -3.969206 2.056963 0.731930 0.276946 -1.503040 0.476862 0.757670 -1.018996 0.620189 -1.691758
wb_dma/inst_u0 1.438810 -0.711668 -1.297185 -4.628431 -1.698471 -1.148914 -1.072814 0.997034 0.764607 0.120900 -2.202627 -1.420836 2.440153 0.397184 -0.055503 0.247907 2.311313 -1.250399 -0.950755 -0.229234
wb_dma/inst_u4 2.732426 0.612472 -1.654083 1.398925 0.717440 1.702844 0.072305 3.219445 -2.759896 -4.738888 2.396639 2.419743 0.964179 -0.620051 1.153095 -3.515185 0.200384 2.299589 2.717366 0.665387
wb_dma_ch_rf/assign_2_ch_adr1 -0.683566 -0.952432 2.983986 2.467404 -0.118825 -2.039288 1.525655 -0.147218 2.926807 -1.538715 4.101558 -1.733185 2.939121 -0.713567 -0.047235 -0.671295 3.137809 -2.313352 1.039157 0.113990
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_rf/wire_pointer_s -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_sel/always_40/case_1/stmt_1 1.214081 -0.530327 1.940135 0.535833 0.414270 1.916039 2.156505 -2.077662 2.353642 0.987557 2.403294 1.575413 1.103603 -1.298901 -1.190509 0.832764 3.358195 0.533160 2.460909 -3.274133
wb_dma_ch_sel/always_40/case_1/stmt_2 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma_ch_sel/always_40/case_1/stmt_4 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_pri_enc_sub 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/reg_ch_am1_r 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_de/assign_72_dma_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/reg_ptr_adr_low -2.002952 -0.440546 -0.478167 2.876264 -0.694874 0.970658 -0.490673 -3.159190 -2.245117 1.896054 2.844731 -0.815044 1.439545 3.664115 -1.548842 1.495435 0.271160 0.315702 2.233817 -0.614764
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_de/reg_state 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_ch_rf/always_26/if_1 5.735768 2.063526 -0.969216 -1.549682 0.063509 -0.276978 -1.523131 -0.972272 0.930655 -3.939306 -1.752035 0.511352 0.677857 -1.776382 1.898183 2.368237 1.579083 0.450079 -0.527429 1.168469
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.527524 -2.223788 -0.223580 -2.719144 1.933137 1.328954 -2.509649 -0.837030 1.224675 4.791055 -3.907404 1.412597 -1.424720 -1.848928 1.339977 1.829208 0.822979 -1.031105 0.156510 -4.263134
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_sel/assign_113_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_inc30r/always_1 -1.826785 -6.137251 1.206901 0.719651 -0.416782 2.275698 1.210060 -0.202264 2.691721 2.999549 0.989949 -1.287567 3.253465 0.380605 2.691775 0.526700 1.465299 2.795414 1.365585 2.897464
wb_dma_de/always_23/block_1/case_1/cond 3.894228 2.795148 -1.228090 -2.552349 1.941069 -2.305715 -1.157776 2.133609 0.434780 2.016853 -3.799853 2.860197 2.763417 -0.461227 -1.642316 0.467936 0.564605 -2.147571 2.370845 -1.658328
wb_dma_ch_sel/assign_128_req_p0/expr_1 3.761269 -1.919723 0.573144 2.768328 2.107270 1.980187 0.691110 6.051502 -1.550683 -0.233827 -0.458724 0.792128 1.703543 1.922265 1.125589 -1.228941 1.352857 -0.752116 1.296185 -1.466334
wb_dma_de/always_8/stmt_1/expr_1/expr_1 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_de/always_9/stmt_1/expr_1/expr_1 1.677590 -1.190358 -0.308308 4.101357 3.222451 2.450672 -0.027649 0.951151 -0.541234 2.025462 -2.637188 -1.556076 0.719892 -0.607352 0.837866 3.243683 -0.776740 0.528768 -0.379936 -1.934529
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.251070 0.144914 0.836782 -0.024226 -0.770863 1.689482 2.891036 2.274576 -1.200320 -2.308159 2.486816 0.573898 2.104975 1.631904 -1.006423 -1.880796 5.120564 0.506495 1.608707 -2.375615
wb_dma_ch_sel/assign_148_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma/wire_ndr 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.639530 -1.072417 1.154600 -0.810876 -0.613587 3.184847 2.465669 -1.922849 1.290381 -0.604764 3.162843 0.996427 0.475577 -1.368424 -0.772127 -0.270154 4.257848 1.683276 1.400702 -3.681190
wb_dma_rf/input_dma_done_all 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_de/assign_66_dma_done 4.432565 1.170418 -1.311631 -2.219457 0.413953 1.343540 -2.294387 -1.620041 0.879570 -0.163360 -1.983408 1.633656 0.365805 -1.021442 0.733429 2.389639 0.423482 0.687823 1.446999 0.029955
wb_dma/wire_ch4_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/input_ch3_csr 5.461417 -0.047462 -2.272310 -2.301659 -0.702932 3.163625 -3.828049 0.489848 -3.119750 0.866617 -2.756200 0.567155 0.777802 2.030740 1.233172 0.286681 1.163313 -0.292598 0.981383 2.063685
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_de/wire_adr1_cnt_next -0.842654 -4.639462 -0.108267 2.678285 1.524561 0.636609 1.901947 1.790083 2.219000 1.506387 0.405854 0.344924 3.866817 -0.080829 1.529694 1.256119 -0.268401 2.789733 1.246813 0.065910
wb_dma/wire_de_adr0 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/reg_adr0_cnt -0.692916 -2.832596 -0.127891 -3.994538 -3.511169 0.571482 -0.610819 -0.978978 2.686784 0.592667 -0.238187 -1.368691 -1.110312 3.628506 0.368288 3.476315 0.874967 1.944692 -0.887317 -1.663061
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/wire_am0 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma/wire_am1 0.196502 -2.858108 -0.395561 0.736044 -0.584832 0.212959 -0.306020 -0.875693 2.573006 0.565931 0.025911 -0.371360 2.003660 1.138422 1.196752 4.041539 -0.237112 2.269167 0.621109 -0.167786
wb_dma_ch_sel/assign_137_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/assign_140_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_rf/always_22/if_1/if_1 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_de/assign_69_de_adr0 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_de/wire_mast0_go -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_wb_slv/input_slv_din -4.346311 -4.235026 1.206492 1.622927 1.355620 -0.999893 2.502745 2.004044 2.504680 0.315066 2.977866 -2.495583 0.040074 2.933324 0.206217 -0.237832 -3.309674 0.958082 0.795176 -0.974608
wb_dma_de/always_3/if_1/if_1 -0.583376 -3.272379 0.480976 3.123771 0.279708 -1.090074 2.063935 1.538133 2.188950 -0.235501 1.581713 -0.485484 5.008686 0.709992 0.851225 1.799560 1.294065 1.577956 1.113610 0.285846
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_sel/always_47/case_1 0.196502 -2.858108 -0.395561 0.736044 -0.584832 0.212959 -0.306020 -0.875693 2.573006 0.565931 0.025911 -0.371360 2.003660 1.138422 1.196752 4.041539 -0.237112 2.269167 0.621109 -0.167786
wb_dma_ch_sel/assign_152_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_de/reg_de_adr0_we 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_sel/assign_114_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_rf/assign_4_ch_am1 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_de/wire_dma_done_all 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_wb_slv/input_wb_data_i 0.035038 1.513780 1.169187 -2.406305 -3.923373 -1.683011 -1.077018 -0.479581 -0.583926 -2.026970 3.928961 -1.604196 1.080892 6.074292 -1.606515 -2.671496 0.762034 -2.049127 4.008699 4.880446
wb_dma_de/input_nd 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/assign_126_ch_sel 3.289140 1.889979 -0.344613 -5.889934 0.852869 0.722995 1.251179 2.994649 1.966874 0.495762 -3.497796 0.537520 0.025401 -0.492589 -1.800791 -0.644530 1.454755 -0.509997 -0.134232 -2.773126
wb_dma/wire_mast1_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/wire_ptr_valid 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma/wire_ch_sel 1.605778 5.121714 0.748005 -2.401312 1.645191 2.630843 2.096718 -2.512806 2.045403 0.465706 -2.035014 -3.423111 -2.910410 0.544867 -4.689220 2.465380 -3.908169 -0.041832 0.443926 -1.263599
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.639530 -1.072417 1.154600 -0.810876 -0.613587 3.184847 2.465669 -1.922849 1.290381 -0.604764 3.162843 0.996427 0.475577 -1.368424 -0.772127 -0.270154 4.257848 1.683276 1.400702 -3.681190
wb_dma_de/always_12/stmt_1/expr_1 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma/wire_dma_req 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_sel/assign_136_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_rf/assign_5_sw_pointer 5.735768 2.063526 -0.969216 -1.549682 0.063509 -0.276978 -1.523131 -0.972272 0.930655 -3.939306 -1.752035 0.511352 0.677857 -1.776382 1.898183 2.368237 1.579083 0.450079 -0.527429 1.168469
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_ch_sel/assign_97_valid/expr_1 3.818523 -1.060485 -1.196218 -2.436480 -2.229038 -0.400490 -3.328830 1.804432 -1.353401 0.570705 -1.079779 -0.886067 2.382934 6.621011 0.553436 1.939389 2.730702 -1.765869 1.384137 0.244071
wb_dma_de/always_9/stmt_1 2.553830 -1.104106 0.380089 3.838403 3.771568 2.020899 -0.870324 2.708812 -0.556183 1.579349 -2.538400 -2.473788 1.134391 0.475138 1.435179 1.629812 -1.120335 -1.213919 0.578167 0.170776
wb_dma_de/input_pause_req 1.806474 3.727632 1.010796 -2.582821 0.266553 -2.907338 -0.113535 0.594773 2.609977 -0.276544 -1.004932 3.221658 -3.333447 0.370341 -2.037345 0.566996 -2.270318 -1.515385 1.126939 -1.909850
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.625660 1.447445 0.556581 1.059979 -0.008280 3.547464 0.323170 -4.512035 -0.418895 1.388797 0.322748 0.687808 -0.991830 -1.168455 -1.276882 2.082989 0.835983 1.353688 1.554347 -0.981738
wb_dma_de/wire_dma_busy 0.583000 2.560079 2.186335 -0.717236 3.525747 0.126731 0.587891 -0.555673 3.847838 1.399627 -1.365242 -2.872563 -2.846296 -1.502742 -2.230531 1.848476 -2.503501 -3.442518 -0.684011 -3.647887
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_pri_enc/always_2/if_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/always_6/if_1/stmt_1 2.092911 0.085711 1.556922 3.437927 4.438575 1.716854 -0.414136 0.482827 0.469684 3.398320 -2.370023 -3.516588 2.608043 -1.892909 -0.031265 1.398460 0.783916 -3.415972 1.253204 -0.340050
wb_dma_ch_rf/input_de_txsz_we 2.963202 1.205398 1.838401 3.391593 2.767080 2.385786 -0.580258 0.573136 -0.646171 0.068008 0.089133 -1.851395 0.150478 0.272531 0.373033 -0.104258 -0.422120 -2.145074 1.989801 1.767364
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_wb_if/input_wb_addr_i -1.150399 1.369857 0.945003 -5.414566 0.107017 -3.692811 -0.151377 1.611377 3.128109 -3.760420 2.226766 1.993067 -1.862667 3.370252 1.810816 -3.883904 -2.829088 0.205533 1.768707 5.317720
wb_dma_ch_sel/always_7/stmt_1 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.803773 2.289235 -0.470399 0.321263 1.944260 2.749727 0.284451 -1.647063 -0.973577 -0.320152 0.325338 5.058527 -1.652263 -2.109947 -0.339694 -0.446675 0.659237 1.816065 2.607054 -2.297083
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_rf/always_4/if_1/block_1 -4.072657 -2.481917 1.803878 2.089763 -1.636548 1.150636 -0.193224 -3.125805 0.826116 1.230918 3.346560 -1.758777 -3.046792 1.275964 0.237732 0.566087 -1.331707 -0.253973 -0.278393 -0.097203
wb_dma_de/reg_dma_abort_r 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/input_ch2_txsz 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/input_ch5_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_sel/assign_150_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_sel/assign_155_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/always_43/case_1/stmt_4 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_sel/always_43/case_1/stmt_3 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.056604 -0.434967 -0.313083 1.218344 1.617341 1.671381 -0.964508 -3.307640 1.094692 -0.414893 2.768637 1.637307 -0.064420 -1.533108 1.077544 -0.369613 -2.380755 1.524130 2.514541 2.547148
wb_dma_ch_sel/always_43/case_1/stmt_1 3.790714 1.030214 0.855652 2.633697 2.345649 2.341416 -1.958764 -1.317845 -0.623107 1.347087 -1.249423 -1.724858 1.583031 -0.917882 0.610568 1.809382 0.952000 -2.245633 1.958880 1.224935
wb_dma_de/always_19/stmt_1/expr_1 -0.210081 -0.052301 -2.536360 -0.197758 0.048867 -0.336344 2.814165 1.175083 1.784938 -2.374623 -1.052334 0.139743 1.244487 3.873574 -0.334852 4.184106 -2.345523 6.596788 1.162947 -0.938243
wb_dma_ch_rf/wire_ch_err_we 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.265242 -0.436439 1.494929 -0.177305 1.097032 -1.376005 1.636307 0.490227 3.850913 0.633095 0.826404 -0.772370 -2.949092 0.955064 -1.356591 1.095606 -3.059916 -0.436110 -1.053889 -3.042378
wb_dma_rf/wire_ch1_adr1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.233327 -0.823108 0.493998 -1.307682 -1.611184 -1.367664 -2.631669 0.239724 -2.109010 4.617545 -0.044450 4.890393 -1.045244 2.980073 -1.467276 -1.755143 3.465227 -4.887812 -0.117618 -3.385684
assert_wb_dma_wb_if/input_pt_sel_i -1.413926 -2.594717 1.017101 3.145912 0.020467 2.103149 0.885067 0.515506 0.281072 0.344491 2.162049 0.755444 -1.650336 -1.394956 0.649397 -0.803975 -1.418118 1.959714 0.796495 -0.805254
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.486535 -1.151854 -0.821464 -1.041310 0.657883 2.758075 1.929909 4.712332 -0.936844 -1.396692 -0.564246 0.276808 -1.691836 4.760591 0.435462 -0.794681 -0.624836 3.375819 1.188787 -1.590028
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_rf/input_paused -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma/wire_mast0_adr -1.111232 -0.473920 0.176767 4.640355 -1.066262 0.138140 0.003212 -1.603909 -2.561265 0.379423 3.319774 -1.636018 2.907163 3.942057 -1.170758 1.618329 1.581688 -0.542199 1.672304 0.012478
wb_dma_ch_pri_enc/inst_u8 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_148_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.541333 -0.981529 1.321986 1.666965 1.383016 0.155615 -1.486756 2.435409 0.913233 0.099634 -0.471417 -1.614727 -1.180117 2.248354 1.317968 0.930167 -1.788308 -1.998010 0.253423 0.745080
wb_dma_ch_arb/always_2/block_1 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_ch_sel/always_40/case_1/cond 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_ch_rf/assign_22_ch_err_we 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_rf/wire_pointer -0.158434 0.273703 5.229987 0.122963 -2.262177 1.071133 1.773513 -2.857412 1.235262 4.289933 0.893953 1.932195 -2.349188 -1.239784 -1.577690 -2.020851 2.811647 -2.230985 2.165751 1.245147
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/wire_pri19_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_5_pri1 1.581325 -0.816615 0.751525 1.970108 3.265251 0.884139 0.102820 0.692659 2.327636 0.042266 1.018554 2.701406 -1.480384 -1.836113 0.945200 0.595488 -1.610909 0.303565 1.471487 -2.756494
wb_dma_rf/inst_u26 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u27 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/always_23/block_1/case_1/block_10 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_de/always_23/block_1/case_1/block_11 2.421319 2.316492 -0.182944 0.893010 -0.430740 4.302880 0.140102 -3.145963 -2.148551 -2.818901 2.518743 -0.995652 -0.141554 1.264537 -0.304353 0.521446 1.835758 2.026985 2.419180 1.266685
wb_dma_rf/inst_u22 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u23 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u20 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/assign_86_de_ack 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_rf/inst_u28 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/inst_u29 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/always_1/stmt_1 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.284763 -0.672684 1.015820 4.200924 3.071089 2.133412 -0.778132 -0.385168 0.371246 2.014145 -1.224998 -2.051305 0.421230 -1.200980 0.803200 2.152360 -1.622867 -1.035224 0.549768 0.599681
wb_dma_ch_sel/assign_142_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_rf/inst_check_wb_dma_rf 0.068445 -1.558510 1.600893 0.718412 -0.316107 -1.230362 -0.570546 -1.471122 3.550368 -3.310495 2.896427 -2.350347 -0.091355 -0.123439 2.292120 1.268306 0.047074 -0.255069 -0.312638 1.658471
wb_dma_rf/reg_wb_rf_dout -2.252401 -2.875593 3.997211 0.215666 0.376571 -2.168581 1.048258 0.097159 1.791786 1.694818 -1.785770 -0.490420 -2.496008 0.200509 3.824276 0.460765 0.162836 0.028509 0.873328 1.916456
wb_dma/input_dma_req_i 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_de/input_am1 0.196502 -2.858108 -0.395561 0.736044 -0.584832 0.212959 -0.306020 -0.875693 2.573006 0.565931 0.025911 -0.371360 2.003660 1.138422 1.196752 4.041539 -0.237112 2.269167 0.621109 -0.167786
wb_dma_de/input_am0 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_sel/reg_next_start 3.071440 0.031154 -0.732311 -1.856615 0.898919 -1.246022 -3.830031 -0.325051 2.852830 0.404746 -1.217666 1.553989 1.917183 0.025411 1.670129 2.805186 -1.305476 -0.613807 3.786560 1.663841
wb_dma_ch_sel/input_ch4_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma/wire_mast0_dout 2.148430 4.197514 0.522959 1.112456 -1.189300 3.212403 0.538982 -4.127370 -2.411681 -0.977812 0.726191 0.761192 -2.724807 1.056115 -1.666092 1.248592 1.049472 1.780205 1.402484 0.595063
wb_dma_ch_sel/assign_107_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma/wire_next_ch 4.432565 1.170418 -1.311631 -2.219457 0.413953 1.343540 -2.294387 -1.620041 0.879570 -0.163360 -1.983408 1.633656 0.365805 -1.021442 0.733429 2.389639 0.423482 0.687823 1.446999 0.029955
wb_dma_rf/wire_ch2_txsz 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_ch_rf/wire_ch_am0 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_rf/wire_ch_am1 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma/wire_ch6_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/input_csr 0.929706 -0.622379 -1.686330 -4.939439 2.546234 2.227581 -0.102164 -0.079161 -0.748502 2.599436 -0.567764 4.637518 -0.916322 2.991887 0.717078 -4.355730 -1.408221 3.381251 4.765492 0.963056
wb_dma_de/reg_read 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma/input_wb1_cyc_i -1.413926 -2.594717 1.017101 3.145912 0.020467 2.103149 0.885067 0.515506 0.281072 0.344491 2.162049 0.755444 -1.650336 -1.394956 0.649397 -0.803975 -1.418118 1.959714 0.796495 -0.805254
wb_dma_ch_rf/wire_ch_adr0_we -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_sel/assign_140_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_rf/wire_ch3_txsz 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_rf/input_wb_rf_din 0.412473 0.904815 1.861858 -1.647674 -3.366416 -0.252960 -1.890714 -0.257527 -0.025729 -0.508599 3.287262 -3.081906 1.993559 4.391135 -1.775474 -2.347923 0.735802 -3.738457 3.748657 5.452827
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_pri_enc_sub/reg_pri_out_d1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/always_19/if_1/block_1 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_ch_rf/always_2 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_ch_rf/always_1 2.209885 0.904992 1.125553 0.100033 -1.684525 1.343930 -2.562086 -1.076223 0.472730 -0.320082 -0.780679 -3.327350 -2.818792 4.012657 0.108178 3.861164 -1.161313 -1.472935 -0.487504 1.364500
wb_dma_de/input_mast0_drdy 0.912290 0.859453 -3.430485 -0.241631 0.856654 2.159450 -4.808635 -1.995332 -3.373676 0.167825 2.411137 0.066562 -0.613600 1.454690 -1.396834 -0.165186 -1.892391 -2.129507 2.023018 -2.755419
wb_dma_ch_rf/always_6 -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_ch_rf/always_5 -2.123039 -1.567041 0.844725 2.630522 -0.296194 1.370966 0.357861 -3.092023 0.772678 -0.651255 3.271190 -2.079788 -1.224378 -0.050140 0.316488 0.978933 -0.111164 0.386794 -0.663616 -0.739126
wb_dma_ch_rf/always_4 -4.072657 -2.481917 1.803878 2.089763 -1.636548 1.150636 -0.193224 -3.125805 0.826116 1.230918 3.346560 -1.758777 -3.046792 1.275964 0.237732 0.566087 -1.331707 -0.253973 -0.278393 -0.097203
wb_dma_ch_rf/always_9 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_rf/always_8 0.094735 -0.076016 1.508453 0.747630 2.816579 -0.370130 0.609048 1.781632 3.479713 1.644695 -1.793638 -2.491573 -2.346606 -0.035252 -1.083563 2.073572 -3.266578 -2.260195 -1.790380 -2.938574
assert_wb_dma_rf/input_wb_rf_dout 0.068445 -1.558510 1.600893 0.718412 -0.316107 -1.230362 -0.570546 -1.471122 3.550368 -3.310495 2.896427 -2.350347 -0.091355 -0.123439 2.292120 1.268306 0.047074 -0.255069 -0.312638 1.658471
wb_dma/wire_wb1_addr_o -1.067282 -3.462097 -0.079808 1.761486 0.774063 1.955169 2.035489 3.211395 -0.235223 0.445959 1.040774 0.085031 0.589662 2.919651 0.806162 -0.659190 -0.657624 2.594890 0.779027 -0.748353
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.735739 0.131096 1.442742 0.395252 -0.927331 -1.186607 -0.563062 2.711652 0.621265 -3.055898 2.350002 -1.772205 -0.050006 6.013586 0.543631 0.417992 0.420209 -1.463813 1.669241 1.154227
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.002224 0.503093 -2.088242 -5.281762 -1.226569 -1.230277 1.908274 -2.132712 1.944739 -4.915717 1.494534 -2.066906 2.807847 -0.701043 -0.513869 -0.373279 3.471812 1.769932 -1.195650 -1.247461
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.516183 -0.224631 -0.094225 -0.276101 -0.294927 -2.959019 -1.099011 3.308323 1.878813 -4.879403 3.729383 1.612948 -0.052236 4.222824 1.408566 -0.592110 -1.293339 -0.277629 1.787271 0.891273
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_wb_slv/reg_slv_dout 0.035038 1.513780 1.169187 -2.406305 -3.923373 -1.683011 -1.077018 -0.479581 -0.583926 -2.026970 3.928961 -1.604196 1.080892 6.074292 -1.606515 -2.671496 0.762034 -2.049127 4.008699 4.880446
wb_dma_ch_pri_enc/always_2 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/always_4 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/inst_u3 -1.145406 1.903046 -0.780167 -3.009119 -0.426039 -2.563804 2.336684 -0.565453 1.021519 -2.561235 1.456595 1.068538 2.287408 -1.242238 -1.276059 -1.969795 2.428936 1.166778 0.721713 -1.056369
wb_dma_wb_slv/always_1/stmt_1 -0.329529 -0.507969 1.279842 -5.956806 -1.961137 -2.891281 -0.783680 1.699479 3.991661 -2.621696 2.791363 0.751374 -1.097708 2.822407 0.989408 -4.105963 -2.329863 -0.458289 2.929479 5.090491
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_rf/wire_ch0_am0 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_rf/wire_ch0_am1 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma_wb_mast/wire_mast_drdy 0.904489 0.196736 -3.435233 -0.053510 1.178840 2.438819 -3.797578 -1.541326 -5.268422 0.463723 3.189631 2.514659 0.587119 2.708035 -0.180454 -2.499102 0.673644 -0.497504 4.202145 -2.108424
wb_dma_wb_if/wire_mast_pt_out -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_ch_sel/assign_95_valid/expr_1 4.669824 -0.292509 -2.533171 -3.474427 0.062199 0.321202 -4.008804 2.499405 -1.936246 -0.431004 -1.210896 -0.152930 2.566235 4.664184 1.182715 0.009214 2.261426 -1.775861 1.970080 -0.104428
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.251070 0.144914 0.836782 -0.024226 -0.770863 1.689482 2.891036 2.274576 -1.200320 -2.308159 2.486816 0.573898 2.104975 1.631904 -1.006423 -1.880796 5.120564 0.506495 1.608707 -2.375615
wb_dma/constraint_slv0_din -0.131766 0.668808 1.594059 0.652807 -0.873988 -2.873117 -2.123396 -1.714963 3.095601 -0.660422 1.521069 -0.901468 -2.094350 2.768200 -0.086242 2.908041 -2.649533 -2.017309 1.035316 0.714103
wb_dma_de/always_4/if_1/if_1 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_rf/always_2 2.898528 3.035041 1.586976 -1.961015 -2.318480 -2.361866 -1.954750 -0.422784 0.874084 -0.710881 -0.642732 3.842203 -4.510409 1.234360 -0.661623 0.575400 -0.751074 -1.844007 1.191059 -0.169468
wb_dma_rf/inst_u24 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/always_1 -2.252401 -2.875593 3.997211 0.215666 0.376571 -2.168581 1.048258 0.097159 1.791786 1.694818 -1.785770 -0.490420 -2.496008 0.200509 3.824276 0.460765 0.162836 0.028509 0.873328 1.916456
wb_dma_ch_sel/always_38 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_ch_sel/always_39 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/always_37 2.077121 1.414577 -0.759271 -7.051218 1.297987 1.873296 0.903713 0.559056 2.585882 1.962495 -3.184107 0.770746 -0.767985 -1.473120 -1.981508 -0.911888 0.581585 0.323214 0.602544 -2.934756
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.759852 -4.538392 -0.941527 -2.809893 2.825490 2.016289 -1.181523 3.425432 1.731900 4.236397 -3.061395 1.951979 2.021567 -1.236558 1.938736 -0.834481 0.582488 0.222128 1.586249 -2.503786
wb_dma_ch_sel/assign_10_pri3 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_rf/inst_u21 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_rf/wire_ch3_adr0 -2.348049 -1.594795 0.268775 -0.630436 -1.223786 1.431225 2.619276 -0.417057 1.300773 -0.382202 1.377900 0.132630 -2.617334 1.600672 -0.799003 1.519235 -0.056819 3.247486 -1.171881 -4.172710
wb_dma_ch_rf/input_dma_busy 0.094735 -0.076016 1.508453 0.747630 2.816579 -0.370130 0.609048 1.781632 3.479713 1.644695 -1.793638 -2.491573 -2.346606 -0.035252 -1.083563 2.073572 -3.266578 -2.260195 -1.790380 -2.938574
wb_dma_ch_sel/assign_134_req_p0 3.595637 0.825946 1.660836 -0.403205 -0.269577 1.513728 2.030108 4.302621 -1.165246 -1.744007 0.178620 -0.799483 0.519622 1.173383 -1.110348 -1.631045 4.802252 -2.169969 -0.161430 -3.226033
wb_dma/wire_wb0m_data_o -4.346311 -4.235026 1.206492 1.622927 1.355620 -0.999893 2.502745 2.004044 2.504680 0.315066 2.977866 -2.495583 0.040074 2.933324 0.206217 -0.237832 -3.309674 0.958082 0.795176 -0.974608
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_ch_rf/always_6/if_1 -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma 0.476392 0.965331 -1.285413 -1.590519 -0.303224 -0.759691 -0.350800 0.933863 -1.526354 0.510542 -2.362198 -0.025396 1.479908 -0.849265 -0.391602 -0.857809 0.734245 -0.492759 -0.842601 0.766451
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 3.029901 -0.219130 0.580560 0.621470 3.130308 1.325192 0.331692 1.660659 1.248772 0.735060 -0.492543 1.898486 1.152724 -2.740755 0.331815 -0.538787 1.105360 -0.933088 1.689881 -2.303990
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
assert_wb_dma_rf/input_wb_rf_adr 0.068445 -1.558510 1.600893 0.718412 -0.316107 -1.230362 -0.570546 -1.471122 3.550368 -3.310495 2.896427 -2.350347 -0.091355 -0.123439 2.292120 1.268306 0.047074 -0.255069 -0.312638 1.658471
wb_dma_ch_rf/always_6/if_1/if_1 -1.431062 1.081061 -1.248382 -2.399600 -0.810808 -1.271849 1.766408 -0.691342 0.068940 2.095463 0.393564 3.916988 3.441584 0.517114 -2.650190 -0.094950 1.383056 2.228816 3.364826 -1.796554
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_arb/wire_gnt 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.897193 0.078370 1.081046 2.356305 -0.169123 -1.489031 -1.563144 -0.972183 0.820104 1.389051 1.393205 0.845965 -0.268133 2.741034 -0.195830 2.052285 -2.387602 -0.749691 2.695453 1.207838
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_rf/always_1/case_1/cond -2.252401 -2.875593 3.997211 0.215666 0.376571 -2.168581 1.048258 0.097159 1.791786 1.694818 -1.785770 -0.490420 -2.496008 0.200509 3.824276 0.460765 0.162836 0.028509 0.873328 1.916456
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_wb_slv/assign_4/expr_1 -4.249378 -1.370136 0.780282 2.155027 3.219239 -1.397949 2.947435 0.693710 0.758190 -0.851128 3.123458 -1.365928 0.034393 4.522174 0.427071 -0.025465 -2.312001 0.881931 0.129590 -0.595057
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.307226 1.060880 0.863372 2.509612 1.282547 3.546112 -0.032076 -3.162323 -0.569384 -0.242413 1.709486 0.062423 0.260313 -1.424426 0.002265 0.951187 1.515451 0.442030 2.280677 -0.077480
wb_dma_de/always_3/if_1/stmt_1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_sel/assign_104_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_rf/always_9/stmt_1 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_wb_if/input_mast_adr -0.722304 -2.622947 0.559133 3.136220 -0.527197 0.562892 1.922584 2.983092 -0.581563 -1.206204 2.295443 -1.173214 2.070568 3.563102 0.515214 0.061533 1.076173 1.335745 0.550353 -0.179648
assert_wb_dma_ch_arb/input_req 2.656806 -2.267824 1.060390 0.916898 1.763052 0.720905 0.417495 4.984560 1.248739 -0.849497 0.638220 0.326650 -0.309996 3.946296 1.307667 0.351815 0.501057 -0.288816 1.625147 -2.791450
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_wb_if/input_wbm_data_i 0.035038 1.513780 1.169187 -2.406305 -3.923373 -1.683011 -1.077018 -0.479581 -0.583926 -2.026970 3.928961 -1.604196 1.080892 6.074292 -1.606515 -2.671496 0.762034 -2.049127 4.008699 4.880446
wb_dma_de/wire_tsz_cnt_is_0_d 3.029901 -0.219130 0.580560 0.621470 3.130308 1.325192 0.331692 1.660659 1.248772 0.735060 -0.492543 1.898486 1.152724 -2.740755 0.331815 -0.538787 1.105360 -0.933088 1.689881 -2.303990
wb_dma/wire_dma_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel_checker/input_ch_sel_r -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma_ch_sel/assign_119_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_inc30r/input_in -2.543728 -3.503691 0.792208 -1.909774 -3.632758 1.373138 2.007470 -3.181375 3.186572 0.294046 3.142619 -0.850564 2.032716 0.862565 -0.278243 2.408253 3.175967 3.457017 0.743383 -1.086690
wb_dma_ch_pri_enc/inst_u15 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u14 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u17 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/wire_dma_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_pri_enc/inst_u11 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u10 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u13 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u12 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u19 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u18 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/assign_110_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_rf/inst_u30 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.683187 1.465710 0.702992 -1.887675 -2.236480 0.274749 -2.377212 -4.701150 1.738157 -1.508690 2.690323 -1.334783 0.186721 2.263860 -0.149852 2.514122 1.452857 -0.771709 2.606405 1.831917
wb_dma_ch_pri_enc/wire_pri6_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_rf/assign_6_csr_we 3.575139 3.064200 1.277827 -3.092241 -1.049644 -0.568507 -0.847900 -0.607951 1.378883 -1.624384 -1.057081 1.425299 -4.969594 0.462595 -0.706061 0.159079 -0.108147 -1.694725 -0.728753 -1.112725
wb_dma_de/assign_82_rd_ack 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_sel/assign_96_valid 4.694595 -0.039920 -2.401993 -3.392443 -2.689589 -1.549051 -2.809073 -0.478748 -1.514283 0.120818 -0.231057 3.332734 0.452673 6.445956 -0.124419 0.602475 2.048015 -0.211840 0.829116 -0.053967
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/reg_next_ch 4.432565 1.170418 -1.311631 -2.219457 0.413953 1.343540 -2.294387 -1.620041 0.879570 -0.163360 -1.983408 1.633656 0.365805 -1.021442 0.733429 2.389639 0.423482 0.687823 1.446999 0.029955
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.963202 1.205398 1.838401 3.391593 2.767080 2.385786 -0.580258 0.573136 -0.646171 0.068008 0.089133 -1.851395 0.150478 0.272531 0.373033 -0.104258 -0.422120 -2.145074 1.989801 1.767364
assert_wb_dma_ch_arb 2.656806 -2.267824 1.060390 0.916898 1.763052 0.720905 0.417495 4.984560 1.248739 -0.849497 0.638220 0.326650 -0.309996 3.946296 1.307667 0.351815 0.501057 -0.288816 1.625147 -2.791450
wb_dma/wire_csr 4.164992 -0.219595 -0.432686 -2.476711 0.521119 3.864323 -0.811710 3.578416 -2.556177 3.145007 -3.918655 3.746812 -2.831981 1.994806 0.206352 -2.279611 -1.214115 0.575904 1.008391 0.796968
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_wb_if/input_mast_din 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_rf/reg_sw_pointer_r 5.735768 2.063526 -0.969216 -1.549682 0.063509 -0.276978 -1.523131 -0.972272 0.930655 -3.939306 -1.752035 0.511352 0.677857 -1.776382 1.898183 2.368237 1.579083 0.450079 -0.527429 1.168469
wb_dma_ch_sel/assign_142_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_rf 1.438810 -0.711668 -1.297185 -4.628431 -1.698471 -1.148914 -1.072814 0.997034 0.764607 0.120900 -2.202627 -1.420836 2.440153 0.397184 -0.055503 0.247907 2.311313 -1.250399 -0.950755 -0.229234
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.374070 -3.896487 1.006659 0.421662 1.120364 1.012692 0.088196 0.094383 1.961551 3.069908 -1.583263 0.095749 -2.252276 0.013061 2.217667 1.950732 -1.344496 1.309819 -1.056731 -1.694796
wb_dma_de/reg_chunk_cnt 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.759852 -4.538392 -0.941527 -2.809893 2.825490 2.016289 -1.181523 3.425432 1.731900 4.236397 -3.061395 1.951979 2.021567 -1.236558 1.938736 -0.834481 0.582488 0.222128 1.586249 -2.503786
wb_dma_de/always_23/block_1/case_1/block_3/if_1 2.332482 -4.424122 -0.186746 -1.209622 2.361455 0.731999 -0.114367 5.177136 1.140909 3.619725 -2.872333 2.858833 3.078091 -1.178682 1.796610 -1.496084 1.587963 -0.483025 1.001240 -2.126143
wb_dma/input_wb0m_data_i 0.035038 1.513780 1.169187 -2.406305 -3.923373 -1.683011 -1.077018 -0.479581 -0.583926 -2.026970 3.928961 -1.604196 1.080892 6.074292 -1.606515 -2.671496 0.762034 -2.049127 4.008699 4.880446
wb_dma_de/always_15/stmt_1 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma/wire_ch7_csr 3.161106 0.044736 -1.427678 -2.530053 -0.880296 2.005348 -0.436565 1.151676 -1.948238 0.795654 -2.029057 1.272005 1.890417 0.260332 -0.283237 -0.391660 2.980962 0.552658 0.725879 -0.704464
wb_dma/input_wb0_ack_i 1.655803 3.106188 -2.071258 0.301470 -0.235536 1.404498 -2.056434 -5.586246 -3.167676 0.378853 2.062007 2.794379 0.645452 0.514479 -1.404705 0.261100 1.534523 0.780993 3.492441 -0.127278
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.540519 -0.918946 0.411200 0.878946 -0.324676 -0.186238 1.363279 4.180902 -0.542501 -2.602644 1.540008 -0.998175 1.725120 4.569202 0.360360 -0.379543 1.957233 0.231105 1.119687 -0.642701
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 2.013095 -1.346234 1.745819 0.793669 1.629245 -0.127135 -0.649864 4.158581 1.389666 -1.582017 1.716838 -0.421923 -1.121965 4.424495 1.579040 -0.859419 -0.918167 -1.569439 2.259809 0.019975
wb_dma_ch_sel/assign_125_de_start 4.050803 0.792118 -0.275158 -0.460412 0.851600 -2.126369 -3.143568 0.847098 2.000435 -0.394323 -1.197117 1.326869 3.063144 0.384994 1.267958 2.594178 -0.080636 -1.688600 3.177967 1.694939
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma_ch_sel/input_dma_busy 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_inc30r -2.381074 -5.268241 -1.121854 -0.192964 -1.200427 1.411349 1.983077 1.331107 2.043709 0.929354 1.595090 0.207715 2.283888 1.484658 0.312241 1.453678 0.795208 3.834522 -0.964303 -3.021951
wb_dma_ch_sel/always_45/case_1 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel/assign_117_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.299836 2.129537 0.214776 0.023036 -0.694291 2.288299 -1.536839 -4.655330 0.062226 -2.335802 2.493443 -2.022876 1.087340 0.899045 0.194108 1.835535 1.461465 0.421114 2.974960 2.888824
wb_dma/wire_ch3_adr0 -2.348049 -1.594795 0.268775 -0.630436 -1.223786 1.431225 2.619276 -0.417057 1.300773 -0.382202 1.377900 0.132630 -2.617334 1.600672 -0.799003 1.519235 -0.056819 3.247486 -1.171881 -4.172710
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_de/always_6/if_1/if_1/cond 2.553830 -1.104106 0.380089 3.838403 3.771568 2.020899 -0.870324 2.708812 -0.556183 1.579349 -2.538400 -2.473788 1.134391 0.475138 1.435179 1.629812 -1.120335 -1.213919 0.578167 0.170776
wb_dma/wire_mast1_pt_out -1.263377 0.606507 1.277100 3.764781 2.417626 -0.370449 0.550875 -0.780133 0.537364 -1.485875 2.740960 -0.041156 -1.390917 0.852974 0.664590 0.260858 -2.159833 -0.249040 0.629511 0.428240
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_sel/always_48 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_sel/always_43 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_ch_sel/always_42 4.164992 -0.219595 -0.432686 -2.476711 0.521119 3.864323 -0.811710 3.578416 -2.556177 3.145007 -3.918655 3.746812 -2.831981 1.994806 0.206352 -2.279611 -1.214115 0.575904 1.008391 0.796968
wb_dma_ch_sel/always_40 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_ch_sel/always_47 0.196502 -2.858108 -0.395561 0.736044 -0.584832 0.212959 -0.306020 -0.875693 2.573006 0.565931 0.025911 -0.371360 2.003660 1.138422 1.196752 4.041539 -0.237112 2.269167 0.621109 -0.167786
wb_dma_ch_sel/always_46 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_sel/always_45 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_ch_sel/always_44 -2.085866 -0.241920 1.806664 -3.067549 -3.377198 1.392924 2.390299 -1.428900 0.702734 -1.142061 1.740773 -1.824386 -2.554584 2.951535 -0.729297 0.150615 1.951852 2.190263 0.623782 -0.303867
wb_dma_ch_sel/assign_152_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_rf/input_ndnr 3.221190 -0.029797 0.746533 1.854334 2.043789 3.494260 2.097913 0.076527 -0.473509 0.473392 0.583374 0.755166 2.504957 -1.039250 -0.503781 0.294666 4.044415 0.838680 2.478890 -2.866259
wb_dma_de/always_4/if_1/stmt_1 4.908168 0.255254 1.925798 0.772679 1.602760 2.243318 -1.327978 0.980854 1.193822 0.972203 -0.550737 0.400428 -0.879456 1.338886 0.286046 1.828044 1.141222 -2.163579 2.339842 -1.841766
wb_dma_ch_pri_enc/wire_pri4_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_sel/assign_111_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_wb_slv/assign_2_pt_sel -0.882164 -1.194113 -1.817580 2.621234 5.768696 2.045934 2.000281 2.746465 -0.655560 -1.398076 1.257761 0.028860 1.936306 -0.675729 1.027583 -2.794327 -5.012161 3.100255 2.808259 1.510027
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 4.241447 0.449295 0.195937 -0.303982 -0.408254 0.641211 -1.324745 -0.628328 1.271944 -1.099351 -1.282986 -2.232095 2.879619 1.074674 0.816390 3.755135 2.524334 -0.533868 1.076685 0.958319
wb_dma_ch_sel/assign_144_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_de/input_pointer 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 2.421319 2.316492 -0.182944 0.893010 -0.430740 4.302880 0.140102 -3.145963 -2.148551 -2.818901 2.518743 -0.995652 -0.141554 1.264537 -0.304353 0.521446 1.835758 2.026985 2.419180 1.266685
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.434027 2.450052 0.992250 -2.226827 -3.030507 0.049068 -1.209872 -5.594622 1.727847 -0.476527 1.437663 -0.618869 -1.232353 2.118469 -1.434315 3.102305 1.235444 -0.158941 1.443519 1.102206
wb_dma_ch_rf/input_wb_rf_adr 1.179372 0.312341 -2.946054 -1.344730 -1.539155 3.529375 -3.740477 2.792839 4.886087 -0.276241 5.247990 -1.386938 3.407143 0.681061 -3.872385 -1.510608 -2.527173 -1.401475 -1.452854 1.251887
wb_dma_ch_sel/input_pointer0 1.214081 -0.530327 1.940135 0.535833 0.414270 1.916039 2.156505 -2.077662 2.353642 0.987557 2.403294 1.575413 1.103603 -1.298901 -1.190509 0.832764 3.358195 0.533160 2.460909 -3.274133
wb_dma_ch_sel/input_pointer1 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma_ch_sel/input_pointer2 -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma_ch_sel/input_pointer3 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma_de/reg_chunk_0 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_sel/assign_151_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/assign_138_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_sel/reg_am0 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma/assign_2_dma_req 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.014033 -1.420458 0.466615 -1.709922 0.269207 1.720075 1.720351 -0.898070 2.259349 -1.637514 3.588029 2.658432 -0.448186 -2.794768 0.213770 -1.726926 2.191417 1.676162 1.135986 -3.353673
wb_dma_ch_rf/wire_ch_csr 1.776979 0.193489 -1.563796 -3.718982 0.285891 -0.542001 0.594350 4.033685 -0.805410 2.133317 -3.834850 1.077229 1.942262 2.126879 -1.519477 -0.227639 0.616198 -0.152894 0.430576 -1.958359
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -1.893109 -3.717831 0.623047 -0.273579 -3.059432 1.928632 0.852405 -1.640176 1.522181 0.664335 2.543812 -1.047808 0.588962 3.817673 0.710524 1.021016 0.327423 3.401976 1.346053 2.628222
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_sel/assign_118_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_ch_rf/input_de_adr1_we -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_wb_mast/input_mast_din 0.316955 -0.622066 0.504072 4.045896 2.257775 2.490979 0.261957 -1.923598 -0.125057 1.049693 0.648482 -1.217576 1.313120 -0.931760 0.542992 1.664502 -0.763483 0.889571 1.493585 0.975753
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.668908 1.109618 -0.796015 -4.418035 -1.485843 -0.673842 3.180090 -2.148935 1.803816 -4.195905 0.648658 -4.347878 3.245317 0.197221 -1.312998 0.507022 4.331495 1.578934 -1.212556 -0.940368
wb_dma_de/always_2/if_1/stmt_1 -2.085866 -0.241920 1.806664 -3.067549 -3.377198 1.392924 2.390299 -1.428900 0.702734 -1.142061 1.740773 -1.824386 -2.554584 2.951535 -0.729297 0.150615 1.951852 2.190263 0.623782 -0.303867
wb_dma_de/assign_65_done/expr_1 4.194743 1.003978 0.432832 0.884981 2.904069 1.529476 -1.227956 0.344696 0.862114 0.070826 -0.336888 2.362181 -0.230723 -1.716339 0.689760 0.375050 -0.180840 -0.922336 2.467206 -0.953862
wb_dma_ch_sel/reg_de_start_r 5.164111 0.372179 -0.664216 -1.593949 0.469488 -0.331868 -2.591244 0.536068 1.707159 -1.600468 -1.137462 0.035308 2.513604 0.423862 1.480243 2.545321 1.638496 -1.070443 1.654646 0.471174
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/input_dma_rest -1.426678 -0.159773 0.801183 0.660535 -1.176861 1.024022 0.868906 -4.170865 1.394734 2.620746 0.438174 1.053072 -1.918288 0.609285 -1.590043 2.927492 -1.486273 2.051080 0.646317 -1.030240
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.342637 0.897166 2.157722 0.531763 -0.561403 0.538264 2.074145 -3.443286 2.120549 3.150480 0.566626 2.476098 -0.638594 -0.758869 -2.615397 2.086494 1.850835 0.287077 1.593215 -3.182865
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_de/wire_de_csr 1.625660 1.447445 0.556581 1.059979 -0.008280 3.547464 0.323170 -4.512035 -0.418895 1.388797 0.322748 0.687808 -0.991830 -1.168455 -1.276882 2.082989 0.835983 1.353688 1.554347 -0.981738
wb_dma_ch_sel/reg_ndnr 3.221190 -0.029797 0.746533 1.854334 2.043789 3.494260 2.097913 0.076527 -0.473509 0.473392 0.583374 0.755166 2.504957 -1.039250 -0.503781 0.294666 4.044415 0.838680 2.478890 -2.866259
wb_dma_ch_rf/assign_26_ch_adr1_dewe -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_sel/reg_txsz 2.638886 0.609901 0.598770 1.121618 3.596570 0.863949 -1.008724 -0.534666 1.209321 0.631105 0.589198 0.530865 2.494294 -3.518000 0.485710 -0.848362 0.972341 -2.306022 2.833210 0.058497
wb_dma_rf/always_1/case_1/stmt_10 -0.423957 -0.760874 1.622754 1.592271 0.547030 -0.493819 -0.681271 -1.383741 2.328368 -2.660584 4.162027 -3.281511 0.092272 0.691519 0.861054 -0.218974 0.204466 -1.815960 0.513218 0.818321
wb_dma_ch_pri_enc/inst_u28 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u29 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/wire_de_adr1 -1.293200 -1.810364 1.396075 2.195059 1.192680 0.179090 2.206369 0.043038 1.980530 1.052212 1.654580 0.250801 1.126153 -0.848720 -0.314908 0.406283 0.657308 0.528271 0.727876 -1.975655
wb_dma_ch_arb/always_2/block_1/case_1 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_de/always_18/stmt_1/expr_1 -1.111232 -0.473920 0.176767 4.640355 -1.066262 0.138140 0.003212 -1.603909 -2.561265 0.379423 3.319774 -1.636018 2.907163 3.942057 -1.170758 1.618329 1.581688 -0.542199 1.672304 0.012478
wb_dma_ch_arb/always_1/if_1 2.073131 0.286508 -0.620349 -2.146079 -0.599290 1.631643 3.561958 1.293341 -0.160293 -1.607705 0.632351 3.056795 2.385938 -1.473656 -1.127717 -1.637878 4.515292 2.942890 1.121374 -2.890740
wb_dma_ch_pri_enc/inst_u20 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u21 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u22 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u23 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u24 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u25 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u26 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_pri_enc/inst_u27 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/wire_dma_busy 0.583000 2.560079 2.186335 -0.717236 3.525747 0.126731 0.587891 -0.555673 3.847838 1.399627 -1.365242 -2.872563 -2.846296 -1.502742 -2.230531 1.848476 -2.503501 -3.442518 -0.684011 -3.647887
wb_dma_ch_sel/reg_ack_o 1.926919 2.933934 0.705065 -0.815880 -1.557655 1.909515 -0.444465 -5.692545 0.584549 -0.583872 1.162733 -1.020289 0.027683 0.432895 -1.410671 2.579041 1.318448 0.734809 2.361706 1.704754
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_rf/reg_csr_r 2.898528 3.035041 1.586976 -1.961015 -2.318480 -2.361866 -1.954750 -0.422784 0.874084 -0.710881 -0.642732 3.842203 -4.510409 1.234360 -0.661623 0.575400 -0.751074 -1.844007 1.191059 -0.169468
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459087 -1.219015 0.653265 -1.791983 -0.487809 0.812969 -0.291344 3.717803 0.969652 -1.138712 0.123426 -0.389831 -2.157712 6.100827 0.603285 1.155384 0.412353 0.186366 1.079008 -2.418522
assert_wb_dma_ch_sel 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_rf/always_27/stmt_1/expr_1 6.159944 2.640651 -1.009815 -2.029174 0.035748 0.484683 -2.158105 -0.493601 0.134716 -1.875427 -1.952583 1.208656 1.264939 -0.221183 0.482422 2.121375 1.865113 -0.455880 1.394963 0.569367
wb_dma_ch_sel/inst_ch2 -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_ch_sel/assign_122_valid 4.363394 0.636529 0.990471 -1.335663 -0.066974 1.866630 -1.224000 1.135931 0.503652 0.335073 -1.040159 -0.190290 -1.020590 3.149153 -0.174511 1.842150 1.483982 -1.247582 1.723891 -1.522658
wb_dma_rf/wire_dma_abort 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_de/assign_67_dma_done_all/expr_1 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
wb_dma_de/always_4/if_1/cond 4.152042 0.134064 1.038203 -0.152737 2.295243 0.286152 -1.778955 1.783004 2.299673 0.005162 -0.137748 2.380785 -1.253264 0.260190 0.948523 0.730697 -0.863522 -1.744915 2.392956 -1.482251
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.842654 -4.639462 -0.108267 2.678285 1.524561 0.636609 1.901947 1.790083 2.219000 1.506387 0.405854 0.344924 3.866817 -0.080829 1.529694 1.256119 -0.268401 2.789733 1.246813 0.065910
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.002224 0.503093 -2.088242 -5.281762 -1.226569 -1.230277 1.908274 -2.132712 1.944739 -4.915717 1.494534 -2.066906 2.807847 -0.701043 -0.513869 -0.373279 3.471812 1.769932 -1.195650 -1.247461
wb_dma_ch_sel/assign_156_req_p0 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
assert_wb_dma_ch_arb/input_advance 2.656806 -2.267824 1.060390 0.916898 1.763052 0.720905 0.417495 4.984560 1.248739 -0.849497 0.638220 0.326650 -0.309996 3.946296 1.307667 0.351815 0.501057 -0.288816 1.625147 -2.791450
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.332499 0.284754 0.791283 -1.129788 -2.108535 0.375648 -0.152855 -0.477618 0.637124 -1.595964 1.745753 -0.990640 -2.176357 4.564548 -0.348414 1.408289 0.162439 0.584494 0.689856 -0.294971
wb_dma_ch_rf/reg_ch_tot_sz_r 2.092911 0.085711 1.556922 3.437927 4.438575 1.716854 -0.414136 0.482827 0.469684 3.398320 -2.370023 -3.516588 2.608043 -1.892909 -0.031265 1.398460 0.783916 -3.415972 1.253204 -0.340050
wb_dma_ch_rf/wire_ch_adr0 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_ch_rf/wire_ch_adr1 -0.683566 -0.952432 2.983986 2.467404 -0.118825 -2.039288 1.525655 -0.147218 2.926807 -1.538715 4.101558 -1.733185 2.939121 -0.713567 -0.047235 -0.671295 3.137809 -2.313352 1.039157 0.113990
wb_dma/wire_ch0_adr0 -0.385655 -1.709219 0.238901 -3.051511 -3.617442 1.602412 -1.031132 -0.510051 0.583209 0.361367 1.828888 -1.139199 -1.775203 6.558533 -0.546705 0.621798 -0.232955 1.206491 1.550805 1.078697
wb_dma/wire_ch0_adr1 -0.062573 -0.966811 1.426526 3.169600 -0.427472 -0.876609 0.789877 1.226124 0.398712 -1.922230 2.806153 -1.687977 1.613125 2.850142 0.365235 0.895558 1.074508 -0.678991 0.699056 0.319263
wb_dma_ch_pri_enc/wire_pri24_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma/input_dma_rest_i -1.426678 -0.159773 0.801183 0.660535 -1.176861 1.024022 0.868906 -4.170865 1.394734 2.620746 0.438174 1.053072 -1.918288 0.609285 -1.590043 2.927492 -1.486273 2.051080 0.646317 -1.030240
wb_dma_inc30r/assign_1_out -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_sel/assign_133_req_p0 3.595637 0.825946 1.660836 -0.403205 -0.269577 1.513728 2.030108 4.302621 -1.165246 -1.744007 0.178620 -0.799483 0.519622 1.173383 -1.110348 -1.631045 4.802252 -2.169969 -0.161430 -3.226033
wb_dma_ch_rf/always_23 -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_inc30r/reg_out_r -1.826785 -6.137251 1.206901 0.719651 -0.416782 2.275698 1.210060 -0.202264 2.691721 2.999549 0.989949 -1.287567 3.253465 0.380605 2.691775 0.526700 1.465299 2.795414 1.365585 2.897464
wb_dma/wire_pointer2 -0.218407 0.456061 1.286541 -0.318408 -1.567528 0.873952 -0.747671 -3.812565 1.161165 -0.874187 3.316321 0.265817 -1.414996 0.701677 -0.125648 0.292938 0.193158 0.140863 1.822735 1.371483
wb_dma/wire_pointer3 0.705427 1.599050 1.275408 -0.179449 -1.363528 1.933777 0.392364 -4.497061 0.651257 1.395977 0.880904 1.686777 -2.860156 0.130602 -1.729801 2.090324 0.584703 0.951525 1.078847 -1.751888
wb_dma/wire_pointer0 1.214081 -0.530327 1.940135 0.535833 0.414270 1.916039 2.156505 -2.077662 2.353642 0.987557 2.403294 1.575413 1.103603 -1.298901 -1.190509 0.832764 3.358195 0.533160 2.460909 -3.274133
wb_dma/wire_pointer1 2.668958 0.756121 1.496256 0.479198 0.151860 2.761851 0.187946 -2.576518 1.229534 -0.527414 2.328833 1.218141 -1.192578 0.433673 -0.420775 1.460969 1.678970 0.538360 2.649482 -1.755408
wb_dma/wire_mast0_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_rf/always_26 5.735768 2.063526 -0.969216 -1.549682 0.063509 -0.276978 -1.523131 -0.972272 0.930655 -3.939306 -1.752035 0.511352 0.677857 -1.776382 1.898183 2.368237 1.579083 0.450079 -0.527429 1.168469
wb_dma_de/always_23/block_1/case_1/block_5 1.527524 -2.223788 -0.223580 -2.719144 1.933137 1.328954 -2.509649 -0.837030 1.224675 4.791055 -3.907404 1.412597 -1.424720 -1.848928 1.339977 1.829208 0.822979 -1.031105 0.156510 -4.263134
wb_dma_ch_sel/assign_144_req_p0/expr_1 4.418829 1.017830 1.008932 -0.755284 -0.548110 0.405543 -0.838324 2.113306 0.043615 -1.338628 -0.033649 -0.577842 0.612647 3.838794 -0.159222 1.205554 2.504096 -1.807766 1.789677 -0.753742
wb_dma_ch_rf/wire_ch_am0_we -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma_ch_rf/always_25 0.079987 -2.985320 0.428425 0.357340 -0.456613 -0.899954 -0.013751 -0.974628 3.995065 -1.208188 0.104677 -1.267702 0.931468 -0.343930 2.402262 3.789112 -0.462107 1.935393 -0.959042 0.542372
wb_dma/wire_dma_rest -1.426678 -0.159773 0.801183 0.660535 -1.176861 1.024022 0.868906 -4.170865 1.394734 2.620746 0.438174 1.053072 -1.918288 0.609285 -1.590043 2.927492 -1.486273 2.051080 0.646317 -1.030240
wb_dma_wb_mast/input_mast_adr -0.722304 -2.622947 0.559133 3.136220 -0.527197 0.562892 1.922584 2.983092 -0.581563 -1.206204 2.295443 -1.173214 2.070568 3.563102 0.515214 0.061533 1.076173 1.335745 0.550353 -0.179648
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.853248 -0.861326 0.521966 -1.755301 -1.309576 4.307675 0.870317 -2.544802 0.309416 -1.338338 2.927723 0.691552 -2.053723 -0.539030 -0.029260 -0.117055 2.935272 2.045019 0.643993 -3.143479
wb_dma_ch_sel/always_44/case_1 -2.085866 -0.241920 1.806664 -3.067549 -3.377198 1.392924 2.390299 -1.428900 0.702734 -1.142061 1.740773 -1.824386 -2.554584 2.951535 -0.729297 0.150615 1.951852 2.190263 0.623782 -0.303867
wb_dma/wire_ch0_am0 -0.840860 -3.084313 0.233427 0.260260 -0.528141 -0.069523 -1.880089 1.894278 1.049439 1.893533 0.963070 -0.402787 -1.193117 4.943518 0.320133 1.074797 -2.164804 -0.880353 0.367387 -1.071812
wb_dma/wire_ch0_am1 0.196502 -2.858108 -0.395561 0.736044 -0.584832 0.212959 -0.306020 -0.875693 2.573006 0.565931 0.025911 -0.371360 2.003660 1.138422 1.196752 4.041539 -0.237112 2.269167 0.621109 -0.167786
wb_dma_ch_rf/always_19/if_1 1.159317 -1.216444 1.273800 2.198722 1.406012 0.931378 -1.946258 0.650625 1.052495 1.482686 -0.914284 -1.544162 -1.626302 0.873116 1.182182 1.962623 -2.174191 -1.840803 -0.123967 0.427718
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -1.367992 -1.693939 0.547118 -3.651892 -3.339646 1.002540 0.020770 -0.127372 0.904672 0.599020 0.434336 -1.139790 -3.291103 4.608876 -0.544927 1.206923 0.577750 1.006081 -1.052970 -2.173845
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.233327 -0.823108 0.493998 -1.307682 -1.611184 -1.367664 -2.631669 0.239724 -2.109010 4.617545 -0.044450 4.890393 -1.045244 2.980073 -1.467276 -1.755143 3.465227 -4.887812 -0.117618 -3.385684
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.002952 -0.440546 -0.478167 2.876264 -0.694874 0.970658 -0.490673 -3.159190 -2.245117 1.896054 2.844731 -0.815044 1.439545 3.664115 -1.548842 1.495435 0.271160 0.315702 2.233817 -0.614764
wb_dma_de/always_3/if_1 -0.583376 -3.272379 0.480976 3.123771 0.279708 -1.090074 2.063935 1.538133 2.188950 -0.235501 1.581713 -0.485484 5.008686 0.709992 0.851225 1.799560 1.294065 1.577956 1.113610 0.285846
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/assign_16_ch_adr1_we -0.439494 -0.423400 2.029014 3.157355 0.272366 -1.663589 2.152882 0.151574 1.692233 -1.076243 3.012047 -0.948723 3.093388 0.194301 -0.664129 0.694783 2.475998 -1.133918 1.060141 -0.902344
wb_dma_wb_if/wire_wbm_data_o -4.346311 -4.235026 1.206492 1.622927 1.355620 -0.999893 2.502745 2.004044 2.504680 0.315066 2.977866 -2.495583 0.040074 2.933324 0.206217 -0.237832 -3.309674 0.958082 0.795176 -0.974608
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_ch_sel/always_2/stmt_1/expr_1 3.897694 -1.348855 1.249693 1.272103 2.057766 2.000767 0.923081 3.630702 1.092694 -0.617785 0.687541 0.886841 0.183343 2.577583 0.642701 0.888626 1.838847 -0.055219 2.212553 -3.695307
wb_dma_ch_sel/always_48/case_1/stmt_1 2.313052 0.297930 0.437840 -1.010404 -1.073690 2.906386 4.659138 1.028459 -0.450299 -0.405585 -0.702432 0.830151 2.740171 -0.479164 -1.752207 0.044753 5.524588 3.076567 0.586342 -2.795699
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
assert_wb_dma_ch_arb/input_grant0 2.656806 -2.267824 1.060390 0.916898 1.763052 0.720905 0.417495 4.984560 1.248739 -0.849497 0.638220 0.326650 -0.309996 3.946296 1.307667 0.351815 0.501057 -0.288816 1.625147 -2.791450
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_pri_enc/wire_pri18_out 1.972609 0.565394 0.922097 0.076602 1.339194 0.928688 -0.621090 -1.816082 2.379126 -0.749290 2.244380 3.083622 -1.894384 -1.291349 0.358821 0.439489 -0.727210 0.291560 2.498159 -1.361267
wb_dma_de/assign_6_adr0_cnt_next -1.374070 -3.896487 1.006659 0.421662 1.120364 1.012692 0.088196 0.094383 1.961551 3.069908 -1.583263 0.095749 -2.252276 0.013061 2.217667 1.950732 -1.344496 1.309819 -1.056731 -1.694796
wb_dma_ch_rf/reg_ch_err 3.318732 0.761352 0.009795 -2.494437 -0.167176 0.777146 -0.035670 0.470553 1.283860 -1.969524 1.671802 2.946400 -0.583879 1.488371 -0.091783 -0.145713 1.668282 0.850296 2.682707 -2.076100
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 2.644668 -0.566072 1.625624 1.975294 1.709148 2.784559 0.784190 -0.191207 1.545378 -0.040467 1.586697 0.988184 -1.155707 0.547173 0.134129 1.751433 1.003408 0.480370 2.025028 -3.260021
wb_dma_wb_slv/input_wb_addr_i -1.150399 1.369857 0.945003 -5.414566 0.107017 -3.692811 -0.151377 1.611377 3.128109 -3.760420 2.226766 1.993067 -1.862667 3.370252 1.810816 -3.883904 -2.829088 0.205533 1.768707 5.317720
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.389817 -1.343174 0.439185 1.159721 1.709152 -0.458441 -0.709968 -0.065459 2.413521 -0.562450 2.031176 2.021243 -1.641081 -0.964910 1.355133 -0.101867 -2.719338 0.356361 1.051043 -0.353214
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 4.080608 0.764454 0.978042 2.217662 2.123291 3.167337 -0.558288 0.127283 -0.833697 1.101330 -1.118986 -0.243036 0.391227 -0.328800 0.130765 1.290991 1.439532 -1.118041 1.701728 -0.928646
