#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Apr 23 10:18:28 2021
# Process ID: 14216
# Log file: C:/Users/fjsda/Studying/Verilog/segment7Module/planAhead_run_3/planAhead.log
# Journal file: C:/Users/fjsda/Studying/Verilog/segment7Module/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/fjsda/Studying/Verilog/segment7Module/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P45 [get_ports {D1[0]}]
endgroup
save_constraints
