/home/bit/code/cadence courses labs/SystemVerilog Accelerated Verification using UVM/lab11c_rm_sim/tb /home/bit/code/cadence courses labs/SystemVerilog Accelerated Verification using UVM/lab11c_rm_sim/tb