{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660036300525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660036300525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  9 17:11:40 2022 " "Processing started: Tue Aug  9 17:11:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660036300525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036300525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cy_lvdslcd -c cy_lvdslcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off cy_lvdslcd -c cy_lvdslcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036300525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660036300704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660036300704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cy_lvdslcd.v(97) " "Verilog HDL information at cy_lvdslcd.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1660036307407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cy_lvdslcd.v 2 2 " "Found 2 design units, including 2 entities, in source file cy_lvdslcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cy_lvdslcd " "Found entity 1: cy_lvdslcd" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307408 ""} { "Info" "ISGN_ENTITY_NAME" "2 ltdc_de " "Found entity 2: ltdc_de" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036307408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_serdes_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_serdes_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_serdes_tx " "Found entity 1: lcd_serdes_tx" {  } { { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036307409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdpll.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdpll " "Found entity 1: lcdpll" {  } { { "lcdpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036307410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cy_lvdslcd " "Elaborating entity \"cy_lvdslcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660036307454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdpll lcdpll:lcdpll_inst " "Elaborating entity \"lcdpll\" for hierarchy \"lcdpll:lcdpll_inst\"" {  } { { "cy_lvdslcd.v" "lcdpll_inst" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll lcdpll:lcdpll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"lcdpll:lcdpll_inst\|altpll:altpll_component\"" {  } { { "lcdpll.v" "altpll_component" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdpll:lcdpll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"lcdpll:lcdpll_inst\|altpll:altpll_component\"" {  } { { "lcdpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdpll:lcdpll_inst\|altpll:altpll_component " "Instantiated megafunction \"lcdpll:lcdpll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lcdpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lcdpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307518 ""}  } { { "lcdpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcdpll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660036307518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lcdpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lcdpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdpll_altpll " "Found entity 1: lcdpll_altpll" {  } { { "db/lcdpll_altpll.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcdpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036307555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdpll_altpll lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated " "Elaborating entity \"lcdpll_altpll\" for hierarchy \"lcdpll:lcdpll_inst\|altpll:altpll_component\|lcdpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx lcd_serdes_tx:tx_auo " "Elaborating entity \"lcd_serdes_tx\" for hierarchy \"lcd_serdes_tx:tx_auo\"" {  } { { "cy_lvdslcd.v" "tx_auo" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "lcd_serdes_tx.v" "ALTLVDS_TX_component" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 245.0 Mbps " "Parameter \"data_rate\" = \"245.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 7 " "Parameter \"deserialization_factor\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 28571 " "Parameter \"inclock_period\" = \"28571\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lcd_serdes_tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lcd_serdes_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 4 " "Parameter \"number_of_channels\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 7 " "Parameter \"outclock_divide_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 57 " "Parameter \"outclock_duty_cycle\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 2 " "Parameter \"outclock_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 4082 " "Parameter \"outclock_phase_shift\" = \"4082\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 245 " "Parameter \"output_data_rate\" = \"245\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input OFF " "Parameter \"registered_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1660036307580 ""}  } { { "lcd_serdes_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/lcd_serdes_tx.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1660036307580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lcd_serdes_tx_lvds_tx.v 7 7 " "Found 7 design units, including 7 entities, in source file db/lcd_serdes_tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_serdes_tx_ddio_out " "Found entity 1: lcd_serdes_tx_ddio_out" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307612 ""} { "Info" "ISGN_ENTITY_NAME" "2 lcd_serdes_tx_ddio_out1 " "Found entity 2: lcd_serdes_tx_ddio_out1" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307612 ""} { "Info" "ISGN_ENTITY_NAME" "3 lcd_serdes_tx_cmpr " "Found entity 3: lcd_serdes_tx_cmpr" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307612 ""} { "Info" "ISGN_ENTITY_NAME" "4 lcd_serdes_tx_cmpr1 " "Found entity 4: lcd_serdes_tx_cmpr1" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307612 ""} { "Info" "ISGN_ENTITY_NAME" "5 lcd_serdes_tx_cntr " "Found entity 5: lcd_serdes_tx_cntr" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307612 ""} { "Info" "ISGN_ENTITY_NAME" "6 lcd_serdes_tx_shift_reg " "Found entity 6: lcd_serdes_tx_shift_reg" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307612 ""} { "Info" "ISGN_ENTITY_NAME" "7 lcd_serdes_tx_lvds_tx " "Found entity 7: lcd_serdes_tx_lvds_tx" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660036307612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036307612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_lvds_tx lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated " "Elaborating entity \"lcd_serdes_tx_lvds_tx\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "/home/jlywxy/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_ddio_out lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_ddio_out:ddio_out " "Elaborating entity \"lcd_serdes_tx_ddio_out\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_ddio_out:ddio_out\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "ddio_out" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_ddio_out1 lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_ddio_out1:outclock_ddio " "Elaborating entity \"lcd_serdes_tx_ddio_out1\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_ddio_out1:outclock_ddio\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "outclock_ddio" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_cmpr lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cmpr:cmpr10 " "Elaborating entity \"lcd_serdes_tx_cmpr\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cmpr:cmpr10\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "cmpr10" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_cntr lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cntr:cntr13 " "Elaborating entity \"lcd_serdes_tx_cntr\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cntr:cntr13\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "cntr13" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_cmpr1 lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cntr:cntr13\|lcd_serdes_tx_cmpr1:cmpr31 " "Elaborating entity \"lcd_serdes_tx_cmpr1\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_cntr:cntr13\|lcd_serdes_tx_cmpr1:cmpr31\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "cmpr31" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serdes_tx_shift_reg lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_shift_reg:outclk_shift_h " "Elaborating entity \"lcd_serdes_tx_shift_reg\" for hierarchy \"lcd_serdes_tx:tx_auo\|altlvds_tx:ALTLVDS_TX_component\|lcd_serdes_tx_lvds_tx:auto_generated\|lcd_serdes_tx_shift_reg:outclk_shift_h\"" {  } { { "db/lcd_serdes_tx_lvds_tx.v" "outclk_shift_h" { Text "/home/jlywxy/project/cy_lvdslcd/db/lcd_serdes_tx_lvds_tx.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ltdc_de ltdc_de:ltdcrgb " "Elaborating entity \"ltdc_de\" for hierarchy \"ltdc_de:ltdcrgb\"" {  } { { "cy_lvdslcd.v" "ltdcrgb" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036307625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cy_lvdslcd.v(87) " "Verilog HDL assignment warning at cy_lvdslcd.v(87): truncated value with size 32 to match size of target (1)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307626 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(114) " "Verilog HDL assignment warning at cy_lvdslcd.v(114): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307627 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(115) " "Verilog HDL assignment warning at cy_lvdslcd.v(115): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307627 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(116) " "Verilog HDL assignment warning at cy_lvdslcd.v(116): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307627 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(117) " "Verilog HDL assignment warning at cy_lvdslcd.v(117): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307627 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(118) " "Verilog HDL assignment warning at cy_lvdslcd.v(118): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307627 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(119) " "Verilog HDL assignment warning at cy_lvdslcd.v(119): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307628 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(131) " "Verilog HDL assignment warning at cy_lvdslcd.v(131): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307629 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(132) " "Verilog HDL assignment warning at cy_lvdslcd.v(132): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307629 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(133) " "Verilog HDL assignment warning at cy_lvdslcd.v(133): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307629 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(134) " "Verilog HDL assignment warning at cy_lvdslcd.v(134): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307629 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(135) " "Verilog HDL assignment warning at cy_lvdslcd.v(135): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307629 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cy_lvdslcd.v(136) " "Verilog HDL assignment warning at cy_lvdslcd.v(136): truncated value with size 32 to match size of target (24)" {  } { { "cy_lvdslcd.v" "" { Text "/home/jlywxy/project/cy_lvdslcd/cy_lvdslcd.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660036307629 "|cy_lvdslcd|ltdc_de:ltdcrgb"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1660036308297 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660036308543 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1660036309081 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.map.smsg " "Generated suppressed messages file /home/jlywxy/project/cy_lvdslcd/output_files/cy_lvdslcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036309120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 5 2 0 0 " "Adding 17 node(s), including 5 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660036309207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660036309207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "680 " "Implemented 680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660036309271 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660036309271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "666 " "Implemented 666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660036309271 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1660036309271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660036309271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660036309279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug  9 17:11:49 2022 " "Processing ended: Tue Aug  9 17:11:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660036309279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660036309279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660036309279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660036309279 ""}
