digraph "CFG for '_Z29compute_infection_prob_kernelddPiS_S_Pdii' function" {
	label="CFG for '_Z29compute_infection_prob_kernelddPiS_S_Pdii' function";

	Node0x4ac6840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %19 = getelementptr i8, i8 addrspace(4)* %10, i64 6\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 2, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %18, %22\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %25 = add i32 %23, %24\l  %26 = icmp slt i32 %17, %6\l  %27 = icmp slt i32 %25, %7\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %52\l|{<s0>T|<s1>F}}"];
	Node0x4ac6840:s0 -> Node0x4aca2c0;
	Node0x4ac6840:s1 -> Node0x4aca350;
	Node0x4aca2c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%29:\l29:                                               \l  %30 = mul nsw i32 %25, %6\l  %31 = add nsw i32 %30, %17\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %32\l  %34 = load i32, i32 addrspace(1)* %33, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %35 = icmp eq i32 %34, 0\l  br i1 %35, label %49, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4aca2c0:s0 -> Node0x4acaa70;
	Node0x4aca2c0:s1 -> Node0x4acab00;
	Node0x4acab00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%36:\l36:                                               \l  %37 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %32\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %39 = sitofp i32 %38 to double\l  %40 = sitofp i32 %34 to double\l  %41 = fdiv contract double %39, %40\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %32\l  %43 = load i32, i32 addrspace(1)* %42, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %44 = sitofp i32 %43 to double\l  %45 = fdiv contract double %44, %40\l  %46 = fmul contract double %45, %0\l  %47 = fmul contract double %41, %1\l  %48 = fadd contract double %47, %46\l  br label %49\l}"];
	Node0x4acab00 -> Node0x4acaa70;
	Node0x4acaa70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%49:\l49:                                               \l  %50 = phi double [ %48, %36 ], [ 0.000000e+00, %29 ]\l  %51 = getelementptr inbounds double, double addrspace(1)* %5, i64 %32\l  store double %50, double addrspace(1)* %51, align 8, !tbaa !11\l  br label %52\l}"];
	Node0x4acaa70 -> Node0x4aca350;
	Node0x4aca350 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
}
