



## 📅 Week 0 — Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**](images/README_Day0.md) | 🛠️ [Tools Installation](images/README_Day0.md) — Installed **Iverilog**, **Yosys**, and **gtkWave** | ✅ Done |

### 🌟 Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL → GDSII flow experiments**.
