// Seed: 1234422200
`timescale 1ps / 1ps
module module_0 (
    output logic id_0
    , id_6,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5
);
  assign id_6 = ~id_4;
  assign id_3[1'b0] = 1;
  type_11 id_7 (
      .id_0(1),
      .id_1(id_0),
      .id_2(id_2),
      .id_3(1),
      .id_4(id_4),
      .id_5(1 && id_5)
  );
endmodule
