 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : simple_spi_top
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:49:11 2025
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U206/Y (AND2X1_RVT)                      3.01       9.60 f
  U205/Y (AO22X1_RVT)                      0.06       9.66 f
  clkcnt_reg[10]/D (DFFX1_RVT)             0.01       9.67 f
  data arrival time                                   9.67

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[10]/CLK (DFFX1_RVT)           0.00       9.80 r
  library setup time                      -0.05       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.67
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U212/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[5]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[5]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U211/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[6]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[6]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U213/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[4]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[4]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U216/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[1]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[1]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U215/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[2]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[2]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U214/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[3]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[3]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U210/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[7]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[7]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U217/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[0]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[0]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: spcr_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clkcnt_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simple_spi_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  spcr_reg[6]/CLK (DFFARX1_RVT)            0.00       0.00 r
  spcr_reg[6]/Q (DFFARX1_RVT)              0.20       0.20 r
  U219/Y (INVX1_RVT)                       1.35       1.55 f
  U164/Y (INVX1_RVT)                       0.05       1.60 r
  U163/Y (AND3X1_RVT)                      0.51       2.11 r
  U150/Y (INVX0_RVT)                       4.47       6.58 f
  U208/Y (AO22X1_RVT)                      3.01       9.59 f
  clkcnt_reg[8]/D (DFFX1_RVT)              0.01       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  clkcnt_reg[8]/CLK (DFFX1_RVT)            0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.14


1
