# Power-Optimized 3-Stage Pipelined RISC-V Processor

This project implements a **3-stage pipelined RISC-V processor** optimized for **energy-efficient computing**.  
It uses **enable-control, latch-based clock gating, and data gating techniques** to reduce power consumption.

---

## ğŸ”‘ Features
- 3-Stage pipeline: Fetch, Decode, Execute
- Power optimization techniques:
  - Enable control
  - Latch-based clock gating
  - Data gating
- Dynamic power reduced from **0.71 W â†’ 0.03 W**
- Designed in **Verilog HDL**
- Simulated in **EDA Playground** and tested in **Xilinx Vivado (FPGA)**

---

## ğŸ“ Project Structure
```
power-optimized-riscv/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ clock_gating.v
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”œâ”€â”€ instruction_fetch.v
â”‚   â”œâ”€â”€ instruction_decoder.v
â”‚   â”œâ”€â”€ execute.v
â”‚   â””â”€â”€ pipeline.v
â”œâ”€â”€ test/
â”‚   â””â”€â”€ testbench.v
â””â”€â”€ README.md
```

---

## âš¡ Power Optimization Results

| Design Version                          | Dynamic Power |
|-----------------------------------------|---------------|
| 3-Stage RISC-V (baseline)               | **0.71 W**    |
| 3-Stage RISC-V Pipelined                | **0.63 W**    |
| Pipeline with Enable Control            | **0.13 W**    |
| Pipeline with Latch-Based Clock Gating  | **0.10 W**    |
| Pipeline with Data Gating               | **0.03 W**    |

---

## ğŸ›  Tools Used
- **EDA Playground** â€“ Simulation & Verification
- **Xilinx Vivado** â€“ FPGA synthesis & power analysis
- **Verilog HDL** â€“ Hardware description language

---

## ğŸš€ How to Run
1. Clone the repository:
   ```bash
   git clone https://github.com/<your-username>/power-optimized-riscv.git
   cd power-optimized-riscv
   ```
2. Open files in **EDA Playground** or **Xilinx Vivado**.
3. Use `pipeline.v` as the top module.
4. Add `test/testbench.v` as the testbench.
5. Run the simulation and observe waveforms and results.

---

## ğŸ“– Abstract
This project presents a 3-stage pipelined RISC-V processor optimized for energy-efficient computing.  
Using enable control, latch-based clock gating, and data gating, the design reduces dynamic power from 0.71 W to 0.03 W while maintaining throughput, making it highly suitable for low-power IoT and embedded applications.

---

## ğŸ‘¨â€ğŸ’» Authors
- M. Pavan Kumar  
- P. V. Satya Bala  
- M. Sai Likhith  
- M. Divya Teja  

---

## Circuit Diagram
### ğŸ”¹ Data Gating
![Data Gating](docs/pipeline_data_gating.png)

### ğŸ”¹ Clock Gating
![Clock Gating](docs/pipeline_clock_gating.png)

## ğŸ“Š Simulation Output

### ğŸ”¹ Data Gating
![Data Gating](src/images/Data_gating.png)

### ğŸ”¹ Clock Gating
![Clock Gating](src/images/clock_gating.png)


