[{"title":"DFT","date":"2019-11-05T20:37:35.000Z","path":"2019/11/05/DFT/","tags":[{"name":"DFT","slug":"DFT","permalink":"http://yoursite.com/tags/DFT/"}]},{"title":"Power","date":"2019-11-05T20:23:19.000Z","path":"2019/11/05/Power/","tags":[]},{"title":"JK-Flip-Flop","date":"2019-11-05T20:20:12.000Z","path":"2019/11/05/JK-Flip-Flop/","tags":[]},{"title":"FinFet","date":"2019-11-05T20:13:04.000Z","path":"2019/11/05/FinFet/","tags":[]},{"title":"Logic-Effort","date":"2019-11-05T20:09:00.000Z","path":"2019/11/05/Logic-Effort/","tags":[]},{"title":"ROM","date":"2019-11-05T19:58:11.000Z","path":"2019/11/05/ROM/","tags":[{"name":"ROM","slug":"ROM","permalink":"http://yoursite.com/tags/ROM/"}]},{"title":"Layout","date":"2019-11-05T19:22:08.000Z","path":"2019/11/05/Layout/","tags":[{"name":"Layout","slug":"Layout","permalink":"http://yoursite.com/tags/Layout/"}]},{"title":"Synthesis","date":"2019-11-05T18:42:34.000Z","path":"2019/11/05/Synthesis/","tags":[{"name":"Synthesis","slug":"Synthesis","permalink":"http://yoursite.com/tags/Synthesis/"}]},{"title":"NOC","date":"2019-11-05T18:41:11.000Z","path":"2019/11/05/NOC/","tags":[{"name":"NOC","slug":"NOC","permalink":"http://yoursite.com/tags/NOC/"}]},{"title":"CMOS","date":"2019-11-04T22:11:06.000Z","path":"2019/11/04/CMOS/","tags":[{"name":"CMOS","slug":"CMOS","permalink":"http://yoursite.com/tags/CMOS/"}]},{"title":"Cap-Res","date":"2019-11-04T22:03:35.000Z","path":"2019/11/04/Cap-Res/","tags":[]},{"title":"CPU-performance","date":"2019-11-04T19:18:20.000Z","path":"2019/11/04/CPU-performance/","tags":[{"name":"CPU","slug":"CPU","permalink":"http://yoursite.com/tags/CPU/"}]},{"title":"Amdahl-Law","date":"2019-11-04T19:12:55.000Z","path":"2019/11/04/Amdahl-Law/","tags":[]},{"title":"Pipelining","date":"2019-11-03T22:36:30.000Z","path":"2019/11/03/Pipelining/","tags":[{"name":"Pipelining","slug":"Pipelining","permalink":"http://yoursite.com/tags/Pipelining/"}]},{"title":"FPGA","date":"2019-11-03T19:50:50.000Z","path":"2019/11/03/FPGA/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"http://yoursite.com/tags/FPGA/"}]},{"title":"Adder","date":"2019-11-03T19:46:45.000Z","path":"2019/11/03/Adder/","tags":[{"name":"Verilog ALU","slug":"Verilog-ALU","permalink":"http://yoursite.com/tags/Verilog-ALU/"}]},{"title":"Metastability","date":"2019-11-03T19:23:16.000Z","path":"2019/11/03/Metastability/","tags":[{"name":"Metastability","slug":"Metastability","permalink":"http://yoursite.com/tags/Metastability/"}]},{"title":"STA","date":"2019-11-03T18:18:02.000Z","path":"2019/11/03/STA/","tags":[{"name":"STA","slug":"STA","permalink":"http://yoursite.com/tags/STA/"}]},{"title":"Verilog","date":"2019-11-03T05:42:21.000Z","path":"2019/11/02/Verilog/","tags":[{"name":"Verilog","slug":"Verilog","permalink":"http://yoursite.com/tags/Verilog/"}]},{"title":"VHDL","date":"2019-11-03T05:34:42.000Z","path":"2019/11/02/VHDL/","tags":[{"name":"VHDL","slug":"VHDL","permalink":"http://yoursite.com/tags/VHDL/"}]},{"title":"Time-Borrowing","date":"2019-11-03T05:09:41.000Z","path":"2019/11/02/Time-Borrowing/","tags":[{"name":"Time Borrowing","slug":"Time-Borrowing","permalink":"http://yoursite.com/tags/Time-Borrowing/"}]},{"title":"Clock-Gating","date":"2019-11-03T04:37:53.000Z","path":"2019/11/02/Clock-Gating/","tags":[{"name":"Clock Gating","slug":"Clock-Gating","permalink":"http://yoursite.com/tags/Clock-Gating/"}]},{"title":"FSM","date":"2019-11-03T03:43:09.000Z","path":"2019/11/02/FSM/","tags":[{"name":"Verilog","slug":"Verilog","permalink":"http://yoursite.com/tags/Verilog/"}]},{"title":"BRAM","date":"2019-11-03T03:05:45.000Z","path":"2019/11/02/BRAM/","tags":[{"name":"BRAM","slug":"BRAM","permalink":"http://yoursite.com/tags/BRAM/"}]},{"title":"CDC(Clock Domain Crossing)","date":"2019-11-03T01:30:22.000Z","path":"2019/11/02/CDC/","tags":[{"name":"CDC","slug":"CDC","permalink":"http://yoursite.com/tags/CDC/"}]},{"title":"SSRAM","date":"2019-11-03T01:14:07.000Z","path":"2019/11/02/SSRAM/","tags":[{"name":"SRAM","slug":"SRAM","permalink":"http://yoursite.com/tags/SRAM/"}]},{"title":"Frequency Divider by N","date":"2019-11-02T22:13:05.000Z","path":"2019/11/02/Frequency-Divider-by-N/","tags":[{"name":"Verilog","slug":"Verilog","permalink":"http://yoursite.com/tags/Verilog/"}]},{"title":"Makefile","date":"2019-11-02T20:38:54.000Z","path":"2019/11/02/Makefile/","tags":[{"name":"Make","slug":"Make","permalink":"http://yoursite.com/tags/Make/"},{"name":"Linux","slug":"Linux","permalink":"http://yoursite.com/tags/Linux/"}]},{"title":"C++","date":"2019-08-26T17:12:23.000Z","path":"2019/08/26/C++/","tags":[{"name":"C++","slug":"C","permalink":"http://yoursite.com/tags/C/"}]},{"title":"RISC-V","date":"2019-07-31T02:01:30.000Z","path":"2019/07/30/RISC-V/","tags":[{"name":"RISCV","slug":"RISCV","permalink":"http://yoursite.com/tags/RISCV/"}]},{"title":"Chisel","date":"2019-07-31T02:01:09.000Z","path":"2019/07/30/Chisel/","tags":[{"name":"Chisel","slug":"Chisel","permalink":"http://yoursite.com/tags/Chisel/"}]},{"title":"Branch Prediction","date":"2019-07-25T05:45:13.000Z","path":"2019/07/24/Branch-Prediction/","tags":[{"name":"Branch Prediction","slug":"Branch-Prediction","permalink":"http://yoursite.com/tags/Branch-Prediction/"}]},{"title":"Scala","date":"2019-07-25T05:44:10.000Z","path":"2019/07/24/Scala/","tags":[{"name":"Scala","slug":"Scala","permalink":"http://yoursite.com/tags/Scala/"}]},{"title":"Python","date":"2019-07-24T04:34:25.000Z","path":"2019/07/23/Python/","tags":[{"name":"Python","slug":"Python","permalink":"http://yoursite.com/tags/Python/"}]},{"title":"Java","date":"2019-07-24T04:30:44.000Z","path":"2019/07/23/Java/","tags":[{"name":"Java","slug":"Java","permalink":"http://yoursite.com/tags/Java/"}]},{"title":"Linux","date":"2019-07-14T19:11:47.000Z","path":"2019/07/14/Linux/","tags":[{"name":"Linux","slug":"Linux","permalink":"http://yoursite.com/tags/Linux/"}]},{"title":"Markdown","date":"2019-07-08T05:35:37.000Z","path":"2019/07/07/Markdown/","tags":[{"name":"Markdown","slug":"Markdown","permalink":"http://yoursite.com/tags/Markdown/"}]}]