onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate :sim_minimips:clock
add wave -noupdate :sim_minimips:reset
add wave -noupdate :sim_minimips:ram_req
add wave -noupdate -radix decimal -childformat {{:sim_minimips:ram_adr(31) -radix decimal} {:sim_minimips:ram_adr(30) -radix decimal} {:sim_minimips:ram_adr(29) -radix decimal} {:sim_minimips:ram_adr(28) -radix decimal} {:sim_minimips:ram_adr(27) -radix decimal} {:sim_minimips:ram_adr(26) -radix decimal} {:sim_minimips:ram_adr(25) -radix decimal} {:sim_minimips:ram_adr(24) -radix decimal} {:sim_minimips:ram_adr(23) -radix decimal} {:sim_minimips:ram_adr(22) -radix decimal} {:sim_minimips:ram_adr(21) -radix decimal} {:sim_minimips:ram_adr(20) -radix decimal} {:sim_minimips:ram_adr(19) -radix decimal} {:sim_minimips:ram_adr(18) -radix decimal} {:sim_minimips:ram_adr(17) -radix decimal} {:sim_minimips:ram_adr(16) -radix decimal} {:sim_minimips:ram_adr(15) -radix decimal} {:sim_minimips:ram_adr(14) -radix decimal} {:sim_minimips:ram_adr(13) -radix decimal} {:sim_minimips:ram_adr(12) -radix decimal} {:sim_minimips:ram_adr(11) -radix decimal} {:sim_minimips:ram_adr(10) -radix decimal} {:sim_minimips:ram_adr(9) -radix decimal} {:sim_minimips:ram_adr(8) -radix decimal} {:sim_minimips:ram_adr(7) -radix decimal} {:sim_minimips:ram_adr(6) -radix decimal} {:sim_minimips:ram_adr(5) -radix decimal} {:sim_minimips:ram_adr(4) -radix decimal} {:sim_minimips:ram_adr(3) -radix decimal} {:sim_minimips:ram_adr(2) -radix decimal} {:sim_minimips:ram_adr(1) -radix decimal} {:sim_minimips:ram_adr(0) -radix decimal}} -subitemconfig {:sim_minimips:ram_adr(31) {-height 16 -radix decimal} :sim_minimips:ram_adr(30) {-height 16 -radix decimal} :sim_minimips:ram_adr(29) {-height 16 -radix decimal} :sim_minimips:ram_adr(28) {-height 16 -radix decimal} :sim_minimips:ram_adr(27) {-height 16 -radix decimal} :sim_minimips:ram_adr(26) {-height 16 -radix decimal} :sim_minimips:ram_adr(25) {-height 16 -radix decimal} :sim_minimips:ram_adr(24) {-height 16 -radix decimal} :sim_minimips:ram_adr(23) {-height 16 -radix decimal} :sim_minimips:ram_adr(22) {-height 16 -radix decimal} :sim_minimips:ram_adr(21) {-height 16 -radix decimal} :sim_minimips:ram_adr(20) {-height 16 -radix decimal} :sim_minimips:ram_adr(19) {-height 16 -radix decimal} :sim_minimips:ram_adr(18) {-height 16 -radix decimal} :sim_minimips:ram_adr(17) {-height 16 -radix decimal} :sim_minimips:ram_adr(16) {-height 16 -radix decimal} :sim_minimips:ram_adr(15) {-height 16 -radix decimal} :sim_minimips:ram_adr(14) {-height 16 -radix decimal} :sim_minimips:ram_adr(13) {-height 16 -radix decimal} :sim_minimips:ram_adr(12) {-height 16 -radix decimal} :sim_minimips:ram_adr(11) {-height 16 -radix decimal} :sim_minimips:ram_adr(10) {-height 16 -radix decimal} :sim_minimips:ram_adr(9) {-height 16 -radix decimal} :sim_minimips:ram_adr(8) {-height 16 -radix decimal} :sim_minimips:ram_adr(7) {-height 16 -radix decimal} :sim_minimips:ram_adr(6) {-height 16 -radix decimal} :sim_minimips:ram_adr(5) {-height 16 -radix decimal} :sim_minimips:ram_adr(4) {-height 16 -radix decimal} :sim_minimips:ram_adr(3) {-height 16 -radix decimal} :sim_minimips:ram_adr(2) {-height 16 -radix decimal} :sim_minimips:ram_adr(1) {-height 16 -radix decimal} :sim_minimips:ram_adr(0) {-height 16 -radix decimal}} :sim_minimips:ram_adr
add wave -noupdate -color {Blue Violet} :sim_minimips:U_minimips:U2_ei:EI_instr
add wave -noupdate :sim_minimips:ram_rdy
add wave -noupdate :sim_minimips:threshold
add wave -noupdate :sim_minimips:U_rom:mem_size
add wave -noupdate -color {Medium Blue} -radix decimal :sim_minimips:U_minimips:U5_mem:MEM_data_ecr
add wave -noupdate -color {Orange Red} -radix decimal :sim_minimips:U_minimips:U6_renvoi:adr1
add wave -noupdate -color {Orange Red} -radix decimal :sim_minimips:U_minimips:U6_renvoi:adr2
add wave -noupdate -radix decimal :sim_minimips:U_minimips:U4_ex:DI_adr_reg_dest
add wave -noupdate -color Gold -radix decimal :sim_minimips:U_minimips:data1
add wave -noupdate -color Gold -radix decimal :sim_minimips:U_minimips:data2
add wave -noupdate -radix unsigned :sim_minimips:U_minimips:U3_di:DI_op1
add wave -noupdate -radix unsigned :sim_minimips:U_minimips:U3_di:DI_op2
add wave -noupdate -color Red :sim_minimips:U_minimips:U5_mem:EX_op_mem
add wave -noupdate -radix decimal :sim_minimips:U_minimips:read_data1_GPR
add wave -noupdate -radix decimal :sim_minimips:U_minimips:read_data2_GPR
add wave -noupdate :sim_minimips:U_minimips:U4_ex:U1_alu:hilo
add wave -noupdate -childformat {{:sim_minimips:U_minimips:U7_banc:registres(1) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(2) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(3) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(4) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(5) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(6) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(7) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(8) -radix binary -childformat {{:sim_minimips:U_minimips:U7_banc:registres(8)(31) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(30) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(29) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(28) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(27) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(26) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(25) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(24) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(23) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(22) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(21) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(20) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(19) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(18) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(17) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(16) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(15) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(14) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(13) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(12) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(11) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(10) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(9) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(8) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(7) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(6) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(5) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(4) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(3) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(2) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(1) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(0) -radix decimal}}} {:sim_minimips:U_minimips:U7_banc:registres(9) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(10) -radix binary -childformat {{:sim_minimips:U_minimips:U7_banc:registres(10)(31) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(30) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(29) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(28) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(27) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(26) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(25) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(24) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(23) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(22) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(21) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(20) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(19) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(18) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(17) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(16) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(15) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(14) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(13) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(12) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(11) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(10) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(9) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(8) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(7) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(6) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(5) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(4) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(3) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(2) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(1) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(0) -radix decimal}}} {:sim_minimips:U_minimips:U7_banc:registres(11) -radix binary -childformat {{:sim_minimips:U_minimips:U7_banc:registres(11)(31) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(30) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(29) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(28) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(27) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(26) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(25) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(24) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(23) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(22) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(21) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(20) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(19) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(18) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(17) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(16) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(15) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(14) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(13) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(12) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(11) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(10) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(9) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(8) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(7) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(6) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(5) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(4) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(3) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(2) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(1) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(0) -radix decimal}}} {:sim_minimips:U_minimips:U7_banc:registres(12) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(13) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(14) -radix binary -childformat {{:sim_minimips:U_minimips:U7_banc:registres(14)(31) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(30) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(29) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(28) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(27) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(26) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(25) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(24) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(23) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(22) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(21) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(20) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(19) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(18) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(17) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(16) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(15) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(14) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(13) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(12) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(11) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(10) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(9) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(8) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(7) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(6) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(5) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(4) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(3) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(2) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(1) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(0) -radix decimal}}} {:sim_minimips:U_minimips:U7_banc:registres(15) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(16) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(17) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(18) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(19) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(20) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(21) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(22) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(23) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(24) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(25) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(26) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(27) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(28) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(29) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(30) -radix binary} {:sim_minimips:U_minimips:U7_banc:registres(31) -radix binary}} -expand -subitemconfig {:sim_minimips:U_minimips:U7_banc:registres(1) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(2) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(3) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(4) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(5) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(6) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(7) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(8) {-height 16 -radix binary -childformat {{:sim_minimips:U_minimips:U7_banc:registres(8)(31) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(30) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(29) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(28) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(27) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(26) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(25) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(24) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(23) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(22) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(21) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(20) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(19) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(18) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(17) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(16) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(15) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(14) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(13) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(12) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(11) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(10) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(9) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(8) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(7) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(6) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(5) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(4) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(3) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(2) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(1) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(8)(0) -radix decimal}}} :sim_minimips:U_minimips:U7_banc:registres(8)(31) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(30) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(29) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(28) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(27) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(26) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(25) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(24) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(23) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(22) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(21) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(20) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(19) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(18) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(17) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(16) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(15) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(14) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(13) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(12) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(11) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(10) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(9) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(8) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(7) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(6) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(5) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(4) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(3) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(2) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(1) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(8)(0) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(9) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(10) {-height 16 -radix binary -childformat {{:sim_minimips:U_minimips:U7_banc:registres(10)(31) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(30) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(29) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(28) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(27) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(26) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(25) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(24) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(23) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(22) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(21) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(20) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(19) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(18) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(17) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(16) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(15) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(14) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(13) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(12) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(11) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(10) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(9) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(8) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(7) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(6) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(5) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(4) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(3) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(2) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(1) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(10)(0) -radix decimal}}} :sim_minimips:U_minimips:U7_banc:registres(10)(31) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(30) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(29) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(28) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(27) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(26) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(25) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(24) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(23) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(22) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(21) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(20) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(19) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(18) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(17) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(16) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(15) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(14) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(13) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(12) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(11) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(10) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(9) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(8) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(7) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(6) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(5) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(4) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(3) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(2) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(1) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(10)(0) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11) {-height 16 -radix binary -childformat {{:sim_minimips:U_minimips:U7_banc:registres(11)(31) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(30) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(29) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(28) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(27) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(26) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(25) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(24) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(23) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(22) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(21) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(20) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(19) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(18) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(17) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(16) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(15) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(14) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(13) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(12) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(11) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(10) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(9) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(8) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(7) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(6) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(5) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(4) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(3) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(2) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(1) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(11)(0) -radix decimal}}} :sim_minimips:U_minimips:U7_banc:registres(11)(31) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(30) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(29) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(28) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(27) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(26) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(25) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(24) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(23) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(22) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(21) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(20) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(19) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(18) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(17) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(16) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(15) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(14) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(13) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(12) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(11) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(10) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(9) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(8) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(7) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(6) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(5) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(4) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(3) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(2) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(1) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(11)(0) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(12) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(13) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(14) {-height 16 -radix binary -childformat {{:sim_minimips:U_minimips:U7_banc:registres(14)(31) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(30) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(29) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(28) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(27) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(26) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(25) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(24) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(23) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(22) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(21) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(20) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(19) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(18) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(17) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(16) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(15) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(14) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(13) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(12) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(11) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(10) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(9) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(8) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(7) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(6) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(5) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(4) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(3) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(2) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(1) -radix decimal} {:sim_minimips:U_minimips:U7_banc:registres(14)(0) -radix decimal}}} :sim_minimips:U_minimips:U7_banc:registres(14)(31) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(30) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(29) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(28) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(27) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(26) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(25) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(24) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(23) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(22) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(21) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(20) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(19) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(18) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(17) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(16) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(15) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(14) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(13) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(12) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(11) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(10) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(9) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(8) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(7) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(6) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(5) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(4) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(3) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(2) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(1) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(14)(0) {-height 16 -radix decimal} :sim_minimips:U_minimips:U7_banc:registres(15) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(16) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(17) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(18) {-color {Medium Blue} -height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(19) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(20) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(21) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(22) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(23) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(24) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(25) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(26) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(27) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(28) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(29) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(30) {-height 16 -radix binary} :sim_minimips:U_minimips:U7_banc:registres(31) {-height 16 -radix binary}} :sim_minimips:U_minimips:U7_banc:registres
add wave -noupdate -expand :sim_minimips:U_ram:storage
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {38861300000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 295
configure wave -valuecolwidth 295
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {29905063291 ps} {43030063291 ps}
