#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 16 10:06:08 2020
# Process ID: 13472
# Current directory: H:/final/spitest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2748 H:\final\spitest\spitest.xpr
# Log file: H:/final/spitest/vivado.log
# Journal file: H:/final/spitest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/final/spitest/spitest.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'H:/final/Desktop/adi/hdl/hdl/library'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'h:/final/Desktop/adi/hdl/hdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ROJIPCORE/adi/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'W:/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_jesd204_rx_0_0
design_1_axi_jesd204_rx_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1090.184 ; gain = 476.684
update_compile_order -fileset sources_1
open_bd_design {H:/final/spitest/spitest.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- analog.com:user:jesd204_rx:1.0 - jesd204_rx_0
Adding cell -- analog.com:user:axi_jesd204_rx:1.0 - axi_jesd204_rx_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0 
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /axi_jesd204_rx_0/core_reset_ext(undef)
Successfully read diagram <design_1> from BD file <H:/final/spitest/spitest.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <H:/final/spitest/spitest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1090.184 ; gain = 0.000
regenerate_bd_layout
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_jesd204_rx_0_0 design_1_axi_jesd204_rx_0_0}] -log ip_upgrade.log
Upgrading 'H:/final/spitest/spitest.srcs/sources_1/bd/design_1/design_1.bd'
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.184 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_axi_jesd204_rx_0_0 from ADI JESD204B Receive AXI Interface 1.0 to ADI JESD204B Receive AXI Interface 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /axi_jesd204_rx_0_upgraded_ipi/core_reset_ext(undef)
INFO: [IP_Flow 19-1972] Upgraded design_1_jesd204_rx_0_0 from ADI JESD204 Receive 1.0 to ADI JESD204 Receive 1.0
Wrote  : <H:\final\spitest\spitest.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <H:/final/spitest/spitest.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'H:/final/spitest/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1090.184 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {design_1_jesd204_rx_0_0 design_1_axi_jesd204_rx_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  H:/final/spitest/spitest.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.184 ; gain = 0.000
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /axi_jesd204_rx_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_jesd204_rx_0/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /jesd204_rx_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <H:\final\spitest\spitest.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : H:/final/spitest/spitest.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : H:/final/spitest/spitest.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : H:/final/spitest/spitest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jesd204_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_jesd204_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/final/spitest/spitest.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/final/spitest/spitest.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file H:/final/spitest/spitest.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File H:/final/spitest/spitest.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 1090.184 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_jesd204_rx_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_jesd204_rx_0_0, cache-ID = d964b5ca813c0f7b; cache size = 4.520 MB.
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.184 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_axi_jesd204_rx_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 4.520 MB.
config_ip_cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1090.184 ; gain = 0.000
export_ip_user_files -of_objects [get_files H:/final/spitest/spitest.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/final/spitest/spitest.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_axi_jesd204_rx_0_0_synth_1
[Mon Mar 16 10:12:08 2020] Launched design_1_axi_jesd204_rx_0_0_synth_1...
Run output will be captured here: H:/final/spitest/spitest.runs/design_1_axi_jesd204_rx_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1090.184 ; gain = 0.000
export_simulation -of_objects [get_files H:/final/spitest/spitest.srcs/sources_1/bd/design_1/design_1.bd] -directory H:/final/spitest/spitest.ip_user_files/sim_scripts -ip_user_files_dir H:/final/spitest/spitest.ip_user_files -ipstatic_source_dir H:/final/spitest/spitest.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/final/spitest/spitest.cache/compile_simlib/modelsim} {questa=H:/final/spitest/spitest.cache/compile_simlib/questa} {riviera=H:/final/spitest/spitest.cache/compile_simlib/riviera} {activehdl=H:/final/spitest/spitest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 16 19:49:05 2020...
