WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500143 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000153 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250154 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250154 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 12170386 heartbeat IPC: 1.395 cumulative IPC: 0.8446 (Simulation time: 00 hr 01 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 24373066 heartbeat IPC: 0.8195 cumulative IPC: 0.8277 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 36179735 heartbeat IPC: 0.847 cumulative IPC: 0.8353 (Simulation time: 00 hr 03 min 02 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 47418795 heartbeat IPC: 0.8898 cumulative IPC: 0.8502 (Simulation time: 00 hr 03 min 51 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 59758133 heartbeat IPC: 0.8104 cumulative IPC: 0.841 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 71220142 heartbeat IPC: 0.8724 cumulative IPC: 0.8465 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 82717877 heartbeat IPC: 0.8697 cumulative IPC: 0.85 (Simulation time: 00 hr 06 min 24 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 94899236 heartbeat IPC: 0.8209 cumulative IPC: 0.846 (Simulation time: 00 hr 07 min 17 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 106650473 heartbeat IPC: 0.851 cumulative IPC: 0.8466 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 118152764 heartbeat IPC: 0.8694 cumulative IPC: 0.849 (Simulation time: 00 hr 08 min 58 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_4.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 117655260 cumulative IPC: 0.8499 (Simulation time: 00 hr 09 min 23 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 117655260 cumulative IPC: 0.8499 (Simulation time: 00 hr 09 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_4.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8499 instructions: 100000000 cycles: 117655260
CPU 0 Branch Prediction Accuracy: 85.73% MPKI: 25.56 Average ROB Occupancy at Mispredict: 20.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.382
BRANCH_INDIRECT: 14.4
BRANCH_CONDITIONAL: 9.02
BRANCH_DIRECT_CALL: 0.701
BRANCH_INDIRECT_CALL: 0.474
BRANCH_RETURN: 0.549

LLC TOTAL        ACCESS:    1891940 HIT:    1696762 MISS:     195178
LLC LOAD         ACCESS:    1383741 HIT:    1246176 MISS:     137565
LLC RFO          ACCESS:      88692 HIT:      63581 MISS:      25111
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     273615 HIT:     273297 MISS:        318
LLC TRANSLATION  ACCESS:     145892 HIT:     113708 MISS:      32184
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 167.4 cycles
cpu0_DTLB TOTAL        ACCESS:   21799790 HIT:   20175702 MISS:    1624088
cpu0_DTLB LOAD         ACCESS:   21799790 HIT:   20175702 MISS:    1624088
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.16 cycles
cpu0_ITLB TOTAL        ACCESS:    9318033 HIT:    8495012 MISS:     823021
cpu0_ITLB LOAD         ACCESS:    9318033 HIT:    8495012 MISS:     823021
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.391 cycles
cpu0_L1D TOTAL        ACCESS:   26855855 HIT:   24725944 MISS:    2129911
cpu0_L1D LOAD         ACCESS:   16601711 HIT:   15078182 MISS:    1523529
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10044535 HIT:    9624245 MISS:     420290
cpu0_L1D TRANSLATION  ACCESS:     209609 HIT:      23517 MISS:     186092
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.6 cycles
cpu0_L1I TOTAL        ACCESS:   10456913 HIT:    6976277 MISS:    3480636
cpu0_L1I LOAD         ACCESS:   10456913 HIT:    6976277 MISS:    3480636
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.8 cycles
cpu0_L2C TOTAL        ACCESS:    4538150 HIT:    2916995 MISS:    1621155
cpu0_L2C LOAD         ACCESS:    3652644 HIT:    2268903 MISS:    1383741
cpu0_L2C RFO          ACCESS:     174550 HIT:      85858 MISS:      88692
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     525879 HIT:     523049 MISS:       2830
cpu0_L2C TRANSLATION  ACCESS:     185077 HIT:      39185 MISS:     145892
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 40.24 cycles
cpu0_STLB TOTAL        ACCESS:    1630806 HIT:    1471595 MISS:     159211
cpu0_STLB LOAD         ACCESS:    1630806 HIT:    1471595 MISS:     159211
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 77.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      46455
  ROW_BUFFER_MISS:     148402
 AVG DBUS CONGESTED CYCLE: 3.936
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      19779
  FULL:      90733
