verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/simple_dual_ram_30.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/async_fifo_23.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/tmds_encoder_11.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/serdes_n_to_1_9.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/fifo_2x_reducer_14.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/dvi_encoder_8.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/hdmi_encoder_1.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/coreGen/clk_wiz_v3_6.v"
verilog work "C:/Users/okay1/Documents/GitHub/mojo-hdmi-shield-example/Test Pattern/work/planAhead/Test Pattern/Test Pattern.srcs/sources_1/imports/verilog/mojo_top_0.v"
