#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 12 17:49:48 2023
# Process ID: 28336
# Current directory: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25456 C:\Users\emile\OneDrive\files\mic-1-project\verilog\top-level\top_level_basys3.xpr
# Log file: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/vivado.log
# Journal file: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level\vivado.jou
# Running On: DESKTOP-OIDFPBB, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16893 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
export_ip_user_files -of_objects  [get_files C:/Users/emile/Downloads/chars.mem] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/project_1/project_1.srcs/sources_1/new/data_to_address.mem}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/project_1/project_1.srcs/sources_1/new/static_mems.mem}}] -no_script -reset -force -quiet
remove_files  {C:/Users/emile/Downloads/chars.mem {C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/project_1/project_1.srcs/sources_1/new/data_to_address.mem} {C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/project_1/project_1.srcs/sources_1/new/static_mems.mem}}
add_files -norecurse {{C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/VGA_Final_IPCore/VGA_Final_IPCore.srcs/sources_1/new/static_mems.mem} {C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/VGA_Final_IPCore/VGA_Final_IPCore.srcs/sources_1/new/character.mem} {C:/Users/emile/OneDrive/Unief/Erasmus/Courses/ECE Project/VGA_Final_IPCore/VGA_Final_IPCore.srcs/sources_1/new/data_to_address.mem}}
set_property  ip_repo_paths  {c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0 c:/Users/emile/OneDrive/files/3_ip_core_32bit c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX C:/Users/emile/Downloads/VGA_IP_Core c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0 c:/Users/emile/OneDrive/files/3_ip_core_32bit c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit} [current_project]
update_ip_catalog
create_ip -name VGA -vendor xilinx.com -library user -version 1.0 -module_name VGA_0
generate_target {instantiation_template} [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci]
catch { config_ip_cache -export [get_ips -all VGA_0] }
export_ip_user_files -of_objects [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci]
launch_runs VGA_0_synth_1 -jobs 12
wait_on_run VGA_0_synth_1
export_simulation -of_objects [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci] -directory C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files -ipstatic_source_dir C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/questa} {riviera=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/VGA_IP_0.xci] -no_script -reset -force -quiet
remove_files  -fileset VGA_IP_0 C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_IP_0/VGA_IP_0.xci
export_ip_user_files -of_objects  [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci] -no_script -reset -force -quiet
remove_files  -fileset VGA_0 c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0/VGA_0.xci
set_property  ip_repo_paths  {c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0 c:/Users/emile/OneDrive/files/3_ip_core_32bit c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/emile/Users/faizs/Desktop/IPCORE_UART_MUX c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0 C:/Users/emile/Downloads/VGA_IPCore c:/Users/emile/OneDrive/files/3_ip_core_32bit c:/Users/emile/Users/faizs/Desktop/3_ip_core_32bit} [current_project]
update_ip_catalog
create_ip -name VGA -vendor xilinx.com -library user -version 1.0 -module_name VGA_0
generate_target {instantiation_template} [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci]
generate_target all [get_files  c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci]
catch { config_ip_cache -export [get_ips -all VGA_0] }
export_ip_user_files -of_objects [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci]
launch_runs VGA_0_synth_1 -jobs 12
wait_on_run VGA_0_synth_1
export_simulation -of_objects [get_files c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_1/VGA_0.xci] -directory C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files -ipstatic_source_dir C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/questa} {riviera=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
close_hw_manager
