proc AddWaves {} {
	;#Add waves we're interested in to the Wave window
    add wave -position end sim:/processor_tb/clock
    add wave -position end sim:/processor_tb/instruction_out1
    add wave -position end sim:/processor_tb/wr_in1
     add wave -position end sim:/processor_tb/wd_in1
    add wave -position end sim:/processor_tb/regWrite_in1
   

}

vlib work

;# Compile components if any
vcom control.vhd
vcom DEST_MUX_comp.vhd
vcom PC_ADDER_SHIFTER.vhd
vcom ALU.vhd
vcom EXECUTION.vhd
vcom processor.vhd
vcom registers.vhd
vcom ID_EX.vhd
vcom processor_tb.vhd
vcom sign_extender.vhd
vcom instructiondecode.vhd

;# Start simulation
vsim processor_tb

;# Generate a clock with 1ns period
force -deposit clk 0 0 ns, 1 0.5 ns -repeat 1 ns

;# Add the waves
AddWaves

;# Run for 50 ns
run 50ns
