{"name":"flipSyrup","tagline":"Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms","body":"What's flipSyrup?\r\n==============================\r\n\r\nflipSyrup is an FPGA-based prototyping framework on modern FPGA platforms.\r\n\r\nflipSyrup genrates an AXI4 IP-core package from your prototyping target RTL design implemented under the resource abstraction of FPGA platform given by flipSyrup.\r\nThe generated IP-core can be used as a standard IP-core with other common IP-cores together.\r\n\r\nflipSyrup supports both single FPGA platform and multi-FPGA platform.\r\nYou can implement a cycle-accurate prototyping system on both situations.\r\n\r\nflipSyrup employs two resources abstractions that an FPGA platform has.\r\n\r\n* Syrup Memory\r\n    - Memory system abstraction.\r\n    - Prototyping target logic can use this abstract memory as an ideal single-cycle memory.\r\n    - flipSyrup compiler automatically synthesizes a cache-based memory system to simulate cycle-accurately the taget behavior.\r\n* Syrup Channel\r\n    - Inter-FPGA interconnection abstraction for multi-FPGA platform based prototyping.\r\n    - Prototyping target logic can use this abstrct channel as a register to be connected to its neighbor FPGA.\r\n    - flipSyrup compiler automatically synthesizes a FIFO-based synchronizatoin system to communicate with neighbor FPGAs.\r\n\r\n\r\nRequirements\r\n==============================\r\n\r\nSoftware\r\n------------------------------\r\n\r\n* Python (2.7 or later, 3.3 or later)\r\n* Icarus Verilog (0.9.6 or later)\r\n   - 'iverilog -E' command is used for the preprocessor.\r\n* Jinja2 (2.7 or later)\r\n   - The code generator uses Jinja2 template engine.\r\n   - 'pip install jinja2' (for Python 2.x) or 'pip3 install jinja2' (for Python 3.x)\r\n\r\n\r\n* Pyverilog (Python-based Verilog HDL Design Processing Toolkit) is already included in this package.\r\n\r\n### for RTL simulation\r\n\r\n* Icarus Verilog or Synopsys VCS\r\n   - Icarus Verilog is an open-sourced Verilog simulator\r\n   - VCS is a very fast commercial Verilog simulator\r\n\r\n### For synthesis of an FPGA circuit design (bit-file)\r\n\r\n* Xilinx Platform Studio (14.6 or later)\r\n\r\n(Recommended) FPGA Board\r\n------------------------------\r\n\r\n### Single FPGA Platform\r\n\r\n* Digilent Atlys (Spartan-6)\r\n* Xilinx ML605 (Virtex-6)\r\n* Xilinx VC707 (Virtex-7)\r\n\r\n### Multi-FPGA Platform\r\n\r\n* ScalableCore System (Spartan-6)\r\n\r\n\r\nInstallation\r\n==============================\r\n\r\nIf you want to use flipSyrup as a general library, you can install on your environment by using setup.py.\r\n\r\nIf Python 2.7 is used,\r\n\r\n    python setup.py install\r\n\r\nIf Python 3.x is used,\r\n\r\n    python3 setup.py install\r\n\r\nThen you can use the flipSyrup command from your console (the version number depends on your environment).\r\n\r\n    flipsyrup-0.8.0-py3.4.1\r\n\r\n\r\nGetting Started\r\n==============================\r\n\r\nFirst, please make sure TARGET in 'base.mk' in 'input' is correctly defined. If you use the installed pycoram command on your environment, please modify 'TARGET' in base.mk as below (the version number depends on your environment)\r\n\r\n    TARGET=flipsyrup-0.8.0-py3.4.1\r\n\r\nYou can find the sample input projects in 'input/tests/singleport'.\r\n\r\n* userlogic.v  : User-defined Verilog code using Syrup memory blocks\r\n\r\nThen type 'make' and 'make run' to simulate sample system.\r\n\r\n    make build\r\n    make sim\r\n\r\nOr type commands as below directly.\r\n\r\n    python flipsyrup/flipsyrup.py input/sample.config -t userlogic -I include/ --usertest=input/tests/singleport/testbench.v input/tests/singleport/userlogic.v \r\n    iverilog -I syrup_userlogic_v1_00_a/hdl/verilog/ syrup_userlogic_v1_00_a/test/testbench_userlogic.v \r\n    ./a.out\r\n\r\nflipSyrup compiler generates a directory for IP-core (syrup\\_userlogic\\_v1\\_00\\_a, in this example).\r\n\r\n'syrup\\_userlogic\\_v1\\_00\\_a.v' includes \r\n* IP-core RTL design (hdl/verilog/syrup\\_userlogic.v)\r\n* Test bench (test/testbench\\_userlogic.v) \r\n* XPS setting files (syrup\\_userlogic\\_v2\\_1\\_0.{mpd,pao,tcl})\r\n\r\nA bit-stream can be synthesized by using Xilinx Platform Studio.\r\nPlease copy the generated IP-core into 'pcores' directory of XPS project.\r\n\r\n\r\nThis software has some sample project in 'input'.\r\nTo build them, please modify 'Makefile', so that the corresponding files and parameters are selected (especially INPUT, MEMIMG and USERTEST)\r\n\r\n\r\nflipSyrup Command Options\r\n==============================\r\n\r\nCommand\r\n------------------------------\r\n\r\n    python flipsyrup.py [config] [-t topmodule] [-I includepath]+ [--memimg=filename] [--usertest=filename] [file]+\r\n\r\nDescription\r\n------------------------------\r\n\r\n* file\r\n    - User-logic Verilog file (.v) and FPGA system memory specification (.config).\r\n      Automatically, .v file is recognized as a user-logic Verilog file, and \r\n      .config file recongnized as a memory specification of used FPGA system, respectively.\r\n* config\r\n    - Configuration file which includes memory and device specification \r\n* -t\r\n    - Name of user-defined top module, default is \"userlogic\".\r\n* -I\r\n    - Include path for input Verilog HDL files.\r\n* --memimg\r\n    - DRAM image file in HEX DRAM (option, if you need).\r\n      The file is copied into test directory.\r\n      If no file is assigned, the array is initialized with incremental values.\r\n* --usertest\r\n    - User-defined test code file (option, if you need).\r\n      The code is copied into testbench script.\r\n\r\n\r\nPublication\r\n==============================\r\n\r\n- Shinya Takamaeda-Yamazaki and Kenji Kise: flipSyrup: Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms, 24th International Conference on Field Programmable Logic and Applications (FPL 2014) (Poster), September 2014.\r\n\r\n\r\nRelated Project\r\n==============================\r\n\r\n[Pyverilog](http://shtaxxx.github.io/Pyverilog/)\r\n- Python-based Hardware Design Processing Toolkit for Verilog HDL\r\n- Used as basic code analyser and generator\r\n\r\n\r\nLicense\r\n==============================\r\n\r\nApache License 2.0\r\n(http://www.apache.org/licenses/LICENSE-2.0)\r\n\r\n\r\nCopyright and Contact\r\n==============================\r\n\r\nCopyright (C) 2013, Shinya Takamaeda-Yamazaki\r\n\r\nE-mail: shinya\\_at\\_is.naist.jp\r\n\r\n","google":"","note":"Don't delete this file! It's used internally to help with page regeneration."}