<html><head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<script src="paths.js"></script><script src="eqns.js"></script><script>
      var design = "espSID_top";
      var device = "XC9572XL";
      signals = new Array("dividerclk_counter0_SPECSIG","dividerclk_counter1_SPECSIG","dividerclk_counter2_SPECSIG","dividerclk_counter3_SPECSIG","gluereg_cnt0_SPECSIG","gluereg_cnt1_SPECSIG","gluereg_cnt2_SPECSIG","gluereg_cnt3_SPECSIG","gluereg_cnt4_SPECSIG","gluerunning_SPECSIG","gluesid_clk_q_SPECSIG","led_d1","led_d2","ram_in0_SPECSIG","ram_in1_SPECSIG","ram_in2_SPECSIG","ram_in3_SPECSIG","ram_in4_SPECSIG","ram_in5_SPECSIG","ram_in6_SPECSIG","ram_in7_SPECSIG","ramsid_ram_0_0_SPECSIG","ramsid_ram_0_1_SPECSIG","ramsid_ram_0_2_SPECSIG","ramsid_ram_0_3_SPECSIG","ramsid_ram_0_4_SPECSIG","ramsid_ram_0_5_SPECSIG","ramsid_ram_0_6_SPECSIG","ramsid_ram_0_7_SPECSIG","ramsid_ram_10_0_SPECSIG","ramsid_ram_10_1_SPECSIG","ramsid_ram_10_2_SPECSIG","ramsid_ram_10_3_SPECSIG","ramsid_ram_10_4_SPECSIG","ramsid_ram_10_5_SPECSIG","ramsid_ram_10_6_SPECSIG","ramsid_ram_10_7_SPECSIG","ramsid_ram_11_0_SPECSIG","ramsid_ram_11_1_SPECSIG","ramsid_ram_11_2_SPECSIG","ramsid_ram_11_3_SPECSIG","ramsid_ram_11_4_SPECSIG","ramsid_ram_11_5_SPECSIG","ramsid_ram_11_6_SPECSIG","ramsid_ram_11_7_SPECSIG","ramsid_ram_12_0_SPECSIG","ramsid_ram_12_1_SPECSIG","ramsid_ram_12_2_SPECSIG","ramsid_ram_12_3_SPECSIG","ramsid_ram_12_4_SPECSIG","ramsid_ram_12_5_SPECSIG","ramsid_ram_12_6_SPECSIG","ramsid_ram_12_7_SPECSIG","ramsid_ram_13_0_SPECSIG","ramsid_ram_13_1_SPECSIG","ramsid_ram_13_2_SPECSIG","ramsid_ram_13_3_SPECSIG","ramsid_ram_13_4_SPECSIG","ramsid_ram_13_5_SPECSIG","ramsid_ram_13_6_SPECSIG","ramsid_ram_13_7_SPECSIG","ramsid_ram_14_0_SPECSIG","ramsid_ram_14_1_SPECSIG","ramsid_ram_14_2_SPECSIG","ramsid_ram_14_3_SPECSIG","ramsid_ram_14_4_SPECSIG","ramsid_ram_14_5_SPECSIG","ramsid_ram_14_6_SPECSIG","ramsid_ram_14_7_SPECSIG","ramsid_ram_15_0_SPECSIG","ramsid_ram_15_1_SPECSIG","ramsid_ram_15_2_SPECSIG","ramsid_ram_15_3_SPECSIG","ramsid_ram_15_4_SPECSIG","ramsid_ram_15_5_SPECSIG","ramsid_ram_15_6_SPECSIG","ramsid_ram_15_7_SPECSIG","ramsid_ram_16_0_SPECSIG","ramsid_ram_16_1_SPECSIG","ramsid_ram_16_2_SPECSIG","ramsid_ram_16_3_SPECSIG","ramsid_ram_16_4_SPECSIG","ramsid_ram_16_5_SPECSIG","ramsid_ram_16_6_SPECSIG","ramsid_ram_16_7_SPECSIG","ramsid_ram_17_0_SPECSIG","ramsid_ram_17_1_SPECSIG","ramsid_ram_17_2_SPECSIG","ramsid_ram_17_3_SPECSIG","ramsid_ram_17_4_SPECSIG","ramsid_ram_17_5_SPECSIG","ramsid_ram_17_6_SPECSIG","ramsid_ram_17_7_SPECSIG","ramsid_ram_18_0_SPECSIG","ramsid_ram_18_1_SPECSIG","ramsid_ram_18_2_SPECSIG","ramsid_ram_18_3_SPECSIG","ramsid_ram_18_4_SPECSIG","ramsid_ram_18_5_SPECSIG","ramsid_ram_18_6_SPECSIG","ramsid_ram_18_7_SPECSIG","ramsid_ram_19_0_SPECSIG","ramsid_ram_19_1_SPECSIG","ramsid_ram_19_2_SPECSIG","ramsid_ram_19_3_SPECSIG","ramsid_ram_19_4_SPECSIG","ramsid_ram_19_5_SPECSIG","ramsid_ram_19_6_SPECSIG","ramsid_ram_19_7_SPECSIG","ramsid_ram_1_0_SPECSIG","ramsid_ram_1_1_SPECSIG","ramsid_ram_1_2_SPECSIG","ramsid_ram_1_3_SPECSIG","ramsid_ram_1_4_SPECSIG","ramsid_ram_1_5_SPECSIG","ramsid_ram_1_6_SPECSIG","ramsid_ram_1_7_SPECSIG","ramsid_ram_20_0_SPECSIG","ramsid_ram_20_1_SPECSIG","ramsid_ram_20_2_SPECSIG","ramsid_ram_20_3_SPECSIG","ramsid_ram_20_4_SPECSIG","ramsid_ram_20_5_SPECSIG","ramsid_ram_20_6_SPECSIG","ramsid_ram_20_7_SPECSIG","ramsid_ram_21_0_SPECSIG","ramsid_ram_21_1_SPECSIG","ramsid_ram_21_2_SPECSIG","ramsid_ram_21_3_SPECSIG","ramsid_ram_21_4_SPECSIG","ramsid_ram_21_5_SPECSIG","ramsid_ram_21_6_SPECSIG","ramsid_ram_21_7_SPECSIG","ramsid_ram_22_0_SPECSIG","ramsid_ram_22_1_SPECSIG","ramsid_ram_22_2_SPECSIG","ramsid_ram_22_3_SPECSIG","ramsid_ram_22_4_SPECSIG","ramsid_ram_22_5_SPECSIG","ramsid_ram_22_6_SPECSIG","ramsid_ram_22_7_SPECSIG","ramsid_ram_23_0_SPECSIG","ramsid_ram_23_1_SPECSIG","ramsid_ram_23_2_SPECSIG","ramsid_ram_23_3_SPECSIG","ramsid_ram_23_4_SPECSIG","ramsid_ram_23_5_SPECSIG","ramsid_ram_23_6_SPECSIG","ramsid_ram_23_7_SPECSIG","ramsid_ram_24_0_SPECSIG","ramsid_ram_24_1_SPECSIG","ramsid_ram_24_2_SPECSIG","ramsid_ram_24_3_SPECSIG","ramsid_ram_24_4_SPECSIG","ramsid_ram_24_5_SPECSIG","ramsid_ram_24_6_SPECSIG","ramsid_ram_24_7_SPECSIG","ramsid_ram_25_0_SPECSIG","ramsid_ram_25_1_SPECSIG","ramsid_ram_25_2_SPECSIG","ramsid_ram_25_3_SPECSIG","ramsid_ram_25_4_SPECSIG","ramsid_ram_25_5_SPECSIG","ramsid_ram_25_6_SPECSIG","ramsid_ram_25_7_SPECSIG","ramsid_ram_26_0_SPECSIG","ramsid_ram_26_1_SPECSIG","ramsid_ram_26_2_SPECSIG","ramsid_ram_26_3_SPECSIG","ramsid_ram_26_4_SPECSIG","ramsid_ram_26_5_SPECSIG","ramsid_ram_26_6_SPECSIG","ramsid_ram_26_7_SPECSIG","ramsid_ram_27_0_SPECSIG","ramsid_ram_27_1_SPECSIG","ramsid_ram_27_2_SPECSIG","ramsid_ram_27_3_SPECSIG","ramsid_ram_27_4_SPECSIG","ramsid_ram_27_5_SPECSIG","ramsid_ram_27_6_SPECSIG","ramsid_ram_27_7_SPECSIG","ramsid_ram_28_0_SPECSIG","ramsid_ram_28_1_SPECSIG","ramsid_ram_28_2_SPECSIG","ramsid_ram_28_3_SPECSIG","ramsid_ram_28_4_SPECSIG","ramsid_ram_28_5_SPECSIG","ramsid_ram_28_6_SPECSIG","ramsid_ram_28_7_SPECSIG","ramsid_ram_29_0_SPECSIG","ramsid_ram_29_1_SPECSIG","ramsid_ram_29_2_SPECSIG","ramsid_ram_29_3_SPECSIG","ramsid_ram_29_4_SPECSIG","ramsid_ram_29_5_SPECSIG","ramsid_ram_29_6_SPECSIG","ramsid_ram_29_7_SPECSIG","ramsid_ram_2_0_SPECSIG","ramsid_ram_2_1_SPECSIG","ramsid_ram_2_2_SPECSIG","ramsid_ram_2_3_SPECSIG","ramsid_ram_2_4_SPECSIG","ramsid_ram_2_5_SPECSIG","ramsid_ram_2_6_SPECSIG","ramsid_ram_2_7_SPECSIG","ramsid_ram_30_0_SPECSIG","ramsid_ram_30_1_SPECSIG","ramsid_ram_30_2_SPECSIG","ramsid_ram_30_3_SPECSIG","ramsid_ram_30_4_SPECSIG","ramsid_ram_30_5_SPECSIG","ramsid_ram_30_6_SPECSIG","ramsid_ram_30_7_SPECSIG","ramsid_ram_31_0_SPECSIG","ramsid_ram_31_1_SPECSIG","ramsid_ram_31_2_SPECSIG","ramsid_ram_31_3_SPECSIG","ramsid_ram_31_4_SPECSIG","ramsid_ram_31_5_SPECSIG","ramsid_ram_31_6_SPECSIG","ramsid_ram_31_7_SPECSIG","ramsid_ram_3_0_SPECSIG","ramsid_ram_3_1_SPECSIG","ramsid_ram_3_2_SPECSIG","ramsid_ram_3_3_SPECSIG","ramsid_ram_3_4_SPECSIG","ramsid_ram_3_5_SPECSIG","ramsid_ram_3_6_SPECSIG","ramsid_ram_3_7_SPECSIG","ramsid_ram_4_0_SPECSIG","ramsid_ram_4_1_SPECSIG","ramsid_ram_4_2_SPECSIG","ramsid_ram_4_3_SPECSIG","ramsid_ram_4_4_SPECSIG","ramsid_ram_4_5_SPECSIG","ramsid_ram_4_6_SPECSIG","ramsid_ram_4_7_SPECSIG","ramsid_ram_5_0_SPECSIG","ramsid_ram_5_1_SPECSIG","ramsid_ram_5_2_SPECSIG","ramsid_ram_5_3_SPECSIG","ramsid_ram_5_4_SPECSIG","ramsid_ram_5_5_SPECSIG","ramsid_ram_5_6_SPECSIG","ramsid_ram_5_7_SPECSIG","ramsid_ram_6_0_SPECSIG","ramsid_ram_6_1_SPECSIG","ramsid_ram_6_2_SPECSIG","ramsid_ram_6_3_SPECSIG","ramsid_ram_6_4_SPECSIG","ramsid_ram_6_5_SPECSIG","ramsid_ram_6_6_SPECSIG","ramsid_ram_6_7_SPECSIG","ramsid_ram_7_0_SPECSIG","ramsid_ram_7_1_SPECSIG","ramsid_ram_7_2_SPECSIG","ramsid_ram_7_3_SPECSIG","ramsid_ram_7_4_SPECSIG","ramsid_ram_7_5_SPECSIG","ramsid_ram_7_6_SPECSIG","ramsid_ram_7_7_SPECSIG","ramsid_ram_8_0_SPECSIG","ramsid_ram_8_1_SPECSIG","ramsid_ram_8_2_SPECSIG","ramsid_ram_8_3_SPECSIG","ramsid_ram_8_4_SPECSIG","ramsid_ram_8_5_SPECSIG","ramsid_ram_8_6_SPECSIG","ramsid_ram_8_7_SPECSIG","ramsid_ram_9_0_SPECSIG","ramsid_ram_9_1_SPECSIG","ramsid_ram_9_2_SPECSIG","ramsid_ram_9_3_SPECSIG","ramsid_ram_9_4_SPECSIG","ramsid_ram_9_5_SPECSIG","ramsid_ram_9_6_SPECSIG","ramsid_ram_9_7_SPECSIG","sid_addr0_SPECSIG","sid_addr1_SPECSIG","sid_addr2_SPECSIG","sid_addr3_SPECSIG","sid_addr4_SPECSIG","sid_clk","sid_cs","sid_data0_SPECSIG","sid_data1_SPECSIG","sid_data2_SPECSIG","sid_data3_SPECSIG","sid_data4_SPECSIG","sid_data5_SPECSIG","sid_data6_SPECSIG","sid_data7_SPECSIG","sid_rst","sid_rw","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spibit_cnt3_SPECSIG","spibit_cnt4_SPECSIG","spibit_cnt5_SPECSIG","spibit_cnt6_SPECSIG","spibit_cnt7_SPECSIG","spimosi_r0_SPECSIG","spimosi_r1_SPECSIG","spisclk_r0_SPECSIG","spisclk_r1_SPECSIG","spisclk_r2_SPECSIG","spiss_r0_SPECSIG","spiss_r1_SPECSIG","spiss_r2_SPECSIG","spitmp0_SPECSIG","spitmp1_SPECSIG","spitmp2_SPECSIG","spitmp3_SPECSIG","spitmp4_SPECSIG","spitmp5_SPECSIG","spitmp6_SPECSIG","write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
      sigNegs = new Array("OFF","ON","OFF","OFF","ON","ON","ON","ON","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","ON","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF","OFF");
      sigTypes = new Array("T","T","T","T","T","T","T","T","T","T","D","","","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","T","D","","","","","","","","","D","T","D","T","T","T","T","T","T","T","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D","D");

      
        specSig["sid_addr0_SPECSIG"]=new Array("sid_addr<0>");
      
        specSig["sid_addr1_SPECSIG"]=new Array("sid_addr<1>");
      
        specSig["sid_addr2_SPECSIG"]=new Array("sid_addr<2>");
      
        specSig["sid_addr3_SPECSIG"]=new Array("sid_addr<3>");
      
        specSig["sid_addr4_SPECSIG"]=new Array("sid_addr<4>");
      
        specSig["sid_data0_SPECSIG"]=new Array("sid_data<0>");
      
        specSig["sid_data1_SPECSIG"]=new Array("sid_data<1>");
      
        specSig["sid_data2_SPECSIG"]=new Array("sid_data<2>");
      
        specSig["sid_data3_SPECSIG"]=new Array("sid_data<3>");
      
        specSig["sid_data4_SPECSIG"]=new Array("sid_data<4>");
      
        specSig["sid_data5_SPECSIG"]=new Array("sid_data<5>");
      
        specSig["sid_data6_SPECSIG"]=new Array("sid_data<6>");
      
        specSig["sid_data7_SPECSIG"]=new Array("sid_data<7>");
      
        specSig["dividerclk_counter0_SPECSIG"]=new Array("divider/clk_counter<0>");
      
        specSig["dividerclk_counter1_SPECSIG"]=new Array("divider/clk_counter<1>");
      
        specSig["dividerclk_counter2_SPECSIG"]=new Array("divider/clk_counter<2>");
      
        specSig["dividerclk_counter3_SPECSIG"]=new Array("divider/clk_counter<3>");
      
        specSig["gluereg_cnt0_SPECSIG"]=new Array("glue/reg_cnt<0>");
      
        specSig["gluereg_cnt1_SPECSIG"]=new Array("glue/reg_cnt<1>");
      
        specSig["gluereg_cnt2_SPECSIG"]=new Array("glue/reg_cnt<2>");
      
        specSig["gluereg_cnt3_SPECSIG"]=new Array("glue/reg_cnt<3>");
      
        specSig["gluereg_cnt4_SPECSIG"]=new Array("glue/reg_cnt<4>");
      
        specSig["gluerunning_SPECSIG"]=new Array("glue/running");
      
        specSig["gluesid_clk_q_SPECSIG"]=new Array("glue/sid_clk_q");
      
        specSig["ramsid_ram_0_0_SPECSIG"]=new Array("ram/sid_ram_0_0");
      
        specSig["ramsid_ram_0_1_SPECSIG"]=new Array("ram/sid_ram_0_1");
      
        specSig["ramsid_ram_0_2_SPECSIG"]=new Array("ram/sid_ram_0_2");
      
        specSig["ramsid_ram_0_3_SPECSIG"]=new Array("ram/sid_ram_0_3");
      
        specSig["ramsid_ram_0_4_SPECSIG"]=new Array("ram/sid_ram_0_4");
      
        specSig["ramsid_ram_0_5_SPECSIG"]=new Array("ram/sid_ram_0_5");
      
        specSig["ramsid_ram_0_6_SPECSIG"]=new Array("ram/sid_ram_0_6");
      
        specSig["ramsid_ram_0_7_SPECSIG"]=new Array("ram/sid_ram_0_7");
      
        specSig["ramsid_ram_10_0_SPECSIG"]=new Array("ram/sid_ram_10_0");
      
        specSig["ramsid_ram_10_1_SPECSIG"]=new Array("ram/sid_ram_10_1");
      
        specSig["ramsid_ram_10_2_SPECSIG"]=new Array("ram/sid_ram_10_2");
      
        specSig["ramsid_ram_10_3_SPECSIG"]=new Array("ram/sid_ram_10_3");
      
        specSig["ramsid_ram_10_4_SPECSIG"]=new Array("ram/sid_ram_10_4");
      
        specSig["ramsid_ram_10_5_SPECSIG"]=new Array("ram/sid_ram_10_5");
      
        specSig["ramsid_ram_10_6_SPECSIG"]=new Array("ram/sid_ram_10_6");
      
        specSig["ramsid_ram_10_7_SPECSIG"]=new Array("ram/sid_ram_10_7");
      
        specSig["ramsid_ram_11_0_SPECSIG"]=new Array("ram/sid_ram_11_0");
      
        specSig["ramsid_ram_11_1_SPECSIG"]=new Array("ram/sid_ram_11_1");
      
        specSig["ramsid_ram_11_2_SPECSIG"]=new Array("ram/sid_ram_11_2");
      
        specSig["ramsid_ram_11_3_SPECSIG"]=new Array("ram/sid_ram_11_3");
      
        specSig["ramsid_ram_11_4_SPECSIG"]=new Array("ram/sid_ram_11_4");
      
        specSig["ramsid_ram_11_5_SPECSIG"]=new Array("ram/sid_ram_11_5");
      
        specSig["ramsid_ram_11_6_SPECSIG"]=new Array("ram/sid_ram_11_6");
      
        specSig["ramsid_ram_11_7_SPECSIG"]=new Array("ram/sid_ram_11_7");
      
        specSig["ramsid_ram_12_0_SPECSIG"]=new Array("ram/sid_ram_12_0");
      
        specSig["ramsid_ram_12_1_SPECSIG"]=new Array("ram/sid_ram_12_1");
      
        specSig["ramsid_ram_12_2_SPECSIG"]=new Array("ram/sid_ram_12_2");
      
        specSig["ramsid_ram_12_3_SPECSIG"]=new Array("ram/sid_ram_12_3");
      
        specSig["ramsid_ram_12_4_SPECSIG"]=new Array("ram/sid_ram_12_4");
      
        specSig["ramsid_ram_12_5_SPECSIG"]=new Array("ram/sid_ram_12_5");
      
        specSig["ramsid_ram_12_6_SPECSIG"]=new Array("ram/sid_ram_12_6");
      
        specSig["ramsid_ram_12_7_SPECSIG"]=new Array("ram/sid_ram_12_7");
      
        specSig["ramsid_ram_13_0_SPECSIG"]=new Array("ram/sid_ram_13_0");
      
        specSig["ramsid_ram_13_1_SPECSIG"]=new Array("ram/sid_ram_13_1");
      
        specSig["ramsid_ram_13_2_SPECSIG"]=new Array("ram/sid_ram_13_2");
      
        specSig["ramsid_ram_13_3_SPECSIG"]=new Array("ram/sid_ram_13_3");
      
        specSig["ramsid_ram_13_4_SPECSIG"]=new Array("ram/sid_ram_13_4");
      
        specSig["ramsid_ram_13_5_SPECSIG"]=new Array("ram/sid_ram_13_5");
      
        specSig["ramsid_ram_13_6_SPECSIG"]=new Array("ram/sid_ram_13_6");
      
        specSig["ramsid_ram_13_7_SPECSIG"]=new Array("ram/sid_ram_13_7");
      
        specSig["ramsid_ram_14_0_SPECSIG"]=new Array("ram/sid_ram_14_0");
      
        specSig["ramsid_ram_14_1_SPECSIG"]=new Array("ram/sid_ram_14_1");
      
        specSig["ramsid_ram_14_2_SPECSIG"]=new Array("ram/sid_ram_14_2");
      
        specSig["ramsid_ram_14_3_SPECSIG"]=new Array("ram/sid_ram_14_3");
      
        specSig["ramsid_ram_14_4_SPECSIG"]=new Array("ram/sid_ram_14_4");
      
        specSig["ramsid_ram_14_5_SPECSIG"]=new Array("ram/sid_ram_14_5");
      
        specSig["ramsid_ram_14_6_SPECSIG"]=new Array("ram/sid_ram_14_6");
      
        specSig["ramsid_ram_14_7_SPECSIG"]=new Array("ram/sid_ram_14_7");
      
        specSig["ramsid_ram_15_0_SPECSIG"]=new Array("ram/sid_ram_15_0");
      
        specSig["ramsid_ram_15_1_SPECSIG"]=new Array("ram/sid_ram_15_1");
      
        specSig["ramsid_ram_15_2_SPECSIG"]=new Array("ram/sid_ram_15_2");
      
        specSig["ramsid_ram_15_3_SPECSIG"]=new Array("ram/sid_ram_15_3");
      
        specSig["ramsid_ram_15_4_SPECSIG"]=new Array("ram/sid_ram_15_4");
      
        specSig["ramsid_ram_15_5_SPECSIG"]=new Array("ram/sid_ram_15_5");
      
        specSig["ramsid_ram_15_6_SPECSIG"]=new Array("ram/sid_ram_15_6");
      
        specSig["ramsid_ram_15_7_SPECSIG"]=new Array("ram/sid_ram_15_7");
      
        specSig["ramsid_ram_16_0_SPECSIG"]=new Array("ram/sid_ram_16_0");
      
        specSig["ramsid_ram_16_1_SPECSIG"]=new Array("ram/sid_ram_16_1");
      
        specSig["ramsid_ram_16_2_SPECSIG"]=new Array("ram/sid_ram_16_2");
      
        specSig["ramsid_ram_16_3_SPECSIG"]=new Array("ram/sid_ram_16_3");
      
        specSig["ramsid_ram_16_4_SPECSIG"]=new Array("ram/sid_ram_16_4");
      
        specSig["ramsid_ram_16_5_SPECSIG"]=new Array("ram/sid_ram_16_5");
      
        specSig["ramsid_ram_16_6_SPECSIG"]=new Array("ram/sid_ram_16_6");
      
        specSig["ramsid_ram_16_7_SPECSIG"]=new Array("ram/sid_ram_16_7");
      
        specSig["ramsid_ram_17_0_SPECSIG"]=new Array("ram/sid_ram_17_0");
      
        specSig["ramsid_ram_17_1_SPECSIG"]=new Array("ram/sid_ram_17_1");
      
        specSig["ramsid_ram_17_2_SPECSIG"]=new Array("ram/sid_ram_17_2");
      
        specSig["ramsid_ram_17_3_SPECSIG"]=new Array("ram/sid_ram_17_3");
      
        specSig["ramsid_ram_17_4_SPECSIG"]=new Array("ram/sid_ram_17_4");
      
        specSig["ramsid_ram_17_5_SPECSIG"]=new Array("ram/sid_ram_17_5");
      
        specSig["ramsid_ram_17_6_SPECSIG"]=new Array("ram/sid_ram_17_6");
      
        specSig["ramsid_ram_17_7_SPECSIG"]=new Array("ram/sid_ram_17_7");
      
        specSig["ramsid_ram_18_0_SPECSIG"]=new Array("ram/sid_ram_18_0");
      
        specSig["ramsid_ram_18_1_SPECSIG"]=new Array("ram/sid_ram_18_1");
      
        specSig["ramsid_ram_18_2_SPECSIG"]=new Array("ram/sid_ram_18_2");
      
        specSig["ramsid_ram_18_3_SPECSIG"]=new Array("ram/sid_ram_18_3");
      
        specSig["ramsid_ram_18_4_SPECSIG"]=new Array("ram/sid_ram_18_4");
      
        specSig["ramsid_ram_18_5_SPECSIG"]=new Array("ram/sid_ram_18_5");
      
        specSig["ramsid_ram_18_6_SPECSIG"]=new Array("ram/sid_ram_18_6");
      
        specSig["ramsid_ram_18_7_SPECSIG"]=new Array("ram/sid_ram_18_7");
      
        specSig["ramsid_ram_19_0_SPECSIG"]=new Array("ram/sid_ram_19_0");
      
        specSig["ramsid_ram_19_1_SPECSIG"]=new Array("ram/sid_ram_19_1");
      
        specSig["ramsid_ram_19_2_SPECSIG"]=new Array("ram/sid_ram_19_2");
      
        specSig["ramsid_ram_19_3_SPECSIG"]=new Array("ram/sid_ram_19_3");
      
        specSig["ramsid_ram_19_4_SPECSIG"]=new Array("ram/sid_ram_19_4");
      
        specSig["ramsid_ram_19_5_SPECSIG"]=new Array("ram/sid_ram_19_5");
      
        specSig["ramsid_ram_19_6_SPECSIG"]=new Array("ram/sid_ram_19_6");
      
        specSig["ramsid_ram_19_7_SPECSIG"]=new Array("ram/sid_ram_19_7");
      
        specSig["ramsid_ram_1_0_SPECSIG"]=new Array("ram/sid_ram_1_0");
      
        specSig["ramsid_ram_1_1_SPECSIG"]=new Array("ram/sid_ram_1_1");
      
        specSig["ramsid_ram_1_2_SPECSIG"]=new Array("ram/sid_ram_1_2");
      
        specSig["ramsid_ram_1_3_SPECSIG"]=new Array("ram/sid_ram_1_3");
      
        specSig["ramsid_ram_1_4_SPECSIG"]=new Array("ram/sid_ram_1_4");
      
        specSig["ramsid_ram_1_5_SPECSIG"]=new Array("ram/sid_ram_1_5");
      
        specSig["ramsid_ram_1_6_SPECSIG"]=new Array("ram/sid_ram_1_6");
      
        specSig["ramsid_ram_1_7_SPECSIG"]=new Array("ram/sid_ram_1_7");
      
        specSig["ramsid_ram_20_0_SPECSIG"]=new Array("ram/sid_ram_20_0");
      
        specSig["ramsid_ram_20_1_SPECSIG"]=new Array("ram/sid_ram_20_1");
      
        specSig["ramsid_ram_20_2_SPECSIG"]=new Array("ram/sid_ram_20_2");
      
        specSig["ramsid_ram_20_3_SPECSIG"]=new Array("ram/sid_ram_20_3");
      
        specSig["ramsid_ram_20_4_SPECSIG"]=new Array("ram/sid_ram_20_4");
      
        specSig["ramsid_ram_20_5_SPECSIG"]=new Array("ram/sid_ram_20_5");
      
        specSig["ramsid_ram_20_6_SPECSIG"]=new Array("ram/sid_ram_20_6");
      
        specSig["ramsid_ram_20_7_SPECSIG"]=new Array("ram/sid_ram_20_7");
      
        specSig["ramsid_ram_21_0_SPECSIG"]=new Array("ram/sid_ram_21_0");
      
        specSig["ramsid_ram_21_1_SPECSIG"]=new Array("ram/sid_ram_21_1");
      
        specSig["ramsid_ram_21_2_SPECSIG"]=new Array("ram/sid_ram_21_2");
      
        specSig["ramsid_ram_21_3_SPECSIG"]=new Array("ram/sid_ram_21_3");
      
        specSig["ramsid_ram_21_4_SPECSIG"]=new Array("ram/sid_ram_21_4");
      
        specSig["ramsid_ram_21_5_SPECSIG"]=new Array("ram/sid_ram_21_5");
      
        specSig["ramsid_ram_21_6_SPECSIG"]=new Array("ram/sid_ram_21_6");
      
        specSig["ramsid_ram_21_7_SPECSIG"]=new Array("ram/sid_ram_21_7");
      
        specSig["ramsid_ram_22_0_SPECSIG"]=new Array("ram/sid_ram_22_0");
      
        specSig["ramsid_ram_22_1_SPECSIG"]=new Array("ram/sid_ram_22_1");
      
        specSig["ramsid_ram_22_2_SPECSIG"]=new Array("ram/sid_ram_22_2");
      
        specSig["ramsid_ram_22_3_SPECSIG"]=new Array("ram/sid_ram_22_3");
      
        specSig["ramsid_ram_22_4_SPECSIG"]=new Array("ram/sid_ram_22_4");
      
        specSig["ramsid_ram_22_5_SPECSIG"]=new Array("ram/sid_ram_22_5");
      
        specSig["ramsid_ram_22_6_SPECSIG"]=new Array("ram/sid_ram_22_6");
      
        specSig["ramsid_ram_22_7_SPECSIG"]=new Array("ram/sid_ram_22_7");
      
        specSig["ramsid_ram_23_0_SPECSIG"]=new Array("ram/sid_ram_23_0");
      
        specSig["ramsid_ram_23_1_SPECSIG"]=new Array("ram/sid_ram_23_1");
      
        specSig["ramsid_ram_23_2_SPECSIG"]=new Array("ram/sid_ram_23_2");
      
        specSig["ramsid_ram_23_3_SPECSIG"]=new Array("ram/sid_ram_23_3");
      
        specSig["ramsid_ram_23_4_SPECSIG"]=new Array("ram/sid_ram_23_4");
      
        specSig["ramsid_ram_23_5_SPECSIG"]=new Array("ram/sid_ram_23_5");
      
        specSig["ramsid_ram_23_6_SPECSIG"]=new Array("ram/sid_ram_23_6");
      
        specSig["ramsid_ram_23_7_SPECSIG"]=new Array("ram/sid_ram_23_7");
      
        specSig["ramsid_ram_24_0_SPECSIG"]=new Array("ram/sid_ram_24_0");
      
        specSig["ramsid_ram_24_1_SPECSIG"]=new Array("ram/sid_ram_24_1");
      
        specSig["ramsid_ram_24_2_SPECSIG"]=new Array("ram/sid_ram_24_2");
      
        specSig["ramsid_ram_24_3_SPECSIG"]=new Array("ram/sid_ram_24_3");
      
        specSig["ramsid_ram_24_4_SPECSIG"]=new Array("ram/sid_ram_24_4");
      
        specSig["ramsid_ram_24_5_SPECSIG"]=new Array("ram/sid_ram_24_5");
      
        specSig["ramsid_ram_24_6_SPECSIG"]=new Array("ram/sid_ram_24_6");
      
        specSig["ramsid_ram_24_7_SPECSIG"]=new Array("ram/sid_ram_24_7");
      
        specSig["ramsid_ram_25_0_SPECSIG"]=new Array("ram/sid_ram_25_0");
      
        specSig["ramsid_ram_25_1_SPECSIG"]=new Array("ram/sid_ram_25_1");
      
        specSig["ramsid_ram_25_2_SPECSIG"]=new Array("ram/sid_ram_25_2");
      
        specSig["ramsid_ram_25_3_SPECSIG"]=new Array("ram/sid_ram_25_3");
      
        specSig["ramsid_ram_25_4_SPECSIG"]=new Array("ram/sid_ram_25_4");
      
        specSig["ramsid_ram_25_5_SPECSIG"]=new Array("ram/sid_ram_25_5");
      
        specSig["ramsid_ram_25_6_SPECSIG"]=new Array("ram/sid_ram_25_6");
      
        specSig["ramsid_ram_25_7_SPECSIG"]=new Array("ram/sid_ram_25_7");
      
        specSig["ramsid_ram_26_0_SPECSIG"]=new Array("ram/sid_ram_26_0");
      
        specSig["ramsid_ram_26_1_SPECSIG"]=new Array("ram/sid_ram_26_1");
      
        specSig["ramsid_ram_26_2_SPECSIG"]=new Array("ram/sid_ram_26_2");
      
        specSig["ramsid_ram_26_3_SPECSIG"]=new Array("ram/sid_ram_26_3");
      
        specSig["ramsid_ram_26_4_SPECSIG"]=new Array("ram/sid_ram_26_4");
      
        specSig["ramsid_ram_26_5_SPECSIG"]=new Array("ram/sid_ram_26_5");
      
        specSig["ramsid_ram_26_6_SPECSIG"]=new Array("ram/sid_ram_26_6");
      
        specSig["ramsid_ram_26_7_SPECSIG"]=new Array("ram/sid_ram_26_7");
      
        specSig["ramsid_ram_27_0_SPECSIG"]=new Array("ram/sid_ram_27_0");
      
        specSig["ramsid_ram_27_1_SPECSIG"]=new Array("ram/sid_ram_27_1");
      
        specSig["ramsid_ram_27_2_SPECSIG"]=new Array("ram/sid_ram_27_2");
      
        specSig["ramsid_ram_27_3_SPECSIG"]=new Array("ram/sid_ram_27_3");
      
        specSig["ramsid_ram_27_4_SPECSIG"]=new Array("ram/sid_ram_27_4");
      
        specSig["ramsid_ram_27_5_SPECSIG"]=new Array("ram/sid_ram_27_5");
      
        specSig["ramsid_ram_27_6_SPECSIG"]=new Array("ram/sid_ram_27_6");
      
        specSig["ramsid_ram_27_7_SPECSIG"]=new Array("ram/sid_ram_27_7");
      
        specSig["ramsid_ram_28_0_SPECSIG"]=new Array("ram/sid_ram_28_0");
      
        specSig["ramsid_ram_28_1_SPECSIG"]=new Array("ram/sid_ram_28_1");
      
        specSig["ramsid_ram_28_2_SPECSIG"]=new Array("ram/sid_ram_28_2");
      
        specSig["ramsid_ram_28_3_SPECSIG"]=new Array("ram/sid_ram_28_3");
      
        specSig["ramsid_ram_28_4_SPECSIG"]=new Array("ram/sid_ram_28_4");
      
        specSig["ramsid_ram_28_5_SPECSIG"]=new Array("ram/sid_ram_28_5");
      
        specSig["ramsid_ram_28_6_SPECSIG"]=new Array("ram/sid_ram_28_6");
      
        specSig["ramsid_ram_28_7_SPECSIG"]=new Array("ram/sid_ram_28_7");
      
        specSig["ramsid_ram_29_0_SPECSIG"]=new Array("ram/sid_ram_29_0");
      
        specSig["ramsid_ram_29_1_SPECSIG"]=new Array("ram/sid_ram_29_1");
      
        specSig["ramsid_ram_29_2_SPECSIG"]=new Array("ram/sid_ram_29_2");
      
        specSig["ramsid_ram_29_3_SPECSIG"]=new Array("ram/sid_ram_29_3");
      
        specSig["ramsid_ram_29_4_SPECSIG"]=new Array("ram/sid_ram_29_4");
      
        specSig["ramsid_ram_29_5_SPECSIG"]=new Array("ram/sid_ram_29_5");
      
        specSig["ramsid_ram_29_6_SPECSIG"]=new Array("ram/sid_ram_29_6");
      
        specSig["ramsid_ram_29_7_SPECSIG"]=new Array("ram/sid_ram_29_7");
      
        specSig["ramsid_ram_2_0_SPECSIG"]=new Array("ram/sid_ram_2_0");
      
        specSig["ramsid_ram_2_1_SPECSIG"]=new Array("ram/sid_ram_2_1");
      
        specSig["ramsid_ram_2_2_SPECSIG"]=new Array("ram/sid_ram_2_2");
      
        specSig["ramsid_ram_2_3_SPECSIG"]=new Array("ram/sid_ram_2_3");
      
        specSig["ramsid_ram_2_4_SPECSIG"]=new Array("ram/sid_ram_2_4");
      
        specSig["ramsid_ram_2_5_SPECSIG"]=new Array("ram/sid_ram_2_5");
      
        specSig["ramsid_ram_2_6_SPECSIG"]=new Array("ram/sid_ram_2_6");
      
        specSig["ramsid_ram_2_7_SPECSIG"]=new Array("ram/sid_ram_2_7");
      
        specSig["ramsid_ram_30_0_SPECSIG"]=new Array("ram/sid_ram_30_0");
      
        specSig["ramsid_ram_30_1_SPECSIG"]=new Array("ram/sid_ram_30_1");
      
        specSig["ramsid_ram_30_2_SPECSIG"]=new Array("ram/sid_ram_30_2");
      
        specSig["ramsid_ram_30_3_SPECSIG"]=new Array("ram/sid_ram_30_3");
      
        specSig["ramsid_ram_30_4_SPECSIG"]=new Array("ram/sid_ram_30_4");
      
        specSig["ramsid_ram_30_5_SPECSIG"]=new Array("ram/sid_ram_30_5");
      
        specSig["ramsid_ram_30_6_SPECSIG"]=new Array("ram/sid_ram_30_6");
      
        specSig["ramsid_ram_30_7_SPECSIG"]=new Array("ram/sid_ram_30_7");
      
        specSig["ramsid_ram_31_0_SPECSIG"]=new Array("ram/sid_ram_31_0");
      
        specSig["ramsid_ram_31_1_SPECSIG"]=new Array("ram/sid_ram_31_1");
      
        specSig["ramsid_ram_31_2_SPECSIG"]=new Array("ram/sid_ram_31_2");
      
        specSig["ramsid_ram_31_3_SPECSIG"]=new Array("ram/sid_ram_31_3");
      
        specSig["ramsid_ram_31_4_SPECSIG"]=new Array("ram/sid_ram_31_4");
      
        specSig["ramsid_ram_31_5_SPECSIG"]=new Array("ram/sid_ram_31_5");
      
        specSig["ramsid_ram_31_6_SPECSIG"]=new Array("ram/sid_ram_31_6");
      
        specSig["ramsid_ram_31_7_SPECSIG"]=new Array("ram/sid_ram_31_7");
      
        specSig["ramsid_ram_3_0_SPECSIG"]=new Array("ram/sid_ram_3_0");
      
        specSig["ramsid_ram_3_1_SPECSIG"]=new Array("ram/sid_ram_3_1");
      
        specSig["ramsid_ram_3_2_SPECSIG"]=new Array("ram/sid_ram_3_2");
      
        specSig["ramsid_ram_3_3_SPECSIG"]=new Array("ram/sid_ram_3_3");
      
        specSig["ramsid_ram_3_4_SPECSIG"]=new Array("ram/sid_ram_3_4");
      
        specSig["ramsid_ram_3_5_SPECSIG"]=new Array("ram/sid_ram_3_5");
      
        specSig["ramsid_ram_3_6_SPECSIG"]=new Array("ram/sid_ram_3_6");
      
        specSig["ramsid_ram_3_7_SPECSIG"]=new Array("ram/sid_ram_3_7");
      
        specSig["ramsid_ram_4_0_SPECSIG"]=new Array("ram/sid_ram_4_0");
      
        specSig["ramsid_ram_4_1_SPECSIG"]=new Array("ram/sid_ram_4_1");
      
        specSig["ramsid_ram_4_2_SPECSIG"]=new Array("ram/sid_ram_4_2");
      
        specSig["ramsid_ram_4_3_SPECSIG"]=new Array("ram/sid_ram_4_3");
      
        specSig["ramsid_ram_4_4_SPECSIG"]=new Array("ram/sid_ram_4_4");
      
        specSig["ramsid_ram_4_5_SPECSIG"]=new Array("ram/sid_ram_4_5");
      
        specSig["ramsid_ram_4_6_SPECSIG"]=new Array("ram/sid_ram_4_6");
      
        specSig["ramsid_ram_4_7_SPECSIG"]=new Array("ram/sid_ram_4_7");
      
        specSig["ramsid_ram_5_0_SPECSIG"]=new Array("ram/sid_ram_5_0");
      
        specSig["ramsid_ram_5_1_SPECSIG"]=new Array("ram/sid_ram_5_1");
      
        specSig["ramsid_ram_5_2_SPECSIG"]=new Array("ram/sid_ram_5_2");
      
        specSig["ramsid_ram_5_3_SPECSIG"]=new Array("ram/sid_ram_5_3");
      
        specSig["ramsid_ram_5_4_SPECSIG"]=new Array("ram/sid_ram_5_4");
      
        specSig["ramsid_ram_5_5_SPECSIG"]=new Array("ram/sid_ram_5_5");
      
        specSig["ramsid_ram_5_6_SPECSIG"]=new Array("ram/sid_ram_5_6");
      
        specSig["ramsid_ram_5_7_SPECSIG"]=new Array("ram/sid_ram_5_7");
      
        specSig["ramsid_ram_6_0_SPECSIG"]=new Array("ram/sid_ram_6_0");
      
        specSig["ramsid_ram_6_1_SPECSIG"]=new Array("ram/sid_ram_6_1");
      
        specSig["ramsid_ram_6_2_SPECSIG"]=new Array("ram/sid_ram_6_2");
      
        specSig["ramsid_ram_6_3_SPECSIG"]=new Array("ram/sid_ram_6_3");
      
        specSig["ramsid_ram_6_4_SPECSIG"]=new Array("ram/sid_ram_6_4");
      
        specSig["ramsid_ram_6_5_SPECSIG"]=new Array("ram/sid_ram_6_5");
      
        specSig["ramsid_ram_6_6_SPECSIG"]=new Array("ram/sid_ram_6_6");
      
        specSig["ramsid_ram_6_7_SPECSIG"]=new Array("ram/sid_ram_6_7");
      
        specSig["ramsid_ram_7_0_SPECSIG"]=new Array("ram/sid_ram_7_0");
      
        specSig["ramsid_ram_7_1_SPECSIG"]=new Array("ram/sid_ram_7_1");
      
        specSig["ramsid_ram_7_2_SPECSIG"]=new Array("ram/sid_ram_7_2");
      
        specSig["ramsid_ram_7_3_SPECSIG"]=new Array("ram/sid_ram_7_3");
      
        specSig["ramsid_ram_7_4_SPECSIG"]=new Array("ram/sid_ram_7_4");
      
        specSig["ramsid_ram_7_5_SPECSIG"]=new Array("ram/sid_ram_7_5");
      
        specSig["ramsid_ram_7_6_SPECSIG"]=new Array("ram/sid_ram_7_6");
      
        specSig["ramsid_ram_7_7_SPECSIG"]=new Array("ram/sid_ram_7_7");
      
        specSig["ramsid_ram_8_0_SPECSIG"]=new Array("ram/sid_ram_8_0");
      
        specSig["ramsid_ram_8_1_SPECSIG"]=new Array("ram/sid_ram_8_1");
      
        specSig["ramsid_ram_8_2_SPECSIG"]=new Array("ram/sid_ram_8_2");
      
        specSig["ramsid_ram_8_3_SPECSIG"]=new Array("ram/sid_ram_8_3");
      
        specSig["ramsid_ram_8_4_SPECSIG"]=new Array("ram/sid_ram_8_4");
      
        specSig["ramsid_ram_8_5_SPECSIG"]=new Array("ram/sid_ram_8_5");
      
        specSig["ramsid_ram_8_6_SPECSIG"]=new Array("ram/sid_ram_8_6");
      
        specSig["ramsid_ram_8_7_SPECSIG"]=new Array("ram/sid_ram_8_7");
      
        specSig["ramsid_ram_9_0_SPECSIG"]=new Array("ram/sid_ram_9_0");
      
        specSig["ramsid_ram_9_1_SPECSIG"]=new Array("ram/sid_ram_9_1");
      
        specSig["ramsid_ram_9_2_SPECSIG"]=new Array("ram/sid_ram_9_2");
      
        specSig["ramsid_ram_9_3_SPECSIG"]=new Array("ram/sid_ram_9_3");
      
        specSig["ramsid_ram_9_4_SPECSIG"]=new Array("ram/sid_ram_9_4");
      
        specSig["ramsid_ram_9_5_SPECSIG"]=new Array("ram/sid_ram_9_5");
      
        specSig["ramsid_ram_9_6_SPECSIG"]=new Array("ram/sid_ram_9_6");
      
        specSig["ramsid_ram_9_7_SPECSIG"]=new Array("ram/sid_ram_9_7");
      
        specSig["spimosi_r1_SPECSIG"]=new Array("spi/mosi_r<1>");
      
        specSig["spiss_r1_SPECSIG"]=new Array("spi/ss_r<1>");
      
        specSig["spibit_cnt0_SPECSIG"]=new Array("spi/bit_cnt<0>");
      
        specSig["spibit_cnt1_SPECSIG"]=new Array("spi/bit_cnt<1>");
      
        specSig["spibit_cnt2_SPECSIG"]=new Array("spi/bit_cnt<2>");
      
        specSig["spisclk_r1_SPECSIG"]=new Array("spi/sclk_r<1>");
      
        specSig["spisclk_r2_SPECSIG"]=new Array("spi/sclk_r<2>");
      
        specSig["ram_in0_SPECSIG"]=new Array("ram_in<0>");
      
        specSig["spitmp0_SPECSIG"]=new Array("spi/tmp<0>");
      
        specSig["ram_in1_SPECSIG"]=new Array("ram_in<1>");
      
        specSig["spitmp1_SPECSIG"]=new Array("spi/tmp<1>");
      
        specSig["ram_in2_SPECSIG"]=new Array("ram_in<2>");
      
        specSig["spitmp2_SPECSIG"]=new Array("spi/tmp<2>");
      
        specSig["ram_in3_SPECSIG"]=new Array("ram_in<3>");
      
        specSig["spitmp3_SPECSIG"]=new Array("spi/tmp<3>");
      
        specSig["ram_in4_SPECSIG"]=new Array("ram_in<4>");
      
        specSig["spitmp4_SPECSIG"]=new Array("spi/tmp<4>");
      
        specSig["ram_in5_SPECSIG"]=new Array("ram_in<5>");
      
        specSig["spitmp5_SPECSIG"]=new Array("spi/tmp<5>");
      
        specSig["ram_in6_SPECSIG"]=new Array("ram_in<6>");
      
        specSig["spitmp6_SPECSIG"]=new Array("spi/tmp<6>");
      
        specSig["ram_in7_SPECSIG"]=new Array("ram_in<7>");
      
        specSig["spibit_cnt3_SPECSIG"]=new Array("spi/bit_cnt<3>");
      
        specSig["write_addr0_SPECSIG"]=new Array("write_addr<0>");
      
        specSig["spibit_cnt4_SPECSIG"]=new Array("spi/bit_cnt<4>");
      
        specSig["write_addr1_SPECSIG"]=new Array("write_addr<1>");
      
        specSig["spibit_cnt5_SPECSIG"]=new Array("spi/bit_cnt<5>");
      
        specSig["write_addr2_SPECSIG"]=new Array("write_addr<2>");
      
        specSig["spibit_cnt6_SPECSIG"]=new Array("spi/bit_cnt<6>");
      
        specSig["write_addr3_SPECSIG"]=new Array("write_addr<3>");
      
        specSig["spibit_cnt7_SPECSIG"]=new Array("spi/bit_cnt<7>");
      
        specSig["write_addr4_SPECSIG"]=new Array("write_addr<4>");
      
        specSig["spiss_r0_SPECSIG"]=new Array("spi/ss_r<0>");
      
        specSig["spiss_r2_SPECSIG"]=new Array("spi/ss_r<2>");
      
        specSig["spimosi_r0_SPECSIG"]=new Array("spi/mosi_r<0>");
      
        specSig["spisclk_r0_SPECSIG"]=new Array("spi/sclk_r<0>");
      
            pterms["FB1_5_1"]=new Array("gluereg_cnt0_SPECSIG");
          
            pterms["FB1_5_2"]=new Array("/sid_rw");
          
            pterms["FB1_5_3"]=new Array("sid_clk","gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["FB1_6_1"]=new Array("gluereg_cnt1_SPECSIG");
          
            pterms["FB1_6_2"]=new Array("/sid_rw");
          
            pterms["FB1_6_3"]=new Array("sid_clk","gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["FB1_8_1"]=new Array("gluereg_cnt2_SPECSIG");
          
            pterms["FB1_8_2"]=new Array("/sid_rw");
          
            pterms["FB1_8_3"]=new Array("sid_clk","gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["FB1_9_1"]=new Array("gluereg_cnt3_SPECSIG");
          
            pterms["FB1_9_2"]=new Array("/sid_rw");
          
            pterms["FB1_9_3"]=new Array("sid_clk","gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["FB1_11_1"]=new Array("gluereg_cnt4_SPECSIG");
          
            pterms["FB1_11_2"]=new Array("/sid_rw");
          
            pterms["FB1_11_3"]=new Array("sid_clk","gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["FB1_15_1"]=new Array("/sid_rw","/rst_n");
          
            pterms["FB1_15_2"]=new Array("/sid_rw","/sid_clk","gluerunning_SPECSIG","gluesid_clk_q_SPECSIG");
          
            pterms["FB1_15_3"]=new Array("sid_rw","sid_clk","gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["FB1_17_1"]=new Array("dividerclk_counter0_SPECSIG","/dividerclk_counter1_SPECSIG","/dividerclk_counter2_SPECSIG","dividerclk_counter3_SPECSIG","rst_n");
          
            pterms["FB1_17_2"]=new Array("sid_clk","/rst_n");
          
            pterms["FB3_2_1"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_0_0_SPECSIG");
          
            pterms["FB3_2_2"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_16_0_SPECSIG");
          
            pterms["FB3_2_3"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_3_0_SPECSIG");
          
            pterms["FB3_2_4"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_19_0_SPECSIG");
          
            pterms["FB3_2_5"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_6_0_SPECSIG");
          
            pterms["FB3_2_6"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_22_0_SPECSIG");
          
            pterms["FB3_2_7"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_7_0_SPECSIG");
          
            pterms["FB3_2_8"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_23_0_SPECSIG");
          
            pterms["FB3_2_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_25_0_SPECSIG");
          
            pterms["FB3_2_10"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_27_0_SPECSIG");
          
            pterms["FB3_2_11"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_28_0_SPECSIG");
          
            pterms["FB3_2_12"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_30_0_SPECSIG");
          
            pterms["FB3_2_13"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_29_0_SPECSIG");
          
            pterms["FB3_2_14"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_31_0_SPECSIG");
          
            pterms["FB3_2_15"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_9_0_SPECSIG");
          
            pterms["FB3_2_16"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_11_0_SPECSIG");
          
            pterms["FB3_2_17"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_12_0_SPECSIG");
          
            pterms["FB3_2_18"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_14_0_SPECSIG");
          
            pterms["FB3_2_19"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_13_0_SPECSIG");
          
            pterms["FB3_2_20"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_15_0_SPECSIG");
          
            pterms["FB3_2_21"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_1_0_SPECSIG");
          
            pterms["FB3_2_22"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_17_0_SPECSIG");
          
            pterms["FB3_2_23"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_4_0_SPECSIG");
          
            pterms["FB3_2_24"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_20_0_SPECSIG");
          
            pterms["FB3_2_25"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_5_0_SPECSIG");
          
            pterms["FB3_2_26"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_21_0_SPECSIG");
          
            pterms["FB3_2_27"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_2_0_SPECSIG");
          
            pterms["FB3_2_28"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_18_0_SPECSIG");
          
            pterms["FB3_2_29"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_24_0_SPECSIG");
          
            pterms["FB3_2_30"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_26_0_SPECSIG");
          
            pterms["FB3_2_31"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_8_0_SPECSIG");
          
            pterms["FB3_2_32"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_10_0_SPECSIG");
          
            pterms["FB3_2_33"]=new Array("/sid_rw");
          
            pterms["FB3_5_1"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_0_1_SPECSIG");
          
            pterms["FB3_5_2"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_16_1_SPECSIG");
          
            pterms["FB3_5_3"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_3_1_SPECSIG");
          
            pterms["FB3_5_4"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_19_1_SPECSIG");
          
            pterms["FB3_5_5"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_6_1_SPECSIG");
          
            pterms["FB3_5_6"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_22_1_SPECSIG");
          
            pterms["FB3_5_7"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_7_1_SPECSIG");
          
            pterms["FB3_5_8"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_23_1_SPECSIG");
          
            pterms["FB3_5_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_25_1_SPECSIG");
          
            pterms["FB3_5_10"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_27_1_SPECSIG");
          
            pterms["FB3_5_11"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_28_1_SPECSIG");
          
            pterms["FB3_5_12"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_30_1_SPECSIG");
          
            pterms["FB3_5_13"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_29_1_SPECSIG");
          
            pterms["FB3_5_14"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_31_1_SPECSIG");
          
            pterms["FB3_5_15"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_9_1_SPECSIG");
          
            pterms["FB3_5_16"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_11_1_SPECSIG");
          
            pterms["FB3_5_17"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_12_1_SPECSIG");
          
            pterms["FB3_5_18"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_14_1_SPECSIG");
          
            pterms["FB3_5_19"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_13_1_SPECSIG");
          
            pterms["FB3_5_20"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_15_1_SPECSIG");
          
            pterms["FB3_5_21"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_1_1_SPECSIG");
          
            pterms["FB3_5_22"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_17_1_SPECSIG");
          
            pterms["FB3_5_23"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_4_1_SPECSIG");
          
            pterms["FB3_5_24"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_20_1_SPECSIG");
          
            pterms["FB3_5_25"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_5_1_SPECSIG");
          
            pterms["FB3_5_26"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_21_1_SPECSIG");
          
            pterms["FB3_5_27"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_2_1_SPECSIG");
          
            pterms["FB3_5_28"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_18_1_SPECSIG");
          
            pterms["FB3_5_29"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_24_1_SPECSIG");
          
            pterms["FB3_5_30"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_26_1_SPECSIG");
          
            pterms["FB3_5_31"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_8_1_SPECSIG");
          
            pterms["FB3_5_32"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_10_1_SPECSIG");
          
            pterms["FB3_5_33"]=new Array("/sid_rw");
          
            pterms["FB3_8_1"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_0_2_SPECSIG");
          
            pterms["FB3_8_2"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_16_2_SPECSIG");
          
            pterms["FB3_8_3"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_3_2_SPECSIG");
          
            pterms["FB3_8_4"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_19_2_SPECSIG");
          
            pterms["FB3_8_5"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_6_2_SPECSIG");
          
            pterms["FB3_8_6"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_22_2_SPECSIG");
          
            pterms["FB3_8_7"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_7_2_SPECSIG");
          
            pterms["FB3_8_8"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_23_2_SPECSIG");
          
            pterms["FB3_8_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_25_2_SPECSIG");
          
            pterms["FB3_8_10"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_27_2_SPECSIG");
          
            pterms["FB3_8_11"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_28_2_SPECSIG");
          
            pterms["FB3_8_12"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_30_2_SPECSIG");
          
            pterms["FB3_8_13"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_29_2_SPECSIG");
          
            pterms["FB3_8_14"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_31_2_SPECSIG");
          
            pterms["FB3_8_15"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_9_2_SPECSIG");
          
            pterms["FB3_8_16"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_11_2_SPECSIG");
          
            pterms["FB3_8_17"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_12_2_SPECSIG");
          
            pterms["FB3_8_18"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_14_2_SPECSIG");
          
            pterms["FB3_8_19"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_13_2_SPECSIG");
          
            pterms["FB3_8_20"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_15_2_SPECSIG");
          
            pterms["FB3_8_21"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_1_2_SPECSIG");
          
            pterms["FB3_8_22"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_17_2_SPECSIG");
          
            pterms["FB3_8_23"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_4_2_SPECSIG");
          
            pterms["FB3_8_24"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_20_2_SPECSIG");
          
            pterms["FB3_8_25"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_5_2_SPECSIG");
          
            pterms["FB3_8_26"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_21_2_SPECSIG");
          
            pterms["FB3_8_27"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_2_2_SPECSIG");
          
            pterms["FB3_8_28"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_18_2_SPECSIG");
          
            pterms["FB3_8_29"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_24_2_SPECSIG");
          
            pterms["FB3_8_30"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_26_2_SPECSIG");
          
            pterms["FB3_8_31"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_8_2_SPECSIG");
          
            pterms["FB3_8_32"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_10_2_SPECSIG");
          
            pterms["FB3_8_33"]=new Array("/sid_rw");
          
            pterms["FB3_9_1"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_0_3_SPECSIG");
          
            pterms["FB3_9_2"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_16_3_SPECSIG");
          
            pterms["FB3_9_3"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_3_3_SPECSIG");
          
            pterms["FB3_9_4"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_19_3_SPECSIG");
          
            pterms["FB3_9_5"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_6_3_SPECSIG");
          
            pterms["FB3_9_6"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_22_3_SPECSIG");
          
            pterms["FB3_9_7"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_7_3_SPECSIG");
          
            pterms["FB3_9_8"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_23_3_SPECSIG");
          
            pterms["FB3_9_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_25_3_SPECSIG");
          
            pterms["FB3_9_10"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_27_3_SPECSIG");
          
            pterms["FB3_9_11"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_28_3_SPECSIG");
          
            pterms["FB3_9_12"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_30_3_SPECSIG");
          
            pterms["FB3_9_13"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_29_3_SPECSIG");
          
            pterms["FB3_9_14"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_31_3_SPECSIG");
          
            pterms["FB3_9_15"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_9_3_SPECSIG");
          
            pterms["FB3_9_16"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_11_3_SPECSIG");
          
            pterms["FB3_9_17"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_12_3_SPECSIG");
          
            pterms["FB3_9_18"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_14_3_SPECSIG");
          
            pterms["FB3_9_19"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_13_3_SPECSIG");
          
            pterms["FB3_9_20"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_15_3_SPECSIG");
          
            pterms["FB3_9_21"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_1_3_SPECSIG");
          
            pterms["FB3_9_22"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_17_3_SPECSIG");
          
            pterms["FB3_9_23"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_4_3_SPECSIG");
          
            pterms["FB3_9_24"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_20_3_SPECSIG");
          
            pterms["FB3_9_25"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_5_3_SPECSIG");
          
            pterms["FB3_9_26"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_21_3_SPECSIG");
          
            pterms["FB3_9_27"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_2_3_SPECSIG");
          
            pterms["FB3_9_28"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_18_3_SPECSIG");
          
            pterms["FB3_9_29"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_24_3_SPECSIG");
          
            pterms["FB3_9_30"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_26_3_SPECSIG");
          
            pterms["FB3_9_31"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_8_3_SPECSIG");
          
            pterms["FB3_9_32"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_10_3_SPECSIG");
          
            pterms["FB3_9_33"]=new Array("/sid_rw");
          
            pterms["FB3_11_1"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_0_4_SPECSIG");
          
            pterms["FB3_11_2"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_16_4_SPECSIG");
          
            pterms["FB3_11_3"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_3_4_SPECSIG");
          
            pterms["FB3_11_4"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_19_4_SPECSIG");
          
            pterms["FB3_11_5"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_6_4_SPECSIG");
          
            pterms["FB3_11_6"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_22_4_SPECSIG");
          
            pterms["FB3_11_7"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_7_4_SPECSIG");
          
            pterms["FB3_11_8"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_23_4_SPECSIG");
          
            pterms["FB3_11_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_25_4_SPECSIG");
          
            pterms["FB3_11_10"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_27_4_SPECSIG");
          
            pterms["FB3_11_11"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_28_4_SPECSIG");
          
            pterms["FB3_11_12"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_30_4_SPECSIG");
          
            pterms["FB3_11_13"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_29_4_SPECSIG");
          
            pterms["FB3_11_14"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_31_4_SPECSIG");
          
            pterms["FB3_11_15"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_9_4_SPECSIG");
          
            pterms["FB3_11_16"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_11_4_SPECSIG");
          
            pterms["FB3_11_17"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_12_4_SPECSIG");
          
            pterms["FB3_11_18"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_14_4_SPECSIG");
          
            pterms["FB3_11_19"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_13_4_SPECSIG");
          
            pterms["FB3_11_20"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_15_4_SPECSIG");
          
            pterms["FB3_11_21"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_1_4_SPECSIG");
          
            pterms["FB3_11_22"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_17_4_SPECSIG");
          
            pterms["FB3_11_23"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_4_4_SPECSIG");
          
            pterms["FB3_11_24"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_20_4_SPECSIG");
          
            pterms["FB3_11_25"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_5_4_SPECSIG");
          
            pterms["FB3_11_26"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_21_4_SPECSIG");
          
            pterms["FB3_11_27"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_2_4_SPECSIG");
          
            pterms["FB3_11_28"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_18_4_SPECSIG");
          
            pterms["FB3_11_29"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_24_4_SPECSIG");
          
            pterms["FB3_11_30"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_26_4_SPECSIG");
          
            pterms["FB3_11_31"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_8_4_SPECSIG");
          
            pterms["FB3_11_32"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_10_4_SPECSIG");
          
            pterms["FB3_11_33"]=new Array("/sid_rw");
          
            pterms["FB3_14_1"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_0_5_SPECSIG");
          
            pterms["FB3_14_2"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_16_5_SPECSIG");
          
            pterms["FB3_14_3"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_3_5_SPECSIG");
          
            pterms["FB3_14_4"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_19_5_SPECSIG");
          
            pterms["FB3_14_5"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_6_5_SPECSIG");
          
            pterms["FB3_14_6"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_22_5_SPECSIG");
          
            pterms["FB3_14_7"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_7_5_SPECSIG");
          
            pterms["FB3_14_8"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_23_5_SPECSIG");
          
            pterms["FB3_14_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_25_5_SPECSIG");
          
            pterms["FB3_14_10"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_27_5_SPECSIG");
          
            pterms["FB3_14_11"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_28_5_SPECSIG");
          
            pterms["FB3_14_12"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_30_5_SPECSIG");
          
            pterms["FB3_14_13"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_29_5_SPECSIG");
          
            pterms["FB3_14_14"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_31_5_SPECSIG");
          
            pterms["FB3_14_15"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_9_5_SPECSIG");
          
            pterms["FB3_14_16"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_11_5_SPECSIG");
          
            pterms["FB3_14_17"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_12_5_SPECSIG");
          
            pterms["FB3_14_18"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_14_5_SPECSIG");
          
            pterms["FB3_14_19"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_13_5_SPECSIG");
          
            pterms["FB3_14_20"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_15_5_SPECSIG");
          
            pterms["FB3_14_21"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_1_5_SPECSIG");
          
            pterms["FB3_14_22"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_17_5_SPECSIG");
          
            pterms["FB3_14_23"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_4_5_SPECSIG");
          
            pterms["FB3_14_24"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_20_5_SPECSIG");
          
            pterms["FB3_14_25"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_5_5_SPECSIG");
          
            pterms["FB3_14_26"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_21_5_SPECSIG");
          
            pterms["FB3_14_27"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_2_5_SPECSIG");
          
            pterms["FB3_14_28"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_18_5_SPECSIG");
          
            pterms["FB3_14_29"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_24_5_SPECSIG");
          
            pterms["FB3_14_30"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_26_5_SPECSIG");
          
            pterms["FB3_14_31"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_8_5_SPECSIG");
          
            pterms["FB3_14_32"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_10_5_SPECSIG");
          
            pterms["FB3_14_33"]=new Array("/sid_rw");
          
            pterms["FB3_15_1"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_0_6_SPECSIG");
          
            pterms["FB3_15_2"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_16_6_SPECSIG");
          
            pterms["FB3_15_3"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_3_6_SPECSIG");
          
            pterms["FB3_15_4"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_19_6_SPECSIG");
          
            pterms["FB3_15_5"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_6_6_SPECSIG");
          
            pterms["FB3_15_6"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_22_6_SPECSIG");
          
            pterms["FB3_15_7"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_7_6_SPECSIG");
          
            pterms["FB3_15_8"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_23_6_SPECSIG");
          
            pterms["FB3_15_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_25_6_SPECSIG");
          
            pterms["FB3_15_10"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_27_6_SPECSIG");
          
            pterms["FB3_15_11"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_28_6_SPECSIG");
          
            pterms["FB3_15_12"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_30_6_SPECSIG");
          
            pterms["FB3_15_13"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_29_6_SPECSIG");
          
            pterms["FB3_15_14"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_31_6_SPECSIG");
          
            pterms["FB3_15_15"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_9_6_SPECSIG");
          
            pterms["FB3_15_16"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_11_6_SPECSIG");
          
            pterms["FB3_15_17"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_12_6_SPECSIG");
          
            pterms["FB3_15_18"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_14_6_SPECSIG");
          
            pterms["FB3_15_19"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_13_6_SPECSIG");
          
            pterms["FB3_15_20"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_15_6_SPECSIG");
          
            pterms["FB3_15_21"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_1_6_SPECSIG");
          
            pterms["FB3_15_22"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_17_6_SPECSIG");
          
            pterms["FB3_15_23"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_4_6_SPECSIG");
          
            pterms["FB3_15_24"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_20_6_SPECSIG");
          
            pterms["FB3_15_25"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_5_6_SPECSIG");
          
            pterms["FB3_15_26"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_21_6_SPECSIG");
          
            pterms["FB3_15_27"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_2_6_SPECSIG");
          
            pterms["FB3_15_28"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_18_6_SPECSIG");
          
            pterms["FB3_15_29"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_24_6_SPECSIG");
          
            pterms["FB3_15_30"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_26_6_SPECSIG");
          
            pterms["FB3_15_31"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_8_6_SPECSIG");
          
            pterms["FB3_15_32"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_10_6_SPECSIG");
          
            pterms["FB3_15_33"]=new Array("/sid_rw");
          
            pterms["FB3_17_1"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_0_7_SPECSIG");
          
            pterms["FB3_17_2"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_16_7_SPECSIG");
          
            pterms["FB3_17_3"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_3_7_SPECSIG");
          
            pterms["FB3_17_4"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_19_7_SPECSIG");
          
            pterms["FB3_17_5"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_6_7_SPECSIG");
          
            pterms["FB3_17_6"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_22_7_SPECSIG");
          
            pterms["FB3_17_7"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_7_7_SPECSIG");
          
            pterms["FB3_17_8"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_23_7_SPECSIG");
          
            pterms["FB3_17_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_25_7_SPECSIG");
          
            pterms["FB3_17_10"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_27_7_SPECSIG");
          
            pterms["FB3_17_11"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_28_7_SPECSIG");
          
            pterms["FB3_17_12"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_30_7_SPECSIG");
          
            pterms["FB3_17_13"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_31_7_SPECSIG");
          
            pterms["FB3_17_14"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_29_7_SPECSIG");
          
            pterms["FB3_17_15"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_9_7_SPECSIG");
          
            pterms["FB3_17_16"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_11_7_SPECSIG");
          
            pterms["FB3_17_17"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_12_7_SPECSIG");
          
            pterms["FB3_17_18"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_14_7_SPECSIG");
          
            pterms["FB3_17_19"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_13_7_SPECSIG");
          
            pterms["FB3_17_20"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","sid_addr2_SPECSIG","sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_15_7_SPECSIG");
          
            pterms["FB3_17_21"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_1_7_SPECSIG");
          
            pterms["FB3_17_22"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_17_7_SPECSIG");
          
            pterms["FB3_17_23"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_4_7_SPECSIG");
          
            pterms["FB3_17_24"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_20_7_SPECSIG");
          
            pterms["FB3_17_25"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_5_7_SPECSIG");
          
            pterms["FB3_17_26"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","sid_addr2_SPECSIG","/sid_addr1_SPECSIG","sid_addr0_SPECSIG","ramsid_ram_21_7_SPECSIG");
          
            pterms["FB3_17_27"]=new Array("/sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_2_7_SPECSIG");
          
            pterms["FB3_17_28"]=new Array("sid_addr4_SPECSIG","/sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_18_7_SPECSIG");
          
            pterms["FB3_17_29"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_24_7_SPECSIG");
          
            pterms["FB3_17_30"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_26_7_SPECSIG");
          
            pterms["FB3_17_31"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_8_7_SPECSIG");
          
            pterms["FB3_17_32"]=new Array("/sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","sid_addr1_SPECSIG","/sid_addr0_SPECSIG","ramsid_ram_10_7_SPECSIG");
          
            pterms["FB3_17_33"]=new Array("/sid_rw");
          
            pterms["INPUTPINS_1_1"]=new Array("spimosi_r1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spitmp0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spitmp1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spitmp2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spitmp3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spitmp4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spitmp5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spitmp6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spibit_cnt3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spibit_cnt4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spibit_cnt5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spibit_cnt6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spibit_cnt7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spiss_r0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("gluerunning_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spiss_r1_SPECSIG","/gluerunning_SPECSIG","/spiss_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","/sid_clk","gluerunning_SPECSIG","gluesid_clk_q_SPECSIG");
          
            pterms["INPUTPINS_1_1"]=new Array("/dividerclk_counter0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/dividerclk_counter1_SPECSIG","/dividerclk_counter2_SPECSIG","dividerclk_counter3_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("dividerclk_counter0_SPECSIG","dividerclk_counter1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/gluereg_cnt0_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("/gluerunning_SPECSIG","/gluereg_cnt0_SPECSIG");
          
            pterms["INPUTPINS_1_3"]=new Array("sid_clk","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","/spisclk_r1_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt0_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("dividerclk_counter0_SPECSIG","dividerclk_counter1_SPECSIG","dividerclk_counter2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("dividerclk_counter0_SPECSIG","/dividerclk_counter1_SPECSIG","/dividerclk_counter2_SPECSIG","dividerclk_counter3_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/gluereg_cnt1_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("/gluerunning_SPECSIG","/gluereg_cnt1_SPECSIG");
          
            pterms["INPUTPINS_1_3"]=new Array("sid_clk","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("gluerunning_SPECSIG","/gluereg_cnt0_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/gluereg_cnt2_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("/gluerunning_SPECSIG","/gluereg_cnt2_SPECSIG");
          
            pterms["INPUTPINS_1_3"]=new Array("sid_clk","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("gluerunning_SPECSIG","/gluereg_cnt0_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("gluerunning_SPECSIG","/gluereg_cnt1_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/gluereg_cnt3_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("/gluerunning_SPECSIG","/gluereg_cnt3_SPECSIG");
          
            pterms["INPUTPINS_1_3"]=new Array("sid_clk","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("gluerunning_SPECSIG","/gluereg_cnt0_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("gluerunning_SPECSIG","/gluereg_cnt1_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("gluerunning_SPECSIG","/gluereg_cnt2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_8"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spibit_cnt1_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spibit_cnt1_SPECSIG");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spibit_cnt2_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spibit_cnt2_SPECSIG");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spibit_cnt3_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spibit_cnt3_SPECSIG");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spibit_cnt3_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spibit_cnt4_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spibit_cnt4_SPECSIG");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spibit_cnt3_SPECSIG","spibit_cnt4_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spibit_cnt5_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spibit_cnt5_SPECSIG");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spibit_cnt3_SPECSIG","spibit_cnt4_SPECSIG","spibit_cnt5_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spibit_cnt6_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spibit_cnt6_SPECSIG");
          
            pterms["INPUTPINS_1_1"]=new Array("/gluereg_cnt4_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("/gluerunning_SPECSIG","/gluereg_cnt4_SPECSIG");
          
            pterms["INPUTPINS_1_3"]=new Array("sid_clk","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("gluerunning_SPECSIG","/gluereg_cnt0_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("gluerunning_SPECSIG","/gluereg_cnt1_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("gluerunning_SPECSIG","/gluereg_cnt2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_8"]=new Array("gluerunning_SPECSIG","/gluereg_cnt3_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_9"]=new Array("sid_addr4_SPECSIG","sid_addr3_SPECSIG","/sid_addr2_SPECSIG","/sid_addr1_SPECSIG","/sid_addr0_SPECSIG","gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spiss_r1_SPECSIG","spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spibit_cnt3_SPECSIG","spibit_cnt4_SPECSIG","spibit_cnt5_SPECSIG","spibit_cnt6_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spibit_cnt7_SPECSIG","/rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spibit_cnt7_SPECSIG");
          
            pterms["INPUTPINS_1_1"]=new Array("spimosi_r0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spisclk_r0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spisclk_r1_SPECSIG","spitmp0_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spitmp0_SPECSIG","spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spitmp0_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spitmp0_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt0_SPECSIG","spimosi_r1_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt1_SPECSIG","spimosi_r1_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt2_SPECSIG","spimosi_r1_SPECSIG","spisclk_r1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spisclk_r1_SPECSIG","spitmp1_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spitmp1_SPECSIG","spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spitmp1_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spitmp1_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt0_SPECSIG","spisclk_r1_SPECSIG","spitmp0_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt1_SPECSIG","spisclk_r1_SPECSIG","spitmp0_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","spitmp0_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spisclk_r1_SPECSIG","spitmp2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spitmp2_SPECSIG","spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spitmp2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spitmp2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt0_SPECSIG","spisclk_r1_SPECSIG","spitmp1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt1_SPECSIG","spisclk_r1_SPECSIG","spitmp1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","spitmp1_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spisclk_r1_SPECSIG","spitmp3_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spitmp3_SPECSIG","spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spitmp3_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spitmp3_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt0_SPECSIG","spisclk_r1_SPECSIG","spitmp2_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt1_SPECSIG","spisclk_r1_SPECSIG","spitmp2_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","spitmp2_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spisclk_r1_SPECSIG","spitmp4_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spitmp4_SPECSIG","spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spitmp4_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spitmp4_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt0_SPECSIG","spisclk_r1_SPECSIG","spitmp3_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt1_SPECSIG","spisclk_r1_SPECSIG","spitmp3_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","spitmp3_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spisclk_r1_SPECSIG","spitmp5_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spitmp5_SPECSIG","spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spitmp5_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spitmp5_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt0_SPECSIG","spisclk_r1_SPECSIG","spitmp4_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt1_SPECSIG","spisclk_r1_SPECSIG","spitmp4_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","spitmp4_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","write_addr3_SPECSIG","write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","/write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","write_addr1_SPECSIG","write_addr2_SPECSIG","/write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("/write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in0_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in2_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in3_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in4_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in5_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in6_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("ram_in7_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("write_addr0_SPECSIG","/write_addr1_SPECSIG","/write_addr2_SPECSIG","write_addr3_SPECSIG","/write_addr4_SPECSIG","write_en");
          
            pterms["INPUTPINS_1_1"]=new Array("mosi");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("sclk");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spisclk_r1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("ss");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("spiss_r1_SPECSIG");
          
            pterms["INPUTPINS_1_2"]=new Array("rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/spisclk_r1_SPECSIG","spitmp6_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("spisclk_r2_SPECSIG","spitmp6_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("spiss_r1_SPECSIG","spitmp6_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("spibit_cnt0_SPECSIG","spibit_cnt1_SPECSIG","spibit_cnt2_SPECSIG","spitmp6_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_5"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt0_SPECSIG","spisclk_r1_SPECSIG","spitmp5_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_6"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt1_SPECSIG","spisclk_r1_SPECSIG","spitmp5_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_7"]=new Array("/spiss_r1_SPECSIG","/spibit_cnt2_SPECSIG","spisclk_r1_SPECSIG","spitmp5_SPECSIG","/spisclk_r2_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("sid_rst","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("/gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("sid_clk","rst_n");
          
            pterms["INPUTPINS_1_1"]=new Array("/sid_rw","/gluesid_clk_q_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_2"]=new Array("/sid_rw","sid_clk","rst_n");
          
            pterms["INPUTPINS_1_3"]=new Array("/sid_rw","/gluerunning_SPECSIG","rst_n");
          
            pterms["INPUTPINS_1_4"]=new Array("sid_clk","gluerunning_SPECSIG","/gluesid_clk_q_SPECSIG","rst_n");
          
          d2["led_d1"]=new Array("GND");
          
            d2imp["led_d1"]=new Array("1");
          
          d2["sid_addr0_SPECSIG"]=new Array("FB1_5_1");
          
            d2imp["sid_addr0_SPECSIG"]=new Array("1");
          
              gblclk["sid_addr0_SPECSIG"]=new Array("clk");
            
              trst["sid_addr0_SPECSIG"]=new Array("FB1_5_2");
              
                trstimp["sid_addr0_SPECSIG"]=new Array("1");
              
          ce["sid_addr0_SPECSIG"]=new Array("FB1_5_3");
          
            ceimp["sid_addr0_SPECSIG"]=new Array("1");
          prld["sid_addr0_SPECSIG"]="GND";
          d2["sid_addr1_SPECSIG"]=new Array("FB1_6_1");
          
            d2imp["sid_addr1_SPECSIG"]=new Array("1");
          
              gblclk["sid_addr1_SPECSIG"]=new Array("clk");
            
              trst["sid_addr1_SPECSIG"]=new Array("FB1_6_2");
              
                trstimp["sid_addr1_SPECSIG"]=new Array("1");
              
          ce["sid_addr1_SPECSIG"]=new Array("FB1_6_3");
          
            ceimp["sid_addr1_SPECSIG"]=new Array("1");
          prld["sid_addr1_SPECSIG"]="GND";
          d2["sid_addr2_SPECSIG"]=new Array("FB1_8_1");
          
            d2imp["sid_addr2_SPECSIG"]=new Array("1");
          
              gblclk["sid_addr2_SPECSIG"]=new Array("clk");
            
              trst["sid_addr2_SPECSIG"]=new Array("FB1_8_2");
              
                trstimp["sid_addr2_SPECSIG"]=new Array("1");
              
          ce["sid_addr2_SPECSIG"]=new Array("FB1_8_3");
          
            ceimp["sid_addr2_SPECSIG"]=new Array("1");
          prld["sid_addr2_SPECSIG"]="GND";
          d2["sid_addr3_SPECSIG"]=new Array("FB1_9_1");
          
            d2imp["sid_addr3_SPECSIG"]=new Array("1");
          
              gblclk["sid_addr3_SPECSIG"]=new Array("clk");
            
              trst["sid_addr3_SPECSIG"]=new Array("FB1_9_2");
              
                trstimp["sid_addr3_SPECSIG"]=new Array("1");
              
          ce["sid_addr3_SPECSIG"]=new Array("FB1_9_3");
          
            ceimp["sid_addr3_SPECSIG"]=new Array("1");
          prld["sid_addr3_SPECSIG"]="GND";
          d2["sid_addr4_SPECSIG"]=new Array("FB1_11_1");
          
            d2imp["sid_addr4_SPECSIG"]=new Array("1");
          
              gblclk["sid_addr4_SPECSIG"]=new Array("clk");
            
              trst["sid_addr4_SPECSIG"]=new Array("FB1_11_2");
              
                trstimp["sid_addr4_SPECSIG"]=new Array("1");
              
          ce["sid_addr4_SPECSIG"]=new Array("FB1_11_3");
          
            ceimp["sid_addr4_SPECSIG"]=new Array("1");
          prld["sid_addr4_SPECSIG"]="GND";
          d2["sid_rw"]=new Array("FB1_15_1","FB1_15_2","FB1_15_3");
          
            d2imp["sid_rw"]=new Array("1","1","1");
          
              gblclk["sid_rw"]=new Array("clk");
            prld["sid_rw"]="GND";
          d2["sid_clk"]=new Array("FB1_17_1","FB1_17_2");
          
            d2imp["sid_clk"]=new Array("1","1");
          
              gblclk["sid_clk"]=new Array("clk");
            prld["sid_clk"]="GND";
          d2["led_d2"]=new Array("GND");
          
            d2imp["led_d2"]=new Array("1");
          
          d2["sid_data0_SPECSIG"]=new Array("FB3_2_1","FB3_2_2","FB3_2_3","FB3_2_4","FB3_2_5","FB3_2_6","FB3_2_7","FB3_2_8","FB3_2_9","FB3_2_10","FB3_2_11","FB3_2_12","FB3_2_13","FB3_2_14","FB3_2_15","FB3_2_16","FB3_2_17","FB3_2_18","FB3_2_19","FB3_2_20","FB3_2_21","FB3_2_22","FB3_2_23","FB3_2_24","FB3_2_25","FB3_2_26","FB3_2_27","FB3_2_28","FB3_2_29","FB3_2_30","FB3_2_31","FB3_2_32");
          
            d2imp["sid_data0_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1");
          
              trst["sid_data0_SPECSIG"]=new Array("FB3_2_33");
              
                trstimp["sid_data0_SPECSIG"]=new Array("1");
              
          d2["sid_data1_SPECSIG"]=new Array("FB3_5_1","FB3_5_2","FB3_5_3","FB3_5_4","FB3_5_5","FB3_5_6","FB3_5_7","FB3_5_8","FB3_5_9","FB3_5_10","FB3_5_11","FB3_5_12","FB3_5_13","FB3_5_14","FB3_5_15","FB3_5_16","FB3_5_17","FB3_5_18","FB3_5_19","FB3_5_20","FB3_5_21","FB3_5_22","FB3_5_23","FB3_5_24","FB3_5_25","FB3_5_26","FB3_5_27","FB3_5_28","FB3_5_29","FB3_5_30","FB3_5_31","FB3_5_32");
          
            d2imp["sid_data1_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1");
          
              trst["sid_data1_SPECSIG"]=new Array("FB3_5_33");
              
                trstimp["sid_data1_SPECSIG"]=new Array("1");
              
          d2["sid_data2_SPECSIG"]=new Array("FB3_8_1","FB3_8_2","FB3_8_3","FB3_8_4","FB3_8_5","FB3_8_6","FB3_8_7","FB3_8_8","FB3_8_9","FB3_8_10","FB3_8_11","FB3_8_12","FB3_8_13","FB3_8_14","FB3_8_15","FB3_8_16","FB3_8_17","FB3_8_18","FB3_8_19","FB3_8_20","FB3_8_21","FB3_8_22","FB3_8_23","FB3_8_24","FB3_8_25","FB3_8_26","FB3_8_27","FB3_8_28","FB3_8_29","FB3_8_30","FB3_8_31","FB3_8_32");
          
            d2imp["sid_data2_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1");
          
              trst["sid_data2_SPECSIG"]=new Array("FB3_8_33");
              
                trstimp["sid_data2_SPECSIG"]=new Array("1");
              
          d2["sid_data3_SPECSIG"]=new Array("FB3_9_1","FB3_9_2","FB3_9_3","FB3_9_4","FB3_9_5","FB3_9_6","FB3_9_7","FB3_9_8","FB3_9_9","FB3_9_10","FB3_9_11","FB3_9_12","FB3_9_13","FB3_9_14","FB3_9_15","FB3_9_16","FB3_9_17","FB3_9_18","FB3_9_19","FB3_9_20","FB3_9_21","FB3_9_22","FB3_9_23","FB3_9_24","FB3_9_25","FB3_9_26","FB3_9_27","FB3_9_28","FB3_9_29","FB3_9_30","FB3_9_31","FB3_9_32");
          
            d2imp["sid_data3_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1");
          
              trst["sid_data3_SPECSIG"]=new Array("FB3_9_33");
              
                trstimp["sid_data3_SPECSIG"]=new Array("1");
              
          d2["sid_data4_SPECSIG"]=new Array("FB3_11_1","FB3_11_2","FB3_11_3","FB3_11_4","FB3_11_5","FB3_11_6","FB3_11_7","FB3_11_8","FB3_11_9","FB3_11_10","FB3_11_11","FB3_11_12","FB3_11_13","FB3_11_14","FB3_11_15","FB3_11_16","FB3_11_17","FB3_11_18","FB3_11_19","FB3_11_20","FB3_11_21","FB3_11_22","FB3_11_23","FB3_11_24","FB3_11_25","FB3_11_26","FB3_11_27","FB3_11_28","FB3_11_29","FB3_11_30","FB3_11_31","FB3_11_32");
          
            d2imp["sid_data4_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1");
          
              trst["sid_data4_SPECSIG"]=new Array("FB3_11_33");
              
                trstimp["sid_data4_SPECSIG"]=new Array("1");
              
          d2["sid_data5_SPECSIG"]=new Array("FB3_14_1","FB3_14_2","FB3_14_3","FB3_14_4","FB3_14_5","FB3_14_6","FB3_14_7","FB3_14_8","FB3_14_9","FB3_14_10","FB3_14_11","FB3_14_12","FB3_14_13","FB3_14_14","FB3_14_15","FB3_14_16","FB3_14_17","FB3_14_18","FB3_14_19","FB3_14_20","FB3_14_21","FB3_14_22","FB3_14_23","FB3_14_24","FB3_14_25","FB3_14_26","FB3_14_27","FB3_14_28","FB3_14_29","FB3_14_30","FB3_14_31","FB3_14_32");
          
            d2imp["sid_data5_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1");
          
              trst["sid_data5_SPECSIG"]=new Array("FB3_14_33");
              
                trstimp["sid_data5_SPECSIG"]=new Array("1");
              
          d2["sid_data6_SPECSIG"]=new Array("FB3_15_1","FB3_15_2","FB3_15_3","FB3_15_4","FB3_15_5","FB3_15_6","FB3_15_7","FB3_15_8","FB3_15_9","FB3_15_10","FB3_15_11","FB3_15_12","FB3_15_13","FB3_15_14","FB3_15_15","FB3_15_16","FB3_15_17","FB3_15_18","FB3_15_19","FB3_15_20","FB3_15_21","FB3_15_22","FB3_15_23","FB3_15_24","FB3_15_25","FB3_15_26","FB3_15_27","FB3_15_28","FB3_15_29","FB3_15_30","FB3_15_31","FB3_15_32");
          
            d2imp["sid_data6_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1");
          
              trst["sid_data6_SPECSIG"]=new Array("FB3_15_33");
              
                trstimp["sid_data6_SPECSIG"]=new Array("1");
              
          d2["sid_data7_SPECSIG"]=new Array("FB3_17_1","FB3_17_2","FB3_17_3","FB3_17_4","FB3_17_5","FB3_17_6","FB3_17_7","FB3_17_8","FB3_17_9","FB3_17_10","FB3_17_11","FB3_17_12","FB3_17_13","FB3_17_14","FB3_17_15","FB3_17_16","FB3_17_17","FB3_17_18","FB3_17_19","FB3_17_20","FB3_17_21","FB3_17_22","FB3_17_23","FB3_17_24","FB3_17_25","FB3_17_26","FB3_17_27","FB3_17_28","FB3_17_29","FB3_17_30","FB3_17_31","FB3_17_32");
          
            d2imp["sid_data7_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1","1");
          
              trst["sid_data7_SPECSIG"]=new Array("FB3_17_33");
              
                trstimp["sid_data7_SPECSIG"]=new Array("1");
              
          d2["ram_in0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ram_in0_SPECSIG"]=new Array("1");
          
              gblclk["ram_in0_SPECSIG"]=new Array("clk");
            
          ce["ram_in0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ram_in0_SPECSIG"]=new Array("1");
          prld["ram_in0_SPECSIG"]="GND";
          d2["ram_in1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ram_in1_SPECSIG"]=new Array("1");
          
              gblclk["ram_in1_SPECSIG"]=new Array("clk");
            
          ce["ram_in1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ram_in1_SPECSIG"]=new Array("1");
          prld["ram_in1_SPECSIG"]="GND";
          d2["ram_in2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ram_in2_SPECSIG"]=new Array("1");
          
              gblclk["ram_in2_SPECSIG"]=new Array("clk");
            
          ce["ram_in2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ram_in2_SPECSIG"]=new Array("1");
          prld["ram_in2_SPECSIG"]="GND";
          d2["ram_in3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ram_in3_SPECSIG"]=new Array("1");
          
              gblclk["ram_in3_SPECSIG"]=new Array("clk");
            
          ce["ram_in3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ram_in3_SPECSIG"]=new Array("1");
          prld["ram_in3_SPECSIG"]="GND";
          d2["ram_in4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ram_in4_SPECSIG"]=new Array("1");
          
              gblclk["ram_in4_SPECSIG"]=new Array("clk");
            
          ce["ram_in4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ram_in4_SPECSIG"]=new Array("1");
          prld["ram_in4_SPECSIG"]="GND";
          d2["ram_in5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ram_in5_SPECSIG"]=new Array("1");
          
              gblclk["ram_in5_SPECSIG"]=new Array("clk");
            
          ce["ram_in5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ram_in5_SPECSIG"]=new Array("1");
          prld["ram_in5_SPECSIG"]="GND";
          d2["ram_in6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ram_in6_SPECSIG"]=new Array("1");
          
              gblclk["ram_in6_SPECSIG"]=new Array("clk");
            
          ce["ram_in6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ram_in6_SPECSIG"]=new Array("1");
          prld["ram_in6_SPECSIG"]="GND";
          d2["ram_in7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ram_in7_SPECSIG"]=new Array("1");
          
              gblclk["ram_in7_SPECSIG"]=new Array("clk");
            
          ce["ram_in7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ram_in7_SPECSIG"]=new Array("1");
          prld["ram_in7_SPECSIG"]="GND";
          d2["write_addr0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["write_addr0_SPECSIG"]=new Array("1");
          
              gblclk["write_addr0_SPECSIG"]=new Array("clk");
            
          ce["write_addr0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["write_addr0_SPECSIG"]=new Array("1");
          prld["write_addr0_SPECSIG"]="GND";
          d2["write_addr1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["write_addr1_SPECSIG"]=new Array("1");
          
              gblclk["write_addr1_SPECSIG"]=new Array("clk");
            
          ce["write_addr1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["write_addr1_SPECSIG"]=new Array("1");
          prld["write_addr1_SPECSIG"]="GND";
          d2["write_addr2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["write_addr2_SPECSIG"]=new Array("1");
          
              gblclk["write_addr2_SPECSIG"]=new Array("clk");
            
          ce["write_addr2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["write_addr2_SPECSIG"]=new Array("1");
          prld["write_addr2_SPECSIG"]="GND";
          d2["write_addr3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["write_addr3_SPECSIG"]=new Array("1");
          
              gblclk["write_addr3_SPECSIG"]=new Array("clk");
            
          ce["write_addr3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["write_addr3_SPECSIG"]=new Array("1");
          prld["write_addr3_SPECSIG"]="GND";
          d2["write_addr4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["write_addr4_SPECSIG"]=new Array("1");
          
              gblclk["write_addr4_SPECSIG"]=new Array("clk");
            
          ce["write_addr4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["write_addr4_SPECSIG"]=new Array("1");
          prld["write_addr4_SPECSIG"]="GND";
          d2["write_en"]=new Array("INPUTPINS_1_1");
          
            d2imp["write_en"]=new Array("1");
          
              gblclk["write_en"]=new Array("clk");
            
          ce["write_en"]=new Array("INPUTPINS_1_2");
          
            ceimp["write_en"]=new Array("1");
          prld["write_en"]="GND";
          d2["spiss_r1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["spiss_r1_SPECSIG"]=new Array("1");
          
              gblclk["spiss_r1_SPECSIG"]=new Array("clk");
            
          ce["spiss_r1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["spiss_r1_SPECSIG"]=new Array("1");
          prld["spiss_r1_SPECSIG"]="GND";
          d2["dividerclk_counter0_SPECSIG"]=new Array("VCC");
          
            d2imp["dividerclk_counter0_SPECSIG"]=new Array("1");
          
              gblclk["dividerclk_counter0_SPECSIG"]=new Array("clk");
            
          ce["dividerclk_counter0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            ceimp["dividerclk_counter0_SPECSIG"]=new Array("1");
          prld["dividerclk_counter0_SPECSIG"]="GND";
          d2["gluerunning_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["gluerunning_SPECSIG"]=new Array("1","1","1");
          
              gblclk["gluerunning_SPECSIG"]=new Array("clk");
            prld["gluerunning_SPECSIG"]="GND";
          d2["dividerclk_counter1_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2");
          
            d2imp["dividerclk_counter1_SPECSIG"]=new Array("1","1");
          
              gblclk["dividerclk_counter1_SPECSIG"]=new Array("clk");
            
          ce["dividerclk_counter1_SPECSIG"]=new Array("INPUTPINS_1_3");
          
            ceimp["dividerclk_counter1_SPECSIG"]=new Array("1");
          prld["dividerclk_counter1_SPECSIG"]="GND";
          d2["dividerclk_counter2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["dividerclk_counter2_SPECSIG"]=new Array("1");
          
              gblclk["dividerclk_counter2_SPECSIG"]=new Array("clk");
            
          ce["dividerclk_counter2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["dividerclk_counter2_SPECSIG"]=new Array("1");
          prld["dividerclk_counter2_SPECSIG"]="GND";
          d2["gluereg_cnt0_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5");
          
            d2imp["gluereg_cnt0_SPECSIG"]=new Array("1","1","1","1","1");
          
              gblclk["gluereg_cnt0_SPECSIG"]=new Array("clk");
            prld["gluereg_cnt0_SPECSIG"]="GND";
          d2["spibit_cnt0_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["spibit_cnt0_SPECSIG"]=new Array("1","1","1");
          
              gblclk["spibit_cnt0_SPECSIG"]=new Array("clk");
            prld["spibit_cnt0_SPECSIG"]="GND";
          d2["dividerclk_counter3_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2");
          
            d2imp["dividerclk_counter3_SPECSIG"]=new Array("1","1");
          
              gblclk["dividerclk_counter3_SPECSIG"]=new Array("clk");
            
          ce["dividerclk_counter3_SPECSIG"]=new Array("INPUTPINS_1_3");
          
            ceimp["dividerclk_counter3_SPECSIG"]=new Array("1");
          prld["dividerclk_counter3_SPECSIG"]="GND";
          d2["gluereg_cnt1_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6");
          
            d2imp["gluereg_cnt1_SPECSIG"]=new Array("1","1","1","1","1","1");
          
              gblclk["gluereg_cnt1_SPECSIG"]=new Array("clk");
            prld["gluereg_cnt1_SPECSIG"]="GND";
          d2["gluereg_cnt2_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7");
          
            d2imp["gluereg_cnt2_SPECSIG"]=new Array("1","1","1","1","1","1","1");
          
              gblclk["gluereg_cnt2_SPECSIG"]=new Array("clk");
            prld["gluereg_cnt2_SPECSIG"]="GND";
          d2["gluereg_cnt3_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7","INPUTPINS_1_8");
          
            d2imp["gluereg_cnt3_SPECSIG"]=new Array("1","1","1","1","1","1","1","1");
          
              gblclk["gluereg_cnt3_SPECSIG"]=new Array("clk");
            prld["gluereg_cnt3_SPECSIG"]="GND";
          d2["spibit_cnt1_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["spibit_cnt1_SPECSIG"]=new Array("1","1","1");
          
              gblclk["spibit_cnt1_SPECSIG"]=new Array("clk");
            prld["spibit_cnt1_SPECSIG"]="GND";
          d2["spibit_cnt2_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["spibit_cnt2_SPECSIG"]=new Array("1","1","1");
          
              gblclk["spibit_cnt2_SPECSIG"]=new Array("clk");
            prld["spibit_cnt2_SPECSIG"]="GND";
          d2["spibit_cnt3_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["spibit_cnt3_SPECSIG"]=new Array("1","1","1");
          
              gblclk["spibit_cnt3_SPECSIG"]=new Array("clk");
            prld["spibit_cnt3_SPECSIG"]="GND";
          d2["spibit_cnt4_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["spibit_cnt4_SPECSIG"]=new Array("1","1","1");
          
              gblclk["spibit_cnt4_SPECSIG"]=new Array("clk");
            prld["spibit_cnt4_SPECSIG"]="GND";
          d2["spibit_cnt5_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["spibit_cnt5_SPECSIG"]=new Array("1","1","1");
          
              gblclk["spibit_cnt5_SPECSIG"]=new Array("clk");
            prld["spibit_cnt5_SPECSIG"]="GND";
          d2["spibit_cnt6_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["spibit_cnt6_SPECSIG"]=new Array("1","1","1");
          
              gblclk["spibit_cnt6_SPECSIG"]=new Array("clk");
            prld["spibit_cnt6_SPECSIG"]="GND";
          d2["gluereg_cnt4_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7","INPUTPINS_1_8","INPUTPINS_1_9");
          
            d2imp["gluereg_cnt4_SPECSIG"]=new Array("1","1","1","1","1","1","1","1","1");
          
              gblclk["gluereg_cnt4_SPECSIG"]=new Array("clk");
            prld["gluereg_cnt4_SPECSIG"]="GND";
          d2["spibit_cnt7_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3");
          
            d2imp["spibit_cnt7_SPECSIG"]=new Array("1","1","1");
          
              gblclk["spibit_cnt7_SPECSIG"]=new Array("clk");
            prld["spibit_cnt7_SPECSIG"]="GND";
          d2["spimosi_r1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["spimosi_r1_SPECSIG"]=new Array("1");
          
              gblclk["spimosi_r1_SPECSIG"]=new Array("clk");
            
          ce["spimosi_r1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["spimosi_r1_SPECSIG"]=new Array("1");
          prld["spimosi_r1_SPECSIG"]="GND";
          d2["spisclk_r1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["spisclk_r1_SPECSIG"]=new Array("1");
          
              gblclk["spisclk_r1_SPECSIG"]=new Array("clk");
            
          ce["spisclk_r1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["spisclk_r1_SPECSIG"]=new Array("1");
          prld["spisclk_r1_SPECSIG"]="GND";
          d2["spitmp0_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7");
          
            d2imp["spitmp0_SPECSIG"]=new Array("1","1","1","1","1","1","1");
          
              gblclk["spitmp0_SPECSIG"]=new Array("clk");
            prld["spitmp0_SPECSIG"]="GND";
          d2["spitmp1_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7");
          
            d2imp["spitmp1_SPECSIG"]=new Array("1","1","1","1","1","1","1");
          
              gblclk["spitmp1_SPECSIG"]=new Array("clk");
            prld["spitmp1_SPECSIG"]="GND";
          d2["spitmp2_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7");
          
            d2imp["spitmp2_SPECSIG"]=new Array("1","1","1","1","1","1","1");
          
              gblclk["spitmp2_SPECSIG"]=new Array("clk");
            prld["spitmp2_SPECSIG"]="GND";
          d2["spitmp3_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7");
          
            d2imp["spitmp3_SPECSIG"]=new Array("1","1","1","1","1","1","1");
          
              gblclk["spitmp3_SPECSIG"]=new Array("clk");
            prld["spitmp3_SPECSIG"]="GND";
          d2["spitmp4_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7");
          
            d2imp["spitmp4_SPECSIG"]=new Array("1","1","1","1","1","1","1");
          
              gblclk["spitmp4_SPECSIG"]=new Array("clk");
            prld["spitmp4_SPECSIG"]="GND";
          d2["spitmp5_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7");
          
            d2imp["spitmp5_SPECSIG"]=new Array("1","1","1","1","1","1","1");
          
              gblclk["spitmp5_SPECSIG"]=new Array("clk");
            prld["spitmp5_SPECSIG"]="GND";
          d2["ramsid_ram_0_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_0_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_0_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_0_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_0_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_0_0_SPECSIG"]="GND";
          d2["ramsid_ram_0_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_0_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_0_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_0_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_0_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_0_1_SPECSIG"]="GND";
          d2["ramsid_ram_0_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_0_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_0_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_0_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_0_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_0_2_SPECSIG"]="GND";
          d2["ramsid_ram_0_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_0_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_0_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_0_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_0_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_0_3_SPECSIG"]="GND";
          d2["ramsid_ram_0_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_0_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_0_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_0_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_0_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_0_4_SPECSIG"]="GND";
          d2["ramsid_ram_0_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_0_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_0_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_0_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_0_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_0_5_SPECSIG"]="GND";
          d2["ramsid_ram_0_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_0_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_0_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_0_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_0_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_0_6_SPECSIG"]="GND";
          d2["ramsid_ram_0_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_0_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_0_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_0_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_0_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_0_7_SPECSIG"]="GND";
          d2["ramsid_ram_10_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_10_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_10_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_10_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_10_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_10_0_SPECSIG"]="GND";
          d2["ramsid_ram_10_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_10_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_10_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_10_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_10_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_10_1_SPECSIG"]="GND";
          d2["ramsid_ram_10_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_10_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_10_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_10_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_10_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_10_2_SPECSIG"]="GND";
          d2["ramsid_ram_10_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_10_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_10_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_10_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_10_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_10_3_SPECSIG"]="GND";
          d2["ramsid_ram_10_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_10_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_10_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_10_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_10_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_10_4_SPECSIG"]="GND";
          d2["ramsid_ram_10_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_10_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_10_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_10_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_10_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_10_5_SPECSIG"]="GND";
          d2["ramsid_ram_10_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_10_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_10_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_10_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_10_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_10_6_SPECSIG"]="GND";
          d2["ramsid_ram_10_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_10_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_10_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_10_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_10_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_10_7_SPECSIG"]="GND";
          d2["ramsid_ram_11_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_11_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_11_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_11_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_11_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_11_0_SPECSIG"]="GND";
          d2["ramsid_ram_11_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_11_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_11_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_11_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_11_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_11_1_SPECSIG"]="GND";
          d2["ramsid_ram_11_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_11_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_11_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_11_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_11_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_11_2_SPECSIG"]="GND";
          d2["ramsid_ram_11_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_11_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_11_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_11_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_11_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_11_3_SPECSIG"]="GND";
          d2["ramsid_ram_11_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_11_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_11_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_11_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_11_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_11_4_SPECSIG"]="GND";
          d2["ramsid_ram_11_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_11_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_11_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_11_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_11_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_11_5_SPECSIG"]="GND";
          d2["ramsid_ram_11_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_11_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_11_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_11_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_11_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_11_6_SPECSIG"]="GND";
          d2["ramsid_ram_11_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_11_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_11_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_11_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_11_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_11_7_SPECSIG"]="GND";
          d2["ramsid_ram_12_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_12_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_12_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_12_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_12_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_12_0_SPECSIG"]="GND";
          d2["ramsid_ram_12_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_12_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_12_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_12_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_12_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_12_1_SPECSIG"]="GND";
          d2["ramsid_ram_12_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_12_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_12_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_12_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_12_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_12_2_SPECSIG"]="GND";
          d2["ramsid_ram_12_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_12_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_12_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_12_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_12_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_12_3_SPECSIG"]="GND";
          d2["ramsid_ram_12_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_12_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_12_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_12_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_12_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_12_4_SPECSIG"]="GND";
          d2["ramsid_ram_12_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_12_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_12_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_12_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_12_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_12_5_SPECSIG"]="GND";
          d2["ramsid_ram_12_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_12_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_12_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_12_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_12_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_12_6_SPECSIG"]="GND";
          d2["ramsid_ram_12_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_12_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_12_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_12_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_12_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_12_7_SPECSIG"]="GND";
          d2["ramsid_ram_13_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_13_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_13_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_13_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_13_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_13_0_SPECSIG"]="GND";
          d2["ramsid_ram_13_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_13_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_13_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_13_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_13_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_13_1_SPECSIG"]="GND";
          d2["ramsid_ram_13_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_13_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_13_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_13_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_13_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_13_2_SPECSIG"]="GND";
          d2["ramsid_ram_13_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_13_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_13_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_13_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_13_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_13_3_SPECSIG"]="GND";
          d2["ramsid_ram_13_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_13_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_13_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_13_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_13_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_13_4_SPECSIG"]="GND";
          d2["ramsid_ram_13_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_13_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_13_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_13_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_13_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_13_5_SPECSIG"]="GND";
          d2["ramsid_ram_13_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_13_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_13_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_13_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_13_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_13_6_SPECSIG"]="GND";
          d2["ramsid_ram_13_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_13_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_13_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_13_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_13_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_13_7_SPECSIG"]="GND";
          d2["ramsid_ram_14_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_14_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_14_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_14_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_14_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_14_0_SPECSIG"]="GND";
          d2["ramsid_ram_14_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_14_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_14_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_14_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_14_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_14_1_SPECSIG"]="GND";
          d2["ramsid_ram_14_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_14_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_14_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_14_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_14_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_14_2_SPECSIG"]="GND";
          d2["ramsid_ram_14_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_14_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_14_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_14_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_14_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_14_3_SPECSIG"]="GND";
          d2["ramsid_ram_14_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_14_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_14_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_14_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_14_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_14_4_SPECSIG"]="GND";
          d2["ramsid_ram_14_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_14_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_14_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_14_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_14_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_14_5_SPECSIG"]="GND";
          d2["ramsid_ram_14_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_14_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_14_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_14_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_14_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_14_6_SPECSIG"]="GND";
          d2["ramsid_ram_14_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_14_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_14_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_14_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_14_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_14_7_SPECSIG"]="GND";
          d2["ramsid_ram_15_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_15_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_15_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_15_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_15_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_15_0_SPECSIG"]="GND";
          d2["ramsid_ram_15_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_15_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_15_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_15_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_15_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_15_1_SPECSIG"]="GND";
          d2["ramsid_ram_15_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_15_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_15_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_15_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_15_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_15_2_SPECSIG"]="GND";
          d2["ramsid_ram_15_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_15_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_15_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_15_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_15_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_15_3_SPECSIG"]="GND";
          d2["ramsid_ram_15_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_15_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_15_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_15_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_15_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_15_4_SPECSIG"]="GND";
          d2["ramsid_ram_15_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_15_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_15_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_15_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_15_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_15_5_SPECSIG"]="GND";
          d2["ramsid_ram_15_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_15_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_15_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_15_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_15_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_15_6_SPECSIG"]="GND";
          d2["ramsid_ram_15_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_15_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_15_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_15_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_15_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_15_7_SPECSIG"]="GND";
          d2["ramsid_ram_16_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_16_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_16_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_16_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_16_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_16_0_SPECSIG"]="GND";
          d2["ramsid_ram_16_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_16_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_16_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_16_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_16_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_16_1_SPECSIG"]="GND";
          d2["ramsid_ram_16_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_16_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_16_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_16_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_16_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_16_2_SPECSIG"]="GND";
          d2["ramsid_ram_16_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_16_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_16_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_16_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_16_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_16_3_SPECSIG"]="GND";
          d2["ramsid_ram_16_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_16_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_16_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_16_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_16_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_16_4_SPECSIG"]="GND";
          d2["ramsid_ram_16_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_16_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_16_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_16_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_16_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_16_5_SPECSIG"]="GND";
          d2["ramsid_ram_16_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_16_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_16_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_16_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_16_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_16_6_SPECSIG"]="GND";
          d2["ramsid_ram_16_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_16_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_16_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_16_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_16_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_16_7_SPECSIG"]="GND";
          d2["ramsid_ram_17_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_17_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_17_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_17_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_17_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_17_0_SPECSIG"]="GND";
          d2["ramsid_ram_17_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_17_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_17_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_17_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_17_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_17_1_SPECSIG"]="GND";
          d2["ramsid_ram_17_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_17_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_17_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_17_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_17_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_17_2_SPECSIG"]="GND";
          d2["ramsid_ram_17_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_17_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_17_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_17_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_17_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_17_3_SPECSIG"]="GND";
          d2["ramsid_ram_17_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_17_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_17_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_17_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_17_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_17_4_SPECSIG"]="GND";
          d2["ramsid_ram_17_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_17_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_17_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_17_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_17_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_17_5_SPECSIG"]="GND";
          d2["ramsid_ram_17_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_17_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_17_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_17_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_17_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_17_6_SPECSIG"]="GND";
          d2["ramsid_ram_17_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_17_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_17_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_17_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_17_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_17_7_SPECSIG"]="GND";
          d2["ramsid_ram_18_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_18_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_18_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_18_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_18_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_18_0_SPECSIG"]="GND";
          d2["ramsid_ram_18_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_18_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_18_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_18_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_18_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_18_1_SPECSIG"]="GND";
          d2["ramsid_ram_18_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_18_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_18_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_18_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_18_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_18_2_SPECSIG"]="GND";
          d2["ramsid_ram_18_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_18_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_18_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_18_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_18_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_18_3_SPECSIG"]="GND";
          d2["ramsid_ram_18_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_18_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_18_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_18_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_18_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_18_4_SPECSIG"]="GND";
          d2["ramsid_ram_18_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_18_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_18_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_18_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_18_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_18_5_SPECSIG"]="GND";
          d2["ramsid_ram_18_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_18_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_18_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_18_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_18_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_18_6_SPECSIG"]="GND";
          d2["ramsid_ram_18_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_18_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_18_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_18_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_18_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_18_7_SPECSIG"]="GND";
          d2["ramsid_ram_19_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_19_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_19_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_19_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_19_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_19_0_SPECSIG"]="GND";
          d2["ramsid_ram_19_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_19_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_19_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_19_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_19_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_19_1_SPECSIG"]="GND";
          d2["ramsid_ram_19_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_19_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_19_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_19_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_19_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_19_2_SPECSIG"]="GND";
          d2["ramsid_ram_19_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_19_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_19_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_19_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_19_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_19_3_SPECSIG"]="GND";
          d2["ramsid_ram_19_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_19_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_19_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_19_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_19_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_19_4_SPECSIG"]="GND";
          d2["ramsid_ram_19_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_19_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_19_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_19_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_19_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_19_5_SPECSIG"]="GND";
          d2["ramsid_ram_19_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_19_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_19_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_19_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_19_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_19_6_SPECSIG"]="GND";
          d2["ramsid_ram_19_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_19_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_19_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_19_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_19_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_19_7_SPECSIG"]="GND";
          d2["ramsid_ram_1_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_1_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_1_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_1_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_1_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_1_0_SPECSIG"]="GND";
          d2["ramsid_ram_1_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_1_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_1_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_1_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_1_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_1_1_SPECSIG"]="GND";
          d2["ramsid_ram_1_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_1_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_1_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_1_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_1_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_1_2_SPECSIG"]="GND";
          d2["ramsid_ram_1_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_1_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_1_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_1_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_1_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_1_3_SPECSIG"]="GND";
          d2["ramsid_ram_1_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_1_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_1_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_1_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_1_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_1_4_SPECSIG"]="GND";
          d2["ramsid_ram_1_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_1_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_1_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_1_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_1_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_1_5_SPECSIG"]="GND";
          d2["ramsid_ram_1_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_1_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_1_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_1_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_1_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_1_6_SPECSIG"]="GND";
          d2["ramsid_ram_1_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_1_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_1_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_1_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_1_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_1_7_SPECSIG"]="GND";
          d2["ramsid_ram_20_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_20_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_20_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_20_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_20_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_20_0_SPECSIG"]="GND";
          d2["ramsid_ram_20_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_20_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_20_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_20_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_20_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_20_1_SPECSIG"]="GND";
          d2["ramsid_ram_20_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_20_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_20_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_20_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_20_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_20_2_SPECSIG"]="GND";
          d2["ramsid_ram_20_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_20_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_20_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_20_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_20_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_20_3_SPECSIG"]="GND";
          d2["ramsid_ram_20_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_20_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_20_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_20_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_20_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_20_4_SPECSIG"]="GND";
          d2["ramsid_ram_20_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_20_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_20_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_20_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_20_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_20_5_SPECSIG"]="GND";
          d2["ramsid_ram_20_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_20_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_20_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_20_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_20_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_20_6_SPECSIG"]="GND";
          d2["ramsid_ram_20_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_20_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_20_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_20_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_20_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_20_7_SPECSIG"]="GND";
          d2["ramsid_ram_21_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_21_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_21_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_21_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_21_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_21_0_SPECSIG"]="GND";
          d2["ramsid_ram_21_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_21_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_21_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_21_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_21_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_21_1_SPECSIG"]="GND";
          d2["ramsid_ram_21_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_21_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_21_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_21_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_21_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_21_2_SPECSIG"]="GND";
          d2["ramsid_ram_21_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_21_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_21_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_21_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_21_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_21_3_SPECSIG"]="GND";
          d2["ramsid_ram_21_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_21_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_21_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_21_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_21_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_21_4_SPECSIG"]="GND";
          d2["ramsid_ram_21_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_21_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_21_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_21_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_21_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_21_5_SPECSIG"]="GND";
          d2["ramsid_ram_21_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_21_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_21_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_21_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_21_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_21_6_SPECSIG"]="GND";
          d2["ramsid_ram_21_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_21_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_21_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_21_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_21_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_21_7_SPECSIG"]="GND";
          d2["ramsid_ram_22_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_22_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_22_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_22_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_22_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_22_0_SPECSIG"]="GND";
          d2["ramsid_ram_22_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_22_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_22_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_22_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_22_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_22_1_SPECSIG"]="GND";
          d2["ramsid_ram_22_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_22_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_22_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_22_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_22_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_22_2_SPECSIG"]="GND";
          d2["ramsid_ram_22_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_22_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_22_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_22_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_22_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_22_3_SPECSIG"]="GND";
          d2["ramsid_ram_22_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_22_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_22_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_22_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_22_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_22_4_SPECSIG"]="GND";
          d2["ramsid_ram_22_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_22_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_22_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_22_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_22_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_22_5_SPECSIG"]="GND";
          d2["ramsid_ram_22_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_22_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_22_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_22_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_22_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_22_6_SPECSIG"]="GND";
          d2["ramsid_ram_22_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_22_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_22_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_22_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_22_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_22_7_SPECSIG"]="GND";
          d2["ramsid_ram_23_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_23_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_23_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_23_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_23_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_23_0_SPECSIG"]="GND";
          d2["ramsid_ram_23_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_23_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_23_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_23_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_23_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_23_1_SPECSIG"]="GND";
          d2["ramsid_ram_23_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_23_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_23_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_23_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_23_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_23_2_SPECSIG"]="GND";
          d2["ramsid_ram_23_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_23_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_23_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_23_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_23_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_23_3_SPECSIG"]="GND";
          d2["ramsid_ram_23_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_23_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_23_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_23_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_23_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_23_4_SPECSIG"]="GND";
          d2["ramsid_ram_23_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_23_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_23_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_23_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_23_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_23_5_SPECSIG"]="GND";
          d2["ramsid_ram_23_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_23_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_23_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_23_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_23_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_23_6_SPECSIG"]="GND";
          d2["ramsid_ram_23_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_23_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_23_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_23_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_23_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_23_7_SPECSIG"]="GND";
          d2["ramsid_ram_24_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_24_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_24_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_24_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_24_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_24_0_SPECSIG"]="GND";
          d2["ramsid_ram_24_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_24_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_24_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_24_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_24_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_24_1_SPECSIG"]="GND";
          d2["ramsid_ram_24_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_24_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_24_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_24_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_24_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_24_2_SPECSIG"]="GND";
          d2["ramsid_ram_24_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_24_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_24_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_24_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_24_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_24_3_SPECSIG"]="GND";
          d2["ramsid_ram_24_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_24_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_24_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_24_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_24_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_24_4_SPECSIG"]="GND";
          d2["ramsid_ram_24_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_24_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_24_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_24_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_24_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_24_5_SPECSIG"]="GND";
          d2["ramsid_ram_24_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_24_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_24_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_24_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_24_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_24_6_SPECSIG"]="GND";
          d2["ramsid_ram_24_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_24_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_24_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_24_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_24_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_24_7_SPECSIG"]="GND";
          d2["ramsid_ram_25_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_25_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_25_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_25_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_25_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_25_0_SPECSIG"]="GND";
          d2["ramsid_ram_25_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_25_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_25_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_25_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_25_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_25_1_SPECSIG"]="GND";
          d2["ramsid_ram_25_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_25_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_25_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_25_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_25_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_25_2_SPECSIG"]="GND";
          d2["ramsid_ram_25_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_25_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_25_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_25_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_25_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_25_3_SPECSIG"]="GND";
          d2["ramsid_ram_25_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_25_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_25_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_25_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_25_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_25_4_SPECSIG"]="GND";
          d2["ramsid_ram_25_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_25_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_25_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_25_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_25_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_25_5_SPECSIG"]="GND";
          d2["ramsid_ram_25_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_25_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_25_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_25_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_25_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_25_6_SPECSIG"]="GND";
          d2["ramsid_ram_25_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_25_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_25_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_25_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_25_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_25_7_SPECSIG"]="GND";
          d2["ramsid_ram_26_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_26_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_26_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_26_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_26_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_26_0_SPECSIG"]="GND";
          d2["ramsid_ram_26_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_26_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_26_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_26_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_26_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_26_1_SPECSIG"]="GND";
          d2["ramsid_ram_26_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_26_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_26_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_26_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_26_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_26_2_SPECSIG"]="GND";
          d2["ramsid_ram_26_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_26_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_26_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_26_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_26_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_26_3_SPECSIG"]="GND";
          d2["ramsid_ram_26_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_26_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_26_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_26_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_26_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_26_4_SPECSIG"]="GND";
          d2["ramsid_ram_26_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_26_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_26_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_26_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_26_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_26_5_SPECSIG"]="GND";
          d2["ramsid_ram_26_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_26_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_26_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_26_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_26_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_26_6_SPECSIG"]="GND";
          d2["ramsid_ram_26_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_26_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_26_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_26_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_26_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_26_7_SPECSIG"]="GND";
          d2["ramsid_ram_27_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_27_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_27_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_27_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_27_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_27_0_SPECSIG"]="GND";
          d2["ramsid_ram_27_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_27_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_27_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_27_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_27_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_27_1_SPECSIG"]="GND";
          d2["ramsid_ram_27_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_27_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_27_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_27_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_27_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_27_2_SPECSIG"]="GND";
          d2["ramsid_ram_27_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_27_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_27_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_27_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_27_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_27_3_SPECSIG"]="GND";
          d2["ramsid_ram_27_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_27_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_27_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_27_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_27_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_27_4_SPECSIG"]="GND";
          d2["ramsid_ram_27_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_27_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_27_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_27_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_27_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_27_5_SPECSIG"]="GND";
          d2["ramsid_ram_27_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_27_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_27_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_27_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_27_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_27_6_SPECSIG"]="GND";
          d2["ramsid_ram_27_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_27_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_27_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_27_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_27_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_27_7_SPECSIG"]="GND";
          d2["ramsid_ram_28_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_28_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_28_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_28_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_28_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_28_0_SPECSIG"]="GND";
          d2["ramsid_ram_28_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_28_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_28_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_28_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_28_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_28_1_SPECSIG"]="GND";
          d2["ramsid_ram_28_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_28_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_28_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_28_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_28_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_28_2_SPECSIG"]="GND";
          d2["ramsid_ram_28_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_28_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_28_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_28_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_28_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_28_3_SPECSIG"]="GND";
          d2["ramsid_ram_28_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_28_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_28_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_28_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_28_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_28_4_SPECSIG"]="GND";
          d2["ramsid_ram_28_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_28_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_28_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_28_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_28_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_28_5_SPECSIG"]="GND";
          d2["ramsid_ram_28_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_28_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_28_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_28_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_28_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_28_6_SPECSIG"]="GND";
          d2["ramsid_ram_28_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_28_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_28_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_28_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_28_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_28_7_SPECSIG"]="GND";
          d2["ramsid_ram_29_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_29_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_29_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_29_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_29_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_29_0_SPECSIG"]="GND";
          d2["ramsid_ram_29_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_29_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_29_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_29_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_29_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_29_1_SPECSIG"]="GND";
          d2["ramsid_ram_29_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_29_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_29_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_29_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_29_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_29_2_SPECSIG"]="GND";
          d2["ramsid_ram_29_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_29_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_29_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_29_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_29_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_29_3_SPECSIG"]="GND";
          d2["ramsid_ram_29_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_29_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_29_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_29_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_29_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_29_4_SPECSIG"]="GND";
          d2["ramsid_ram_29_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_29_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_29_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_29_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_29_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_29_5_SPECSIG"]="GND";
          d2["ramsid_ram_29_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_29_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_29_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_29_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_29_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_29_6_SPECSIG"]="GND";
          d2["ramsid_ram_29_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_29_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_29_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_29_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_29_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_29_7_SPECSIG"]="GND";
          d2["ramsid_ram_2_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_2_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_2_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_2_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_2_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_2_0_SPECSIG"]="GND";
          d2["ramsid_ram_2_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_2_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_2_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_2_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_2_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_2_1_SPECSIG"]="GND";
          d2["ramsid_ram_2_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_2_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_2_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_2_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_2_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_2_2_SPECSIG"]="GND";
          d2["ramsid_ram_2_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_2_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_2_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_2_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_2_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_2_3_SPECSIG"]="GND";
          d2["ramsid_ram_2_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_2_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_2_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_2_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_2_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_2_4_SPECSIG"]="GND";
          d2["ramsid_ram_2_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_2_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_2_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_2_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_2_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_2_5_SPECSIG"]="GND";
          d2["ramsid_ram_2_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_2_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_2_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_2_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_2_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_2_6_SPECSIG"]="GND";
          d2["ramsid_ram_2_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_2_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_2_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_2_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_2_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_2_7_SPECSIG"]="GND";
          d2["ramsid_ram_30_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_30_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_30_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_30_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_30_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_30_0_SPECSIG"]="GND";
          d2["ramsid_ram_30_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_30_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_30_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_30_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_30_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_30_1_SPECSIG"]="GND";
          d2["ramsid_ram_30_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_30_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_30_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_30_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_30_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_30_2_SPECSIG"]="GND";
          d2["ramsid_ram_30_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_30_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_30_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_30_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_30_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_30_3_SPECSIG"]="GND";
          d2["ramsid_ram_30_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_30_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_30_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_30_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_30_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_30_4_SPECSIG"]="GND";
          d2["ramsid_ram_30_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_30_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_30_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_30_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_30_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_30_5_SPECSIG"]="GND";
          d2["ramsid_ram_30_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_30_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_30_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_30_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_30_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_30_6_SPECSIG"]="GND";
          d2["ramsid_ram_30_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_30_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_30_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_30_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_30_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_30_7_SPECSIG"]="GND";
          d2["ramsid_ram_31_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_31_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_31_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_31_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_31_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_31_0_SPECSIG"]="GND";
          d2["ramsid_ram_31_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_31_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_31_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_31_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_31_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_31_1_SPECSIG"]="GND";
          d2["ramsid_ram_31_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_31_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_31_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_31_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_31_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_31_2_SPECSIG"]="GND";
          d2["ramsid_ram_31_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_31_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_31_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_31_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_31_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_31_3_SPECSIG"]="GND";
          d2["ramsid_ram_31_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_31_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_31_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_31_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_31_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_31_4_SPECSIG"]="GND";
          d2["ramsid_ram_31_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_31_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_31_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_31_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_31_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_31_5_SPECSIG"]="GND";
          d2["ramsid_ram_31_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_31_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_31_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_31_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_31_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_31_6_SPECSIG"]="GND";
          d2["ramsid_ram_31_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_31_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_31_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_31_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_31_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_31_7_SPECSIG"]="GND";
          d2["ramsid_ram_3_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_3_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_3_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_3_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_3_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_3_0_SPECSIG"]="GND";
          d2["ramsid_ram_3_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_3_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_3_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_3_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_3_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_3_1_SPECSIG"]="GND";
          d2["ramsid_ram_3_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_3_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_3_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_3_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_3_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_3_2_SPECSIG"]="GND";
          d2["ramsid_ram_3_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_3_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_3_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_3_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_3_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_3_3_SPECSIG"]="GND";
          d2["ramsid_ram_3_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_3_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_3_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_3_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_3_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_3_4_SPECSIG"]="GND";
          d2["ramsid_ram_3_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_3_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_3_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_3_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_3_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_3_5_SPECSIG"]="GND";
          d2["ramsid_ram_3_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_3_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_3_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_3_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_3_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_3_6_SPECSIG"]="GND";
          d2["ramsid_ram_3_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_3_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_3_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_3_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_3_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_3_7_SPECSIG"]="GND";
          d2["ramsid_ram_4_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_4_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_4_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_4_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_4_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_4_0_SPECSIG"]="GND";
          d2["ramsid_ram_4_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_4_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_4_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_4_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_4_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_4_1_SPECSIG"]="GND";
          d2["ramsid_ram_4_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_4_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_4_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_4_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_4_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_4_2_SPECSIG"]="GND";
          d2["ramsid_ram_4_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_4_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_4_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_4_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_4_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_4_3_SPECSIG"]="GND";
          d2["ramsid_ram_4_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_4_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_4_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_4_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_4_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_4_4_SPECSIG"]="GND";
          d2["ramsid_ram_4_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_4_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_4_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_4_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_4_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_4_5_SPECSIG"]="GND";
          d2["ramsid_ram_4_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_4_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_4_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_4_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_4_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_4_6_SPECSIG"]="GND";
          d2["ramsid_ram_4_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_4_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_4_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_4_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_4_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_4_7_SPECSIG"]="GND";
          d2["ramsid_ram_5_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_5_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_5_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_5_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_5_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_5_0_SPECSIG"]="GND";
          d2["ramsid_ram_5_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_5_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_5_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_5_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_5_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_5_1_SPECSIG"]="GND";
          d2["ramsid_ram_5_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_5_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_5_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_5_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_5_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_5_2_SPECSIG"]="GND";
          d2["ramsid_ram_5_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_5_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_5_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_5_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_5_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_5_3_SPECSIG"]="GND";
          d2["ramsid_ram_5_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_5_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_5_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_5_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_5_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_5_4_SPECSIG"]="GND";
          d2["ramsid_ram_5_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_5_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_5_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_5_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_5_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_5_5_SPECSIG"]="GND";
          d2["ramsid_ram_5_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_5_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_5_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_5_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_5_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_5_6_SPECSIG"]="GND";
          d2["ramsid_ram_5_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_5_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_5_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_5_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_5_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_5_7_SPECSIG"]="GND";
          d2["ramsid_ram_6_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_6_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_6_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_6_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_6_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_6_0_SPECSIG"]="GND";
          d2["ramsid_ram_6_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_6_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_6_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_6_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_6_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_6_1_SPECSIG"]="GND";
          d2["ramsid_ram_6_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_6_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_6_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_6_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_6_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_6_2_SPECSIG"]="GND";
          d2["ramsid_ram_6_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_6_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_6_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_6_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_6_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_6_3_SPECSIG"]="GND";
          d2["ramsid_ram_6_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_6_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_6_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_6_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_6_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_6_4_SPECSIG"]="GND";
          d2["ramsid_ram_6_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_6_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_6_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_6_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_6_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_6_5_SPECSIG"]="GND";
          d2["ramsid_ram_6_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_6_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_6_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_6_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_6_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_6_6_SPECSIG"]="GND";
          d2["ramsid_ram_6_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_6_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_6_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_6_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_6_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_6_7_SPECSIG"]="GND";
          d2["ramsid_ram_7_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_7_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_7_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_7_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_7_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_7_0_SPECSIG"]="GND";
          d2["ramsid_ram_7_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_7_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_7_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_7_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_7_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_7_1_SPECSIG"]="GND";
          d2["ramsid_ram_7_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_7_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_7_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_7_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_7_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_7_2_SPECSIG"]="GND";
          d2["ramsid_ram_7_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_7_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_7_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_7_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_7_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_7_3_SPECSIG"]="GND";
          d2["ramsid_ram_7_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_7_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_7_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_7_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_7_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_7_4_SPECSIG"]="GND";
          d2["ramsid_ram_7_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_7_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_7_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_7_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_7_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_7_5_SPECSIG"]="GND";
          d2["ramsid_ram_7_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_7_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_7_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_7_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_7_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_7_6_SPECSIG"]="GND";
          d2["ramsid_ram_7_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_7_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_7_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_7_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_7_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_7_7_SPECSIG"]="GND";
          d2["ramsid_ram_8_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_8_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_8_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_8_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_8_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_8_0_SPECSIG"]="GND";
          d2["ramsid_ram_8_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_8_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_8_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_8_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_8_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_8_1_SPECSIG"]="GND";
          d2["ramsid_ram_8_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_8_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_8_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_8_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_8_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_8_2_SPECSIG"]="GND";
          d2["ramsid_ram_8_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_8_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_8_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_8_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_8_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_8_3_SPECSIG"]="GND";
          d2["ramsid_ram_8_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_8_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_8_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_8_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_8_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_8_4_SPECSIG"]="GND";
          d2["ramsid_ram_8_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_8_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_8_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_8_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_8_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_8_5_SPECSIG"]="GND";
          d2["ramsid_ram_8_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_8_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_8_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_8_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_8_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_8_6_SPECSIG"]="GND";
          d2["ramsid_ram_8_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_8_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_8_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_8_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_8_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_8_7_SPECSIG"]="GND";
          d2["ramsid_ram_9_0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_9_0_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_9_0_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_9_0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_9_0_SPECSIG"]=new Array("1");
          prld["ramsid_ram_9_0_SPECSIG"]="GND";
          d2["ramsid_ram_9_1_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_9_1_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_9_1_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_9_1_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_9_1_SPECSIG"]=new Array("1");
          prld["ramsid_ram_9_1_SPECSIG"]="GND";
          d2["ramsid_ram_9_2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_9_2_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_9_2_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_9_2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_9_2_SPECSIG"]=new Array("1");
          prld["ramsid_ram_9_2_SPECSIG"]="GND";
          d2["ramsid_ram_9_3_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_9_3_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_9_3_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_9_3_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_9_3_SPECSIG"]=new Array("1");
          prld["ramsid_ram_9_3_SPECSIG"]="GND";
          d2["ramsid_ram_9_4_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_9_4_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_9_4_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_9_4_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_9_4_SPECSIG"]=new Array("1");
          prld["ramsid_ram_9_4_SPECSIG"]="GND";
          d2["ramsid_ram_9_5_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_9_5_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_9_5_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_9_5_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_9_5_SPECSIG"]=new Array("1");
          prld["ramsid_ram_9_5_SPECSIG"]="GND";
          d2["ramsid_ram_9_6_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_9_6_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_9_6_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_9_6_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_9_6_SPECSIG"]=new Array("1");
          prld["ramsid_ram_9_6_SPECSIG"]="GND";
          d2["ramsid_ram_9_7_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["ramsid_ram_9_7_SPECSIG"]=new Array("1");
          
              gblclk["ramsid_ram_9_7_SPECSIG"]=new Array("clk");
            
          ce["ramsid_ram_9_7_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["ramsid_ram_9_7_SPECSIG"]=new Array("1");
          prld["ramsid_ram_9_7_SPECSIG"]="GND";
          d2["spimosi_r0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["spimosi_r0_SPECSIG"]=new Array("1");
          
              gblclk["spimosi_r0_SPECSIG"]=new Array("clk");
            
          ce["spimosi_r0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["spimosi_r0_SPECSIG"]=new Array("1");
          prld["spimosi_r0_SPECSIG"]="GND";
          d2["spisclk_r0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["spisclk_r0_SPECSIG"]=new Array("1");
          
              gblclk["spisclk_r0_SPECSIG"]=new Array("clk");
            
          ce["spisclk_r0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["spisclk_r0_SPECSIG"]=new Array("1");
          prld["spisclk_r0_SPECSIG"]="GND";
          d2["spisclk_r2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["spisclk_r2_SPECSIG"]=new Array("1");
          
              gblclk["spisclk_r2_SPECSIG"]=new Array("clk");
            
          ce["spisclk_r2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["spisclk_r2_SPECSIG"]=new Array("1");
          prld["spisclk_r2_SPECSIG"]="GND";
          d2["spiss_r0_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["spiss_r0_SPECSIG"]=new Array("1");
          
              gblclk["spiss_r0_SPECSIG"]=new Array("clk");
            
          ce["spiss_r0_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["spiss_r0_SPECSIG"]=new Array("1");
          prld["spiss_r0_SPECSIG"]="GND";
          d2["spiss_r2_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["spiss_r2_SPECSIG"]=new Array("1");
          
              gblclk["spiss_r2_SPECSIG"]=new Array("clk");
            
          ce["spiss_r2_SPECSIG"]=new Array("INPUTPINS_1_2");
          
            ceimp["spiss_r2_SPECSIG"]=new Array("1");
          prld["spiss_r2_SPECSIG"]="GND";
          d2["spitmp6_SPECSIG"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4","INPUTPINS_1_5","INPUTPINS_1_6","INPUTPINS_1_7");
          
            d2imp["spitmp6_SPECSIG"]=new Array("1","1","1","1","1","1","1");
          
              gblclk["spitmp6_SPECSIG"]=new Array("clk");
            prld["spitmp6_SPECSIG"]="GND";
          d2["sid_rst"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2");
          
            d2imp["sid_rst"]=new Array("1","1");
          
              gblclk["sid_rst"]=new Array("clk");
            prld["sid_rst"]="GND";
          d2["gluesid_clk_q_SPECSIG"]=new Array("INPUTPINS_1_1");
          
            d2imp["gluesid_clk_q_SPECSIG"]=new Array("1");
          
              gblclk["gluesid_clk_q_SPECSIG"]=new Array("clk");
            prld["gluesid_clk_q_SPECSIG"]="GND";
          d2["sid_cs"]=new Array("INPUTPINS_1_1","INPUTPINS_1_2","INPUTPINS_1_3","INPUTPINS_1_4");
          
            d2imp["sid_cs"]=new Array("1","1","1","1");
          
              gblclk["sid_cs"]=new Array("clk");
            prld["sid_cs"]="GND";

      uimSignals = new Array();

      uimSigNegs = new Array();

      uimPterms = new Array();
      

      
        function getEqnList() {
          var str = "<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>";
          str += "<center><h3>Equations</h3></center>";
          str += "<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>";
          for (s=0; s<uimSignals.length; s++) {
            str += "<tr><td>";
            str += retUimEqn(uimSignals[s]);
            str += "</td></tr>";
          }
          for (s=0; s<signals.length; s++) {
            str += "<tr><td>";
            str += retEqn(signals[s]);
            str += "</td></tr>";
          }

          var legend = retLegend();
		      if (legend != "") {
		        str += "<tr><td>" + legend + "</td></tr>";
		      }

          str += "</table>";
          str += "<form><span class='pgRef'>";

          if (!parent.leftnav.IsNS()) {
            str += "<table width='90%' align='center'>";
            str += "<tr><td align='left'><input type='button' value='back to top' ";
            str += "onclick='javascript:parent.leftnav.showEqnAll()' ";
            str += "onmouseover=\"window.status='goto top of page'; return true;\" ";
            str += "onmouseout=\"window.status=''\">";
            str += "</td>";
            str += "<td align='right'>";
            str += "<input type='button' value='print page' ";
            str += "onclick='javascript:window.print()' ";
            str += "onmouseover=\"window.status='print page'; return true;\" ";
            str += "onmouseout=\"window.status=''\">";
            str += "</td>";
            str += "</tr></table>";
          }
          else {
            str += "<table width='90%' align='center'>";
            str += "<tr><td align='left'><a href='javascript:parent.leftnav.showEqnAll()'>back to top</a>";
            str += "</td>";
            str += "<td align='right'>";
            str += "<a href='javascript:window.print()'>";
            str += "print page</a>";
            str += "</td>";
            str += "</tr></table>";
          }

          str += "</span></form>";
          str += "</body></html>";
          return str;
        }
      
    </script>
</head></html>
