// Seed: 1770293973
module module_0 (
    input uwire id_0
);
  tri0 id_2;
  assign id_3 = id_3;
  assign id_2 = -1;
  wor id_4 = 1, id_5, id_6;
  tri id_7, id_8, id_9 = 1'b0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri0 id_8,
    id_14,
    output supply1 id_9,
    output wor id_10,
    input wor id_11,
    output tri0 id_12
);
  id_15(
      1
  );
  wire id_16, id_17;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_7 = 0;
endmodule
