// Seed: 1413048663
module module_0 (
    input  tri   id_0,
    output logic id_1,
    output wor   id_2,
    input  wor   id_3
);
  always
    if (1) begin : LABEL_0
      if (-1'b0 == -1 < -1) begin : LABEL_1
        id_1 <= 1;
      end
    end
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6,
    output uwire id_7,
    output wire id_8
    , id_25,
    output logic id_9,
    output tri id_10,
    input wand id_11,
    input wire id_12,
    output supply1 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input supply0 id_16,
    inout tri id_17,
    input tri1 id_18,
    input wor id_19,
    input uwire id_20,
    input tri0 id_21,
    input tri id_22,
    output wand id_23
);
  logic id_26, id_27, id_28;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_8,
      id_18
  );
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    id_9  <= id_17;
    id_28 <= id_3 != id_20;
    id_1  <= -1;
    id_28 <= 1;
  end
  assign id_25 = id_22;
endmodule
