Release 13.1 ngdbuild O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: D:\FPGA\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
D:/Work/FPGA/Embedded_Design/Lab3/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/Work/FPGA/Embedded_Design/Lab3/implementation/system.ngc"
...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/dip_switches_8bits_wrapper.ngc
"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/push_buttons_4bits_wrapper.ngc
"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/proc_sys_reset_0_wrapper.ngc".
..
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/clock_generator_0_wrapper.ngc"
...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_ilmb_wrapper.ngc"
...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_dlmb_wrapper.ngc"
...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_i_bram_ctrl_wrapp
er.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_d_bram_ctrl_wrapp
er.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/debug_module_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/led_ip_0_wrapper.ngc"...
Loading design module
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_bram_block_wrappe
r.ngc"...
Applying constraints in
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_ilmb_wrapper.ncf"
to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_dlmb_wrapper.ncf"
to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/axi4lite_0_wrapper.ncf" to
module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Work/FPGA/Embedded_Design/Lab3/implementation/microblaze_0_wrapper.ncf" to
module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_E
   X_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   6

Total memory usage is 189784 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  52 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...
