LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY lab1-vhdl1 IS 
PORT (
x1,x2,x3 : IN STD_LOGIC ;
f : OUT STD_LOGIC);
end lab1-vhdl1;	

ARCHITECTURE Behavior OF lab1-vhdl1 IS
BEGIN
f <= (x1x2) + (!x2x3);
END Behavior;
