"megasas: span map %x, pFwRaidMap-&gt;totalSize "	,	L_4
MR_GetPhyParams	,	F_29
regSize	,	V_129
"Strip 0x%llx,"	,	L_20
data_strip_start	,	V_78
data_row_start	,	V_76
startlba_span	,	V_137
rowMod	,	V_104
dev	,	V_69
"returns invalid arm for ld=%x strip=%lx\n"	,	L_30
element	,	V_65
regTypeReqOnRead	,	V_112
get_arm_from_strip	,	F_25
logStart	,	V_59
mr_update_load_balance_params	,	F_16
diff	,	V_57
do_div	,	F_3
ar	,	V_17
"for row 0x%llx, start strip 0x%llx end strip 0x%llx"	,	L_40
"width=%x, diff=%x\n"	,	L_10
"Quad=%x, diff=%x\n"	,	L_17
device	,	V_106
raid1DevHandle	,	V_166
endLba	,	V_124
isRead	,	V_136
curDevHdl	,	V_24
span_blk	,	V_48
fpOkForIo	,	V_143
ldTgtId	,	V_26
span_row_end	,	V_75
mega_div64_32	,	F_4
capability	,	V_141
mega_mod64	,	F_1
dividend	,	V_1
SPAN_INVALID	,	V_58
" span 0x%x\n"	,	L_41
modFactor	,	V_121
arm	,	V_18
megasas_instance	,	V_29
IoforUnevenSpan	,	V_138
rowSize	,	V_120
MR_GetLDTgtId	,	F_11
logEnd	,	V_60
SPAN_ROW_SIZE	,	F_27
u8	,	T_5
atomic_read	,	F_33
d	,	V_3
"data row start=0x%08lx,"	,	L_15
MR_BuildRaidContext	,	F_30
"get_arm_from_strip"	,	L_29
"megasas : DIVISOR is zero in mod fn\n"	,	L_2
uint32_t	,	T_4
endRow	,	V_126
j	,	V_53
regLockFlags	,	V_114
mr_spanset_get_span_block	,	F_20
MR_ArPdGet	,	F_8
"logical LBA"	,	L_11
do_invader	,	V_99
get_arm	,	F_26
REGION_TYPE_EXCLUSIVE	,	V_115
stripIdx	,	V_157
"Span Set %x:"	,	L_9
megasas_get_best_arm	,	F_32
dev_dbg	,	F_19
scsi_pending_cmds	,	V_173
"Span=%x,"	,	L_7
span_set_Row	,	V_85
offsetInSpan	,	V_63
LD_SPAN_SET	,	T_8
lbInfo	,	V_37
stripe	,	V_89
ldSpanInfo	,	V_39
"offset_in_span=0x%08lx\n"	,	L_18
"Check Span number from %s %d"	,	L_39
load_balance_info	,	V_38
REGION_TYPE_SHARED_READ	,	V_151
info	,	V_80
get_row_from_strip	,	F_21
pDevHandle	,	V_101
stripRef	,	V_92
fpReadCapable	,	V_144
seqNum	,	V_156
spanArm	,	V_117
ref_in_end_stripe	,	V_133
MR_LD_SPAN_MAP	,	V_44
debugBlk	,	V_62
count	,	V_158
span_row_width	,	V_159
mr_spanset_get_phy_params	,	F_28
retval	,	V_86
fusion	,	V_32
numBlocks	,	V_135
"for ld=0x%x strip=0x%lx arm is  0x%x\n"	,	L_28
"data width 0x%llx span offset 0x%x\n"	,	L_22
log_start_lba	,	V_72
"raid-&gt;rowDataSize is 0, but has SPAN[0]"	,	L_31
MR_SPAN_BLOCK_INFO	,	V_13
MR_PdDevHandleGet	,	F_10
numRows	,	V_131
printk	,	F_2
fpWriteCapable	,	V_146
MR_LdSpanArrayGet	,	F_9
endStrip	,	V_125
MR_GetSpanBlock	,	F_17
num_strips	,	V_130
dev_err	,	F_24
ldRaid	,	V_12
"for row 0x%llx,start strip %llx"	,	L_37
bestArm	,	V_172
"but there is _NO_ UnevenSpanSupport\n"	,	L_33
MR_QUAD_ELEMENT	,	V_50
fpReadAcrossStripe	,	V_145
spanRowDataSize	,	V_139
"start_row 0x%llx endRow 0x%llx"	,	L_42
MR_LdRaidGet	,	F_5
log_end_lba	,	V_73
dataArmMap	,	V_16
logArm	,	V_103
totalSize	,	V_43
" end=0x%08lx\n"	,	L_14
"returns invalid strip for ld=%x, row=%lx\n"	,	L_26
physArm	,	V_98
getSpanInfo	,	F_18
MR_LD_RAID	,	V_6
uint64_t	,	T_3
log_to_span	,	V_40
dev_info	,	F_22
PCI_DEVICE_ID_LSI_INVADER	,	V_107
regLockLength	,	V_154
"logical start=0x%08lx, end=0x%08lx\n"	,	L_19
fusion_context	,	V_31
"megasas: map info structure size 0x%x is not matching with ld count\n"	,	L_3
PCI_DEVICE_ID_LSI_FURY	,	V_108
MR_ValidateMapInfo	,	F_14
data_row_end	,	V_77
block	,	V_167
span_offset	,	V_83
MR_PD_INVALID	,	V_111
"row is 0x%llx\n"	,	L_24
targetId	,	V_25
LD_LOAD_BALANCE_INFO	,	V_36
fpPdIoTimeoutSec	,	V_149
arRef	,	V_97
"start=0x%08lx, end=0x%08lx\n"	,	L_12
get_updated_dev_handle	,	F_35
"endSrip %llx\n"	,	L_38
__func__	,	V_140
"return from %s %d"	,	L_36
ldSpanMap	,	V_11
rowDataSize	,	V_119
start_span	,	V_110
armIdx	,	V_15
MR_LD_SPAN	,	V_28
VirtualDiskTgtId	,	V_152
pSpanBlock	,	V_49
regLockRowLBA	,	V_153
noElements	,	V_56
"get_arm_from_strip:"	,	L_27
MR_LD_STATE_OPTIMAL	,	V_165
span_set	,	V_66
divisor	,	V_2
MR_LdSpanPtrGet	,	F_13
map_id	,	V_35
"data strip start=0x%08lx,"	,	L_16
ABS_DIFF	,	F_34
armQ	,	V_105
UnevenSpanSupport	,	V_46
mr_update_span_set	,	F_15
u16	,	T_6
ldStartBlock	,	V_134
"get_strip_from_row"	,	L_25
stripRow	,	V_91
map	,	V_9
data_strip_end	,	V_79
blk	,	V_61
MR_LdDataArmGet	,	F_7
io_info	,	V_94
spanBlock	,	V_14
start_row	,	V_109
uint	,	V_88
pFwRaidMap	,	V_42
"rowDataSize = 0x%0x,"	,	L_32
raidMap	,	V_10
quad	,	V_51
"For strip 0x%llx"	,	L_23
SPAN_ROW_DATA_SIZE	,	F_31
ldState	,	V_164
ld	,	V_7
diff0	,	V_170
pend0	,	V_168
MAX_LOGICAL_DRIVES	,	V_67
"span_set_Strip 0x%llx, span_set_Row 0x%llx"	,	L_21
diff1	,	V_171
span	,	V_21
pend1	,	V_169
SPAN_DEBUG	,	V_87
instance	,	V_30
"LD %x: span_depth=%x\n"	,	L_6
devHandle	,	V_102
atomic_inc	,	F_36
regStart	,	V_128
old_arm	,	V_175
MR_TargetIdToLdGet	,	F_12
arrayRef	,	V_22
pdev	,	V_68
MR_FW_RAID_MAP_ALL	,	V_8
strip	,	V_81
MR_FW_RAID_MAP	,	V_41
u32	,	T_1
get_strip_from_row	,	F_23
"Send IO w/o region lock.\n"	,	L_35
span_row_start	,	V_74
stripeShift	,	V_64
regTypeReqOnWrite	,	V_150
configSeqNum	,	V_155
span_row_data_width	,	V_71
RAID_CTX_SPANARM_SPAN_SHIFT	,	V_118
pRAID_Context	,	V_96
level	,	V_90
MAX_QUAD_DEPTH	,	V_70
MR_LdSpanInfoGet	,	F_6
"Start span 0x%x\n"	,	L_43
span_set_Strip	,	V_84
spanDepth	,	V_54
raid	,	V_52
"span %x rowDataSize %x\n"	,	L_45
KERN_INFO	,	V_162
strip_offset	,	V_82
devHndlInfo	,	V_23
stripe_mask	,	V_123
span_row	,	V_160
span_set_prev	,	V_161
ref_in_start_stripe	,	V_132
last_accessed_block	,	V_174
pdBlock	,	V_100
start_strip	,	V_127
"megasas : DIVISOR is zero, in div fn\n"	,	L_1
fpWriteAcrossStripe	,	V_147
" number of quads=%x\n"	,	L_8
"return from %s %d."	,	L_34
": %x\n"	,	L_5
block_span_info	,	V_55
REGION_TYPE_UNUSED	,	V_113
timeoutValue	,	V_148
IO_REQUEST_INFO	,	V_93
row	,	V_47
"megasas:"	,	L_44
ldCount	,	V_45
startBlk	,	V_116
PLD_SPAN_INFO	,	T_7
fpCapable	,	V_142
ld_map	,	V_34
loadBalanceFlag	,	V_163
ldTgtIdToLd	,	V_27
u64	,	T_2
stripSize	,	V_122
RAID_CONTEXT	,	V_95
pd	,	V_20
ctrl_context	,	V_33
KERN_ERR	,	V_5
"span row start=0x%08lx,"	,	L_13
remainder	,	V_4
arMapInfo	,	V_19
