-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 15 12:23:04 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_0_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
PMwJV5fgSTvWb5TTOOEvjOP/Gt+JVRRVo/wsYz/eLytd+16i+urc82mKandUPS1pNfBCKp2tGDuW
G8LBUoqDVHJgwHEWWGlV90XKOtC1cJHhKhlpnJqvilK/0RBNNvVw2BXnVx+RetQZ67AfoahpsfNX
24dCEeRAo1UTgeqfcDSAhRJBm33MFR2tIfxK6Hm2+pcRIrcJC3ijOMtez1MVpCdEZghx7BLlP+oj
WNmMsGDNwu3iRsUFqmoYJ+Q6gl8KdQcaH3m270B9AZWediIC3lMF04gxjCyYZCRMJHYaigtpu3O7
hLEnw8WdY4GZpmr+r4QU0vgZYH+OrmWg7oQeJAD0oPOLXorGbnfT59g5WLnzTl1IoxXHYUlwzOYd
37QgHz8l3NtRSkvqDg1lMWi4S+9w4iMKUwbjy108DmZOGiOPo7YRq3YjkSr7l9fMRtqVy5OUvuqj
wiYvJbMr9B+2OO0v+dO/QVyKz958MecpV8HChPLCS9r8qNehSpzmqeBsyQuM7AvCRjviuP5El1g9
HvcABE+QZZI3uAGUzDUifvcl722FgqyxQ/S2P8jgwkUtLsGGK46kmuIBuc2xTMm3Gr467IXcvhwi
fONzgYaeqpP8ozVSg2D8S5t2gqmSpwTtZvo2rLlnQ7JbDDISbalZTMKuxYGbiLc0Rg7X+bIaUtUx
uvFogZXqyQZCzvy2k3dWVQvoQfLmOXoqEyTZndVAvHB7VulvR4Gp8wiI7IkSHFWSYG2LwodzmFJx
ZEAqinUYbSTuet+3mGBbGuUz/Ee9iMdIzZrQk+7G7iNs8DSX197x7ZrNzKfZ+yoGLlQs8IO21O5K
fJh7IY58l1NMKySKmUBCTNPlRIbTEswbkWvrsK+v2STJTJR93HZVORyq9Vga4w2U0N77rl5frd6a
Ov7BIh7Q2B9F+fgztj4jSOe953CRqnzCVaos2a1OJkURz19QSgxQkAW9Eq0uBWQPZZy/z/UyslTe
rmxdUXNunMlUG49jVlAIUdkifA0qJH/0DQCCocIfccXd8HnCsn9+AtxWlBEdrI9G1d8hIwacMydo
pn8b3oKGDHg50wUyji28n4rGas3oK3dqNeS53OyDPmc0DpzRAWCpX+ya1Kna8SWpJJC4UidhQ4Ew
g8hZhA0ecU1XHFdHSi4OWPlZ2586afaTp+g+py2EL6YTg3+DaK4l8zkvzzkU3ujrx66Ca7c2lPqy
Jaio7Um8/ZQ2nAqqT2H0ozn6bW8BVDnf3K71TPheLrH9zPF8IaeCCrAFf+wkLVsBbdACZ3TvxjKo
FuezOS/rGUxt9GP7K6//AXDNacnK3PvCF0o25PXfJnbp+gaxj1mBBIzV0OmGFvlBKhs45oQtxQ57
sdSP4i1dh3Y+z2hP3h6mBkStoIoU8QEkYWiDMZ4oS3FsTGNJcdddxFAJexLdFgs6mjZL6cIidS9F
6GDc/Njt+/bN6RUSzkv22RQCBABW87qASJ0bApJ1KW1LKVA7Cijmk4gdr9UBaJs3mtbnqEvdKV4p
1zl/Wf4x0QVIZhUXjJqjVuZvuemtTseP94VOuA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_0_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
