Timing Violation Report Max Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 13:52:14 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  11.156                                                                          
  Slack (ns):                  0.553                                                                           
  Arrival (ns):                17.488                                                                          
  Required (ns):               18.041                                                                          

Path 2
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/nasti_cnt_out_ret_18:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/T_45_0:EN
  Delay (ns):                  10.960                                                                          
  Slack (ns):                  0.667                                                                           
  Arrival (ns):                17.283                                                                          
  Required (ns):               17.950                                                                          

Path 3
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  11.054                                                                          
  Slack (ns):                  0.672                                                                           
  Arrival (ns):                17.386                                                                          
  Required (ns):               18.058                                                                          

Path 4
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[5]
  Delay (ns):                  10.058                                                                          
  Slack (ns):                  0.692                                                                           
  Arrival (ns):                16.350                                                                          
  Required (ns):               17.042                                                                          

Path 5
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.990                                                                          
  Slack (ns):                  0.718                                                                           
  Arrival (ns):                17.323                                                                          
  Required (ns):               18.041                                                                          

Path 6
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/nasti_cnt_out_ret_14:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/T_45_0:EN
  Delay (ns):                  10.858                                                                          
  Slack (ns):                  0.757                                                                           
  Arrival (ns):                17.193                                                                          
  Required (ns):               17.950                                                                          

Path 7
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/tl_cnt_in_ret_3:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/T_45_0:EN
  Delay (ns):                  10.823                                                                          
  Slack (ns):                  0.792                                                                           
  Arrival (ns):                17.158                                                                          
  Required (ns):               17.950                                                                          

Path 8
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.905                                                                          
  Slack (ns):                  0.803                                                                           
  Arrival (ns):                17.237                                                                          
  Required (ns):               18.040                                                                          

Path 9
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.743                                                                          
  Slack (ns):                  0.810                                                                           
  Arrival (ns):                17.231                                                                          
  Required (ns):               18.041                                                                          

Path 10
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[5]
  Delay (ns):                  9.916                                                                           
  Slack (ns):                  0.835                                                                           
  Arrival (ns):                16.207                                                                          
  Required (ns):               17.042                                                                          

Path 11
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.888                                                                          
  Slack (ns):                  0.837                                                                           
  Arrival (ns):                17.221                                                                          
  Required (ns):               18.058                                                                          

Path 12
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1/nasti_cnt_out_ret_19:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/T_45_0:EN
  Delay (ns):                  10.750                                                                          
  Slack (ns):                  0.877                                                                           
  Arrival (ns):                17.073                                                                          
  Required (ns):               17.950                                                                          

Path 13
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.832                                                                          
  Slack (ns):                  0.885                                                                           
  Arrival (ns):                17.156                                                                          
  Required (ns):               18.041                                                                          

Path 14
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_addr[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:D
  Delay (ns):                  10.829                                                                          
  Slack (ns):                  0.916                                                                           
  Arrival (ns):                17.146                                                                          
  Required (ns):               18.062                                                                          

Path 15
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.641                                                                          
  Slack (ns):                  0.929                                                                           
  Arrival (ns):                17.129                                                                          
  Required (ns):               18.058                                                                          

Path 16
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_addr[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/alu/mem_reg_wdata_ret_109:D
  Delay (ns):                  10.819                                                                          
  Slack (ns):                  0.930                                                                           
  Arrival (ns):                17.136                                                                          
  Required (ns):               18.066                                                                          

Path 17
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.736                                                                          
  Slack (ns):                  0.949                                                                           
  Arrival (ns):                17.224                                                                          
  Required (ns):               18.173                                                                          

Path 18
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[2]
  Delay (ns):                  9.687                                                                           
  Slack (ns):                  0.954                                                                           
  Arrival (ns):                15.979                                                                          
  Required (ns):               16.933                                                                          

Path 19
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.739                                                                          
  Slack (ns):                  0.968                                                                           
  Arrival (ns):                17.072                                                                          
  Required (ns):               18.040                                                                          

Path 20
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/ram_id.uncore.outmemsys.Queue_13_1.ram_id_ram1_[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/T_45_0:EN
  Delay (ns):                  10.628                                                                          
  Slack (ns):                  0.999                                                                           
  Arrival (ns):                16.951                                                                          
  Required (ns):               17.950                                                                          

Path 21
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.730                                                                          
  Slack (ns):                  1.004                                                                           
  Arrival (ns):                17.054                                                                          
  Required (ns):               18.058                                                                          

Path 22
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[2]
  Delay (ns):                  9.635                                                                           
  Slack (ns):                  1.007                                                                           
  Arrival (ns):                15.926                                                                          
  Required (ns):               16.933                                                                          

Path 23
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.830                                                                          
  Slack (ns):                  1.024                                                                           
  Arrival (ns):                17.318                                                                          
  Required (ns):               18.342                                                                          

Path 24
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.825                                                                          
  Slack (ns):                  1.024                                                                           
  Arrival (ns):                17.149                                                                          
  Required (ns):               18.173                                                                          

Path 25
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.527                                                                          
  Slack (ns):                  1.042                                                                           
  Arrival (ns):                16.999                                                                          
  Required (ns):               18.041                                                                          

Path 26
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_13_1/ram_id.uncore.outmemsys.Queue_13_1.ram_id_ram0_[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/ClientTileLinkIOUnwrapper_1/acqRoq/T_45_0:EN
  Delay (ns):                  10.570                                                                          
  Slack (ns):                  1.045                                                                           
  Arrival (ns):                16.905                                                                          
  Required (ns):               17.950                                                                          

Path 27
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.495                                                                          
  Slack (ns):                  1.059                                                                           
  Arrival (ns):                16.982                                                                          
  Required (ns):               18.041                                                                          

Path 28
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.492                                                                          
  Slack (ns):                  1.060                                                                           
  Arrival (ns):                16.980                                                                          
  Required (ns):               18.040                                                                          

Path 29
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.932                                                                          
  Slack (ns):                  1.078                                                                           
  Arrival (ns):                17.264                                                                          
  Required (ns):               18.342                                                                          

Path 30
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.783                                                                          
  Slack (ns):                  1.087                                                                           
  Arrival (ns):                17.271                                                                          
  Required (ns):               18.358                                                                          

Path 31
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.919                                                                          
  Slack (ns):                  1.099                                                                           
  Arrival (ns):                17.243                                                                          
  Required (ns):               18.342                                                                          

Path 32
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.621                                                                          
  Slack (ns):                  1.103                                                                           
  Arrival (ns):                16.953                                                                          
  Required (ns):               18.056                                                                          

Path 33
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.456                                                                          
  Slack (ns):                  1.115                                                                           
  Arrival (ns):                16.926                                                                          
  Required (ns):               18.041                                                                          

Path 34
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_hit_state_state[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.620                                                                          
  Slack (ns):                  1.116                                                                           
  Arrival (ns):                16.925                                                                          
  Required (ns):               18.041                                                                          

Path 35
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.581                                                                          
  Slack (ns):                  1.135                                                                           
  Arrival (ns):                16.905                                                                          
  Required (ns):               18.040                                                                          

Path 36
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.885                                                                          
  Slack (ns):                  1.141                                                                           
  Arrival (ns):                17.217                                                                          
  Required (ns):               18.358                                                                          

Path 37
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[1]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[5]
  Delay (ns):                  9.599                                                                           
  Slack (ns):                  1.151                                                                           
  Arrival (ns):                15.891                                                                          
  Required (ns):               17.042                                                                          

Path 38
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.425                                                                          
  Slack (ns):                  1.161                                                                           
  Arrival (ns):                16.897                                                                          
  Required (ns):               18.058                                                                          

Path 39
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.872                                                                          
  Slack (ns):                  1.162                                                                           
  Arrival (ns):                17.196                                                                          
  Required (ns):               18.358                                                                          

Path 40
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.393                                                                          
  Slack (ns):                  1.178                                                                           
  Arrival (ns):                16.880                                                                          
  Required (ns):               18.058                                                                          

Path 41
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_3:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.527                                                                          
  Slack (ns):                  1.180                                                                           
  Arrival (ns):                16.861                                                                          
  Required (ns):               18.041                                                                          

Path 42
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.520                                                                          
  Slack (ns):                  1.181                                                                           
  Arrival (ns):                16.992                                                                          
  Required (ns):               18.173                                                                          

Path 43
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_hit_state_state[0]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.536                                                                          
  Slack (ns):                  1.190                                                                           
  Arrival (ns):                16.851                                                                          
  Required (ns):               18.041                                                                          

Path 44
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.488                                                                          
  Slack (ns):                  1.198                                                                           
  Arrival (ns):                16.975                                                                          
  Required (ns):               18.173                                                                          

Path 45
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.475                                                                          
  Slack (ns):                  1.209                                                                           
  Arrival (ns):                16.963                                                                          
  Required (ns):               18.172                                                                          

Path 46
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s2_pc[2]:D
  Delay (ns):                  10.329                                                                          
  Slack (ns):                  1.214                                                                           
  Arrival (ns):                16.817                                                                          
  Required (ns):               18.031                                                                          

Path 47
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_addr[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_100:D
  Delay (ns):                  10.521                                                                          
  Slack (ns):                  1.217                                                                           
  Arrival (ns):                16.838                                                                          
  Required (ns):               18.055                                                                          

Path 48
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.354                                                                          
  Slack (ns):                  1.234                                                                           
  Arrival (ns):                16.824                                                                          
  Required (ns):               18.058                                                                          

Path 49
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_hit_state_state[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.518                                                                          
  Slack (ns):                  1.235                                                                           
  Arrival (ns):                16.823                                                                          
  Required (ns):               18.058                                                                          

Path 50
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_12:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.240                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               17.988                                                                          

Path 51
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_7:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.240                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               17.988                                                                          

Path 52
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__ret_17:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.240                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               17.988                                                                          

Path 53
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.240                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               17.988                                                                          

Path 54
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__ret_11:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.240                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               17.988                                                                          

Path 55
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.766                                                                          
  Slack (ns):                  1.243                                                                           
  Arrival (ns):                17.099                                                                          
  Required (ns):               18.342                                                                          

Path 56
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_1:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.254                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               18.002                                                                          

Path 57
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_13:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.254                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               18.002                                                                          

Path 58
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_4:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.254                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               18.002                                                                          

Path 59
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_2:EN
  Delay (ns):                  10.260                                                                          
  Slack (ns):                  1.254                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               18.002                                                                          

Path 60
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.449                                                                          
  Slack (ns):                  1.254                                                                           
  Arrival (ns):                16.919                                                                          
  Required (ns):               18.173                                                                          

Path 61
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_hit_state_state[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.613                                                                          
  Slack (ns):                  1.255                                                                           
  Arrival (ns):                16.918                                                                          
  Required (ns):               18.173                                                                          

Path 62
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.614                                                                          
  Slack (ns):                  1.256                                                                           
  Arrival (ns):                17.086                                                                          
  Required (ns):               18.342                                                                          

Path 63
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[11]
  Delay (ns):                  10.589                                                                          
  Slack (ns):                  1.259                                                                           
  Arrival (ns):                17.077                                                                          
  Required (ns):               18.336                                                                          

Path 64
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[5]
  Delay (ns):                  10.596                                                                          
  Slack (ns):                  1.262                                                                           
  Arrival (ns):                16.928                                                                          
  Required (ns):               18.190                                                                          

Path 65
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.455                                                                          
  Slack (ns):                  1.268                                                                           
  Arrival (ns):                16.788                                                                          
  Required (ns):               18.056                                                                          

Path 66
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.582                                                                          
  Slack (ns):                  1.273                                                                           
  Arrival (ns):                17.069                                                                          
  Required (ns):               18.342                                                                          

Path 67
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.564                                                                          
  Slack (ns):                  1.284                                                                           
  Arrival (ns):                16.888                                                                          
  Required (ns):               18.172                                                                          

Path 68
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.421                                                                          
  Slack (ns):                  1.286                                                                           
  Arrival (ns):                16.755                                                                          
  Required (ns):               18.041                                                                          

Path 69
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s2_pc[2]:D
  Delay (ns):                  10.418                                                                          
  Slack (ns):                  1.289                                                                           
  Arrival (ns):                16.742                                                                          
  Required (ns):               18.031                                                                          

Path 70
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.276                                                                          
  Slack (ns):                  1.292                                                                           
  Arrival (ns):                16.748                                                                          
  Required (ns):               18.040                                                                          

Path 71
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_3:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.425                                                                          
  Slack (ns):                  1.299                                                                           
  Arrival (ns):                16.759                                                                          
  Required (ns):               18.058                                                                          

Path 72
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_2:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[5]
  Delay (ns):                  10.521                                                                          
  Slack (ns):                  1.304                                                                           
  Arrival (ns):                16.853                                                                          
  Required (ns):               18.157                                                                          

Path 73
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_wdata_ret_1:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.719                                                                          
  Slack (ns):                  1.306                                                                           
  Arrival (ns):                17.052                                                                          
  Required (ns):               18.358                                                                          

Path 74
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.244                                                                          
  Slack (ns):                  1.309                                                                           
  Arrival (ns):                16.731                                                                          
  Required (ns):               18.040                                                                          

Path 75
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_hit_state_state[0]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.434                                                                          
  Slack (ns):                  1.309                                                                           
  Arrival (ns):                16.749                                                                          
  Required (ns):               18.058                                                                          

Path 76
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/divisor[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/remainder[55]:D
  Delay (ns):                  10.412                                                                          
  Slack (ns):                  1.313                                                                           
  Arrival (ns):                16.761                                                                          
  Required (ns):               18.074                                                                          

Path 77
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_12:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.315                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               17.988                                                                          

Path 78
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_7:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.315                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               17.988                                                                          

Path 79
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__ret_17:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.315                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               17.988                                                                          

Path 80
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.315                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               17.988                                                                          

Path 81
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/s1_pc__ret_11:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.315                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               17.988                                                                          

Path 82
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/divisor[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/div/remainder[62]:D
  Delay (ns):                  10.417                                                                          
  Slack (ns):                  1.316                                                                           
  Arrival (ns):                16.766                                                                          
  Required (ns):               18.082                                                                          

Path 83
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.567                                                                          
  Slack (ns):                  1.319                                                                           
  Arrival (ns):                17.039                                                                          
  Required (ns):               18.358                                                                          

Path 84
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[0]
  Delay (ns):                  9.447                                                                           
  Slack (ns):                  1.321                                                                           
  Arrival (ns):                15.739                                                                          
  Required (ns):               17.060                                                                          

Path 85
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_1:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.329                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               18.002                                                                          

Path 86
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_13:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.329                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               18.002                                                                          

Path 87
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_4:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.329                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               18.002                                                                          

Path 88
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/s1_pc__ret_2:EN
  Delay (ns):                  10.349                                                                          
  Slack (ns):                  1.329                                                                           
  Arrival (ns):                16.673                                                                          
  Required (ns):               18.002                                                                          

Path 89
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_hit_state_state[0]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[6]
  Delay (ns):                  10.529                                                                          
  Slack (ns):                  1.329                                                                           
  Arrival (ns):                16.844                                                                          
  Required (ns):               18.173                                                                          

Path 90
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.543                                                                          
  Slack (ns):                  1.329                                                                           
  Arrival (ns):                17.013                                                                          
  Required (ns):               18.342                                                                          

Path 91
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_hit_state_state[1]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.707                                                                          
  Slack (ns):                  1.330                                                                           
  Arrival (ns):                17.012                                                                          
  Required (ns):               18.342                                                                          

Path 92
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/T_2500:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_2/INST_RAM1K18_IP:A_ADDR[11]
  Delay (ns):                  10.678                                                                          
  Slack (ns):                  1.334                                                                           
  Arrival (ns):                17.002                                                                          
  Required (ns):               18.336                                                                          

Path 93
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[13]
  Delay (ns):                  10.535                                                                          
  Slack (ns):                  1.336                                                                           
  Arrival (ns):                17.022                                                                          
  Required (ns):               18.358                                                                          

Path 94
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/Queue_12_1/T_65_ret_2:CLK
  To:                          COREAXITOAHBL_1/U_AXISlaveCtrl/ADDRReg_ret:D
  Delay (ns):                  10.396                                                                          
  Slack (ns):                  1.340                                                                           
  Arrival (ns):                16.735                                                                          
  Required (ns):               18.075                                                                          

Path 95
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/alu/mem_reg_wdata_ret_72:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[17]:EN
  Delay (ns):                  10.295                                                                          
  Slack (ns):                  1.345                                                                           
  Arrival (ns):                16.603                                                                          
  Required (ns):               17.948                                                                          

Path 96
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/alu/mem_reg_wdata_ret_16:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[17]:EN
  Delay (ns):                  10.257                                                                          
  Slack (ns):                  1.348                                                                           
  Arrival (ns):                16.600                                                                          
  Required (ns):               17.948                                                                          

Path 97
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[10]
  Delay (ns):                  9.492                                                                           
  Slack (ns):                  1.360                                                                           
  Arrival (ns):                15.784                                                                          
  Required (ns):               17.144                                                                          

Path 98
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_0/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_1/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.208                                                                          
  Slack (ns):                  1.360                                                                           
  Arrival (ns):                16.696                                                                          
  Required (ns):               18.056                                                                          

Path 99
  From:                        COREAXITOAHBL_1/U_AHBMasterCtrl/wrFIFORdAddr[1]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:F_WDATA_HWDATA01[2]
  Delay (ns):                  9.280                                                                           
  Slack (ns):                  1.361                                                                           
  Arrival (ns):                15.572                                                                          
  Required (ns):               16.933                                                                          

Path 100
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_DOUT_CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/T_974_T_974_0_3/INST_RAM1K18_IP:A_ADDR[4]
  Delay (ns):                  10.205                                                                          
  Slack (ns):                  1.365                                                                           
  Arrival (ns):                16.675                                                                          
  Required (ns):               18.040                                                                          

