<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 46th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 46th Design Automation Conference" title="Proceedings of the 46th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2009\DAC-2009.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2><br/><em>Proceedings of the 46th Design Automation Conference</em><br/>DAC, 2009.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/2009">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+46th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 46th Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-2009,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=1629911">1629911</a>",
</span>	address       = "San Francisco, California, USA",
<span id="isbn">	isbn          = "978-1-60558-497-3",
</span>	publisher     = "{ACM}",
	title         = "{<span id="title">Proceedings of the 46th Design Automation Conference</span>}",
	year          = 2009,
}</pre>
</div>
<hr/>
<h3>Contents (193 items)</h3><dl class="toc"><div class="rbox"><span class="tag">25 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">19 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">18 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">17 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">16 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">14 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">11 ×<a href="tag/process.html">#process</a></span><br/><span class="tag">10 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">10 ×<a href="tag/verification.html">#verification</a></span><br/><span class="tag">9 ×<a href="tag/optimisation.html">#optimisation</a></span><br/></div><dt><a href="DAC-2009-BorgstromHWADCMCN.html">DAC-2009-BorgstromHWADCMCN</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>System prototypes: virtual, hardware or hybrid? (<abbr title="Tom Borgstrom">TB</abbr>, <abbr title="Eshel Haritan">EH</abbr>, <abbr title="Ron Wilson">RW</abbr>, <abbr title="David Abada">DA</abbr>, <abbr title="Andrew Dauman">AD</abbr>, <abbr title="Ramesh Chandra">RC</abbr>, <abbr title="Olivier Mielo">OM</abbr>, <abbr title="Chuck Cruse">CC</abbr>, <abbr title="Achim Nohl">AN</abbr>), pp. 1–3.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2009-BowmanTWLKDB.html">DAC-2009-BowmanTWLKDB</a></dt><dd>Circuit techniques for dynamic variation tolerance (<abbr title="Keith A. Bowman">KAB</abbr>, <abbr title="James Tschanz">JT</abbr>, <abbr title="Chris Wilkerson">CW</abbr>, <abbr title="Shih-Lien Lu">SLL</abbr>, <abbr title="Tanay Karnik">TK</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Shekhar Y. Borkar">SYB</abbr>), pp. 4–7.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-TuncerCL.html">DAC-2009-TuncerCL</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Enabling adaptability through elastic clocks (<abbr title="Emre Tuncer">ET</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), pp. 8–10.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2009-DasBBFA.html">DAC-2009-DasBBFA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Addressing design margins through error-tolerant circuits (<abbr title="Shidhartha Das">SD</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="David M. Bull">DMB</abbr>, <abbr title="Krisztián Flautner">KF</abbr>, <abbr title="Rob Aitken">RA</abbr>), pp. 11–12.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-GandikotaDTB.html">DAC-2009-GandikotaDTB</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Worst-case aggressor-victim alignment with current-source driver models (<abbr title="Ravikishore Gandikota">RG</abbr>, <abbr title="Li Ding">LD</abbr>, <abbr title="Peivand Tehrani">PT</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LingVFA.html">DAC-2009-LingVFA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>A moment-based effective characterization waveform for static timing analysis (<abbr title="David D. Ling">DDL</abbr>, <abbr title="Chandu Visweswariah">CV</abbr>, <abbr title="Peter Feldmann">PF</abbr>, <abbr title="Soroush Abbaspour">SA</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-TsaiH.html">DAC-2009-TsaiH</a></dt><dd>A false-path aware formal static timing analyzer considering simultaneous input transitions (<abbr title="Shihheng Tsai">ST</abbr>, <abbr title="Chung-Yang Huang">CYH</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-KluterBIC.html">DAC-2009-KluterBIC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Way Stealing: cache-assisted automatic instruction set extensions (<abbr title="Theo Kluter">TK</abbr>, <abbr title="Philip Brisk">PB</abbr>, <abbr title="Paolo Ienne">PI</abbr>, <abbr title="Edoardo Charbon">EC</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-WangHHW.html">DAC-2009-WangHHW</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>SysCOLA: a framework for co-development of automotive software and system platform (<abbr title="Zhonglei Wang">ZW</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>, <abbr title="Wolfgang Haberl">WH</abbr>, <abbr title="Martin Wechs">MW</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-GlassLTBC.html">DAC-2009-GlassLTBC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis (<abbr title="Michael Glaß">MG</abbr>, <abbr title="Martin Lukasiewycz">ML</abbr>, <abbr title="Jürgen Teich">JT</abbr>, <abbr title="Unmesh D. Bordoloi">UDB</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>), pp. 43–46.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-LeeK.html">DAC-2009-LeeK</a> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating (<abbr title="Jungseob Lee">JL</abbr>, <abbr title="Nam Sung Kim">NSK</abbr>), pp. 47–50.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ThorolfssonGF.html">DAC-2009-ThorolfssonGF</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study (<abbr title="Thorlindur Thorolfsson">TT</abbr>, <abbr title="Kiran Gonsalves">KG</abbr>, <abbr title="Paul D. Franzon">PDF</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-PanKOMC.html">DAC-2009-PanKOMC</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Selective wordline voltage boosting for caches to manage yield under process variations (<abbr title="Yan Pan">YP</abbr>, <abbr title="Joonho Kong">JK</abbr>, <abbr title="Serkan Ozdemir">SO</abbr>, <abbr title="Gokhan Memik">GM</abbr>, <abbr title="Sung Woo Chung">SWC</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-YuanLP.html">DAC-2009-YuanLP</a></dt><dd>Double patterning lithography friendly detailed routing with redundant via consideration (<abbr title="Kun Yuan">KY</abbr>, <abbr title="Katrina Lu">KL</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 63–66.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-AbercrombiePC.html">DAC-2009-AbercrombiePC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Use of lithography simulation for the calibration of equation-based design rule checks (<abbr title="David Abercrombie">DA</abbr>, <abbr title="Fedor Pikus">FP</abbr>, <abbr title="Cosmin Cazan">CC</abbr>), pp. 67–70.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ZhangPHM.html">DAC-2009-ZhangPHM</a></dt><dd>Carbon nanotube circuits in the presence of carbon nanotube density variations (<abbr title="Jie Zhang">JZ</abbr>, <abbr title="Nishant Patil">NP</abbr>, <abbr title="Arash Hazeghi">AH</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 71–76.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JamaaLM.html">DAC-2009-JamaaLM</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Decoding nanowire arrays fabricated with the multi-spacer patterning technique (<abbr title="M. Haykel Ben Jamaa">MHBJ</abbr>, <abbr title="Yusuf Leblebici">YL</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-BawiecN.html">DAC-2009-BawiecN</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Boolean logic function synthesis for generalised threshold gate circuits (<abbr title="Marek A. Bawiec">MAB</abbr>, <abbr title="Maciej Nikodem">MN</abbr>), pp. 83–86.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-XuCWZ.html">DAC-2009-XuCWZ</a></dt><dd>Improving STT MRAM storage density through smaller-than-worst-case transistor sizing (<abbr title="Wei Xu">WX</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Xiaobin Wang">XW</abbr>, <abbr title="Tong Zhang">TZ</abbr>), pp. 87–90.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-HaritanKJERRG.html">DAC-2009-HaritanKJERRG</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>EDA in flux: should I stay or should I go? (<abbr title="Eshel Haritan">EH</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="Tina Jones">TJ</abbr>, <abbr title="John Epperheimer">JE</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Rahul Razdan">RR</abbr>, <abbr title="Naveen Gupta">NG</abbr>), pp. 91–92.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-Borkar.html">DAC-2009-Borkar</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design perspectives on 22nm CMOS and beyond (<abbr title="Shekhar Borkar">SB</abbr>), pp. 93–94.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-StrojwasJRP.html">DAC-2009-StrojwasJRP</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Creating an affordable 22nm node using design-lithography co-optimization (<abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Tejas Jhaveri">TJ</abbr>, <abbr title="Vyacheslav Rovner">VR</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 95–96.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-RoyKG.html">DAC-2009-RoyKG</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span></dt><dd>Device/circuit interactions at 22nm technology node (<abbr title="Kaushik Roy">KR</abbr>, <abbr title="Jaydeep P. Kulkarni">JPK</abbr>, <abbr title="Sumeet Kumar Gupta">SKG</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-Anderson.html">DAC-2009-Anderson</a> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/risk%20management.html" title="risk management">#risk management</a></span></dt><dd>Beyond innovation: dealing with the risks and complexity of processor design in 22nm (<abbr title="Carl J. Anderson">CJA</abbr>), p. 103.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2009-ChengGSQH.html">DAC-2009-ChengGSQH</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability (<abbr title="Lerong Cheng">LC</abbr>, <abbr title="Puneet Gupta">PG</abbr>, <abbr title="Costas J. Spanos">CJS</abbr>, <abbr title="Kun Qian">KQ</abbr>, <abbr title="Lei He">LH</abbr>), pp. 104–109.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-TakahashiYT.html">DAC-2009-TakahashiYT</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Gaussian mixture model for statistical timing analysis (<abbr title="Shingo Takahashi">ST</abbr>, <abbr title="Yuki Yoshida">YY</abbr>, <abbr title="Shuji Tsukiyama">ST</abbr>), pp. 110–115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-BurnhamYH.html">DAC-2009-BurnhamYH</a> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>A stochastic jitter model for analyzing digital timing-recovery circuits (<abbr title="James R. Burnham">JRB</abbr>, <abbr title="Chih-Kong Ken Yang">CKKY</abbr>, <abbr title="Haitham A. Hindi">HAH</abbr>), pp. 116–121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-XiongVZ.html">DAC-2009-XiongVZ</a> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/ranking.html" title="ranking">#ranking</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical ordering of correlated timing quantities and its application for path ranking (<abbr title="Jinjun Xiong">JX</abbr>, <abbr title="Chandu Visweswariah">CV</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>), pp. 122–125.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-MutluLMC.html">DAC-2009-MutluLMC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>A parametric approach for handling local variation effects in timing analysis (<abbr title="Ayhan A. Mutlu">AAM</abbr>, <abbr title="Jiayong Le">JL</abbr>, <abbr title="Ruben Molina">RM</abbr>, <abbr title="Mustafa Celik">MC</abbr>), pp. 126–129.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ShankarL.html">DAC-2009-ShankarL</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Non-intrusive dynamic application profiling for multitasked applications (<abbr title="Karthik Shankar">KS</abbr>, <abbr title="Roman L. Lysecky">RLL</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LaiYKH.html">DAC-2009-LaiYKH</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A trace-capable instruction cache for cost efficient real-time program trace compression in SoC (<abbr title="Chun-Hung Lai">CHL</abbr>, <abbr title="Fu-Ching Yang">FCY</abbr>, <abbr title="Chung-Fu Kao">CFK</abbr>, <abbr title="Ing-Jer Huang">IJH</abbr>), pp. 136–141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-DangRMM.html">DAC-2009-DangRMM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Generating test programs to cover pipeline interactions (<abbr title="Thanh Nga Dang">TND</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Prabhat Mishra">PM</abbr>), pp. 142–147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-WenCCS.html">DAC-2009-WenCCS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core (<abbr title="Chi-Neng Wen">CNW</abbr>, <abbr title="Shu-Hsuan Chou">SHC</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Alan Peisheng Su">APS</abbr>), pp. 148–153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-VeetilSBSR.html">DAC-2009-VeetilSBSR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence (<abbr title="Vineeth Veetil">VV</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Saumil Shah">SS</abbr>, <abbr title="Steffen Rochel">SR</abbr>), pp. 154–159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ArbelER.html">DAC-2009-ArbelER</a></dt><dd>Resurrecting infeasible clock-gating functions (<abbr title="Eli Arbel">EA</abbr>, <abbr title="Cindy Eisner">CE</abbr>, <abbr title="Oleg Rokhlenko">OR</abbr>), pp. 160–165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-WangCSC.html">DAC-2009-WangCSC</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications (<abbr title="Renshen Wang">RW</abbr>, <abbr title="Nan-Chi Chou">NCC</abbr>, <abbr title="Bill Salefski">BS</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 166–171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-WalravensVD.html">DAC-2009-WalravensVD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models (<abbr title="Cedric Walravens">CW</abbr>, <abbr title="Yves Vanderperren">YV</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 172–177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ShiCHMTHW.html">DAC-2009-ShiCHMTHW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>GPU friendly fast Poisson solver for structured power grid network analysis (<abbr title="Jin Shi">JS</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Wenting Hou">WH</abbr>, <abbr title="Liwei Ma">LM</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Pei-Hsin Ho">PHH</abbr>, <abbr title="Xiaoyi Wang">XW</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-GhaniN.html">DAC-2009-GhaniN</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Fast vectorless power grid verification using an approximate inverse technique (<abbr title="Nahi H. Abdul Ghani">NHAG</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 184–189.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-FeySD.html">DAC-2009-FeySD</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Computing bounds for fault tolerance using formal techniques (<abbr title="Görschwin Fey">GF</abbr>, <abbr title="André Sülflow">AS</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-OnaissiHN.html">DAC-2009-OnaissiHN</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Clock skew optimization via wiresizing for timing sign-off covering all process corners (<abbr title="Sari Onaissi">SO</abbr>, <abbr title="Khaled R. Heloue">KRH</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-CongNPJBGRRS.html">DAC-2009-CongNPJBGRRS</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Moore’s Law: another casualty of the financial meltdown? (<abbr title="Jason Cong">JC</abbr>, <abbr title="N. S. Nagaraj">NSN</abbr>, <abbr title="Ruchir Puri">RP</abbr>, <abbr title="William H. Joyner">WHJ</abbr>, <abbr title="Jeff Burns">JB</abbr>, <abbr title="Moshe Gavrielov">MG</abbr>, <abbr title="Riko Radojcic">RR</abbr>, <abbr title="Peter Rickert">PR</abbr>, <abbr title="Hans Stork">HS</abbr>), pp. 202–203.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-Thaker.html">DAC-2009-Thaker</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Holistic verification: myth or magic bullet? (<abbr title="Pradip A. Thaker">PAT</abbr>), pp. 204–208.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2009-StapletonT.html">DAC-2009-StapletonT</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification problems in reusing internal design components (<abbr title="Warren Stapleton">WS</abbr>, <abbr title="Paul Tobin">PT</abbr>), pp. 209–211.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2009-Whipp.html">DAC-2009-Whipp</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Exploiting “architecture for verification” to streamline the verification process (<abbr title="Dave Whipp">DW</abbr>), pp. 212–215.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-Chesters.html">DAC-2009-Chesters</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/lifecycle.html" title="lifecycle">#lifecycle</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Role of the verification team throughout the ASIC development life cycle (<abbr title="Eric Chesters">EC</abbr>), pp. 216–219.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-WangH.html">DAC-2009-WangH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An efficient approach for system-level timing simulation of compiler-optimized embedded software (<abbr title="Zhonglei Wang">ZW</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 220–225.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ZengYGP.html">DAC-2009-ZengYGP</a> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>MPTLsim: a simulator for X86 multicore processors (<abbr title="Hui Zeng">HZ</abbr>, <abbr title="Matt T. Yourst">MTY</abbr>, <abbr title="Kanad Ghose">KG</abbr>, <abbr title="Dmitry V. Ponomarev">DVP</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-IsshikiLKIS.html">DAC-2009-IsshikiLKIS</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Trace-driven workload simulation method for Multiprocessor System-On-Chips (<abbr title="Tsuyoshi Isshiki">TI</abbr>, <abbr title="Dongju Li">DL</abbr>, <abbr title="Hiroaki Kunieda">HK</abbr>, <abbr title="Toshio Isomura">TI</abbr>, <abbr title="Kazuo Satou">KS</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LinB.html">DAC-2009-LinB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Analysis and mitigation of process variation impacts on Power-Attack Tolerance (<abbr title="Lang Lin">LL</abbr>, <abbr title="Wayne P. Burleson">WPB</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-BordoloiHCM.html">DAC-2009-BordoloiHCM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Evaluating design trade-offs in customizable processors (<abbr title="Unmesh D. Bordoloi">UDB</abbr>, <abbr title="Huynh Phung Huynh">HPH</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JavaidP.html">DAC-2009-JavaidP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A design flow for application specific heterogeneous pipelined multiprocessor systems (<abbr title="Haris Javaid">HJ</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 250–253.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ArfaeeILFK.html">DAC-2009-ArfaeeILFK</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Xquasher: a tool for efficient computation of multiple linear expressions (<abbr title="Arash Arfaee">AA</abbr>, <abbr title="Ali Irturk">AI</abbr>, <abbr title="Nikolay Laptev">NL</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 254–257.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-LinC.html">DAC-2009-LinC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>ILP-based pin-count aware design methodology for microfluidic biochips (<abbr title="Cliff Chiung-Yu Lin">CCYL</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 258–263.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-DingZHCP.html">DAC-2009-DingZHCP</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration (<abbr title="Duo Ding">DD</abbr>, <abbr title="Yilin Zhang">YZ</abbr>, <abbr title="Haiyu Huang">HH</abbr>, <abbr title="Ray T. Chen">RTC</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 264–269.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-WilleD.html">DAC-2009-WilleD</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>BDD-based synthesis of reversible logic for large functions (<abbr title="Robert Wille">RW</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 270–275.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-PellauerACE.html">DAC-2009-PellauerACE</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Soft connections: addressing the hardware-design modularity problem (<abbr title="Michael Pellauer">MP</abbr>, <abbr title="Michael Adler">MA</abbr>, <abbr title="Derek Chiou">DC</abbr>, <abbr title="Joel S. Emer">JSE</abbr>), pp. 276–281.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-HagiescuWBR.html">DAC-2009-HagiescuWBR</a></dt><dd>A computing origami: folding streams in FPGAs (<abbr title="Andrei Hagiescu">AH</abbr>, <abbr title="Weng-Fai Wong">WFW</abbr>, <abbr title="David F. Bacon">DFB</abbr>, <abbr title="Rodric M. Rabbah">RMR</abbr>), pp. 282–287.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-BufistovCOJK.html">DAC-2009-BufistovCOJK</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Retiming and recycling for elastic systems with early evaluation (<abbr title="Dmitry Bufistov">DB</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Marc Galceran Oms">MGO</abbr>, <abbr title="Jorge Júlvez">JJ</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>), pp. 288–291.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-OmsCK.html">DAC-2009-OmsCK</a></dt><dd>Speculation in elastic systems (<abbr title="Marc Galceran Oms">MGO</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-RedfordSSHZM.html">DAC-2009-RedfordSSHZM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>DFM: don’t care or competitive weapon? (<abbr title="Mark Redford">MR</abbr>, <abbr title="Joseph Sawicki">JS</abbr>, <abbr title="Prasad Subramaniam">PS</abbr>, <abbr title="Cliff Hou">CH</abbr>, <abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Kimon Michaels">KM</abbr>), pp. 296–297.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-Welser.html">DAC-2009-Welser</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/motivation.html" title="motivation">#motivation</a></span> <span class="tag"><a href="tag/research.html" title="research">#research</a></span></dt><dd>The semiconductor industry’s nanoelectronics research initiative: motivation and challenges (<abbr title="Jeff Welser">JW</abbr>), pp. 298–300.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2009-Uchida.html">DAC-2009-Uchida</a> <span class="tag"><a href="tag/ubiquitous.html" title="ubiquitous">#ubiquitous</a></span></dt><dd>Single-electron devices for ubiquitous and secure computing applications (<abbr title="Ken Uchida">KU</abbr>), pp. 301–303.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2009-PatilLZWM.html">DAC-2009-PatilLZWM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions (<abbr title="Nishant Patil">NP</abbr>, <abbr title="Albert Lin">AL</abbr>, <abbr title="Jie Zhang">JZ</abbr>, <abbr title="H.-S. Philip Wong">HSPW</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 304–309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-Kuhn.html">DAC-2009-Kuhn</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>CMOS scaling beyond 32nm: challenges and opportunities (<abbr title="Kelin J. Kuhn">KJK</abbr>), pp. 310–313.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-LiuYKC.html">DAC-2009-LiuYKC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction (<abbr title="Chih-Hung Liu">CHL</abbr>, <abbr title="Shih-Yi Yuan">SYY</abbr>, <abbr title="Sy-Yen Kuo">SYK</abbr>, <abbr title="Yao-Hsin Chou">YHC</abbr>), pp. 314–319.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-WuDL.html">DAC-2009-WuDL</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>GRIP: scalable 3D global routing using integer programming (<abbr title="Tai-Hsuan Wu">THW</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>, <abbr title="Jeffrey T. Linderoth">JTL</abbr>), pp. 320–325.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-KongYW.html">DAC-2009-KongYW</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic bus planner for dense PCBs (<abbr title="Hui Kong">HK</abbr>, <abbr title="Tan Yan">TY</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-YanW.html">DAC-2009-YanW</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A correct network flow model for escape routing (<abbr title="Tan Yan">TY</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 332–335.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-FangWC.html">DAC-2009-FangWC</a> <span class="tag"><a href="tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Flip-chip routing with unified area-I/O pad assignments for package-board co-design (<abbr title="Jia-Wei Fang">JWF</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 336–339.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-XiongSZV.html">DAC-2009-XiongSZV</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical multilayer process space coverage for at-speed test (<abbr title="Jinjun Xiong">JX</abbr>, <abbr title="Yiyu Shi">YS</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Chandu Visweswariah">CV</abbr>), pp. 340–345.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-CallegariWB.html">DAC-2009-CallegariWB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/ranking.html" title="ranking">#ranking</a></span></dt><dd>Speedpath analysis based on hypothesis pruning and ranking (<abbr title="Nicholas Callegari">NC</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Pouria Bastani">PB</abbr>), pp. 346–351.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LiuX.html">DAC-2009-LiuX</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Interconnection fabric design for tracing signals in post-silicon validation (<abbr title="Xiao Liu">XL</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-VishnoiPB.html">DAC-2009-VishnoiPB</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span></dt><dd>Online cache state dumping for processor debug (<abbr title="Anant Vishnoi">AV</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="M. Balakrishnan">MB</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-Li.html">DAC-2009-Li</a> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression (<abbr title="Xin Li 0001">XL0</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-MehrotraS.html">DAC-2009-MehrotraS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian (<abbr title="Amit Mehrotra">AM</abbr>, <abbr title="Abhishek Somani">AS</abbr>), pp. 370–375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-KimRH.html">DAC-2009-KimRH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Stochastic steady-state and AC analyses of mixed-signal systems (<abbr title="Jaeha Kim">JK</abbr>, <abbr title="Jihong Ren">JR</abbr>, <abbr title="Mark A. Horowitz">MAH</abbr>), pp. 376–381.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-DongL.html">DAC-2009-DongL</a> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallelizable stable explicit numerical integration for efficient circuit simulation (<abbr title="Wei Dong">WD</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 382–385.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ZhangCTL.html">DAC-2009-ZhangCTL</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Efficient design-specific worst-case corner extraction for integrated circuits (<abbr title="Hong Zhang">HZ</abbr>, <abbr title="Tsung-Hao Chen">THC</abbr>, <abbr title="Ming Yuan Ting">MYT</abbr>, <abbr title="Xin Li">XL</abbr>), pp. 386–389.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ChoudhuryM.html">DAC-2009-ChoudhuryM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/lookahead.html" title="lookahead">#lookahead</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Timing-driven optimization using lookahead logic circuits (<abbr title="Mihir R. Choudhury">MRC</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-WangCL.html">DAC-2009-WangCL</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation and SAT-based Boolean matching for large Boolean networks (<abbr title="Kuo-Hua Wang">KHW</abbr>, <abbr title="Chung-Ming Chan">CMC</abbr>, <abbr title="Jung-Chang Liu">JCL</abbr>), pp. 396–401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ChenCH.html">DAC-2009-ChenCH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/information%20retrieval.html" title="information retrieval">#information retrieval</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>New spare cell design for IR drop minimization in Engineering Change Order (<abbr title="Hsien-Te Chen">HTC</abbr>, <abbr title="Chieh-Chun Chang">CCC</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 402–407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JiangCCH.html">DAC-2009-JiangCCH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span></dt><dd>Matching-based minimum-cost spare cell selection for design changes (<abbr title="Iris Hui-Ru Jiang">IHRJ</abbr>, <abbr title="Hua-Yu Chang">HYC</abbr>, <abbr title="Liang-Gi Chang">LGC</abbr>, <abbr title="Huang-Bi Hung">HBH</abbr>), pp. 408–411.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ChouCK.html">DAC-2009-ChouCK</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Handling don’t-care conditions in high-level synthesis and application for reducing initialized registers (<abbr title="Hong-Zu Chou">HZC</abbr>, <abbr title="Kai-Hui Chang">KHC</abbr>, <abbr title="Sy-Yen Kuo">SYK</abbr>), pp. 412–415.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-GroeneveldRPCC.html">DAC-2009-GroeneveldRPCC</a></dt><dd>Oil fields, hedge funds, and drugs (<abbr title="Patrick Groeneveld">PG</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="Jed W. Pitera">JWP</abbr>, <abbr title="Erik C. Carlson">ECC</abbr>, <abbr title="Jinsong Chen">JC</abbr>), pp. 416–417.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-Ahn.html">DAC-2009-Ahn</a></dt><dd>Human computation (<abbr title="Luis von Ahn">LvA</abbr>), pp. 418–419.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-George.html">DAC-2009-George</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span></dt><dd>How to make computers that work like the brain (<abbr title="Dileep George">DG</abbr>), pp. 420–423.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-HuLA.html">DAC-2009-HuLA</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion (<abbr title="Shiyan Hu">SH</abbr>, <abbr title="Zhuo Li">ZL</abbr>, <abbr title="Charles J. Alpert">CJA</abbr>), pp. 424–429.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JiangHCC.html">DAC-2009-JiangHCC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Spare-cell-aware multilevel analytical placement (<abbr title="Zhe-Wei Jiang">ZWJ</abbr>, <abbr title="Meng-Kai Hsu">MKH</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Kai-Yuan Chao">KYC</abbr>), pp. 430–435.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-YanVC.html">DAC-2009-YanVC</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Handling complexities in modern large-scale mixed-size placement (<abbr title="Jackey Z. Yan">JZY</abbr>, <abbr title="Natarajan Viswanathan">NV</abbr>, <abbr title="Chris Chu">CC</abbr>), pp. 436–441.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ChakrabortyKP.html">DAC-2009-ChakrabortyKP</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/open%20source.html" title="open source">#open source</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span></dt><dd>RegPlace: a high quality open-source placement framework for structured ASICs (<abbr title="Ashutosh Chakraborty">AC</abbr>, <abbr title="Anurag Kumar">AK</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 442–447.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-MarcilioSAR.html">DAC-2009-MarcilioSAR</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A novel verification technique to uncover out-of-order DUV behaviors (<abbr title="Gabriel Marcilio">GM</abbr>, <abbr title="Luiz C. V. dos Santos">LCVdS</abbr>, <abbr title="Bruno Albertini">BA</abbr>, <abbr title="Sandro Rigo">SR</abbr>), pp. 448–453.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-GluskaL.html">DAC-2009-GluskaL</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Shortening the verification cycle with synthesizable abstract models (<abbr title="Alon Gluska">AG</abbr>, <abbr title="Lior Libis">LL</abbr>), pp. 454–459.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ChauhanGHMS.html">DAC-2009-ChauhanGHMS</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span></dt><dd>Non-cycle-accurate sequential equivalence checking (<abbr title="Pankaj Chauhan">PC</abbr>, <abbr title="Deepak Goyal">DG</abbr>, <abbr title="Gagan Hasteer">GH</abbr>, <abbr title="Anmol Mathur">AM</abbr>, <abbr title="Nikhil Sharma">NS</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-GodlinS.html">DAC-2009-GodlinS</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Regression verification (<abbr title="Benny Godlin">BG</abbr>, <abbr title="Ofer Strichman">OS</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ZhangS.html">DAC-2009-ZhangS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Accurate temperature estimation using noisy thermal sensors (<abbr title="Yufu Zhang">YZ</abbr>, <abbr title="Ankur Srivastava">AS</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-CochranR.html">DAC-2009-CochranR</a></dt><dd>Spectral techniques for high-resolution thermal characterization with limited sensor data (<abbr title="Ryan Cochran">RC</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JayaseelanM.html">DAC-2009-JayaseelanM</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Dynamic thermal management via architectural adaptation (<abbr title="Ramkumar Jayaseelan">RJ</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-BaoAEP.html">DAC-2009-BaoAEP</a> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration (<abbr title="Min Bao">MB</abbr>, <abbr title="Alexandru Andrei">AA</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 490–495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-WangYLP.html">DAC-2009-WangYLP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>SRAM parametric failure analysis (<abbr title="Jian Wang">JW</abbr>, <abbr title="Soner Yaldiz">SY</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ShengXM.html">DAC-2009-ShengXM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm (<abbr title="Weiguang Sheng">WS</abbr>, <abbr title="Liyi Xiao">LX</abbr>, <abbr title="Zhigang Mao">ZM</abbr>), pp. 502–507.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-KrishnaswamyMH.html">DAC-2009-KrishnaswamyMH</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Improving testability and soft-error resilience through retiming (<abbr title="Smita Krishnaswamy">SK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 508–513.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LuSZZYZ.html">DAC-2009-LuSZZYZ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical reliability analysis under process variation and aging effects (<abbr title="Yinghai Lu">YL</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Hengliang Zhu">HZ</abbr>, <abbr title="Fan Yang">FY</abbr>, <abbr title="Xuan Zeng">XZ</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-YingKKGGOTW.html">DAC-2009-YingKKGGOTW</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Guess, solder, measure, repeat: how do I get my mixed-signal chip right? (<abbr title="Geoffrey Ying">GY</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Eric Grimme">EG</abbr>, <abbr title="Martin O'Leary">MO</abbr>, <abbr title="Sandeep Tare">ST</abbr>, <abbr title="Warren Wong">WW</abbr>), pp. 520–521.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-Leiserson.html">DAC-2009-Leiserson</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>The Cilk++ concurrency platform (<abbr title="Charles E. Leiserson">CEL</abbr>), pp. 522–527.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-Bailey.html">DAC-2009-Bailey</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Misleading performance claims in parallel computations (<abbr title="David H. Bailey">DHB</abbr>), pp. 528–533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LevitanC.html">DAC-2009-LevitanC</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Massively parallel processing: it’s déjà vu all over again (<abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>), pp. 534–538.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2009-FengZYTZ.html">DAC-2009-FengZYTZ</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Provably good and practically efficient algorithms for CMP dummy fill (<abbr title="Chunyang Feng">CF</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Changhao Yan">CY</abbr>, <abbr title="Jun Tao">JT</abbr>, <abbr title="Xuan Zeng">XZ</abbr>), pp. 539–544.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-DrmanacLW.html">DAC-2009-DrmanacLW</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Predicting variability in nanoscale lithography processes (<abbr title="Dragoljub Gagi Drmanac">DGD</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Li-C. Wang">LCW</abbr>), pp. 545–550.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-YeLCC.html">DAC-2009-YeLCC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability analysis under layout pattern-dependent rapid-thermal annealing process (<abbr title="Yun Ye">YY</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Min Chen">MC</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 551–556.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ChatterjeeDB.html">DAC-2009-ChatterjeeDB</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Event-driven gate-level simulation with GP-GPUs (<abbr title="Debapriya Chatterjee">DC</abbr>, <abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 557–562.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JainC.html">DAC-2009-JainC</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts (<abbr title="Himanshu Jain">HJ</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>), pp. 563–568.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-NanshiS.html">DAC-2009-NanshiS</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Constraints in one-to-many concretization for abstraction refinement (<abbr title="Kuntal Nanshi">KN</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 569–574.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LiFMSVFPS.html">DAC-2009-LiFMSVFPS</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Spectrum: a hybrid nanophotonic-electric on-chip network (<abbr title="Zheng Li">ZL</abbr>, <abbr title="Dan Fay">DF</abbr>, <abbr title="Alan Rolf Mickelson">ARM</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Manish Vachharajani">MV</abbr>, <abbr title="Dejan Filipovic">DF</abbr>, <abbr title="Wounjhang Park">WP</abbr>, <abbr title="Yihe Sun">YS</abbr>), pp. 575–580.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-Pasricha.html">DAC-2009-Pasricha</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span></dt><dd>Exploring serial vertical interconnects for 3D ICs (<abbr title="Sudeep Pasricha">SP</abbr>), pp. 581–586.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ChouCWCCWW.html">DAC-2009-ChouCWCCWW</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips (<abbr title="Shu-Hsuan Chou">SHC</abbr>, <abbr title="Chien-Chih Chen">CCC</abbr>, <abbr title="Chi-Neng Wen">CNW</abbr>, <abbr title="Yi-Chao Chan">YCC</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>, <abbr title="Chao-Ching Wang">CCW</abbr>, <abbr title="Jinn-Shyan Wang">JSW</abbr>), pp. 587–592.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LinZWC.html">DAC-2009-LinZWC</a></dt><dd>Thermal-driven analog placement considering device matching (<abbr title="Mark Po-Hung Lin">MPHL</abbr>, <abbr title="Hongbo Zhang">HZ</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 593–598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LiS.html">DAC-2009-LiS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Yield-driven iterative robust circuit optimization algorithm (<abbr title="Yan Li">YL</abbr>, <abbr title="Vladimir Stojanovic">VS</abbr>), pp. 599–604.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-SunNWS.html">DAC-2009-SunNWS</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/contract.html" title="contract">#contract</a></span></dt><dd>Contract-based system-level composition of analog circuits (<abbr title="Xuening Sun">XS</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Chang-Ching Wu">CCW</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 605–610.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ChattopadhyayZ.html">DAC-2009-ChattopadhyayZ</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Serial reconfigurable mismatch-tolerant clock distribution (<abbr title="Atanu Chattopadhyay">AC</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>), pp. 611–612.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-AyalaAB.html">DAC-2009-AyalaAB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Thermal-aware data flow analysis (<abbr title="José Luis Ayala">JLA</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Philip Brisk">PB</abbr>), pp. 613–614.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-AltunRN.html">DAC-2009-AltunRN</a></dt><dd>Nanoscale digital computation through percolation (<abbr title="Mustafa Altun">MA</abbr>, <abbr title="Marc D. Riedel">MDR</abbr>, <abbr title="Claudia Neuhauser">CN</abbr>), pp. 615–616.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-MarrBBH.html">DAC-2009-MarrBBH</a> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span></dt><dd>A learning digital computer (<abbr title="Bo Marr">BM</abbr>, <abbr title="Arindam Basu">AB</abbr>, <abbr title="Stephen Brink">SB</abbr>, <abbr title="Paul E. Hasler">PEH</abbr>), pp. 617–618.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-HuangOSC.html">DAC-2009-HuangOSC</a> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Programmable neural processing on a smartdust (<abbr title="Shimeng Huang">SH</abbr>, <abbr title="Joseph Oresko">JO</abbr>, <abbr title="Yuwen Sun">YS</abbr>, <abbr title="Allen C. Cheng">ACC</abbr>), pp. 619–620.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-DeOrioB.html">DAC-2009-DeOrioB</a></dt><dd>Human computing for EDA (<abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 621–622.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-RaabeB.html">DAC-2009-RaabeB</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>Synthesizing hardware from sketches (<abbr title="Andreas Raabe">AR</abbr>, <abbr title="Rastislav Bodík">RB</abbr>), pp. 623–624.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-Chou.html">DAC-2009-Chou</a> <span class="tag"><a href="tag/cyber-physical.html" title="cyber-physical">#cyber-physical</a></span> <span class="tag"><a href="tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>Endosymbiotic computing: enabling surrogate GUI and cyber-physical connectivity (<abbr title="Pai H. Chou">PHC</abbr>), pp. 625–626.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-FujitaKG.html">DAC-2009-FujitaKG</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Debugging from high level down to gate level (<abbr title="Masahiro Fujita">MF</abbr>, <abbr title="Yoshihisa Kojima">YK</abbr>, <abbr title="Amir Masoud Gharehbaghi">AMG</abbr>), pp. 627–630.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-VenerisS.html">DAC-2009-VenerisS</a></dt><dd>The day Sherlock Holmes decided to do EDA (<abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Sean Safarpour">SS</abbr>), pp. 631–634.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-Bertacco.html">DAC-2009-Bertacco</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Debugging strategies for mere mortals (<abbr title="Valeria Bertacco">VB</abbr>), pp. 635–638.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-KamhiNTW.html">DAC-2009-KamhiNTW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>MAGENTA: transaction-based statistical micro-architectural root-cause analysis (<abbr title="Gila Kamhi">GK</abbr>, <abbr title="Alexander Novakovsky">AN</abbr>, <abbr title="Andreas Tiemeyer">AT</abbr>, <abbr title="Adriana Wolffberg">AW</abbr>), pp. 639–643.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2009-SiegelMP.html">DAC-2009-SiegelMP</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Untwist your brain: efficient debugging and diagnosis of complex assertions (<abbr title="Michael Siegel">MS</abbr>, <abbr title="Adriana Maggiore">AM</abbr>, <abbr title="Christian Pichler">CP</abbr>), pp. 644–647.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-RanjanCS.html">DAC-2009-RanjanCS</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Beyond verification: leveraging formal for debugging (<abbr title="Rajeev K. Ranjan">RKR</abbr>, <abbr title="Claudionor Coelho">CC</abbr>, <abbr title="Sebastian Skalberg">SS</abbr>), pp. 648–651.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-DongCZ.html">DAC-2009-DongCZ</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/user%20interface.html" title="user interface">#user interface</a></span> <span class="tag"><a href="tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Power modeling of graphical user interfaces on OLED displays (<abbr title="Mian Dong">MD</abbr>, <abbr title="Yung-Seok Kevin Choi">YSKC</abbr>, <abbr title="Lin Zhong">LZ</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-PapirlaC.html">DAC-2009-PapirlaC</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Energy-aware error control coding for Flash memories (<abbr title="Veera Papirla">VP</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-DhimanAR.html">DAC-2009-DhimanAR</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PDRAM: a hybrid PRAM and DRAM main memory system (<abbr title="Gaurav Dhiman">GD</abbr>, <abbr title="Raid Zuhair Ayoub">RZA</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 664–469.</dd> <div class="pagevis" style="width:-195px"></div>
<dt><a href="DAC-2009-ChangMR.html">DAC-2009-ChangMR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>A voltage-scalable &amp; process variation resilient hybrid SRAM architecture for MPEG-4 video processors (<abbr title="Ik Joon Chang">IJC</abbr>, <abbr title="Debabrata Mohapatra">DM</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 670–675.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-HelinskiAP.html">DAC-2009-HelinskiAP</a> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A physical unclonable function defined using power distribution system equivalent resistance variations (<abbr title="Ryan Helinski">RH</abbr>, <abbr title="Dhruva Acharyya">DA</abbr>, <abbr title="Jim Plusquellic">JP</abbr>), pp. 676–681.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-DengCS.html">DAC-2009-DengCS</a> <span class="tag"><a href="tag/authentication.html" title="authentication">#authentication</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hardware authentication leveraging performance limits in detailed simulations and emulations (<abbr title="Daniel Y. Deng">DYD</abbr>, <abbr title="Andrew H. Chan">AHC</abbr>, <abbr title="G. Edward Suh">GES</abbr>), pp. 682–687.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-PotkonjakNNM.html">DAC-2009-PotkonjakNNM</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Hardware Trojan horse detection using gate-level characterization (<abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Ani Nahapetian">AN</abbr>, <abbr title="Michael Nelson">MN</abbr>, <abbr title="Tammara Massey">TM</abbr>), pp. 688–693.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ZhangBDSJ.html">DAC-2009-ZhangBDSJ</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Process variation characterization of chip-level multiprocessors (<abbr title="Lide Zhang">LZ</abbr>, <abbr title="Lan S. Bai">LSB</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Russ Joseph">RJ</abbr>), pp. 694–697.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-GuQZ.html">DAC-2009-GuQZ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/information%20management.html" title="information management">#information management</a></span></dt><dd>Information hiding for trusted system design (<abbr title="Junjun Gu">JG</abbr>, <abbr title="Gang Qu">GQ</abbr>, <abbr title="Qiang Zhou">QZ</abbr>), pp. 698–701.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-YuanX.html">DAC-2009-YuanX</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>On systematic illegal state identification for pseudo-functional testing (<abbr title="Feng Yuan">FY</abbr>, <abbr title="Qiang Xu">QX</abbr>), pp. 702–707.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-TamPB.html">DAC-2009-TamPB</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Automated failure population creation for validating integrated circuit diagnosis methods (<abbr title="Wing Chiu Tam">WCT</abbr>, <abbr title="Osei Poku">OP</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>), pp. 708–713.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ChaoYHLC.html">DAC-2009-ChaoYHLC</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/metaprogramming.html" title="metaprogramming">#metaprogramming</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Fault models for embedded-DRAM macros (<abbr title="Mango Chia-Tso Chao">MCTC</abbr>, <abbr title="Hao-Yu Yang">HYY</abbr>, <abbr title="Rei-Fu Huang">RFH</abbr>, <abbr title="Shih-Chin Lin">SCL</abbr>, <abbr title="Ching-Yu Chin">CYC</abbr>), pp. 714–719.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-YilmazO.html">DAC-2009-YilmazO</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span></dt><dd>Adaptive test elimination for analog/RF circuits (<abbr title="Ender Yilmaz">EY</abbr>, <abbr title="Sule Ozev">SO</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-Falk.html">DAC-2009-Falk</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>WCET-aware register allocation based on graph coloring (<abbr title="Heiko Falk">HF</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-FalkK.html">DAC-2009-FalkK</a></dt><dd>Optimal static WCET-aware scratchpad allocation of program code (<abbr title="Heiko Falk">HF</abbr>, <abbr title="Jan C. Kleinsorge">JCK</abbr>), pp. 732–737.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-UzelacM.html">DAC-2009-UzelacM</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A real-time program trace compressor utilizing double move-to-front method (<abbr title="Vladimir Uzelac">VU</abbr>, <abbr title="Aleksandar Milenkovic">AM</abbr>), pp. 738–743.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-BaiocchiC.html">DAC-2009-BaiocchiC</a> <span class="tag"><a href="tag/in%20memory.html" title="in memory">#in memory</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators (<abbr title="José Baiocchi">JB</abbr>, <abbr title="Bruce R. Childers">BRC</abbr>), pp. 744–749.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-PuriHKCKMST.html">DAC-2009-PuriHKCKMST</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>From milliwatts to megawatts: system level power challenge (<abbr title="Ruchir Puri">RP</abbr>, <abbr title="Eshel Haritan">EH</abbr>, <abbr title="Stan Krolikoski">SK</abbr>, <abbr title="Jason Cong">JC</abbr>, <abbr title="Tim Kogel">TK</abbr>, <abbr title="Bradley D. McCredie">BDM</abbr>, <abbr title="John Shen">JS</abbr>, <abbr title="Andrés Takach">AT</abbr>), pp. 750–751.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-ChaiJK.html">DAC-2009-ChaiJK</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction (<abbr title="Wenwen Chai">WC</abbr>, <abbr title="Dan Jiao">DJ</abbr>, <abbr title="Cheng-Kok Koh">CKK</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-YuHZ.html">DAC-2009-YuHZ</a></dt><dd>Variational capacitance extraction of on-chip interconnects based on continuous surface model (<abbr title="Wenjian Yu">WY</abbr>, <abbr title="Chao Hu">CH</abbr>, <abbr title="Wangyang Zhang">WZ</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-GongYH.html">DAC-2009-GongYH</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation (<abbr title="Fang Gong">FG</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Lei He">LH</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-El-MoselhyED.html">DAC-2009-El-MoselhyED</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes (<abbr title="Tarek A. El-Moselhy">TAEM</abbr>, <abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="Bill Dewey">BD</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-HanumaiahRVC.html">DAC-2009-HanumaiahRVC</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Throughput optimal task allocation under thermal constraints for multi-core processors (<abbr title="Vinay Hanumaiah">VH</abbr>, <abbr title="Ravishankar Rao">RR</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Karam S. Chatha">KSC</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LiuWQ.html">DAC-2009-LiuWQ</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems (<abbr title="Shaobo Liu">SL</abbr>, <abbr title="Qing Wu">QW</abbr>, <abbr title="Qinru Qiu">QQ</abbr>), pp. 782–787.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ReddiGSWBC.html">DAC-2009-ReddiGSWBC</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="tag/stack.html" title="stack">#stack</a></span></dt><dd>Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack (<abbr title="Vijay Janapa Reddi">VJR</abbr>, <abbr title="Simone Campanoni">SC</abbr>, <abbr title="Meeta Sharma Gupta">MSG</abbr>, <abbr title="Michael D. Smith">MDS</abbr>, <abbr title="Gu-Yeon Wei">GYW</abbr>, <abbr title="David M. Brooks">DMB</abbr>), pp. 788–793.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JangK.html">DAC-2009-JangK</a></dt><dd>Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization (<abbr title="Hochang Jang">HJ</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JangP.html">DAC-2009-JangP</a></dt><dd>An SDRAM-aware router for Networks-on-Chip (<abbr title="Wooyoung Jang">WJ</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-YooYC.html">DAC-2009-YooYC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency (<abbr title="Jun-hee Yoo">JhY</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-FickDHBBS.html">DAC-2009-FickDHBBS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Vicis: a reliable network for unreliable silicon (<abbr title="David Fick">DF</abbr>, <abbr title="Andrew DeOrio">AD</abbr>, <abbr title="Jin Hu">JH</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 812–817.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-GargMMO.html">DAC-2009-GargMMO</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective (<abbr title="Siddharth Garg">SG</abbr>, <abbr title="Diana Marculescu">DM</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Ümit Y. Ogras">ÜYO</abbr>), pp. 818–821.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-SeiculescuMBM.html">DAC-2009-SeiculescuMBM</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>NoC topology synthesis for supporting shutdown of voltage islands in SoCs (<abbr title="Ciprian Seiculescu">CS</abbr>, <abbr title="Srinivasan Murali">SM</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 822–825.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-KimM.html">DAC-2009-KimM</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems (<abbr title="Yoonjin Kim">YK</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 826–831.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LuZSZ.html">DAC-2009-LuZSZ</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Multicore parallel min-cost flow algorithm for CAD applications (<abbr title="Yinghai Lu">YL</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Xuan Zeng">XZ</abbr>), pp. 832–837.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-CromarLC.html">DAC-2009-CromarLC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation (<abbr title="Scott Cromar">SC</abbr>, <abbr title="Jaeho Lee">JL</abbr>, <abbr title="Deming Chen">DC</abbr>), pp. 838–843.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-AlimohammadFC.html">DAC-2009-AlimohammadFC</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>FPGA-based accelerator for the verification of leading-edge wireless systems (<abbr title="Amirhossein Alimohammad">AA</abbr>, <abbr title="Saeed Fouladi Fard">SFF</abbr>, <abbr title="Bruce F. Cockburn">BFC</abbr>), pp. 844–847.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-HuangV.html">DAC-2009-HuangV</a></dt><dd>Transmuting coprocessors: dynamic loading of FPGA coprocessors (<abbr title="Chen Huang">CH</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 848–851.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-KandemirOM.html">DAC-2009-KandemirOM</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Dynamic thread and data mapping for NoC based CMPs (<abbr title="Mahmut T. Kandemir">MTK</abbr>, <abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Sai Prashanth Muralidhara">SPM</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ChangK.html">DAC-2009-ChangK</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems (<abbr title="Yuan-Hao Chang">YHC</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>), pp. 858–863.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-SamiiEPC.html">DAC-2009-SamiiEPC</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/quality.html" title="quality">#quality</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Quality-driven synthesis of embedded multi-mode control systems (<abbr title="Soheil Samii">SS</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Anton Cervin">AC</abbr>), pp. 864–869.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-JuHCR.html">DAC-2009-JuHCR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Context-sensitive timing analysis of Esterel programs (<abbr title="Lei Ju">LJ</abbr>, <abbr title="Bach Khoa Huynh">BKH</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>), pp. 870–873.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ZengZNGGS.html">DAC-2009-ZengZNGGS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Scheduling the FlexRay bus using optimization techniques (<abbr title="Haibo Zeng">HZ</abbr>, <abbr title="Wei Zheng">WZ</abbr>, <abbr title="Marco Di Natale">MDN</abbr>, <abbr title="Arkadeb Ghosal">AG</abbr>, <abbr title="Paolo Giusto">PG</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 874–877.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-YagiREAVS.html">DAC-2009-YagiREAVS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The wild west: conquest of complex hardware-dependent software design (<abbr title="Hiroyuki Yagi">HY</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Jakob Engblom">JE</abbr>, <abbr title="Jason Andrews">JA</abbr>, <abbr title="Kees A. Vissers">KAV</abbr>, <abbr title="Marc Serughetti">MS</abbr>), pp. 878–879.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2009-EllithorpeTK.html">DAC-2009-EllithorpeTK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Internet-in-a-Box: emulating datacenter network architectures using FPGAs (<abbr title="Jonathan D. Ellithorpe">JDE</abbr>, <abbr title="Zhangxi Tan">ZT</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 880–883.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-BanerjeePBR.html">DAC-2009-BanerjeePBR</a></dt><dd>Sustainable data centers: enabled by supply and demand side management (<abbr title="Prith Banerjee">PB</abbr>, <abbr title="Chandrakant D. Patel">CDP</abbr>, <abbr title="Cullen Bash">CB</abbr>, <abbr title="Parthasarathy Ranganathan">PR</abbr>), pp. 884–887.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-KandlurK.html">DAC-2009-KandlurK</a></dt><dd>Green data centers and hot chips (<abbr title="Dilip D. Kandlur">DDK</abbr>, <abbr title="Tom W. Keller">TWK</abbr>), pp. 888–890.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2009-AmadorPR.html">DAC-2009-AmadorPR</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Optimum LDPC decoder: a memory architecture problem (<abbr title="Erick Amador">EA</abbr>, <abbr title="Renaud Pacalet">RP</abbr>, <abbr title="Vincent Rezard">VR</abbr>), pp. 891–896.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-GeMW.html">DAC-2009-GeMW</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A DVS-based pipelined reconfigurable instruction memory (<abbr title="Zhiguo Ge">ZG</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Weng-Fai Wong">WFW</abbr>), pp. 897–902.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-BonnyH.html">DAC-2009-BonnyH</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors (<abbr title="Talal Bonny">TB</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 903–906.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-JungKS.html">DAC-2009-JungKS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Hierarchical architecture of flash-based storage systems for high performance and durability (<abbr title="Sanghyuk Jung">SJ</abbr>, <abbr title="Jin Hyuk Kim">JHK</abbr>, <abbr title="Yong Ho Song">YHS</abbr>), pp. 907–910.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-Geilen.html">DAC-2009-Geilen</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Reduction techniques for synchronous dataflow graphs (<abbr title="Marc Geilen">MG</abbr>), pp. 911–916.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ShojaeiGBGSH.html">DAC-2009-ShojaeiGBGSH</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management (<abbr title="Hamid Shojaei">HS</abbr>, <abbr title="Amir Hossein Ghamarian">AHG</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Marc Geilen">MG</abbr>, <abbr title="Sander Stuijk">SS</abbr>, <abbr title="Rob Hoes">RH</abbr>), pp. 917–922.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-PlishkerSB.html">DAC-2009-PlishkerSB</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Mode grouping for more effective generalized scheduling of dynamic dataflow applications (<abbr title="William Plishker">WP</abbr>, <abbr title="Nimish Sane">NS</abbr>, <abbr title="Shuvra S. Bhattacharyya">SSB</abbr>), pp. 923–926.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-ChenJ.html">DAC-2009-ChenJ</a> <span class="tag"><a href="tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Efficient program scheduling for heterogeneous multi-core processors (<abbr title="Jian Chen">JC</abbr>, <abbr title="Lizy Kurian John">LKJ</abbr>), pp. 927–930.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-SarbisheiAF.html">DAC-2009-SarbisheiAF</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Polynomial datapath optimization using partitioning and compensation heuristics (<abbr title="O. Sarbishei">OS</abbr>, <abbr title="Bijan Alizadeh">BA</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 931–936.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-ShinPS.html">DAC-2009-ShinPS</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Register allocation for high-level synthesis using dual supply voltages (<abbr title="Insup Shin">IS</abbr>, <abbr title="Seungwhun Paik">SP</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 937–942.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-LiuH.html">DAC-2009-LiuH</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>GPU-based parallelization for fast circuit optimization (<abbr title="Yifang Liu">YL</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 943–946.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-BaumannSP.html">DAC-2009-BaumannSP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/assessment.html" title="assessment">#assessment</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors (<abbr title="Thomas Baumann">TB</abbr>, <abbr title="Doris Schmitt-Landsiedel">DSL</abbr>, <abbr title="Christian Pacha">CP</abbr>), pp. 947–950.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2009-VillenaS.html">DAC-2009-VillenaS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ARMS — automatic residue-minimization based sampling for multi-point modeling techniques (<abbr title="Jorge Fernandez Villena">JFV</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>), pp. 951–956.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-Wong.html">DAC-2009-Wong</a> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient passivity test for descriptor systems via canonical projector techniques (<abbr title="N. Wong">NW</abbr>), pp. 957–962.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2009-Zhu.html">DAC-2009-Zhu</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A parameterized mask model for lithography simulation (<abbr title="Zhenhai Zhu">ZZ</abbr>), pp. 963–968.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>