EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model 74AUP2G00DC,125
#/4691870/276117/2.49/8/2/Integrated Circuit
DEF 74AUP2G00DC,125 IC 0 30 Y Y 1 F N
F0 "IC" 850 300 50 H V L CNN
F1 "74AUP2G00DC,125" 850 200 50 H V L CNN
F2 "SOP50P310X100-8N" 850 100 50 H I L CNN
F3 "https://assets.nexperia.com/documents/data-sheet/74AUP2G00.pdf" 850 0 50 H I L CNN
F4 "74AUP2G00 - Low-power dual 2-input NAND gate@en-us" 850 -100 50 H I L CNN "Description"
F5 "1" 850 -200 50 H I L CNN "Height"
F6 "Nexperia" 850 -300 50 H I L CNN "Manufacturer_Name"
F7 "74AUP2G00DC,125" 850 -400 50 H I L CNN "Manufacturer_Part_Number"
F8 "771-AUP2G00DC125" 850 -500 50 H I L CNN "Mouser Part Number"
F9 "https://www.mouser.co.uk/ProductDetail/Nexperia/74AUP2G00DC125/?qs=P62ublwmbi%252BgoPmo8DrXMg%3D%3D" 850 -600 50 H I L CNN "Mouser Price/Stock"
F10 "74AUP2G00DC,125" 850 -700 50 H I L CNN "Arrow Part Number"
F11 "https://www.arrow.com/en/products/74aup2g00dc125/nexperia" 850 -800 50 H I L CNN "Arrow Price/Stock"
DRAW
X 1A 1 0 0 200 R 50 50 0 0 P
X 1B 2 0 -100 200 R 50 50 0 0 P
X 2Y 3 0 -200 200 R 50 50 0 0 P
X GND 4 0 -300 200 R 50 50 0 0 P
X VCC 8 1000 0 200 L 50 50 0 0 P
X 1Y 7 1000 -100 200 L 50 50 0 0 P
X 2B 6 1000 -200 200 L 50 50 0 0 P
X 2A 5 1000 -300 200 L 50 50 0 0 P
P 5 0 1 6 200 100 800 100 800 -400 200 -400 200 100 N
ENDDRAW
ENDDEF
#
#End Library
