{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663818892624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663818892635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 00:54:52 2022 " "Processing started: Thu Sep 22 00:54:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663818892635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818892635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_1 -c Projeto_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_1 -c Projeto_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818892635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663818893540 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1663818893540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incremento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incremento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-hard " "Found design unit 1: incrementador-hard" {  } { { "incremento.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/incremento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917473 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incremento.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/incremento.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decremento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decremento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decremento-hard " "Found design unit 1: decremento-hard" {  } { { "decremento.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/decremento.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917476 ""} { "Info" "ISGN_ENTITY_NAME" "1 decremento " "Found entity 1: decremento" {  } { { "decremento.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/decremento.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-hard " "Found design unit 1: subtrator-hard" {  } { { "subtrator.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/subtrator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917478 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/subtrator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-hard " "Found design unit 1: somador-hard" {  } { { "somador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/somador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917481 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-hard " "Found design unit 1: shift-hard" {  } { { "shift.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/shift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917484 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_or-hard " "Found design unit 1: porta_or-hard" {  } { { "porta_or.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_or.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917486 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_or " "Found entity 1: porta_or" {  } { { "porta_or.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_not-hard " "Found design unit 1: porta_not-hard" {  } { { "porta_not.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_not.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917489 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_not " "Found entity 1: porta_not" {  } { { "porta_not.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_not.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_and-hard " "Found design unit 1: porta_and-hard" {  } { { "porta_and.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_and.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917491 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_and " "Found entity 1: porta_and" {  } { { "porta_and.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/porta_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex-hard " "Found design unit 1: multiplex-hard" {  } { { "multiplex.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/multiplex.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917494 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/multiplex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_tb-hard " "Found design unit 1: main_tb-hard" {  } { { "main_tb.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/main_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917497 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/main_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-hard " "Found design unit 1: main-hard" {  } { { "main.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917499 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663818917499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917499 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "incremento main.vhd(158) " "VHDL error at main.vhd(158): object \"incremento\" is used but not declared" {  } { { "main.vhd" "" { Text "C:/Users/Enf/Documents/QuartusProjects/Projeto1_PHI/ULA/main.vhd" 158 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1663818917503 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663818917742 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 22 00:55:17 2022 " "Processing ended: Thu Sep 22 00:55:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663818917742 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663818917742 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663818917742 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663818917742 ""}
