vlib work
vlog -work work +accb +accr +accs -quiet {TB.SV}
vsim work.match_assertion
run -all
