<<<<<<< Updated upstream
<<<<<<< Updated upstream
uvm=D:/Xilinx/Vivado/2022.2/data/xsim/system_verilog/uvm
=======
uvm=C:/Xilinx/Vivado/2022.2/data/xsim/system_verilog/uvm
>>>>>>> Stashed changes
=======
uvm=C:/Xilinx/Vivado/2022.2/data/xsim/system_verilog/uvm
>>>>>>> Stashed changes
xil_defaultlib=xsim.dir/xil_defaultlib
