Warning: Design 'vsdcaravel' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Tue Dec 16 19:11:19 2025
****************************************

Operating Conditions: tsl18cio250_min   Library: tsl18cio250_min
Wire Load Model Mode: enclosed

  Startpoint: chip_core/housekeeping/hkspi/pass_thru_mgmt_reg
              (rising edge-triggered flip-flop)
  Endpoint: flash_clk (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vsdcaravel         1000000               tsl18cio250_min
  housekeeping       140000                tsl18cio250_min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  chip_core/housekeeping/hkspi/pass_thru_mgmt_reg/CP (dfcrq1)
                                                          0.00       0.00 r
  chip_core/housekeeping/hkspi/pass_thru_mgmt_reg/Q (dfcrq1)
                                                          0.22       0.22 f
  chip_core/housekeeping/hkspi/pass_thru_mgmt (housekeeping_spi)
                                                          0.00       0.22 f
  chip_core/housekeeping/U329/ZN (nr02d0)                 0.65       0.87 r
  chip_core/housekeeping/pad_flash_clk_oeb (housekeeping)
                                                          0.00       0.87 r
  chip_core/flash_clk_oeb (caravel_core)                  0.00       0.87 r
  padframe/flash_clk_oeb_core (chip_io)                   0.00       0.87 r
  padframe/flash_clk_pad/OE_N (pt3b02_wrapper_1)          0.00       0.87 r
  padframe/flash_clk_pad/pad/PAD (pt3b02)                 1.32       2.19 r
  padframe/flash_clk_pad/PAD (pt3b02_wrapper_1)           0.00       2.19 r
  padframe/flash_clk (chip_io)                            0.00       2.19 r
  flash_clk (out)                                         0.00       2.19 r
  data arrival time                                                  2.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
