
*** Running vivado
    with args -log dist_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_mem_gen_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dist_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 284.012 ; gain = 74.688
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [e:/project/jizu/CPU3_new/CPU1.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (4#1) [e:/project/jizu/CPU3_new/CPU1.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 324.926 ; gain = 115.602
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 324.926 ; gain = 115.602
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 563.277 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 563.277 ; gain = 353.953
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 563.277 ; gain = 353.953
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 563.277 ; gain = 353.953
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 563.277 ; gain = 353.953
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 563.277 ; gain = 353.953
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                            | Depth x Width | Implemented As | 
+---------------------+-------------------------------------------------------+---------------+----------------+
|rom                  | rom[127]                                              | 128x32        | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[127] | 128x32        | LUT            | 
+---------------------+-------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 563.277 ; gain = 353.953
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 563.277 ; gain = 353.953
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 568.547 ; gain = 359.223
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 568.547 ; gain = 359.223
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 568.547 ; gain = 359.223
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 568.547 ; gain = 359.223
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 568.547 ; gain = 359.223
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 568.547 ; gain = 359.223
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 568.547 ; gain = 359.223

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     2|
|4     |LUT6 |    26|
|5     |FDRE |     7|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 568.547 ; gain = 359.223
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 593.086 ; gain = 383.762
