<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>backward_fcc</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <Loop1>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </Loop1>
            <Loop2>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </Loop2>
            <Loop3>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </Loop3>
            <Loop4>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </Loop4>
            <VITIS_LOOP_43_1>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>4</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>40</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>4</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_44_2>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>2</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>20</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>3</PipelineDepth>
                </VITIS_LOOP_44_2>
            </VITIS_LOOP_43_1>
            <VITIS_LOOP_49_3>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>4</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>40</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>4</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_50_4>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>2</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>20</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>3</PipelineDepth>
                </VITIS_LOOP_50_4>
            </VITIS_LOOP_49_3>
            <VITIS_LOOP_55_5_VITIS_LOOP_56_6>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>8</PipelineDepth>
            </VITIS_LOOP_55_5_VITIS_LOOP_56_6>
            <VITIS_LOOP_63_7>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </VITIS_LOOP_63_7>
            <Loop9>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </Loop9>
            <Loop10>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </Loop10>
            <Loop11>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </Loop11>
            <Loop12>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>2</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>20</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>3</PipelineDepth>
            </Loop12>
            <VITIS_LOOP_73_8>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>4</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>40</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>4</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_74_9>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>2</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>20</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>3</PipelineDepth>
                </VITIS_LOOP_74_9>
            </VITIS_LOOP_73_8>
            <VITIS_LOOP_79_10>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>4</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>40</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>4</min>
                        <max>-1</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_80_11>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>2</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>20</min>
                            <max>-10</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>3</PipelineDepth>
                </VITIS_LOOP_80_11>
            </VITIS_LOOP_79_10>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>38</BRAM_18K>
            <DSP>3</DSP>
            <FF>4581</FF>
            <LUT>5167</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>backward_fcc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>backward_fcc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>backward_fcc</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>backward_fcc</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>backward_fcc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop2>
                    <Loop3>
                        <Name>Loop 3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop3>
                    <Loop4>
                        <Name>Loop 4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop4>
                    <VITIS_LOOP_43_1>
                        <Name>VITIS_LOOP_43_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>4 ~ ?</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ ?</PipelineDepth>
                        <VITIS_LOOP_44_2>
                            <Name>VITIS_LOOP_44_2</Name>
                            <TripCount>undef</TripCount>
                            <Latency>2 ~ ?</Latency>
                            <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                        </VITIS_LOOP_44_2>
                    </VITIS_LOOP_43_1>
                    <VITIS_LOOP_49_3>
                        <Name>VITIS_LOOP_49_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>4 ~ ?</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ ?</PipelineDepth>
                        <VITIS_LOOP_50_4>
                            <Name>VITIS_LOOP_50_4</Name>
                            <TripCount>undef</TripCount>
                            <Latency>2 ~ ?</Latency>
                            <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                        </VITIS_LOOP_50_4>
                    </VITIS_LOOP_49_3>
                    <VITIS_LOOP_55_5_VITIS_LOOP_56_6>
                        <Name>VITIS_LOOP_55_5_VITIS_LOOP_56_6</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                    </VITIS_LOOP_55_5_VITIS_LOOP_56_6>
                    <VITIS_LOOP_63_7>
                        <Name>VITIS_LOOP_63_7</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </VITIS_LOOP_63_7>
                    <Loop9>
                        <Name>Loop 9</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop9>
                    <Loop10>
                        <Name>Loop 10</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop10>
                    <Loop11>
                        <Name>Loop 11</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop11>
                    <Loop12>
                        <Name>Loop 12</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                    </Loop12>
                    <VITIS_LOOP_73_8>
                        <Name>VITIS_LOOP_73_8</Name>
                        <TripCount>undef</TripCount>
                        <Latency>4 ~ ?</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ ?</PipelineDepth>
                        <VITIS_LOOP_74_9>
                            <Name>VITIS_LOOP_74_9</Name>
                            <TripCount>undef</TripCount>
                            <Latency>2 ~ ?</Latency>
                            <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                        </VITIS_LOOP_74_9>
                    </VITIS_LOOP_73_8>
                    <VITIS_LOOP_79_10>
                        <Name>VITIS_LOOP_79_10</Name>
                        <TripCount>undef</TripCount>
                        <Latency>4 ~ ?</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>-1</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ ?</PipelineDepth>
                        <VITIS_LOOP_80_11>
                            <Name>VITIS_LOOP_80_11</Name>
                            <TripCount>undef</TripCount>
                            <Latency>2 ~ ?</Latency>
                            <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                        </VITIS_LOOP_80_11>
                    </VITIS_LOOP_79_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4581</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>5167</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>s_axi_control_AWVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_AWREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_AWADDR</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>7</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WDATA</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_WSTRB</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_ARADDR</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>7</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RDATA</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_RRESP</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BVALID</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BREADY</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_control_BRESP</name>
                    <Object>control</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>backward_fcc</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>backward_fcc</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>interrupt</name>
                    <Object>backward_fcc</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWVALID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWREADY</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWADDR</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWLEN</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWSIZE</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWBURST</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWLOCK</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWCACHE</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWPROT</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWQOS</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWREGION</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_AWUSER</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_WVALID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_WREADY</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_WDATA</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_WSTRB</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_WLAST</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_WID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_WUSER</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARVALID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARREADY</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARADDR</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARLEN</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARSIZE</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARBURST</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARLOCK</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARCACHE</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARPROT</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>3</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARQOS</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARREGION</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_ARUSER</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_RVALID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_RREADY</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_RDATA</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_RLAST</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_RID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_RUSER</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_RRESP</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_BVALID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_BREADY</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_BRESP</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_BID</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>m_axi_gmem_BUSER</name>
                    <Object>gmem</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>m_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="x" index="0" direction="inout" srcType="ap_fixed&lt;16, 9, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="x" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="w" index="1" direction="inout" srcType="ap_fixed&lt;16, 9, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="w" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dx" index="2" direction="inout" srcType="ap_fixed&lt;16, 9, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="dx" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dy" index="3" direction="inout" srcType="ap_fixed&lt;16, 9, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="dy" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dw" index="4" direction="inout" srcType="ap_fixed&lt;16, 9, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="dw" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="db" index="5" direction="inout" srcType="ap_fixed&lt;16, 9, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="db" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="xdim" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="xdim" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ydim" index="7" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ydim" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" offsetSlaveName="s_axi_control" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="x"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_" offsetMasterName="m_axi_gmem">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" resetValue="0x0" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" resetValue="0" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" resetValue="0" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" resetValue="0" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" resetValue="0" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" resetValue="0" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" resetValue="0" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="24" name="RESERVED_2" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" resetValue="0x0" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" resetValue="0" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" resetValue="0x0" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" resetValue="0" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" resetValue="0" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" resetValue="0x0" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" resetValue="0" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" resetValue="0" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="x" access="W" resetValue="0x0" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" resetValue="0" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
                <register offset="0x18" name="w" access="W" resetValue="0x0" description="Data signal of w" range="32">
                    <fields>
                        <field offset="0" width="32" name="w" access="W" resetValue="0" description="Bit 31 to 0 of w"/>
                    </fields>
                </register>
                <register offset="0x20" name="dx" access="W" resetValue="0x0" description="Data signal of dx" range="32">
                    <fields>
                        <field offset="0" width="32" name="dx" access="W" resetValue="0" description="Bit 31 to 0 of dx"/>
                    </fields>
                </register>
                <register offset="0x28" name="dy" access="W" resetValue="0x0" description="Data signal of dy" range="32">
                    <fields>
                        <field offset="0" width="32" name="dy" access="W" resetValue="0" description="Bit 31 to 0 of dy"/>
                    </fields>
                </register>
                <register offset="0x30" name="dw" access="W" resetValue="0x0" description="Data signal of dw" range="32">
                    <fields>
                        <field offset="0" width="32" name="dw" access="W" resetValue="0" description="Bit 31 to 0 of dw"/>
                    </fields>
                </register>
                <register offset="0x38" name="db" access="W" resetValue="0x0" description="Data signal of db" range="32">
                    <fields>
                        <field offset="0" width="32" name="db" access="W" resetValue="0" description="Bit 31 to 0 of db"/>
                    </fields>
                </register>
                <register offset="0x40" name="xdim" access="W" resetValue="0x0" description="Data signal of xdim" range="32">
                    <fields>
                        <field offset="0" width="32" name="xdim" access="W" resetValue="0" description="Bit 31 to 0 of xdim"/>
                    </fields>
                </register>
                <register offset="0x48" name="ydim" access="W" resetValue="0x0" description="Data signal of ydim" range="32">
                    <fields>
                        <field offset="0" width="32" name="ydim" access="W" resetValue="0" description="Bit 31 to 0 of ydim"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="x"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Offset Interfaces, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">16 -&gt; 16, 32, 0, slave, s_axi_control, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Data Interface</keys>
                    <column name="s_axi_control">32, 7, 16, 0, m_axi_gmem</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x">inout, ap_fixed&lt;16 9 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="w">inout, ap_fixed&lt;16 9 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dx">inout, ap_fixed&lt;16 9 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dy">inout, ap_fixed&lt;16 9 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="dw">inout, ap_fixed&lt;16 9 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="db">inout, ap_fixed&lt;16 9 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="xdim">in, int</column>
                    <column name="ydim">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="x">m_axi_gmem, interface, , </column>
                    <column name="x">s_axi_control x, register, offset, offset=0x10 range=32</column>
                    <column name="w">m_axi_gmem, interface, , </column>
                    <column name="w">s_axi_control w, register, offset, offset=0x18 range=32</column>
                    <column name="dx">m_axi_gmem, interface, , </column>
                    <column name="dx">s_axi_control dx, register, offset, offset=0x20 range=32</column>
                    <column name="dy">m_axi_gmem, interface, , </column>
                    <column name="dy">s_axi_control dy, register, offset, offset=0x28 range=32</column>
                    <column name="dw">m_axi_gmem, interface, , </column>
                    <column name="dw">s_axi_control dw, register, offset, offset=0x30 range=32</column>
                    <column name="db">m_axi_gmem, interface, , </column>
                    <column name="db">s_axi_control db, register, offset, offset=0x38 range=32</column>
                    <column name="xdim">s_axi_control xdim, register, , offset=0x40 range=32</column>
                    <column name="ydim">s_axi_control ydim, register, , offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="3">HW Interface, Message, Location</keys>
                    <column name="m_axi_gmem">Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_44_2', backward_fcc/backprop.cpp:44:27</column>
                    <column name="m_axi_gmem">Multiple burst reads of variable length and bit width 16 in loop 'VITIS_LOOP_50_4', backward_fcc/backprop.cpp:50:24</column>
                    <column name="m_axi_gmem">Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_74_9', backward_fcc/backprop.cpp:74:27</column>
                    <column name="m_axi_gmem">Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_80_11', backward_fcc/backprop.cpp:80:28</column>
                </table>
            </item>
            <item name="Burst Missed">
                <table>
                    <keys size="5">HW Interface, Variable, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">w, Access call is in the conditional branch, 214-232, backward_fcc/backprop.cpp:80:28</column>
                    <column name="m_axi_gmem">dw, Access call is in the conditional branch, 214-232, backward_fcc/backprop.cpp:74:27</column>
                    <column name="m_axi_gmem">w, Access call is in the conditional branch, 214-232, backward_fcc/backprop.cpp:50:24</column>
                    <column name="m_axi_gmem">dw, Access call is in the conditional branch, 214-232, backward_fcc/backprop.cpp:44:27</column>
                    <column name="m_axi_gmem">w, Could not widen since Type i16 size is greater than or equal to alignment 0(bytes), , backward_fcc/backprop.cpp:50:24</column>
                    <column name="m_axi_gmem">dw, Could not widen since Type i16 size is greater than or equal to alignment 0(bytes), , backward_fcc/backprop.cpp:44:27</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

