

================================================================
== Vitis HLS Report for 'functionDF'
================================================================
* Date:           Tue Mar 19 12:47:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab4opt
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       28|       28|  0.280 us|  0.280 us|   14|   14|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------+-------+---------+---------+----------+----------+-----+-----+---------+
        |          |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        | Instance | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------+-------+---------+---------+----------+----------+-----+-----+---------+
        |funcA_U0  |funcA  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        |funcB_U0  |funcB  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        |funcC_U0  |funcC  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |funcD_U0  |funcD  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +----------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|    297|    201|    -|
|Instance         |        -|   -|    144|    463|    -|
|Memory           |        0|   -|     31|     10|    0|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|      -|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    472|    676|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------+-------+---------+----+----+-----+-----+
    | Instance | Module| BRAM_18K| DSP| FF | LUT | URAM|
    +----------+-------+---------+----+----+-----+-----+
    |funcA_U0  |funcA  |        0|   0|  46|  125|    0|
    |funcB_U0  |funcB  |        0|   0|  42|  134|    0|
    |funcC_U0  |funcC  |        0|   0|   7|   77|    0|
    |funcD_U0  |funcD  |        0|   0|  49|  127|    0|
    +----------+-------+---------+----+----+-----+-----+
    |Total     |       |        0|   0| 144|  463|    0|
    +----------+-------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |c2_U   |c2_RAM_AUTO_1R1W  |        0|  31|  10|    0|    10|   31|     1|          310|
    +-------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                  |        0|  31|  10|    0|    10|   31|     1|          310|
    +-------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------+---------+----+----+-----+------+-----+---------+
    | Name | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------+---------+----+----+-----+------+-----+---------+
    |c1_U  |        0|  99|   0|    -|    10|   32|      320|
    |c3_U  |        0|  99|   0|    -|    10|   32|      320|
    |c4_U  |        0|  99|   0|    -|    10|   32|      320|
    +------+---------+----+----+-----+------+-----+---------+
    |Total |        0| 297|   0|    0|    30|   96|      960|
    +------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    functionDF|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    functionDF|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    functionDF|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    functionDF|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    functionDF|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    functionDF|  return value|
|vecIn_address0   |  out|    4|   ap_memory|         vecIn|         array|
|vecIn_ce0        |  out|    1|   ap_memory|         vecIn|         array|
|vecIn_d0         |  out|   32|   ap_memory|         vecIn|         array|
|vecIn_q0         |   in|   32|   ap_memory|         vecIn|         array|
|vecIn_we0        |  out|    1|   ap_memory|         vecIn|         array|
|vecIn_address1   |  out|    4|   ap_memory|         vecIn|         array|
|vecIn_ce1        |  out|    1|   ap_memory|         vecIn|         array|
|vecIn_d1         |  out|   32|   ap_memory|         vecIn|         array|
|vecIn_q1         |   in|   32|   ap_memory|         vecIn|         array|
|vecIn_we1        |  out|    1|   ap_memory|         vecIn|         array|
|vecOut_address0  |  out|    4|   ap_memory|        vecOut|         array|
|vecOut_ce0       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_d0        |  out|   32|   ap_memory|        vecOut|         array|
|vecOut_q0        |   in|   32|   ap_memory|        vecOut|         array|
|vecOut_we0       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_address1  |  out|    4|   ap_memory|        vecOut|         array|
|vecOut_ce1       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_d1        |  out|   32|   ap_memory|        vecOut|         array|
|vecOut_q1        |   in|   32|   ap_memory|        vecOut|         array|
|vecOut_we1       |  out|    1|   ap_memory|        vecOut|         array|
+-----------------+-----+-----+------------+--------------+--------------+

