# 1-Wire Master Handler é›†æˆæŒ‡å—

## ğŸ“š æ¦‚è¿°

æœ¬æ–‡æ¡£è¯´æ˜å¦‚ä½•å°† `one_wire_handler` æ¨¡å—é›†æˆåˆ° FPGA2025 é¡¹ç›®çš„ `cdc.v` ä¸­ã€‚

---

## ğŸ”§ é›†æˆæ­¥éª¤

### 1ï¸âƒ£ ä¿®æ”¹ `cdc.v` ä¿¡å·å®šä¹‰

åœ¨ `cdc.v` çš„ç«¯å£åˆ—è¡¨ä¸­æ·»åŠ  1-Wire æ¥å£ï¼š

```verilog
module cdc(
    input clk,
    input rst_n,
    // ... existing ports ...

    // 1-Wire æ¥å£ï¼ˆæ–°å¢ï¼‰
    inout wire onewire_io,

    // ... other ports ...
);
```

### 2ï¸âƒ£ æ·»åŠ å†…éƒ¨ä¿¡å·

åœ¨ `cdc.v` å†…éƒ¨æ·»åŠ ä»¥ä¸‹ä¿¡å·å£°æ˜ï¼ˆçº¦åœ¨ç¬¬52è¡Œé™„è¿‘ï¼‰ï¼š

```verilog
// --- Ready & Upload Wires from Handlers ---
wire        pwm_ready, ext_uart_ready, dac_ready, spi_ready, dsm_ready;
wire        onewire_ready;  // æ–°å¢
wire        processor_upload_ready;
```

ä¿®æ”¹ `cmd_ready` ä¿¡å·ï¼ˆçº¦åœ¨ç¬¬79è¡Œï¼‰ï¼š

```verilog
// åŸå§‹ä»£ç ï¼š
// wire cmd_ready = pwm_ready & ext_uart_ready & dac_ready & spi_ready & dsm_ready;

// ä¿®æ”¹ä¸ºï¼š
wire cmd_ready = pwm_ready & ext_uart_ready & dac_ready & spi_ready & dsm_ready & onewire_ready;
```

### 3ï¸âƒ£ æ·»åŠ ä¸Šä¼ é€šé“ä¿¡å·

åœ¨ä¸Šä¼ æ¥å£ä¿¡å·å®šä¹‰å¤„ï¼ˆçº¦åœ¨ç¬¬56-76è¡Œï¼‰æ·»åŠ ï¼š

```verilog
// 1-Wire ä¸Šä¼ ä¿¡å·
wire        onewire_upload_active;
wire        onewire_upload_req;
wire [7:0]  onewire_upload_data;
wire [7:0]  onewire_upload_source;
wire        onewire_upload_valid;
wire        onewire_upload_ready;
```

### 4ï¸âƒ£ ä¿®æ”¹ä¸Šä¼ é€šé“æ•°é‡

ä¿®æ”¹ `NUM_UPLOAD_CHANNELS` å‚æ•°ï¼ˆçº¦åœ¨ç¬¬86è¡Œï¼‰ï¼š

```verilog
// åŸå§‹ä»£ç ï¼š
// parameter NUM_UPLOAD_CHANNELS = 3;  // UART + SPI + DSM

// ä¿®æ”¹ä¸ºï¼š
parameter NUM_UPLOAD_CHANNELS = 4;  // UART + SPI + DSM + 1-Wire
```

### 5ï¸âƒ£ æ·»åŠ  Adapter ä¿¡å·

åœ¨ Adapter è¾“å‡ºä¿¡å·å®šä¹‰å¤„ï¼ˆçº¦åœ¨ç¬¬88-105è¡Œï¼‰æ·»åŠ ï¼š

```verilog
// 1-Wire Adapter è¾“å‡º
wire       onewire_packer_req;
wire [7:0] onewire_packer_data;
wire [7:0] onewire_packer_source;
wire       onewire_packer_valid;
wire       onewire_packer_ready;
```

### 6ï¸âƒ£ å®ä¾‹åŒ– 1-Wire Adapter

åœ¨ DSM Adapter å®ä¾‹åŒ–ä¹‹åï¼ˆçº¦åœ¨ç¬¬152-166è¡Œï¼‰æ·»åŠ ï¼š

```verilog
// --- 1-Wire Adapter ---
upload_adapter u_onewire_adapter (
    .clk(clk),
    .rst_n(rst_n),
    .handler_upload_active(onewire_upload_active),
    .handler_upload_data(onewire_upload_data),
    .handler_upload_source(onewire_upload_source),
    .handler_upload_valid(onewire_upload_valid),
    .handler_upload_ready(onewire_upload_ready),
    .packer_upload_req(onewire_packer_req),
    .packer_upload_data(onewire_packer_data),
    .packer_upload_source(onewire_packer_source),
    .packer_upload_valid(onewire_packer_valid),
    .packer_upload_ready(onewire_packer_ready)
);
```

### 7ï¸âƒ£ ä¿®æ”¹ Packer è¿æ¥

ä¿®æ”¹ `upload_packer` å®ä¾‹åŒ–ï¼ˆçº¦åœ¨ç¬¬169-186è¡Œï¼‰ï¼š

```verilog
upload_packer #(
    .NUM_CHANNELS(NUM_UPLOAD_CHANNELS),
    .FRAME_HEADER_H(8'hAA),
    .FRAME_HEADER_L(8'h44)
) u_packer (
    .clk(clk),
    .rst_n(rst_n),
    // åŸå§‹è¿æ¥ï¼š
    // .raw_upload_req({dsm_packer_req, spi_packer_req, uart_packer_req}),

    // ä¿®æ”¹ä¸ºï¼ˆæ·»åŠ  onewire_packer_reqï¼‰ï¼š
    .raw_upload_req({onewire_packer_req, dsm_packer_req, spi_packer_req, uart_packer_req}),
    .raw_upload_data({onewire_packer_data, dsm_packer_data, spi_packer_data, uart_packer_data}),
    .raw_upload_source({onewire_packer_source, dsm_packer_source, spi_packer_source, uart_packer_source}),
    .raw_upload_valid({onewire_packer_valid, dsm_packer_valid, spi_packer_valid, uart_packer_valid}),
    .raw_upload_ready({onewire_packer_ready, dsm_packer_ready, spi_packer_ready, uart_packer_ready}),
    .packed_upload_req(packed_req),
    .packed_upload_data(packed_data),
    .packed_upload_source(packed_source),
    .packed_upload_valid(packed_valid),
    .packed_upload_ready(arbiter_ready)
);
```

### 8ï¸âƒ£ å®ä¾‹åŒ– 1-Wire Handler

åœ¨ DSM Handler å®ä¾‹åŒ–ä¹‹åï¼ˆçº¦åœ¨ç¬¬333-351è¡Œï¼‰æ·»åŠ ï¼š

```verilog
// --- 1-Wire Handler ---
one_wire_handler #(
    .CLK_FREQ(60_000_000)  // 60MHz ç³»ç»Ÿæ—¶é’Ÿ
) u_onewire_handler (
    .clk(clk),
    .rst_n(rst_n),
    .cmd_type(cmd_type),
    .cmd_length(cmd_length),
    .cmd_data(cmd_data),
    .cmd_data_index(cmd_data_index),
    .cmd_start(cmd_start),
    .cmd_data_valid(cmd_data_valid),
    .cmd_done(cmd_done),
    .cmd_ready(onewire_ready),
    .upload_active(onewire_upload_active),
    .upload_req(onewire_upload_req),
    .upload_data(onewire_upload_data),
    .upload_source(onewire_upload_source),
    .upload_valid(onewire_upload_valid),
    .upload_ready(onewire_upload_ready),
    .onewire_io(onewire_io)
);
```

### 9ï¸âƒ£ ä¿®æ”¹é¡¶å±‚æ¨¡å— `top.v`

åœ¨ `top.v` ä¸­æ·»åŠ  1-Wire ç«¯å£å¹¶è¿æ¥åˆ° CDC æ¨¡å—ï¼š

```verilog
module top(
    // ... existing ports ...

    // 1-Wire æ¥å£ï¼ˆæ–°å¢ï¼‰
    inout wire onewire_io,

    // ... other ports ...
);

// CDC å®ä¾‹åŒ–ï¼ˆä¿®æ”¹ï¼‰
cdc u_cdc(
    .clk(PHY_CLK),
    .rst_n(system_rst_n),
    // ... existing connections ...

    // 1-Wire æ¥å£ï¼ˆæ–°å¢ï¼‰
    .onewire_io(onewire_io),

    // ... other connections ...
);
```

---

## ğŸ“‹ åŠŸèƒ½ç å®šä¹‰

å°†ä»¥ä¸‹åŠŸèƒ½ç æ·»åŠ åˆ°é€šä¿¡åè®®æ–‡æ¡£ `USB-CDCé€šä¿¡åè®®.md` ä¸­ï¼š

| åŠŸèƒ½ç  | åŠŸèƒ½æè¿° | å®Œæˆæƒ…å†µ |
|--------|---------|---------|
| 0x10 | **1-Wire å¤ä½** | âœ… |
| 0x11 | **1-Wire å†™å­—èŠ‚** | âœ… |
| 0x12 | **1-Wire è¯»å­—èŠ‚** | âœ… |
| 0x13 | **1-Wire å†™è¯»æ“ä½œ** | âœ… |

---

## ğŸ§ª æµ‹è¯•å»ºè®®

### 1. ç¡¬ä»¶è¿æ¥æµ‹è¯•
```
FPGA (onewire_io) <---[4.7kÎ©ä¸Šæ‹‰]---> ä»æœºè®¾å¤‡ (DQ)
                           |
                          VDD
```

### 2. åŠŸèƒ½æµ‹è¯•é¡ºåº
1. **å¤ä½æµ‹è¯•** - å‘é€ `AA 55 10 00 00 [æ ¡éªŒå’Œ]`
2. **å†™å•å­—èŠ‚** - å‘é€ `AA 55 11 00 01 AB [æ ¡éªŒå’Œ]`
3. **è¯»å•å­—èŠ‚** - å‘é€ `AA 55 12 00 01 [æ ¡éªŒå’Œ]`
4. **å†™è¯»æµ‹è¯•** - å‘é€ `AA 55 13 00 03 01 01 AB [æ ¡éªŒå’Œ]`

### 3. æ—¶åºéªŒè¯
ä½¿ç”¨ SignalTap æˆ–é€»è¾‘åˆ†æä»ªéªŒè¯ä»¥ä¸‹æ—¶åºï¼š
- å¤ä½è„‰å†²ï¼š480Î¼s
- åº”ç­”æ£€æµ‹ï¼š60Î¼s å†…é‡‡æ ·
- å†™0ï¼š60Î¼s ä½ç”µå¹³
- å†™1ï¼š6Î¼s ä½ç”µå¹³
- è¯»æ—¶éš™ï¼š6Î¼s ä½ç”µå¹³ + 9Î¼s é‡‡æ ·

---

## âš ï¸ æ³¨æ„äº‹é¡¹

1. **ä¸Šæ‹‰ç”µé˜»å¿…éœ€** - 1-Wire æ€»çº¿éœ€è¦ 4.7kÎ© ä¸Šæ‹‰ç”µé˜»
2. **æ—¶é’Ÿé¢‘ç‡** - å½“å‰æ—¶åºå‚æ•°é’ˆå¯¹ 60MHz ç³»ç»Ÿæ—¶é’Ÿè®¾è®¡
3. **ç®¡è„šçº¦æŸ** - éœ€è¦åœ¨çº¦æŸæ–‡ä»¶ä¸­æ·»åŠ  `onewire_io` ç®¡è„šå®šä¹‰
4. **IO æ ‡å‡†** - å»ºè®®ä½¿ç”¨ 3.3V LVCMOS33 æ ‡å‡†

---

## ğŸ“Š èµ„æºä½¿ç”¨ä¼°ç®—

| èµ„æºç±»å‹ | é¢„ä¼°ç”¨é‡ |
|---------|---------|
| LUTs | ~200 |
| Registers | ~150 |
| Block RAM | 0 (ä½¿ç”¨åˆ†å¸ƒå¼ RAM) |

---

## ğŸ” è°ƒè¯•å»ºè®®

1. **æ·»åŠ è°ƒè¯•è¾“å‡º**
   ```verilog
   // åœ¨ cdc.v ä¸­æ·»åŠ è°ƒè¯•ä¿¡å·
   assign debug_out = u_onewire_handler.ow_busy;
   ```

2. **SignalTap ç›‘æ§ä¿¡å·**
   - `onewire_io`
   - `handler_state`
   - `ow_busy` / `ow_done`
   - `presence_detected`

3. **å¸¸è§é—®é¢˜**
   - æ— åº”ç­”ï¼šæ£€æŸ¥ä¸Šæ‹‰ç”µé˜»å’Œä»æœºä¾›ç”µ
   - æ—¶åºé”™è¯¯ï¼šéªŒè¯ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡æ˜¯å¦ä¸º 60MHz
   - æ•°æ®é”™è¯¯ï¼šæ£€æŸ¥å­—èŠ‚åºï¼ˆLSB firstï¼‰

---

å®Œæˆä»¥ä¸Šæ­¥éª¤åï¼Œ1-Wire ä¸»æœºåŠŸèƒ½å³å¯æ­£å¸¸å·¥ä½œï¼
