

================================================================
== Vivado HLS Report for 'k2c_relu_func'
================================================================
* Date:           Tue Apr 23 20:37:55 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Webmodel_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.081|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     137|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      0|      66|      67|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      48|
|Register         |        -|      -|     103|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     169|     252|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------------+---------+-------+----+----+
    |WebModel_fcmp_32nlbW_U46  |WebModel_fcmp_32nlbW  |        0|      0|  66|  67|
    +--------------------------+----------------------+---------+-------+----+----+
    |Total                     |                      |        0|      0|  66|  67|
    +--------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_85_p2             |     +    |      0|  0|  71|          64|           1|
    |tmp_5_fu_125_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_80_p2        |   icmp   |      0|  0|  29|          64|          64|
    |notlhs_fu_109_p2         |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_115_p2         |   icmp   |      0|  0|  18|          23|           1|
    |tmp_2_fu_121_p2          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 137|         164|          73|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_62                 |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|   67|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |i_reg_62                      |  64|   0|   64|          0|
    |notlhs_reg_150                |   1|   0|    1|          0|
    |notrhs_reg_155                |   1|   0|    1|          0|
    |tmp_4_reg_160                 |   1|   0|    1|          0|
    |x_addr_reg_144                |  15|   0|   15|          0|
    |x_addr_reg_144_pp0_iter1_reg  |  15|   0|   15|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 103|   0|  103|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_relu_func | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_relu_func | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_relu_func | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_relu_func | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_relu_func | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_relu_func | return value |
|x_address0  | out |   15|  ap_memory |       x       |     array    |
|x_ce0       | out |    1|  ap_memory |       x       |     array    |
|x_q0        |  in |   32|  ap_memory |       x       |     array    |
|x_address1  | out |   15|  ap_memory |       x       |     array    |
|x_ce1       | out |    1|  ap_memory |       x       |     array    |
|x_we1       | out |    1|  ap_memory |       x       |     array    |
|x_d1        | out |   32|  ap_memory |       x       |     array    |
|size        |  in |   64|   ap_none  |      size     |    scalar    |
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %size)"   --->   Operation 6 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:36]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_2, %._crit_edge ]"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %i, %size_read" [../../../../Downloads/WebModel.c:36]   --->   Operation 9 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (2.99ns)   --->   "%i_2 = add i64 %i, 1" [../../../../Downloads/WebModel.c:36]   --->   Operation 10 'add' 'i_2' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %2" [../../../../Downloads/WebModel.c:36]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [26000 x float]* %x, i64 0, i64 %i" [../../../../Downloads/WebModel.c:38]   --->   Operation 12 'getelementptr' 'x_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.77ns)   --->   "%x_load = load float* %x_addr, align 4" [../../../../Downloads/WebModel.c:38]   --->   Operation 13 'load' 'x_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 8.08>
ST_3 : Operation 14 [1/2] (2.77ns)   --->   "%x_load = load float* %x_addr, align 4" [../../../../Downloads/WebModel.c:38]   --->   Operation 14 'load' 'x_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%x_load_to_int = bitcast float %x_load to i32" [../../../../Downloads/WebModel.c:38]   --->   Operation 15 'bitcast' 'x_load_to_int' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_load_to_int, i32 23, i32 30)" [../../../../Downloads/WebModel.c:38]   --->   Operation 16 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %x_load_to_int to i23" [../../../../Downloads/WebModel.c:38]   --->   Operation 17 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [../../../../Downloads/WebModel.c:38]   --->   Operation 18 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_6, 0" [../../../../Downloads/WebModel.c:38]   --->   Operation 19 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (5.30ns)   --->   "%tmp_4 = fcmp ole float %x_load, 0.000000e+00" [../../../../Downloads/WebModel.c:38]   --->   Operation 20 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [../../../../Downloads/WebModel.c:36]   --->   Operation 21 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../../../Downloads/WebModel.c:37]   --->   Operation 22 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%tmp_2 = or i1 %notrhs, %notlhs" [../../../../Downloads/WebModel.c:38]   --->   Operation 23 'or' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_5 = and i1 %tmp_2, %tmp_4" [../../../../Downloads/WebModel.c:38]   --->   Operation 24 'and' 'tmp_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %._crit_edge" [../../../../Downloads/WebModel.c:38]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %x_addr, align 4" [../../../../Downloads/WebModel.c:39]   --->   Operation 26 'store' <Predicate = (tmp_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../../../../Downloads/WebModel.c:40]   --->   Operation 27 'br' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_3)" [../../../../Downloads/WebModel.c:41]   --->   Operation 28 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [../../../../Downloads/WebModel.c:36]   --->   Operation 29 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [../../../../Downloads/WebModel.c:42]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read     (read           ) [ 001110]
StgValue_7    (br             ) [ 011110]
i             (phi            ) [ 001000]
exitcond      (icmp           ) [ 001110]
i_2           (add            ) [ 011110]
StgValue_11   (br             ) [ 000000]
x_addr        (getelementptr  ) [ 001110]
x_load        (load           ) [ 000000]
x_load_to_int (bitcast        ) [ 000000]
tmp           (partselect     ) [ 000000]
tmp_6         (trunc          ) [ 000000]
notlhs        (icmp           ) [ 001010]
notrhs        (icmp           ) [ 001010]
tmp_4         (fcmp           ) [ 001010]
tmp_3         (specregionbegin) [ 000000]
StgValue_22   (specpipeline   ) [ 000000]
tmp_2         (or             ) [ 000000]
tmp_5         (and            ) [ 001110]
StgValue_25   (br             ) [ 000000]
StgValue_26   (store          ) [ 000000]
StgValue_27   (br             ) [ 000000]
empty         (specregionend  ) [ 000000]
StgValue_29   (br             ) [ 011110]
StgValue_30   (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="size_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="x_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="64" slack="0"/>
<pin id="48" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="15" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2"/>
<pin id="57" dir="0" index="4" bw="15" slack="0"/>
<pin id="58" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="0"/>
<pin id="60" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_load/2 StgValue_26/4 "/>
</bind>
</comp>

<comp id="62" class="1005" name="i_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="1"/>
<pin id="64" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="64" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="exitcond_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="1"/>
<pin id="83" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_2_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="x_load_to_int_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x_load_to_int/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="0" index="3" bw="6" slack="0"/>
<pin id="100" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_6_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="notlhs_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="notrhs_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="23" slack="0"/>
<pin id="117" dir="0" index="1" bw="23" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="1" slack="1"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_5_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="1"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="130" class="1005" name="size_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="1"/>
<pin id="132" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="135" class="1005" name="exitcond_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="2"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_2_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="x_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="1"/>
<pin id="146" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="notlhs_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="155" class="1005" name="notrhs_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="160" class="1005" name="tmp_4_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="51" pin=4"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="66" pin="4"/><net_sink comp="44" pin=2"/></net>

<net id="78"><net_src comp="51" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="66" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="66" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="51" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="108"><net_src comp="91" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="95" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="105" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="129"><net_src comp="121" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="38" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="138"><net_src comp="80" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="85" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="147"><net_src comp="44" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="153"><net_src comp="109" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="158"><net_src comp="115" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="163"><net_src comp="74" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="125" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {4 }
 - Input state : 
	Port: k2c_relu_func : x | {2 3 }
	Port: k2c_relu_func : size | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_2 : 1
		StgValue_11 : 2
		x_addr : 1
		x_load : 2
	State 3
		x_load_to_int : 1
		tmp : 2
		tmp_6 : 2
		notlhs : 3
		notrhs : 3
		tmp_4 : 1
	State 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      tmp_4_fu_74     |    0    |    66   |    67   |
|----------|----------------------|---------|---------|---------|
|    add   |       i_2_fu_85      |    0    |    0    |    71   |
|----------|----------------------|---------|---------|---------|
|          |    exitcond_fu_80    |    0    |    0    |    29   |
|   icmp   |     notlhs_fu_109    |    0    |    0    |    11   |
|          |     notrhs_fu_115    |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|    or    |     tmp_2_fu_121     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |     tmp_5_fu_125     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   | size_read_read_fu_38 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|       tmp_fu_95      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_6_fu_105     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   200   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| exitcond_reg_135|    1   |
|   i_2_reg_139   |   64   |
|     i_reg_62    |   64   |
|  notlhs_reg_150 |    1   |
|  notrhs_reg_155 |    1   |
|size_read_reg_130|   64   |
|  tmp_4_reg_160  |    1   |
|  x_addr_reg_144 |   15   |
+-----------------+--------+
|      Total      |   211  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   30   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   200  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   211  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   277  |   209  |
+-----------+--------+--------+--------+--------+
