#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000023df0153f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023df0152800 .scope module, "tb" "tb" 3 39;
 .timescale -12 -12;
L_0000023df0161320 .functor NOT 1, L_0000023df01c2f70, C4<0>, C4<0>, C4<0>;
L_0000023df01c1f30 .functor XOR 1, L_0000023df01c3150, L_0000023df01c2430, C4<0>, C4<0>;
L_0000023df01c2010 .functor XOR 1, L_0000023df01c1f30, L_0000023df01c2a70, C4<0>, C4<0>;
v0000023df01bfb50_0 .net *"_ivl_10", 0 0, L_0000023df01c2a70;  1 drivers
v0000023df01becf0_0 .net *"_ivl_12", 0 0, L_0000023df01c2010;  1 drivers
v0000023df01bf5b0_0 .net *"_ivl_2", 0 0, L_0000023df01c30b0;  1 drivers
v0000023df01bf330_0 .net *"_ivl_4", 0 0, L_0000023df01c3150;  1 drivers
v0000023df01bfd30_0 .net *"_ivl_6", 0 0, L_0000023df01c2430;  1 drivers
v0000023df01bf830_0 .net *"_ivl_8", 0 0, L_0000023df01c1f30;  1 drivers
v0000023df01bf3d0_0 .var "clk", 0 0;
v0000023df01bff10_0 .net "f_dut", 0 0, L_0000023df01c22f0;  1 drivers
v0000023df01be2f0_0 .net "f_ref", 0 0, L_0000023df01c1360;  1 drivers
v0000023df01bf470_0 .var/2u "stats1", 159 0;
v0000023df01be4d0_0 .var/2u "strobe", 0 0;
v0000023df01bed90_0 .net "tb_match", 0 0, L_0000023df01c2f70;  1 drivers
v0000023df01be570_0 .net "tb_mismatch", 0 0, L_0000023df0161320;  1 drivers
v0000023df01bee30_0 .net "wavedrom_enable", 0 0, v0000023df01bf1f0_0;  1 drivers
v0000023df01bf010_0 .net "wavedrom_title", 511 0, v0000023df01be6b0_0;  1 drivers
v0000023df01bf6f0_0 .net "x1", 0 0, v0000023df01bebb0_0;  1 drivers
v0000023df01bf8d0_0 .net "x2", 0 0, v0000023df01bf290_0;  1 drivers
v0000023df01bfbf0_0 .net "x3", 0 0, v0000023df01bf510_0;  1 drivers
L_0000023df01c30b0 .concat [ 1 0 0 0], L_0000023df01c1360;
L_0000023df01c3150 .concat [ 1 0 0 0], L_0000023df01c1360;
L_0000023df01c2430 .concat [ 1 0 0 0], L_0000023df01c22f0;
L_0000023df01c2a70 .concat [ 1 0 0 0], L_0000023df01c1360;
L_0000023df01c2f70 .cmp/eeq 1, L_0000023df01c30b0, L_0000023df01c2010;
S_0000023df0152990 .scope module, "good1" "RefModule" 3 82, 4 2 0, S_0000023df0152800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0000023df01c1de0 .functor NOT 1, v0000023df01bf510_0, C4<0>, C4<0>, C4<0>;
L_0000023df01c1ec0 .functor AND 1, L_0000023df01c1de0, v0000023df01bf290_0, C4<1>, C4<1>;
L_0000023df01c1910 .functor NOT 1, v0000023df01bebb0_0, C4<0>, C4<0>, C4<0>;
L_0000023df01c1ad0 .functor AND 1, L_0000023df01c1ec0, L_0000023df01c1910, C4<1>, C4<1>;
L_0000023df01c11a0 .functor NOT 1, v0000023df01bf510_0, C4<0>, C4<0>, C4<0>;
L_0000023df01c1210 .functor AND 1, L_0000023df01c11a0, v0000023df01bf290_0, C4<1>, C4<1>;
L_0000023df01c1e50 .functor AND 1, L_0000023df01c1210, v0000023df01bebb0_0, C4<1>, C4<1>;
L_0000023df01c12f0 .functor OR 1, L_0000023df01c1ad0, L_0000023df01c1e50, C4<0>, C4<0>;
L_0000023df01c1980 .functor NOT 1, v0000023df01bf290_0, C4<0>, C4<0>, C4<0>;
L_0000023df01c1130 .functor AND 1, v0000023df01bf510_0, L_0000023df01c1980, C4<1>, C4<1>;
L_0000023df01c1c20 .functor AND 1, L_0000023df01c1130, v0000023df01bebb0_0, C4<1>, C4<1>;
L_0000023df01c16e0 .functor OR 1, L_0000023df01c12f0, L_0000023df01c1c20, C4<0>, C4<0>;
L_0000023df01c14b0 .functor AND 1, v0000023df01bf510_0, v0000023df01bf290_0, C4<1>, C4<1>;
L_0000023df01c18a0 .functor AND 1, L_0000023df01c14b0, v0000023df01bebb0_0, C4<1>, C4<1>;
L_0000023df01c1360 .functor OR 1, L_0000023df01c16e0, L_0000023df01c18a0, C4<0>, C4<0>;
v0000023df014c830_0 .net *"_ivl_0", 0 0, L_0000023df01c1de0;  1 drivers
v0000023df014bcf0_0 .net *"_ivl_10", 0 0, L_0000023df01c1210;  1 drivers
v0000023df014c650_0 .net *"_ivl_12", 0 0, L_0000023df01c1e50;  1 drivers
v0000023df014c470_0 .net *"_ivl_14", 0 0, L_0000023df01c12f0;  1 drivers
v0000023df014c8d0_0 .net *"_ivl_16", 0 0, L_0000023df01c1980;  1 drivers
v0000023df014c6f0_0 .net *"_ivl_18", 0 0, L_0000023df01c1130;  1 drivers
v0000023df014c790_0 .net *"_ivl_2", 0 0, L_0000023df01c1ec0;  1 drivers
v0000023df014bed0_0 .net *"_ivl_20", 0 0, L_0000023df01c1c20;  1 drivers
v0000023df014bb10_0 .net *"_ivl_22", 0 0, L_0000023df01c16e0;  1 drivers
v0000023df014c0b0_0 .net *"_ivl_24", 0 0, L_0000023df01c14b0;  1 drivers
v0000023df014c150_0 .net *"_ivl_26", 0 0, L_0000023df01c18a0;  1 drivers
v0000023df01be9d0_0 .net *"_ivl_4", 0 0, L_0000023df01c1910;  1 drivers
v0000023df01bfa10_0 .net *"_ivl_6", 0 0, L_0000023df01c1ad0;  1 drivers
v0000023df01be610_0 .net *"_ivl_8", 0 0, L_0000023df01c11a0;  1 drivers
v0000023df01be250_0 .net "f", 0 0, L_0000023df01c1360;  alias, 1 drivers
v0000023df01be930_0 .net "x1", 0 0, v0000023df01bebb0_0;  alias, 1 drivers
v0000023df01bea70_0 .net "x2", 0 0, v0000023df01bf290_0;  alias, 1 drivers
v0000023df01beed0_0 .net "x3", 0 0, v0000023df01bf510_0;  alias, 1 drivers
S_0000023df0155690 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_0000023df0152800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0000023df01be890_0 .net "clk", 0 0, v0000023df01bf3d0_0;  1 drivers
v0000023df01bf1f0_0 .var "wavedrom_enable", 0 0;
v0000023df01be6b0_0 .var "wavedrom_title", 511 0;
v0000023df01bebb0_0 .var "x1", 0 0;
v0000023df01bf290_0 .var "x2", 0 0;
v0000023df01bf510_0 .var "x3", 0 0;
E_0000023df0167600/0 .event negedge, v0000023df01be890_0;
E_0000023df0167600/1 .event posedge, v0000023df01be890_0;
E_0000023df0167600 .event/or E_0000023df0167600/0, E_0000023df0167600/1;
E_0000023df0167000 .event negedge, v0000023df01be890_0;
E_0000023df0167440 .event posedge, v0000023df01be890_0;
S_0000023df0155820 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000023df0155690;
 .timescale -12 -12;
v0000023df01be390_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000023df01559b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000023df0155690;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000023df0163f70 .scope module, "top_module1" "TopModule" 3 88, 5 3 0, S_0000023df0152800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
v0000023df01be750_0 .net *"_ivl_1", 0 0, L_0000023df01bef70;  1 drivers
v0000023df01beb10_0 .net *"_ivl_11", 0 0, L_0000023df01bfe70;  1 drivers
v0000023df01bf650_0 .net *"_ivl_12", 0 0, L_0000023df01be110;  1 drivers
v0000023df01bffb0_0 .net *"_ivl_3", 0 0, L_0000023df01bfc90;  1 drivers
v0000023df01bf150_0 .net *"_ivl_5", 0 0, L_0000023df01bfdd0;  1 drivers
v0000023df01bfab0_0 .net *"_ivl_6", 0 0, L_0000023df01bf0b0;  1 drivers
v0000023df01be430_0 .net *"_ivl_9", 0 0, L_0000023df01bf970;  1 drivers
v0000023df01be1b0_0 .net "f", 0 0, L_0000023df01c22f0;  alias, 1 drivers
v0000023df01be7f0_0 .net "x1", 0 0, v0000023df01bebb0_0;  alias, 1 drivers
v0000023df01bec50_0 .net "x2", 0 0, v0000023df01bf290_0;  alias, 1 drivers
v0000023df01bf790_0 .net "x3", 0 0, v0000023df01bf510_0;  alias, 1 drivers
L_0000023df01bef70 .reduce/nor v0000023df01bf510_0;
L_0000023df01bfc90 .reduce/nor v0000023df01bf290_0;
L_0000023df01bfdd0 .reduce/nor v0000023df01bebb0_0;
L_0000023df01bf0b0 .functor MUXZ 1, v0000023df01bebb0_0, L_0000023df01bfdd0, L_0000023df01bfc90, C4<>;
L_0000023df01bf970 .reduce/nor v0000023df01bf290_0;
L_0000023df01bfe70 .reduce/nor v0000023df01bebb0_0;
L_0000023df01be110 .functor MUXZ 1, v0000023df01bebb0_0, L_0000023df01bfe70, L_0000023df01bf970, C4<>;
L_0000023df01c22f0 .functor MUXZ 1, L_0000023df01be110, L_0000023df01bf0b0, L_0000023df01bef70, C4<>;
S_0000023df0164100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0000023df0152800;
 .timescale -12 -12;
E_0000023df0167a80 .event edge, v0000023df01be4d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000023df01be4d0_0;
    %nor/r;
    %assign/vec4 v0000023df01be4d0_0, 0;
    %wait E_0000023df0167a80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000023df0155690;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000023df01bebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023df01bf290_0, 0;
    %assign/vec4 v0000023df01bf510_0, 0;
    %wait E_0000023df0167000;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df0167440;
    %load/vec4 v0000023df01bf510_0;
    %load/vec4 v0000023df01bf290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023df01bebb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000023df01bebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023df01bf290_0, 0;
    %assign/vec4 v0000023df01bf510_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0000023df0167000;
    %fork TD_tb.stim1.wavedrom_stop, S_0000023df01559b0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023df0167600;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 33 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0000023df01bebb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023df01bf290_0, 0;
    %assign/vec4 v0000023df01bf510_0, 0;
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000023df0152800;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023df01bf3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023df01be4d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000023df0152800;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000023df01bf3d0_0;
    %inv;
    %store/vec4 v0000023df01bf3d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000023df0152800;
T_6 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v0000023df01be890_0, v0000023df01be570_0, v0000023df01bfbf0_0, v0000023df01bf8d0_0, v0000023df01bf6f0_0, v0000023df01be2f0_0, v0000023df01bff10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000023df0152800;
T_7 ;
    %load/vec4 v0000023df01bf470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", &PV<v0000023df01bf470_0, 64, 32>, &PV<v0000023df01bf470_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000023df01bf470_0, 128, 32>, &PV<v0000023df01bf470_0, 0, 32> {0 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", &PV<v0000023df01bf470_0, 128, 32>, &PV<v0000023df01bf470_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000023df0152800;
T_8 ;
    %wait E_0000023df0167600;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023df01bf470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df01bf470_0, 4, 32;
    %load/vec4 v0000023df01bed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000023df01bf470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df01bf470_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023df01bf470_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df01bf470_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000023df01be2f0_0;
    %load/vec4 v0000023df01be2f0_0;
    %load/vec4 v0000023df01bff10_0;
    %xor;
    %load/vec4 v0000023df01be2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000023df01bf470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df01bf470_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000023df01bf470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023df01bf470_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023df0152800;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 133 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob069_truthtable1_test.sv";
    "dataset_code-complete-iccad2023/Prob069_truthtable1_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob069_truthtable1/Prob069_truthtable1_sample01.sv";
