--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27108 paths analyzed, 509 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.183ns.
--------------------------------------------------------------------------------
Slack:                  11.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_16 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.686 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_16 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_16
    SLICE_X16Y30.C2      net (fanout=3)        1.219   stopwatch/M_tenth_ctr_q[16]
    SLICE_X16Y30.C       Tilo                  0.255   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4_1
    SLICE_X16Y30.A2      net (fanout=8)        0.869   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.117ns (1.606ns logic, 6.511ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_0 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_0 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_0
    SLICE_X18Y31.B1      net (fanout=3)        1.453   stopwatch/M_tenth_ctr_q[0]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X15Y32.A5      net (fanout=19)       0.795   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X15Y32.A       Tilo                  0.259   stopwatch/N16
                                                       stopwatch/min/secs[15]_GND_6_o_equal_10_o<15>11_1
    SLICE_X13Y35.A1      net (fanout=11)       1.802   stopwatch/secs[15]_GND_6_o_equal_10_o<15>11
    SLICE_X13Y35.A       Tilo                  0.259   stopwatch/min/N172
                                                       stopwatch/min/secs[15]_GND_6_o_equal_2_o<15>1
    SLICE_X10Y35.C2      net (fanout=5)        0.940   stopwatch/secs[15]_GND_6_o_equal_2_o
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.113ns (1.845ns logic, 6.268ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  11.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_0 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_0 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_0
    SLICE_X18Y31.B1      net (fanout=3)        1.453   stopwatch/M_tenth_ctr_q[0]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y32.A2      net (fanout=19)       1.337   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y32.A       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_9_o
                                                       stopwatch/min/out111
    SLICE_X10Y35.D1      net (fanout=9)        1.468   stopwatch/out11
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.085ns (1.591ns logic, 6.494ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  11.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_ctr_q_10 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.598 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_ctr_q_10 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   M_stopwatch_value[11]
                                                       stopwatch/M_ctr_q_10
    SLICE_X16Y30.B1      net (fanout=25)       1.693   M_stopwatch_value[10]
    SLICE_X16Y30.B       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_SW5
    SLICE_X16Y30.A5      net (fanout=1)        0.247   stopwatch/N132
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.975ns (1.612ns logic, 6.363ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  11.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_state_q_FSM_FFd2_1 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.012ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_state_q_FSM_FFd2_1 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.430   stopwatch/M_state_q_FSM_FFd2_2
                                                       stopwatch/M_state_q_FSM_FFd2_1
    SLICE_X14Y36.D3      net (fanout=4)        0.747   stopwatch/M_state_q_FSM_FFd2_1
    SLICE_X14Y36.D       Tilo                  0.235   stopwatch/_n0037
                                                       stopwatch/_n0037<1>1
    SLICE_X16Y30.A3      net (fanout=15)       1.344   stopwatch/_n0037
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      8.012ns (1.498ns logic, 6.514ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_16 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.952ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.686 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_16 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_16
    SLICE_X16Y30.C2      net (fanout=3)        1.219   stopwatch/M_tenth_ctr_q[16]
    SLICE_X16Y30.C       Tilo                  0.255   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4_1
    SLICE_X16Y30.A2      net (fanout=8)        0.869   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X16Y35.C1      net (fanout=14)       1.334   stopwatch/out2
    SLICE_X16Y35.C       Tilo                  0.255   M_stopwatch_value[5]
                                                       stopwatch/min/out5_SW15
    SLICE_X16Y35.D3      net (fanout=1)        0.487   stopwatch/N204
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n0039143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.952ns (1.856ns logic, 6.096ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_16 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.928ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.686 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_16 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_16
    SLICE_X16Y30.C2      net (fanout=3)        1.219   stopwatch/M_tenth_ctr_q[16]
    SLICE_X16Y30.C       Tilo                  0.255   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4_1
    SLICE_X16Y30.A2      net (fanout=8)        0.869   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y35.C4      net (fanout=14)       0.539   stopwatch/out2
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.928ns (1.836ns logic, 6.092ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_0 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_0 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_0
    SLICE_X18Y31.B1      net (fanout=3)        1.453   stopwatch/M_tenth_ctr_q[0]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y32.A2      net (fanout=19)       1.337   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y32.A       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_9_o
                                                       stopwatch/min/out111
    SLICE_X10Y35.D1      net (fanout=9)        1.468   stopwatch/out11
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X16Y35.C1      net (fanout=14)       1.334   stopwatch/out2
    SLICE_X16Y35.C       Tilo                  0.255   M_stopwatch_value[5]
                                                       stopwatch/min/out5_SW15
    SLICE_X16Y35.D3      net (fanout=1)        0.487   stopwatch/N204
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n0039143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (1.841ns logic, 6.079ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_16 (FF)
  Destination:          stopwatch/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.914ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.686 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_16 to stopwatch/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_16
    SLICE_X16Y30.C2      net (fanout=3)        1.219   stopwatch/M_tenth_ctr_q[16]
    SLICE_X16Y30.C       Tilo                  0.255   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4_1
    SLICE_X16Y30.A2      net (fanout=8)        0.869   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y35.A3      net (fanout=14)       0.920   stopwatch/out2
    SLICE_X15Y35.A       Tilo                  0.259   stopwatch/M_ctr_q_4_1
                                                       stopwatch/min/out5_SW5
    SLICE_X15Y35.B6      net (fanout=1)        0.143   stopwatch/N189
    SLICE_X15Y35.B       Tilo                  0.259   stopwatch/M_ctr_q_4_1
                                                       stopwatch/Mmux__n00391
    SLICE_X16Y35.AX      net (fanout=1)        0.711   stopwatch/_n0039[10]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.914ns (1.865ns logic, 6.049ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_0 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_0 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_0
    SLICE_X18Y31.B1      net (fanout=3)        1.453   stopwatch/M_tenth_ctr_q[0]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y32.A2      net (fanout=19)       1.337   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y32.A       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_9_o
                                                       stopwatch/min/out111
    SLICE_X10Y35.D1      net (fanout=9)        1.468   stopwatch/out11
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y35.C4      net (fanout=14)       0.539   stopwatch/out2
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.896ns (1.821ns logic, 6.075ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  12.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_ctr_q_1 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.867ns (Levels of Logic = 5)
  Clock Path Skew:      -0.052ns (0.598 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_ctr_q_1 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   M_stopwatch_value[2]
                                                       stopwatch/M_ctr_q_1
    SLICE_X14Y36.C1      net (fanout=11)       1.426   M_stopwatch_value[1]
    SLICE_X14Y36.C       Tilo                  0.235   stopwatch/_n0037
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_SW0
    SLICE_X15Y32.A6      net (fanout=2)        0.664   stopwatch/N109
    SLICE_X15Y32.A       Tilo                  0.259   stopwatch/N16
                                                       stopwatch/min/secs[15]_GND_6_o_equal_10_o<15>11_1
    SLICE_X13Y35.A1      net (fanout=11)       1.802   stopwatch/secs[15]_GND_6_o_equal_10_o<15>11
    SLICE_X13Y35.A       Tilo                  0.259   stopwatch/min/N172
                                                       stopwatch/min/secs[15]_GND_6_o_equal_2_o<15>1
    SLICE_X10Y35.C2      net (fanout=5)        0.940   stopwatch/secs[15]_GND_6_o_equal_2_o
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.867ns (1.757ns logic, 6.110ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_0 (FF)
  Destination:          stopwatch/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_0 to stopwatch/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_0
    SLICE_X18Y31.B1      net (fanout=3)        1.453   stopwatch/M_tenth_ctr_q[0]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y32.A2      net (fanout=19)       1.337   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y32.A       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_9_o
                                                       stopwatch/min/out111
    SLICE_X10Y35.D1      net (fanout=9)        1.468   stopwatch/out11
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y35.A3      net (fanout=14)       0.920   stopwatch/out2
    SLICE_X15Y35.A       Tilo                  0.259   stopwatch/M_ctr_q_4_1
                                                       stopwatch/min/out5_SW5
    SLICE_X15Y35.B6      net (fanout=1)        0.143   stopwatch/N189
    SLICE_X15Y35.B       Tilo                  0.259   stopwatch/M_ctr_q_4_1
                                                       stopwatch/Mmux__n00391
    SLICE_X16Y35.AX      net (fanout=1)        0.711   stopwatch/_n0039[10]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (1.850ns logic, 6.032ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  12.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.859ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X18Y31.B2      net (fanout=3)        1.199   stopwatch/M_tenth_ctr_q[5]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X15Y32.A5      net (fanout=19)       0.795   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X15Y32.A       Tilo                  0.259   stopwatch/N16
                                                       stopwatch/min/secs[15]_GND_6_o_equal_10_o<15>11_1
    SLICE_X13Y35.A1      net (fanout=11)       1.802   stopwatch/secs[15]_GND_6_o_equal_10_o<15>11
    SLICE_X13Y35.A       Tilo                  0.259   stopwatch/min/N172
                                                       stopwatch/min/secs[15]_GND_6_o_equal_2_o<15>1
    SLICE_X10Y35.C2      net (fanout=5)        0.940   stopwatch/secs[15]_GND_6_o_equal_2_o
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.859ns (1.845ns logic, 6.014ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  12.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_state_q_FSM_FFd1_1 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_state_q_FSM_FFd1_1 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.AQ      Tcko                  0.525   stopwatch/M_state_q_FSM_FFd1_2
                                                       stopwatch/M_state_q_FSM_FFd1_1
    SLICE_X14Y36.D4      net (fanout=4)        0.512   stopwatch/M_state_q_FSM_FFd1_1
    SLICE_X14Y36.D       Tilo                  0.235   stopwatch/_n0037
                                                       stopwatch/_n0037<1>1
    SLICE_X16Y30.A3      net (fanout=15)       1.344   stopwatch/_n0037
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (1.593ns logic, 6.279ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  12.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_ctr_q_10 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.810ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.598 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_ctr_q_10 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   M_stopwatch_value[11]
                                                       stopwatch/M_ctr_q_10
    SLICE_X16Y30.B1      net (fanout=25)       1.693   M_stopwatch_value[10]
    SLICE_X16Y30.B       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_SW5
    SLICE_X16Y30.A5      net (fanout=1)        0.247   stopwatch/N132
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X16Y35.C1      net (fanout=14)       1.334   stopwatch/out2
    SLICE_X16Y35.C       Tilo                  0.255   M_stopwatch_value[5]
                                                       stopwatch/min/out5_SW15
    SLICE_X16Y35.D3      net (fanout=1)        0.487   stopwatch/N204
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n0039143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.810ns (1.862ns logic, 5.948ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X18Y31.B2      net (fanout=3)        1.199   stopwatch/M_tenth_ctr_q[5]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y32.A2      net (fanout=19)       1.337   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y32.A       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_9_o
                                                       stopwatch/min/out111
    SLICE_X10Y35.D1      net (fanout=9)        1.468   stopwatch/out11
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.831ns (1.591ns logic, 6.240ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  12.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_state_q_FSM_FFd2_1 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_state_q_FSM_FFd2_1 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.430   stopwatch/M_state_q_FSM_FFd2_2
                                                       stopwatch/M_state_q_FSM_FFd2_1
    SLICE_X14Y36.D3      net (fanout=4)        0.747   stopwatch/M_state_q_FSM_FFd2_1
    SLICE_X14Y36.D       Tilo                  0.235   stopwatch/_n0037
                                                       stopwatch/_n0037<1>1
    SLICE_X16Y30.A3      net (fanout=15)       1.344   stopwatch/_n0037
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X16Y35.C1      net (fanout=14)       1.334   stopwatch/out2
    SLICE_X16Y35.C       Tilo                  0.255   M_stopwatch_value[5]
                                                       stopwatch/min/out5_SW15
    SLICE_X16Y35.D3      net (fanout=1)        0.487   stopwatch/N204
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n0039143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (1.748ns logic, 6.099ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_ctr_q_10 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.786ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.598 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_ctr_q_10 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   M_stopwatch_value[11]
                                                       stopwatch/M_ctr_q_10
    SLICE_X16Y30.B1      net (fanout=25)       1.693   M_stopwatch_value[10]
    SLICE_X16Y30.B       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_SW5
    SLICE_X16Y30.A5      net (fanout=1)        0.247   stopwatch/N132
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y35.C4      net (fanout=14)       0.539   stopwatch/out2
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.786ns (1.842ns logic, 5.944ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  12.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_state_q_FSM_FFd2_1 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_state_q_FSM_FFd2_1 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.430   stopwatch/M_state_q_FSM_FFd2_2
                                                       stopwatch/M_state_q_FSM_FFd2_1
    SLICE_X14Y36.D3      net (fanout=4)        0.747   stopwatch/M_state_q_FSM_FFd2_1
    SLICE_X14Y36.D       Tilo                  0.235   stopwatch/_n0037
                                                       stopwatch/_n0037<1>1
    SLICE_X16Y30.A3      net (fanout=15)       1.344   stopwatch/_n0037
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X10Y35.C4      net (fanout=14)       0.539   stopwatch/out2
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (1.728ns logic, 6.095ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_ctr_q_10 (FF)
  Destination:          stopwatch/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.772ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.598 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_ctr_q_10 to stopwatch/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   M_stopwatch_value[11]
                                                       stopwatch/M_ctr_q_10
    SLICE_X16Y30.B1      net (fanout=25)       1.693   M_stopwatch_value[10]
    SLICE_X16Y30.B       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>5_SW5
    SLICE_X16Y30.A5      net (fanout=1)        0.247   stopwatch/N132
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y35.A3      net (fanout=14)       0.920   stopwatch/out2
    SLICE_X15Y35.A       Tilo                  0.259   stopwatch/M_ctr_q_4_1
                                                       stopwatch/min/out5_SW5
    SLICE_X15Y35.B6      net (fanout=1)        0.143   stopwatch/N189
    SLICE_X15Y35.B       Tilo                  0.259   stopwatch/M_ctr_q_4_1
                                                       stopwatch/Mmux__n00391
    SLICE_X16Y35.AX      net (fanout=1)        0.711   stopwatch/_n0039[10]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.772ns (1.871ns logic, 5.901ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  12.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_state_q_FSM_FFd2_1 (FF)
  Destination:          stopwatch/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.809ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_state_q_FSM_FFd2_1 to stopwatch/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.430   stopwatch/M_state_q_FSM_FFd2_2
                                                       stopwatch/M_state_q_FSM_FFd2_1
    SLICE_X14Y36.D3      net (fanout=4)        0.747   stopwatch/M_state_q_FSM_FFd2_1
    SLICE_X14Y36.D       Tilo                  0.235   stopwatch/_n0037
                                                       stopwatch/_n0037<1>1
    SLICE_X16Y30.A3      net (fanout=15)       1.344   stopwatch/_n0037
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y35.A3      net (fanout=14)       0.920   stopwatch/out2
    SLICE_X15Y35.A       Tilo                  0.259   stopwatch/M_ctr_q_4_1
                                                       stopwatch/min/out5_SW5
    SLICE_X15Y35.B6      net (fanout=1)        0.143   stopwatch/N189
    SLICE_X15Y35.B       Tilo                  0.259   stopwatch/M_ctr_q_4_1
                                                       stopwatch/Mmux__n00391
    SLICE_X16Y35.AX      net (fanout=1)        0.711   stopwatch/_n0039[10]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.809ns (1.757ns logic, 6.052ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_2 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.763ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_2 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_2
    SLICE_X18Y31.B3      net (fanout=3)        1.103   stopwatch/M_tenth_ctr_q[2]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X15Y32.A5      net (fanout=19)       0.795   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X15Y32.A       Tilo                  0.259   stopwatch/N16
                                                       stopwatch/min/secs[15]_GND_6_o_equal_10_o<15>11_1
    SLICE_X13Y35.A1      net (fanout=11)       1.802   stopwatch/secs[15]_GND_6_o_equal_10_o<15>11
    SLICE_X13Y35.A       Tilo                  0.259   stopwatch/min/N172
                                                       stopwatch/min/secs[15]_GND_6_o_equal_2_o<15>1
    SLICE_X10Y35.C2      net (fanout=5)        0.940   stopwatch/secs[15]_GND_6_o_equal_2_o
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (1.845ns logic, 5.918ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_5 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_5 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_5
    SLICE_X16Y30.D2      net (fanout=3)        1.197   stopwatch/M_tenth_ctr_q[5]
    SLICE_X16Y30.D       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1_1
    SLICE_X16Y30.A4      net (fanout=6)        0.529   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>11
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (1.605ns logic, 6.149ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  12.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_22 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_22 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.CMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_22
    SLICE_X15Y29.B1      net (fanout=3)        0.744   stopwatch/M_tenth_ctr_q[22]
    SLICE_X15Y29.B       Tilo                  0.259   stopwatch/M_tenth_ctr_q[12]
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2_1
    SLICE_X16Y30.A1      net (fanout=8)        0.968   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>21
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (1.610ns logic, 6.135ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  12.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_2 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_2 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.BMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_2
    SLICE_X18Y31.B3      net (fanout=3)        1.103   stopwatch/M_tenth_ctr_q[2]
    SLICE_X18Y31.B       Tilo                  0.235   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>51
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X13Y32.A2      net (fanout=19)       1.337   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o[22]
    SLICE_X13Y32.A       Tilo                  0.259   stopwatch/secs[15]_GND_6_o_equal_9_o
                                                       stopwatch/min/out111
    SLICE_X10Y35.D1      net (fanout=9)        1.468   stopwatch/out11
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (1.591ns logic, 6.144ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  12.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_21 (FF)
  Destination:          stopwatch/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.728ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.686 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_21 to stopwatch/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.DQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[21]
                                                       stopwatch/M_tenth_ctr_q_21
    SLICE_X16Y30.C4      net (fanout=3)        0.918   stopwatch/M_tenth_ctr_q[21]
    SLICE_X16Y30.C       Tilo                  0.255   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4_1
    SLICE_X16Y30.A2      net (fanout=8)        0.869   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>4
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X15Y33.A1      net (fanout=14)       1.517   stopwatch/out2
    SLICE_X15Y33.A       Tilo                  0.259   stopwatch/M_ctr_q_6_1
                                                       stopwatch/Mmux__n0039133
    SLICE_X16Y35.CX      net (fanout=1)        0.719   stopwatch/_n0039[8]
    SLICE_X16Y35.CLK     Tdick                 0.085   M_stopwatch_value[5]
                                                       stopwatch/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.728ns (1.518ns logic, 6.210ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  12.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_22 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_22 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.CMUX    Tshcko                0.518   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_22
    SLICE_X17Y30.C3      net (fanout=3)        0.821   stopwatch/M_tenth_ctr_q[22]
    SLICE_X17Y30.C       Tilo                  0.259   stopwatch/out212
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X15Y32.A2      net (fanout=17)       1.022   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>1
    SLICE_X15Y32.A       Tilo                  0.259   stopwatch/N16
                                                       stopwatch/min/secs[15]_GND_6_o_equal_10_o<15>11_1
    SLICE_X13Y35.A1      net (fanout=11)       1.802   stopwatch/secs[15]_GND_6_o_equal_10_o<15>11
    SLICE_X13Y35.A       Tilo                  0.259   stopwatch/min/N172
                                                       stopwatch/min/secs[15]_GND_6_o_equal_2_o<15>1
    SLICE_X10Y35.C2      net (fanout=5)        0.940   stopwatch/secs[15]_GND_6_o_equal_2_o
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.732ns (1.869ns logic, 5.863ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  12.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_10 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.706ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.686 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_10 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.CQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[12]
                                                       stopwatch/M_tenth_ctr_q_10
    SLICE_X16Y29.D2      net (fanout=3)        1.042   stopwatch/M_tenth_ctr_q[10]
    SLICE_X16Y29.D       Tilo                  0.254   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X15Y32.A3      net (fanout=17)       0.868   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X15Y32.A       Tilo                  0.259   stopwatch/N16
                                                       stopwatch/min/secs[15]_GND_6_o_equal_10_o<15>11_1
    SLICE_X13Y35.A1      net (fanout=11)       1.802   stopwatch/secs[15]_GND_6_o_equal_10_o<15>11
    SLICE_X13Y35.A       Tilo                  0.259   stopwatch/min/N172
                                                       stopwatch/min/secs[15]_GND_6_o_equal_2_o<15>1
    SLICE_X10Y35.C2      net (fanout=5)        0.940   stopwatch/secs[15]_GND_6_o_equal_2_o
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (1.776ns logic, 5.930ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  12.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_tenth_ctr_q_6 (FF)
  Destination:          stopwatch/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.686 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_tenth_ctr_q_6 to stopwatch/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.430   stopwatch/M_tenth_ctr_q[6]
                                                       stopwatch/M_tenth_ctr_q_6
    SLICE_X16Y29.D1      net (fanout=3)        1.034   stopwatch/M_tenth_ctr_q[6]
    SLICE_X16Y29.D       Tilo                  0.254   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
                                                       stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>3
    SLICE_X15Y32.A3      net (fanout=17)       0.868   stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2
    SLICE_X15Y32.A       Tilo                  0.259   stopwatch/N16
                                                       stopwatch/min/secs[15]_GND_6_o_equal_10_o<15>11_1
    SLICE_X13Y35.A1      net (fanout=11)       1.802   stopwatch/secs[15]_GND_6_o_equal_10_o<15>11
    SLICE_X13Y35.A       Tilo                  0.259   stopwatch/min/N172
                                                       stopwatch/min/secs[15]_GND_6_o_equal_2_o<15>1
    SLICE_X10Y35.C2      net (fanout=5)        0.940   stopwatch/secs[15]_GND_6_o_equal_2_o
    SLICE_X10Y35.C       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out5_SW7
    SLICE_X16Y35.B1      net (fanout=1)        1.278   stopwatch/N192
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n00392
                                                       stopwatch/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (1.776ns logic, 5.922ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  12.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               stopwatch/M_state_q_FSM_FFd1_1 (FF)
  Destination:          stopwatch/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.707ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: stopwatch/M_state_q_FSM_FFd1_1 to stopwatch/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.AQ      Tcko                  0.525   stopwatch/M_state_q_FSM_FFd1_2
                                                       stopwatch/M_state_q_FSM_FFd1_1
    SLICE_X14Y36.D4      net (fanout=4)        0.512   stopwatch/M_state_q_FSM_FFd1_1
    SLICE_X14Y36.D       Tilo                  0.235   stopwatch/_n0037
                                                       stopwatch/_n0037<1>1
    SLICE_X16Y30.A3      net (fanout=15)       1.344   stopwatch/_n0037
    SLICE_X16Y30.A       Tilo                  0.254   stopwatch/M_tenth_ctr_q_9_2
                                                       stopwatch/min/secs[15]_GND_6_o_equal_8_o<15>11
    SLICE_X10Y35.D2      net (fanout=9)        2.187   stopwatch/secs[15]_GND_6_o_equal_8_o<15>1
    SLICE_X10Y35.D       Tilo                  0.235   stopwatch/out2
                                                       stopwatch/min/out3
    SLICE_X16Y35.C1      net (fanout=14)       1.334   stopwatch/out2
    SLICE_X16Y35.C       Tilo                  0.255   M_stopwatch_value[5]
                                                       stopwatch/min/out5_SW15
    SLICE_X16Y35.D3      net (fanout=1)        0.487   stopwatch/N204
    SLICE_X16Y35.CLK     Tas                   0.339   M_stopwatch_value[5]
                                                       stopwatch/Mmux__n0039143
                                                       stopwatch/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (1.843ns logic, 5.864ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_button/M_sync_out/CLK
  Logical resource: start_stop_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: reset_button/M_sync_out/CLK
  Logical resource: reset_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_stopwatch_value[11]/CLK
  Logical resource: stopwatch/M_ctr_q_10/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_stopwatch_value[11]/CLK
  Logical resource: stopwatch/M_ctr_q_11/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_button/M_sync_out/CLK
  Logical resource: start_stop_button/sync/M_pipe_q_1/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_button/M_sync_out/CLK
  Logical resource: reset_button/sync/M_pipe_q_1/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_tenth_ctr_q[22]_PWR_6_o_equal_3_o<22>2/CLK
  Logical resource: stopwatch/M_tenth_ctr_q_13/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_tenth_ctr_q_9_2/CLK
  Logical resource: stopwatch/M_tenth_ctr_q_9_1/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_tenth_ctr_q_9_2/CLK
  Logical resource: stopwatch/M_tenth_ctr_q_9_2/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_stopwatch_value[5]/CLK
  Logical resource: stopwatch/M_ctr_q_4/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_stopwatch_value[5]/CLK
  Logical resource: stopwatch/M_ctr_q_3/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_stopwatch_value[5]/CLK
  Logical resource: stopwatch/M_ctr_q_6/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_stopwatch_value[5]/CLK
  Logical resource: stopwatch/M_ctr_q_5/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_state_q_FSM_FFd1_2/CLK
  Logical resource: stopwatch/M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_state_q_FSM_FFd1_2/CLK
  Logical resource: stopwatch/M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_state_q_FSM_FFd2/CLK
  Logical resource: stopwatch/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: stopwatch/M_state_q_FSM_FFd2/CLK
  Logical resource: stopwatch/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.183|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27108 paths, 0 nets, and 1058 connections

Design statistics:
   Minimum period:   8.183ns{1}   (Maximum frequency: 122.205MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 13 10:37:12 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



