
.. contents:: ğŸ“‘ Quick Navigation
   :depth: 2
   :local:


â­ **cheatsheet for PCIe Transactions and Behavior** (Transaction Layer focus, PCIe 3.0â€“6.0 era, valid ~2025â€“2026). Covers **TLP types**, **formats**, **routing**, **posted vs non-posted**, **ordering rules**, **flow control basics**, and key behavioral notes.

ğŸ“Œ 1. PCIe Layers Quick Reminder

- **Transaction Layer** â€” Generates / consumes **TLPs** (Transaction Layer Packets)  
- **Data Link Layer** â€” Adds sequence number + LCRC, ACK/NAK, replay buffer  
- **Physical Layer** â€” Encodes (8b/10b or 128b/130b), scrambling, LTSSM  

ğŸ“Œ 2. TLP Common Header (First DW â€“ 32 bits)

| Bits       | Field              | Meaning / Values                                                                 |
|------------|--------------------|----------------------------------------------------------------------------------|
| 31â€“29      | Fmt                | 000 = 3DW header, no data<br>001 = 4DW header, no data<br>010 = 3DW header + data<br>011 = 4DW header + data |
| 28â€“24      | Type               | See table below                                                                  |
| 23         | TC[2]              | Traffic Class (usually 0 in practice)                                            |
| 22         | â€”                  | Reserved                                                                         |
| 21         | TD                 | TLP Digest (ECRC) present?                                                       |
| 20         | EP                 | Poisoned (data corrupt)                                                          |
| 19â€“16      | Attr[3:0]          | No Snoop, Relaxed Ordering, Idempotent, etc.                                     |
| 15â€“10      | Length[9:0]        | Payload in DW (1â€“1023 = 4â€“4092 bytes; 0 = 1024 DW for data TLPs)                |
| 9â€“0        | â€”                  | Varies by Type                                                                   |

ğŸ“Œ 3. Main TLP Types & Formats

| TLP Type (Type[4:0]) | Fmt | Header DW | Payload? | Posted? | Completion? | Routing          | Typical Use / Behavior |
|----------------------|-----|-----------|----------|---------|-------------|------------------|------------------------|
| Memory Read Request  | 000 / 001 | 3 or 4    | No       | No      | Yes         | Address          | Requester â†’ Completer; wait for CplD / Cpl |
| Memory Write Request | 010 / 011 | 3 or 4    | Yes      | Yes     | No          | Address          | Posted â€“ fire & forget; no response |
| I/O Read / Write     | 000 / 010 | 3         | Optional | No / Yes| Yes / No    | Address          | Legacy â€“ ğŸ”´ ğŸ”´ avoid in new designs |
| Config Type 0 / 1 Read | 000   | 3         | No       | No      | Yes         | ID               | Enumeration / config space access |
| Config Type 0 / 1 Write| 010   | 3         | Yes      | No      | Yes         | ID               | â€” |
| Message (no data)    | 001   | 4         | No       | Yes     | No          | ID / Address / Implicit / Local | Int, PM, Error, Hot-Plug, Vendor |
| Message with data    | 011   | 4         | Yes      | Yes     | No          | â€”                | â€” |
| Completion (no data) | 000   | 3         | No       | â€”       | â€”           | ID               | Cpl (Successful / UR / CA) |
| Completion with data | 010   | 3         | Yes      | â€”       | â€”           | ID               | CplD â€“ carries read data |

â­ **Key notes**:
- **Posted** = no completion required (Memory Write, most Messages) â†’ higher performance, but no success confirmation
- **Non-Posted** = requires Completion (Reads, I/O/Config Writes) â†’ guarantees delivery & status
- **Maximum Payload Size (MPS)**: Negotiated (128â€“4096 bytes); larger requests split into multiple TLPs

ğŸ“Œ 4. Routing Methods

| Method         | Used by                              | How it works                                      | Typical path |
|----------------|--------------------------------------|---------------------------------------------------|--------------|
| **Address**    | Memory / I/O Requests                | Compare address against BARs / apertures          | Endpoint BAR match |
| **ID**         | Completions, Config, some Messages   | Bus:Dev:Func match (Requester ID or Completer ID) | Back to Requester |
| **Implicit**   | Some Messages (e.g. PM, Error)       | Fixed / broadcast rules                           | Root Complex or local link |
| **Local**      | Some vendor messages                 | Only current link                                 | â€” |

ğŸ“Œ 5. PCIe Ordering Rules (Simplified â€“ Relaxed Ordering = RO bit)

**Strict Ordering (RO=0) â€“ Default behavior**

| Can pass â†’       | Posted Req (MemWr) | Non-Posted Req | Completions |
|------------------|--------------------|----------------|-------------|
| Posted Req       | No                 | Yes (ğŸ”´ ğŸ”´ avoid deadlock) | Yes |
| Non-Posted Req   | No                 | No             | No  |
| Completion       | No                 | No             | No  |

**Relaxed Ordering (RO=1) â€“ Performance optimization (common for DMA)**

- Posted Requests **may** pass other Posted Requests
- Posted Requests **may** pass Non-Posted Requests (helps ğŸ”´ ğŸ”´ avoid head-of-line blocking)
- Completions still strongly ordered relative to each other

**x86 / ARM implications**:
- CPU reads block until completion â†’ strong ordering from CPU view
- Device DMA with RO=1 â†’ can overtake other writes â†’ higher BW, but requires careful driver design

âš™ï¸ 6. Completion Status (Cpl / CplD)

| Status Code | Meaning                     | When sent |
|-------------|-----------------------------|-----------|
| Successful  | 000                     | OK        |
| UR          | Unsupported Request     | ğŸ”´ ğŸ”´ Bad address / type |
| CA          | Completer Abort         | Internal error |
| CRS         | Configuration Request Retry | Config retry (hot-plug / enumeration) |

ğŸ“– 7. Flow Control Basics (Credit-based)

- **Posted / Non-Posted / Completion** â€” separate credit types
- **Header + Data** credits advertised via InitFC DLLPs
- Sender blocks when credits = 0 (no buffer space)
- Completions **never** blocked by FC (requester must have space)

ğŸ“š 8. Quick Reference: Behavior Gotchas

- **Memory Writes** â€” posted, no ack, can be dropped on error (use MSI/MSI-X for status)
- **Reads** â€” split transaction; timeout if no completion (~50â€“100 ms typical)
- **ECRC** (optional) â€” end-to-end CRC (beyond LCRC)
- **Poisoning** (EP=1) â€” data known ğŸ”´ ğŸ”´ bad, often propagated
- **Max Read Request Size** â€” 128â€“4096 B; larger split by requester
- **4 KiB boundary** â€” single TLP must not cross 4 KiB address boundary

**ğŸŸ¢ ğŸŸ¢ Best sources** for deep dive:
- PCIe Base Specification (PCI-SIG) â€” Ch. 2 (Transaction Layer)
- xillybus.com PCIe TLP tutorial (very practical)
- fpga4fun.com PCIe series

Use this when debugging TLP captures (e.g., with LeCroy / Teledyne analyzers) or writing low-level PCIe logic / drivers.

================================================================================

**Last updated:** January 2026

================================================================================

**Last updated:** January 2026

================================================================================

**Last updated:** January 2026
