# RTL Design ‚Äì 8-bit ALU

This directory contains the **Register Transfer Level (RTL)** implementation of an **8-bit Arithmetic Logic Unit (ALU)** along with its **testbench** and a **representative simulation waveform** used for functional verification.


## üìÅ Contents
rtl/

 - ALU_8bit.v                         # Verilog RTL implementation of the 8-bit ALU
 - ALU_8bit_TB.v                           # Testbench for functional verification
 - output_waveform.png                # Simulation waveform snapshot


##  ALU Description

The 8-bit ALU supports a variety of **arithmetic and logical operations**, selected using a control signal (`ALU_Sel`).  
The design is **synchronous**, operating with a clock and reset, and generates standard status flags.

### Supported Operations
- Addition
- Subtraction
- AND
- OR
- XOR
- NOT
- Increment
- Decrement
- Multiplication

### Status Flags
- **CarryOut** ‚Äì Indicates carry/borrow from arithmetic operations  
- **Zero** ‚Äì Set when the output is zero  
- **Sign** ‚Äì Indicates the sign of the result  
- **Overflow** ‚Äì Detects arithmetic overflow  

##  Module Interface

**Inputs**
- `clk` ‚Äì Clock signal
- `rst` ‚Äì Active-low reset
- `A [7:0]` ‚Äì Operand A
- `B [7:0]` ‚Äì Operand B
- `ALU_Sel [3:0]` ‚Äì Operation select

**Outputs**
- `ALU_Out [15:0]` ‚Äì ALU result
- `CarryOut` ‚Äì Carry/borrow flag
- `Zero` ‚Äì Zero flag
- `Sign` ‚Äì Sign flag
- `Overflow` ‚Äì Overflow flag


##  RTL Verification

The RTL was verified using a **Verilog testbench (`ALU_8bit_TB.v`)** that applies different input combinations and ALU control signals.  
Simulation was performed using **Icarus Verilog (iverilog)**, and signal behavior was analyzed using **GTKWave**.


##  Simulation Waveform

![ALU RTL Simulation Waveform](output_waveform.png)

##  Next Stage

This verified RTL serves as the input to the OpenLane RTL-to-GDSII flow, where the design is synthesized, placed, routed, and physically verified using Sky130 standard cells.


