"acxbrd": {
            "status": "inactive",
            "top": "confppa",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/acxbrd/trunk/confppa.vhd",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "artec_dongle_ii_fpga": {
            "status": "inactive",
            "top": "design_top_thincandbg",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/artec_dongle_ii_fpga/trunk/src/design_top/design_top_thincandbg.vhd",
            "CLOCK_DATA": {
                "Clock1": "sys_clk",
                "Clock2": "lclk",
                "Clock3": "ps_clk"
            }
        },
         "eus100lx_bram": {
            "status": "inactive",
            "top": "eus_100lx",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/eus100lx/trunk/fpga/bram/bram.vhd",
           "CLOCK_DATA": {
                "Clock1": "SDRCLKF"
            }
        },
        "eus100lx_distram": {
            "status": "inactive",
            "top": "eus_100lx",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/eus100lx/trunk/fpga/distram/distram.vhd",
           "CLOCK_DATA": {
                "Clock1": "SDRCLKF",
                "Clock2": "SCLK"
            }
        },
        "eus100lx_distram_be": {
            "status": "inactive",
            "top": "eus_100lx",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/eus100lx/trunk/fpga/distram_be/distram_be.vhd",
           "CLOCK_DATA": {
                "Clock1": "SDRCLKF",
                "Clock2": "SCLK"
            }
        },
        "eus100lx_ios": {
            "status": "inactive",
            "top": "eus_100lx",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/eus100lx/trunk/fpga/ios/ios.vhd",
           "CLOCK_DATA": {
                "Clock1": "SDRCLKF",
                "Clock2": "SCLK"
            }
        },
        "eus100lx_picoblaze": {
            "status": "inactive",
            "top": "eus_100lx",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/eus100lx/trunk/fpga/picoblaze/picoblaze.vhd",
           "CLOCK_DATA": {
                "Clock1": "SDRCLKF",
                "Clock2": "SCLK"
            }
        },
        "igor_mc": {
            "status": "inactive",
            "top": "toplevel",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/igor/trunk/processor/mc/toplevel.vhd",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "igor_pl": {
            "status": "inactive",
            "top": "toplevel",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/igor/trunk/processor/pl/toplevel.vhd",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
         "log_nal": {
            "status": "inactive",
            "top": "log_nal",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/log_nal/trunk/rtl/log_nal.vhd",
           "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "wb_clk_I"
            }
        },
        "openriscdevboard_cyc_or12_mini_top": {
            "status": "inactive",
            "top": "cyc_or12_mini_top",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/openriscdevboard/trunk/cyc2-openrisc/rtl/top/cyc_or12_mini_top.v",
           "CLOCK_DATA": {
                "Clock1": "sdram_clk",
                "Clock2": "spiClk",
                "Clock3": "SC_P_CLK"
            }
        },
        "openriscdevboard_cyc_or12_mini_top_sdCard": {
            "status": "inactive",
            "top": "cyc_or12_mini_top_sdCard",
            "top_rtl_file":  "RTL_Benchmark/VHDL/Cores/Prototype_Board/openriscdevboard/trunk/cyc2-openrisc/rtl/top/cyc_or12_mini_top_sdCard.v",
           "CLOCK_DATA": {
                "Clock1": "sdram_clk",
                "Clock2": "spiClk",
                "Clock3": "SC_P_CLK"
            }
        },
