\hypertarget{struct_d_m_a_m_u_x___mem_map}{}\doxysection{D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map Struct Reference}
\label{struct_d_m_a_m_u_x___mem_map}\index{DMAMUX\_MemMap@{DMAMUX\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a_m_u_x___mem_map_afba9e1d292878648fca1bb42c6ac45da}{C\+H\+C\+FG}} \mbox{[}4\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+M\+A\+M\+UX -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a_m_u_x___mem_map_afba9e1d292878648fca1bb42c6ac45da}\label{struct_d_m_a_m_u_x___mem_map_afba9e1d292878648fca1bb42c6ac45da}} 
\index{DMAMUX\_MemMap@{DMAMUX\_MemMap}!CHCFG@{CHCFG}}
\index{CHCFG@{CHCFG}!DMAMUX\_MemMap@{DMAMUX\_MemMap}}
\doxysubsubsection{\texorpdfstring{CHCFG}{CHCFG}}
{\footnotesize\ttfamily uint8\+\_\+t D\+M\+A\+M\+U\+X\+\_\+\+Mem\+Map\+::\+C\+H\+C\+FG\mbox{[}4\mbox{]}}

Channel Configuration register, array offset\+: 0x0, array step\+: 0x1 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
