Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr  7 14:12:13 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fsm_global_control_sets_placed.rpt
| Design       : fsm_global
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |              98 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            6 |
| Yes          | No                    | Yes                    |             308 |          110 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------+--------------------------------+------------------+----------------+
|          Clock Signal         |            Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------------------+--------------------------------+------------------+----------------+
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/counter32[3]_i_1_n_0     | reset_IBUF                     |                1 |              4 |
| ~CONT/SAMP/frame_num_reg[4]_0 |                                    | CONT/SAMP/frame_num[4]_i_2_n_0 |                3 |              5 |
|  clk_gen/inst/clk_100MHz      |                                    |                                |                5 |             12 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/memo1_address_reg[0][0]   | reset_IBUF                     |                5 |             14 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/memo2_address_reg[13][0]  |                                |                6 |             14 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf1_reg[0][0]   | reset_IBUF                     |                4 |             14 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf1r_reg[13][0] | reset_IBUF                     |                5 |             14 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf2_reg[0][0]   | reset_IBUF                     |                5 |             14 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf3r_reg[13][0] | reset_IBUF                     |                4 |             14 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/E[0]                     | reset_IBUF                     |                3 |             14 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf3_reg[0][0]   | reset_IBUF                     |                5 |             14 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/output_sample_reg[0][0]   | reset_IBUF                     |               13 |             16 |
|  CONT/SAMP/frame_num_reg[4]_0 | CONT/enable                        | reset_IBUF                     |                6 |             16 |
|  clk_gen/inst/clk_50MHz       |                                    | reset_IBUF                     |                8 |             17 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/address_buf0r_reg[0][0]  | reset_IBUF                     |                7 |             23 |
|  clk_gen/inst/clk_100MHz      | CONT/SAMP/Q[2]                     | reset_IBUF                     |                6 |             23 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/multiplicand1_reg[0][0]   | reset_IBUF                     |               12 |             32 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/read_buffer0_reg[0][0]    | reset_IBUF                     |               11 |             32 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/read_buffer1_reg[0][0]    | reset_IBUF                     |                9 |             32 |
|  clk_gen/inst/clk_100MHz      | CONT/FSM/E[0]                      | reset_IBUF                     |               14 |             32 |
|  clk_gen/inst/clk_100MHz      |                                    | reset_IBUF                     |               28 |             76 |
+-------------------------------+------------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     1 |
| 12     |                     1 |
| 14     |                     8 |
| 16+    |                    10 |
+--------+-----------------------+


