# All about Verilog

* Verilog is similar to C language more than comapare C++ and but not same.

* We can use .v, .sv, vl extension for file name of a verilog code, becasue iverilog compilor produced same output file during Synthesis may different.

* In place of:
``` {   } ```
here we use:
``` begin   end ```

