Analysis & Synthesis report for MCU_8051
Fri Nov 29 16:59:45 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated
 15. Source assignments for mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated
 16. Parameter Settings for User Entity Instance: mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: altpll0:inst5|altpll:altpll_component
 19. altsyncram Parameter Settings by Entity Instance
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U5"
 22. Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U1"
 23. Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U2"
 24. Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U1"
 25. Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s001bo_e:U1"
 26. Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0"
 27. Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 29 16:59:45 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MCU_8051                                        ;
; Top-level Entity Name              ; MCU_8051                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,349                                           ;
;     Total combinational functions  ; 1,262                                           ;
;     Dedicated logic registers      ; 417                                             ;
; Total registers                    ; 417                                             ;
; Total pins                         ; 4                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 67,584                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MCU_8051           ; MCU_8051           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+
; ../mcu/mdecoder.vhd              ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/mcu/mdecoder.vhd                     ;         ;
; ../mcu/mcu_core.vhd              ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/mcu/mcu_core.vhd                     ;         ;
; ../mcu/m8051wrap.vhd             ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/mcu/m8051wrap.vhd                    ;         ;
; ../m8051/m8051.vhd               ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m8051.vhd                      ;         ;
; ../m8051/m3s041bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s041bo.vhd                   ;         ;
; ../m8051/m3s040bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s040bo.vhd                   ;         ;
; ../m8051/m3s039bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s039bo.vhd                   ;         ;
; ../m8051/m3s035bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s035bo.vhd                   ;         ;
; ../m8051/m3s034bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s034bo.vhd                   ;         ;
; ../m8051/m3s033bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s033bo.vhd                   ;         ;
; ../m8051/m3s032bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s032bo.vhd                   ;         ;
; ../m8051/m3s031bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s031bo.vhd                   ;         ;
; ../m8051/m3s030bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s030bo.vhd                   ;         ;
; ../m8051/m3s029bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s029bo.vhd                   ;         ;
; ../m8051/m3s028bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s028bo.vhd                   ;         ;
; ../m8051/m3s027bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s027bo.vhd                   ;         ;
; ../m8051/m3s025bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s025bo.vhd                   ;         ;
; ../m8051/m3s024bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s024bo.vhd                   ;         ;
; ../m8051/m3s023bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s023bo.vhd                   ;         ;
; ../m8051/m3s022bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s022bo.vhd                   ;         ;
; ../m8051/m3s020bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s020bo.vhd                   ;         ;
; ../m8051/m3s019bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s019bo.vhd                   ;         ;
; ../m8051/m3s018bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s018bo.vhd                   ;         ;
; ../m8051/m3s016bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s016bo.vhd                   ;         ;
; ../m8051/m3s015bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s015bo.vhd                   ;         ;
; ../m8051/m3s014bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s014bo.vhd                   ;         ;
; ../m8051/m3s013bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s013bo.vhd                   ;         ;
; ../m8051/m3s011bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s011bo.vhd                   ;         ;
; ../m8051/m3s010bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s010bo.vhd                   ;         ;
; ../m8051/m3s009bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s009bo.vhd                   ;         ;
; ../m8051/m3s008bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s008bo.vhd                   ;         ;
; ../m8051/m3s007bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s007bo.vhd                   ;         ;
; ../m8051/m3s006bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s006bo.vhd                   ;         ;
; ../m8051/m3s005bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s005bo.vhd                   ;         ;
; ../m8051/m3s004bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s004bo.vhd                   ;         ;
; ../m8051/m3s003bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s003bo.vhd                   ;         ;
; ../m8051/m3s002bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s002bo.vhd                   ;         ;
; ../m8051/m3s001bo.vhd            ; yes             ; User VHDL File                     ; D:/VHDL/11_29_ex058_MCU_8051/m8051/m3s001bo.vhd                   ;         ;
; ../MEGAWIZRD/RAM256x8.vhd        ; yes             ; User Wizard-Generated File         ; D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd               ;         ;
; ../MEGAWIZRD/R0M8192x8.vhd       ; yes             ; User Wizard-Generated File         ; D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd              ;         ;
; ../MEGAWIZRD/altpll0.vhd         ; yes             ; User Wizard-Generated File         ; D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd                ;         ;
; ../MEGAWIZRD/MCU_8051.bdf        ; yes             ; User Block Diagram/Schematic File  ; D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/MCU_8051.bdf               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_la81.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_la81.tdf      ;         ;
; db/decode_1oa.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/VHDL/11_29_ex058_MCU_8051/profject/db/decode_1oa.tdf           ;         ;
; db/mux_hib.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/VHDL/11_29_ex058_MCU_8051/profject/db/mux_hib.tdf              ;         ;
; db/altsyncram_gra1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/VHDL/11_29_ex058_MCU_8051/profject/db/altsyncram_gra1.tdf      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/vhdlfile/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimated Total logic elements              ; 1,349                          ;
;                                             ;                                ;
; Total combinational functions               ; 1262                           ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 853                            ;
;     -- 3 input functions                    ; 247                            ;
;     -- <=2 input functions                  ; 162                            ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 1255                           ;
;     -- arithmetic mode                      ; 7                              ;
;                                             ;                                ;
; Total registers                             ; 417                            ;
;     -- Dedicated logic registers            ; 417                            ;
;     -- I/O registers                        ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 4                              ;
; Total memory bits                           ; 67584                          ;
; Embedded Multiplier 9-bit elements          ; 0                              ;
; Total PLLs                                  ; 1                              ;
;     -- PLLs                                 ; 1                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; mcu_core:inst|m8051wrap:U0|NX2 ;
; Maximum fan-out                             ; 274                            ;
; Total fan-out                               ; 6266                           ;
; Average fan-out                             ; 3.67                           ;
+---------------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
; |MCU_8051                                    ; 1262 (1)          ; 417 (0)      ; 67584       ; 0            ; 0       ; 0         ; 4    ; 0            ; |MCU_8051                                                                                                ; work         ;
;    |altpll0:inst5|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|altpll0:inst5                                                                                  ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|altpll0:inst5|altpll:altpll_component                                                          ; work         ;
;    |mcu_core:inst|                           ; 1261 (0)          ; 417 (0)      ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst                                                                                  ; work         ;
;       |R0M8192x8:prg_ram|                    ; 0 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|R0M8192x8:prg_ram                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_la81:auto_generated| ; 0 (0)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated ; work         ;
;       |RAM256x8:sfr_ram|                     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|RAM256x8:sfr_ram                                                                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component                                 ; work         ;
;             |altsyncram_gra1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated  ; work         ;
;       |m8051wrap:U0|                         ; 1261 (1)          ; 416 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0                                                                     ; work         ;
;          |m8051:U0|                          ; 1260 (22)         ; 416 (10)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0                                                            ; work         ;
;             |m3s001bo_e:U1|                  ; 13 (13)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s001bo_e:U1                                              ; work         ;
;             |m3s003bo_e:U2|                  ; 118 (80)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2                                              ; work         ;
;                |m3s002bo_e:U1|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U1                                ; work         ;
;                |m3s002bo_e:U2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U2                                ; work         ;
;                |m3s002bo_e:U3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U3                                ; work         ;
;                |m3s002bo_e:U4|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U4                                ; work         ;
;                |m3s002bo_e:U5|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U5                                ; work         ;
;                |m3s002bo_e:U6|               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U6                                ; work         ;
;                |m3s002bo_e:U7|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U7                                ; work         ;
;                |m3s002bo_e:U8|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U8                                ; work         ;
;                |m3s041bo_e:U10|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s041bo_e:U10                               ; work         ;
;                |m3s041bo_e:U9|               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s041bo_e:U9                                ; work         ;
;             |m3s004bo_e:U3|                  ; 153 (36)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3                                              ; work         ;
;                |m3s022bo_e:U1|               ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s022bo_e:U1                                ; work         ;
;                |m3s024bo_e:U2|               ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s024bo_e:U2                                ; work         ;
;                |m3s032bo_e:U4|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s032bo_e:U4                                ; work         ;
;                |m3s033bo_e:U3|               ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s033bo_e:U3                                ; work         ;
;                |m3s034bo_e:U5|               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s034bo_e:U5                                ; work         ;
;                |m3s035bo_e:U6|               ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s035bo_e:U6                                ; work         ;
;             |m3s005bo_e:U4|                  ; 67 (67)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s005bo_e:U4                                              ; work         ;
;             |m3s006bo_e:U5|                  ; 42 (42)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s006bo_e:U5                                              ; work         ;
;             |m3s007bo_e:U6|                  ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s007bo_e:U6                                              ; work         ;
;             |m3s008bo_e:U7|                  ; 232 (190)         ; 40 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7                                              ; work         ;
;                |m3s009bo_e:U1|               ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|m3s009bo_e:U1                                ; work         ;
;                |m3s039bo_e:U2|               ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|m3s039bo_e:U2                                ; work         ;
;             |m3s010bo_e:U8|                  ; 192 (151)         ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8                                              ; work         ;
;                |m3s011bo_e:U1|               ; 41 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1                                ; work         ;
;                   |m3s027bo_e:U1|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U1                  ; work         ;
;                   |m3s027bo_e:U2|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U2                  ; work         ;
;                   |m3s027bo_e:U3|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U3                  ; work         ;
;                   |m3s027bo_e:U4|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U4                  ; work         ;
;             |m3s015bo_e:U9|                  ; 123 (40)          ; 51 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9                                              ; work         ;
;                |m3s016bo_e:U1|               ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U1                                ; work         ;
;                |m3s016bo_e:U2|               ; 15 (15)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U2                                ; work         ;
;                |m3s016bo_e:U3|               ; 25 (25)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U3                                ; work         ;
;                |m3s016bo_e:U4|               ; 27 (27)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U4                                ; work         ;
;             |m3s018bo_e:U10|                 ; 45 (45)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10                                             ; work         ;
;             |m3s019bo_e:U11|                 ; 40 (40)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s019bo_e:U11                                             ; work         ;
;             |m3s020bo_e:U12|                 ; 60 (37)           ; 33 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12                                             ; work         ;
;                |m3s014bo_e:U1|               ; 23 (23)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12|m3s014bo_e:U1                               ; work         ;
;             |m3s023bo_e:U13|                 ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s023bo_e:U13                                             ; work         ;
;             |m3s025bo_e:U14|                 ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s025bo_e:U14                                             ; work         ;
;             |m3s028bo_e:U15|                 ; 117 (86)          ; 75 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15                                             ; work         ;
;                |m3s029bo_e:U1|               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U1                               ; work         ;
;                |m3s029bo_e:U2|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U2                               ; work         ;
;                |m3s029bo_e:U3|               ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U3                               ; work         ;
;                |m3s029bo_e:U4|               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U4                               ; work         ;
;                |m3s029bo_e:U5|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U5                               ; work         ;
;                |m3s029bo_e:U6|               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U6                               ; work         ;
;                |m3s029bo_e:U7|               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U7                               ; work         ;
;                |m3s029bo_e:U8|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U8                               ; work         ;
;                |m3s030bo_e:U9|               ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s030bo_e:U9                               ; work         ;
;                |m3s031bo_e:U10|              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s031bo_e:U10                              ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------+
; mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 8192         ; 8            ; --           ; --           ; 65536 ; soc_design.hex ;
; mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048  ; None           ;
+-----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MCU_8051|mcu_core:inst|R0M8192x8:prg_ram ; D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/R0M8192x8.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MCU_8051|mcu_core:inst|RAM256x8:sfr_ram  ; D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/RAM256x8.vhd  ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |MCU_8051|altpll0:inst5                   ; D:/VHDL/11_29_ex058_MCU_8051/MEGAWIZRD/altpll0.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+-----------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                     ;
+-----------------------------------------------------------------+------------------------------------------------------------------------+
; mcu_core:inst|m8051wrap:U0|m8051:U0|DLMSTQ[0,1]                 ; Stuck at VCC due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|LDI_IN[1..3] ; Stuck at VCC due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|LDI_IN[4,5]  ; Stuck at GND due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|LDI_IN[6,7]  ; Stuck at VCC due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|LCI_IN[0..7] ; Stuck at GND due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|LAI_IN[0..7] ; Stuck at GND due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|INT0PIN       ; Merged with mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|INT1PIN  ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|INT1          ; Merged with mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|Q9       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|Q7            ; Merged with mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|Q9       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|INT0          ; Merged with mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|Q9       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|Q8            ; Merged with mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|OLD_INT1 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|Q10           ; Merged with mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|OLD_INT1 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|OLD_INT0      ; Merged with mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|OLD_INT1 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|Q9            ; Stuck at GND due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|OLD_INT1      ; Stuck at GND due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|LBI_IN[0..7] ; Stuck at GND due to stuck port data_in                                 ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s005bo_e:U4|ACLDAT[8]     ; Lost fanout                                                            ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|CKMASK       ; Stuck at GND due to stuck port data_in                                 ;
; Total Number of Removed Registers = 44                          ;                                                                        ;
+-----------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 417   ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 151   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 366   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT3_SFR[1] ; 2       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|CLEAR                       ; 146     ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|SEL_DIRADDR   ; 9       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s001bo_e:U1|LCYC          ; 11      ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT3_SFR[7] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT2_SFR[7] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT1_SFR[7] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[7] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT3_SFR[5] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT2_SFR[5] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT1_SFR[5] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[5] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT3_SFR[6] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT2_SFR[6] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT1_SFR[6] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[6] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT3_SFR[4] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT2_SFR[4] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT1_SFR[4] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[4] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT3_SFR[3] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT2_SFR[3] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT1_SFR[3] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[3] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT3_SFR[2] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT2_SFR[2] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT1_SFR[2] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[2] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT2_SFR[1] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT1_SFR[1] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[1] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT2_SFR[0] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT3_SFR[0] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT1_SFR[0] ; 1       ;
; mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[0] ; 1       ;
; Total number of inverted registers = 35                         ;         ;
+-----------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|L_SCON[7]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|Q8                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|TXLASTBIT             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s005bo_e:U4|BREG[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U6|LQ      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U3|LQ      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s005bo_e:U4|ACLDAT[5]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12|L_PCON[1]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12|PSWDAT[3]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s019bo_e:U11|L_IE[4]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s019bo_e:U11|L_IP[5]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12|L_MSIZ[3]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|SBUF[4]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|LTCON2                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|LTMOD[0]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|DPL[6]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|DPH[0]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|PROGRAM_ADDR[8]        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s030bo_e:U9|DAT[6]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|SEL_INDADDR            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|SEL_11BIT_ADDR         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|PROGRAM_ADDR[6]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|RAMDI[1]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|RAMDI[4]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12|m3s014bo_e:U1|L_SP[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|L_PROGRAM_COUNT[13]    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U4|LCT[3]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U2|LCT[6]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U1|LCT[2]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s005bo_e:U4|L_ACCDAT[1]            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U3|LCT[7]   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s006bo_e:U5|TMPDAT[4]              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s006bo_e:U5|TMPDAT[2]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|L_PROGRAM_COUNT[9]     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s005bo_e:U4|L_ACCDAT[4]            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|L_PROGRAM_COUNT[7]     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|L_PROGRAM_COUNT[4]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10|PORT0_SFR[6]          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|Mux5                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|IROMD[5]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|DPTR_DATA[1]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s019bo_e:U11|IACK[0]               ;
; 35:1               ; 7 bits    ; 161 LEs       ; 112 LEs              ; 49 LEs                 ; No         ; |MCU_8051|mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|RDAT[1]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; soc_design.hex       ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_la81      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_gra1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst5|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Signed Integer         ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Signed Integer         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 2                                                               ;
; Entity Instance                           ; mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                             ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                               ;
;     -- NUMWORDS_A                         ; 256                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 1                                                               ;
;     -- NUMWORDS_B                         ; 1                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; altpll0:inst5|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U5"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U1"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U2" ;
+-------+-------+----------+------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                          ;
+-------+-------+----------+------------------------------------------------------------------+
; mode0 ; Input ; Info     ; Stuck at GND                                                     ;
+-------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U1" ;
+-------+-------+----------+------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                          ;
+-------+-------+----------+------------------------------------------------------------------+
; mode0 ; Input ; Info     ; Stuck at GND                                                     ;
+-------+-------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s001bo_e:U1"                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cyc[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0|m8051:U0"                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; nmwe     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dlm      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; npsen    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nalen    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nsfrwe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nsfroe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xoff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ob       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; od[5..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; od[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ae       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; be       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ce       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; de       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nea      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nesfr    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alei     ; Input  ; Info     ; Stuck at GND                                                                        ;
; psei     ; Input  ; Info     ; Stuck at GND                                                                        ;
; ci       ; Input  ; Info     ; Stuck at GND                                                                        ;
; di[7..6] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; di[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcu_core:inst|m8051wrap:U0"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ipm_nmoe      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ipm_a[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; idm_nfoe      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; edm_a[15..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 29 16:59:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MCU_8051 -c MCU_8051
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/mdecoder.vhd
    Info (12022): Found design unit 1: mdecoder-rtl
    Info (12023): Found entity 1: mdecoder
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/mcu_core.vhd
    Info (12022): Found design unit 1: mcu_core-rtl
    Info (12023): Found entity 1: mcu_core
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/mcu/m8051wrap.vhd
    Info (12022): Found design unit 1: m8051wrap-rtl
    Info (12023): Found entity 1: m8051wrap
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m8051.vhd
    Info (12022): Found design unit 1: m8051-m8051_rtl
    Info (12023): Found entity 1: m8051
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s041bo.vhd
    Info (12022): Found design unit 1: m3s041bo_e-m3s041bo_rtl
    Info (12023): Found entity 1: m3s041bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s040bo.vhd
    Info (12022): Found design unit 1: m3s040bo_e-m3s040bo_rtl
    Info (12023): Found entity 1: m3s040bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s039bo.vhd
    Info (12022): Found design unit 1: m3s039bo_e-m3s039bo_rtl
    Info (12023): Found entity 1: m3s039bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s035bo.vhd
    Info (12022): Found design unit 1: m3s035bo_e-m3s035bo_rtl
    Info (12023): Found entity 1: m3s035bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s034bo.vhd
    Info (12022): Found design unit 1: m3s034bo_e-m3s034bo_rtl
    Info (12023): Found entity 1: m3s034bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s033bo.vhd
    Info (12022): Found design unit 1: m3s033bo_e-m3s033bo_rtl
    Info (12023): Found entity 1: m3s033bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s032bo.vhd
    Info (12022): Found design unit 1: m3s032bo_e-m3s032bo_rtl
    Info (12023): Found entity 1: m3s032bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s031bo.vhd
    Info (12022): Found design unit 1: m3s031bo_e-m3s031bo_rtl
    Info (12023): Found entity 1: m3s031bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s030bo.vhd
    Info (12022): Found design unit 1: m3s030bo_e-m3s030bo_rtl
    Info (12023): Found entity 1: m3s030bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s029bo.vhd
    Info (12022): Found design unit 1: m3s029bo_e-m3s029bo_rtl
    Info (12023): Found entity 1: m3s029bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s028bo.vhd
    Info (12022): Found design unit 1: m3s028bo_e-m3s028bo_rtl
    Info (12023): Found entity 1: m3s028bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s027bo.vhd
    Info (12022): Found design unit 1: m3s027bo_e-m3s027bo_rtl
    Info (12023): Found entity 1: m3s027bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s025bo.vhd
    Info (12022): Found design unit 1: m3s025bo_e-m3s025bo_rtl
    Info (12023): Found entity 1: m3s025bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s024bo.vhd
    Info (12022): Found design unit 1: m3s024bo_e-m3s024bo_rtl
    Info (12023): Found entity 1: m3s024bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s023bo.vhd
    Info (12022): Found design unit 1: m3s023bo_e-m3s023bo_rtl
    Info (12023): Found entity 1: m3s023bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s022bo.vhd
    Info (12022): Found design unit 1: m3s022bo_e-m3s022bo_rtl
    Info (12023): Found entity 1: m3s022bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s020bo.vhd
    Info (12022): Found design unit 1: m3s020bo_e-m3s020bo_rtl
    Info (12023): Found entity 1: m3s020bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s019bo.vhd
    Info (12022): Found design unit 1: m3s019bo_e-m3s019bo_rtl
    Info (12023): Found entity 1: m3s019bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s018bo.vhd
    Info (12022): Found design unit 1: m3s018bo_e-m3s018bo_rtl
    Info (12023): Found entity 1: m3s018bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s016bo.vhd
    Info (12022): Found design unit 1: m3s016bo_e-m3s016bo_rtl
    Info (12023): Found entity 1: m3s016bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s015bo.vhd
    Info (12022): Found design unit 1: m3s015bo_e-m3s015bo_rtl
    Info (12023): Found entity 1: m3s015bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s014bo.vhd
    Info (12022): Found design unit 1: m3s014bo_e-m3s014bo_rtl
    Info (12023): Found entity 1: m3s014bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s013bo.vhd
    Info (12022): Found design unit 1: m3s013bo_e-m3s013bo_rtl
    Info (12023): Found entity 1: m3s013bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s011bo.vhd
    Info (12022): Found design unit 1: m3s011bo_e-m3s011bo_rtl
    Info (12023): Found entity 1: m3s011bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s010bo.vhd
    Info (12022): Found design unit 1: m3s010bo_e-m3s010bo_rtl
    Info (12023): Found entity 1: m3s010bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s009bo.vhd
    Info (12022): Found design unit 1: m3s009bo_e-m3s009bo_rtl
    Info (12023): Found entity 1: m3s009bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s008bo.vhd
    Info (12022): Found design unit 1: m3s008bo_e-m3s008bo_rtl
    Info (12023): Found entity 1: m3s008bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s007bo.vhd
    Info (12022): Found design unit 1: m3s007bo_e-m3s007bo_rtl
    Info (12023): Found entity 1: m3s007bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s006bo.vhd
    Info (12022): Found design unit 1: m3s006bo_e-m3s006bo_rtl
    Info (12023): Found entity 1: m3s006bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s005bo.vhd
    Info (12022): Found design unit 1: m3s005bo_e-m3s005bo_rtl
    Info (12023): Found entity 1: m3s005bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s004bo.vhd
    Info (12022): Found design unit 1: m3s004bo_e-m3s004bo_rtl
    Info (12023): Found entity 1: m3s004bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s003bo.vhd
    Info (12022): Found design unit 1: m3s003bo_e-m3s003bo_rtl
    Info (12023): Found entity 1: m3s003bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s002bo.vhd
    Info (12022): Found design unit 1: m3s002bo_e-m3s002bo_rtl
    Info (12023): Found entity 1: m3s002bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/m8051/m3s001bo.vhd
    Info (12022): Found design unit 1: m3s001bo_e-m3s001bo_rtl
    Info (12023): Found entity 1: m3s001bo_e
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/ram256x8.vhd
    Info (12022): Found design unit 1: ram256x8-SYN
    Info (12023): Found entity 1: RAM256x8
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/r0m8192x8.vhd
    Info (12022): Found design unit 1: r0m8192x8-SYN
    Info (12023): Found entity 1: R0M8192x8
Info (12021): Found 2 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12021): Found 1 design units, including 1 entities, in source file /vhdl/11_29_ex058_mcu_8051/megawizrd/mcu_8051.bdf
    Info (12023): Found entity 1: MCU_8051
Info (12127): Elaborating entity "MCU_8051" for the top level hierarchy
Info (12128): Elaborating entity "mcu_core" for hierarchy "mcu_core:inst"
Warning (10036): Verilog HDL or VHDL warning at mcu_core.vhd(126): object "ipm_nmoe" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mcu_core.vhd(130): object "idm_nfoe" assigned a value but never read
Info (12128): Elaborating entity "m8051wrap" for hierarchy "mcu_core:inst|m8051wrap:U0"
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(98): object "NMWE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(99): object "DLM" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(101): object "NPSEN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(102): object "NALEN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(105): object "NSFRWE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(106): object "NSFROE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(108): object "XOFF" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(110): object "OB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(113): object "AE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(114): object "BE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(115): object "CE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at m8051wrap.vhd(116): object "DE" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at m8051wrap.vhd(128): used implicit default value for signal "BI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "m8051" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0"
Info (12128): Elaborating entity "m3s001bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s001bo_e:U1"
Info (12128): Elaborating entity "m3s003bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2"
Info (12128): Elaborating entity "m3s002bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s002bo_e:U1"
Info (12128): Elaborating entity "m3s041bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s003bo_e:U2|m3s041bo_e:U9"
Info (12128): Elaborating entity "m3s004bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3"
Info (12128): Elaborating entity "m3s022bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s022bo_e:U1"
Info (12128): Elaborating entity "m3s024bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s024bo_e:U2"
Info (12128): Elaborating entity "m3s033bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s033bo_e:U3"
Info (12128): Elaborating entity "m3s032bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s032bo_e:U4"
Info (12128): Elaborating entity "m3s034bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s034bo_e:U5"
Info (12128): Elaborating entity "m3s035bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s004bo_e:U3|m3s035bo_e:U6"
Info (12128): Elaborating entity "m3s005bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s005bo_e:U4"
Info (12128): Elaborating entity "m3s006bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s006bo_e:U5"
Info (12128): Elaborating entity "m3s007bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s007bo_e:U6"
Info (12128): Elaborating entity "m3s008bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7"
Info (12128): Elaborating entity "m3s009bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|m3s009bo_e:U1"
Info (12128): Elaborating entity "m3s039bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s008bo_e:U7|m3s039bo_e:U2"
Info (12128): Elaborating entity "m3s010bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8"
Info (12128): Elaborating entity "m3s011bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1"
Info (12128): Elaborating entity "m3s027bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s027bo_e:U1"
Info (12128): Elaborating entity "m3s040bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s011bo_e:U1|m3s040bo_e:U5"
Info (12128): Elaborating entity "m3s013bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s010bo_e:U8|m3s013bo_e:U2"
Info (12128): Elaborating entity "m3s015bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9"
Info (12128): Elaborating entity "m3s016bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s015bo_e:U9|m3s016bo_e:U1"
Info (12128): Elaborating entity "m3s018bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s018bo_e:U10"
Info (12128): Elaborating entity "m3s019bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s019bo_e:U11"
Info (12128): Elaborating entity "m3s020bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12"
Info (12128): Elaborating entity "m3s014bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s020bo_e:U12|m3s014bo_e:U1"
Info (12128): Elaborating entity "m3s023bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s023bo_e:U13"
Info (12128): Elaborating entity "m3s025bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s025bo_e:U14"
Info (12128): Elaborating entity "m3s028bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15"
Info (12128): Elaborating entity "m3s029bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s029bo_e:U1"
Info (12128): Elaborating entity "m3s030bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s030bo_e:U9"
Info (12128): Elaborating entity "m3s031bo_e" for hierarchy "mcu_core:inst|m8051wrap:U0|m8051:U0|m3s028bo_e:U15|m3s031bo_e:U10"
Info (12128): Elaborating entity "R0M8192x8" for hierarchy "mcu_core:inst|R0M8192x8:prg_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "soc_design.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_la81.tdf
    Info (12023): Found entity 1: altsyncram_la81
Info (12128): Elaborating entity "altsyncram_la81" for hierarchy "mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|decode_1oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "mcu_core:inst|R0M8192x8:prg_ram|altsyncram:altsyncram_component|altsyncram_la81:auto_generated|mux_hib:mux2"
Info (12128): Elaborating entity "RAM256x8" for hierarchy "mcu_core:inst|RAM256x8:sfr_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf
    Info (12023): Found entity 1: altsyncram_gra1
Info (12128): Elaborating entity "altsyncram_gra1" for hierarchy "mcu_core:inst|RAM256x8:sfr_ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated"
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst5"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst5|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst5|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst5|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1448 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1419 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4690 megabytes
    Info: Processing ended: Fri Nov 29 16:59:45 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


