Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Sun Oct 30 17:54:03 2016
| Host             : jorge-pc running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file /home/jorge/Documents/1Proyectos_TesisdeGraduacion/FPGA_FLOW/FPU_SiRPA_V1_V2/FPU2_POWER_SINGLE.pwr -name power_3
| Design           : FPU_Interface2
| Device           : xc7a100tcsg324-1
| Design State     : synthesized
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.171 |
| Dynamic (W)              | 0.079 |
| Device Static (W)        | 0.091 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.2  |
| Junction Temperature (C) | 25.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.016 |        3 |       --- |             --- |
| Slice Logic    |     0.013 |     4601 |       --- |             --- |
|   LUT as Logic |     0.011 |     1884 |     63400 |            2.97 |
|   CARRY4       |     0.002 |      198 |     15850 |            1.25 |
|   Register     |    <0.001 |     2154 |    126800 |            1.70 |
|   Others       |     0.000 |       52 |       --- |             --- |
| Signals        |     0.018 |     4134 |       --- |             --- |
| DSPs           |     0.010 |       12 |       240 |            5.00 |
| I/O            |     0.023 |      208 |       210 |           99.05 |
| Static Power   |     0.091 |          |           |                 |
| Total          |     0.171 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.073 |       0.057 |      0.015 |
| Vccaux    |       1.800 |     0.020 |       0.002 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.014 |       0.010 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| FPU_Interface2               |     0.079 |
|   FPADDSUB                   |     0.017 |
|     EXP_STAGE_DMP            |    <0.001 |
|     EXP_STAGE_DmP            |    <0.001 |
|     EXP_STAGE_FLAGS          |    <0.001 |
|     FRMT_STAGE_DATAOUT       |     0.001 |
|     FRMT_STAGE_FLAGS         |    <0.001 |
|     INPUT_STAGE_FLAGS        |    <0.001 |
|     INPUT_STAGE_OPERANDX     |    <0.001 |
|     INPUT_STAGE_OPERANDY     |    <0.001 |
|     Magnitude_Comparator     |    <0.001 |
|     MuxXY                    |    <0.001 |
|     NRM_STAGE_DMP_exp        |    <0.001 |
|     NRM_STAGE_FLAGS          |    <0.001 |
|     NRM_STAGE_Raw_mant       |     0.004 |
|     Ready_reg                |    <0.001 |
|     SFT2FRMT_STAGE_FLAGS     |    <0.001 |
|     SFT2FRMT_STAGE_VARS      |    <0.001 |
|     SGF_STAGE_DMP            |    <0.001 |
|     SGF_STAGE_DmP_mant       |    <0.001 |
|     SGF_STAGE_FLAGS          |    <0.001 |
|     SHT1_STAGE_DMP           |    <0.001 |
|     SHT1_STAGE_DmP_mant      |    <0.001 |
|     SHT1_STAGE_FLAGS         |    <0.001 |
|     SHT1_STAGE_sft_amount    |    <0.001 |
|     SHT2_SHIFT_DATA          |     0.002 |
|     SHT2_STAGE_DMP           |    <0.001 |
|     SHT2_STAGE_FLAGS         |    <0.001 |
|     SHT2_STAGE_SHFTVARS1     |     0.001 |
|     SHT2_STAGE_SHFTVARS2     |    <0.001 |
|     inst_FRMT_STAGE          |    <0.001 |
|       Exp_Mux                |    <0.001 |
|     inst_FSM_INPUT_ENABLE    |    <0.001 |
|     inst_ShiftRegister       |    <0.001 |
|     result_sign_bit          |    <0.001 |
|   FPMULT                     |     0.026 |
|     Adder_M                  |    <0.001 |
|       A_operation            |    <0.001 |
|       Add_Subt_Result        |    <0.001 |
|       Add_overflow_Result    |    <0.001 |
|     Barrel_Shifter_module    |    <0.001 |
|       Output_Reg             |    <0.001 |
|     Exp_module               |    <0.001 |
|       Oflow_A_m              |    <0.001 |
|       Underflow_m            |    <0.001 |
|       exp_add_subt_m         |    <0.001 |
|       exp_result_m           |    <0.001 |
|     FS_Module                |     0.001 |
|     Operands_load_reg        |     0.002 |
|       XMRegister             |    <0.001 |
|       YMRegister             |    <0.001 |
|     Sel_A                    |    <0.001 |
|     Sel_B                    |    <0.001 |
|     Sel_C                    |    <0.001 |
|     Sgf_operation            |     0.020 |
|       GEN2.A_operation       |    <0.001 |
|       GEN2.B_operation       |    <0.001 |
|       GEN2.Final             |    <0.001 |
|       GEN2.Subtr_2           |     0.002 |
|       GEN2.finalreg          |    <0.001 |
|       GEN2.left              |     0.006 |
|       GEN2.middle            |     0.006 |
|       GEN2.right             |     0.006 |
|     Zero_Result_Detect       |    <0.001 |
|       Zero_Info_Mult         |    <0.001 |
|     final_result_ieee_Module |    <0.001 |
|       Final_Result_IEEE      |    <0.001 |
|   FPSENCOS                   |     0.007 |
|     ITER_CONT                |    <0.001 |
|     VAR_CONT                 |    <0.001 |
|     d_ff4_Xn                 |    <0.001 |
|     d_ff4_Yn                 |    <0.001 |
|     d_ff4_Zn                 |    <0.001 |
|     d_ff5_data_out           |    <0.001 |
|     inst_CORDIC_FSM_v3       |    <0.001 |
|     reg_LUT                  |    <0.001 |
|     reg_Z0                   |    <0.001 |
|     reg_operation            |    <0.001 |
|     reg_region_flag          |    <0.001 |
|     reg_shift_x              |    <0.001 |
|     reg_shift_y              |    <0.001 |
|     reg_sign                 |    <0.001 |
|     reg_val_muxX_2stage      |    <0.001 |
|     reg_val_muxY_2stage      |    <0.001 |
|     reg_val_muxZ_2stage      |    <0.001 |
|     shift_x                  |    <0.001 |
|   NaN_dff                    |    <0.001 |
|   mux_data_in1               |    <0.001 |
|   mux_data_in2               |    <0.001 |
|   mux_ready_op               |    <0.001 |
|   mux_result_op              |    <0.001 |
|   operation_dff              |    <0.001 |
|   reg_dataA                  |    <0.001 |
|   reg_dataB                  |    <0.001 |
+------------------------------+-----------+


