report number csl tr 94 643 institution stanford university computer systems laboratory title design for current testability dfct for dynamic cmos logic author ma siyad c author mccluskey edward j date november 1994 abstract the applicability of quiescent current monitoring iddq testing to dynamic logic is discussed here iddq is very useful in detecting some defects that can escape functional and delay tests however we show that some defects in domino logic cannot be detected by either voltage or current measurements a design for current testability dfct modification for dynamic logic is presented and shown to enable detection of these defects the dfct circuitry is designed with a negligible performance impact during normal operation this is particularly important since the main reason for using dynamic logic is because of its speed ftp reports stanford edu pub cstr reports csl tr 94 643 csl tr 94 643 pdf
