// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module VectorUnit(
  input         clock,
                reset,
                io_req_valid,
  input  [63:0] io_req_bits_addr,
  input  [2:0]  io_req_bits_v0,
                io_req_bits_v1,
  input  [4:0]  io_req_bits_op,
  input         io_resp_ready,
                io_mem_in_ready,
                io_mem_out_valid,
  input  [63:0] io_mem_out_bits_data,
  output        io_req_ready,
                io_resp_valid,
  output [31:0] io_resp_bits_0,
                io_resp_bits_1,
                io_resp_bits_2,
                io_resp_bits_3,
                io_resp_bits_4,
                io_resp_bits_5,
                io_resp_bits_6,
                io_resp_bits_7,
  output        io_mem_in_valid,
  output [63:0] io_mem_in_bits_addr,
                io_mem_in_bits_data,
  output [7:0]  io_mem_in_bits_mask,
  output        io_mem_in_bits_write,
                io_mem_out_ready
);

  wire [32:0]      _adder_7_io_out;	// @[VectorUnit.scala:233:27]
  wire [32:0]      _adder_6_io_out;	// @[VectorUnit.scala:233:27]
  wire [32:0]      _adder_5_io_out;	// @[VectorUnit.scala:233:27]
  wire [32:0]      _adder_4_io_out;	// @[VectorUnit.scala:233:27]
  wire [32:0]      _adder_3_io_out;	// @[VectorUnit.scala:233:27]
  wire [32:0]      _adder_2_io_out;	// @[VectorUnit.scala:233:27]
  wire [32:0]      _adder_1_io_out;	// @[VectorUnit.scala:233:27]
  wire [32:0]      _adder_io_out;	// @[VectorUnit.scala:233:27]
  wire [32:0]      _dpAccum_adder_6_io_out;	// @[VectorUnit.scala:73:23]
  wire [32:0]      _dpAccum_adder_5_io_out;	// @[VectorUnit.scala:73:23]
  wire [32:0]      _dpAccum_adder_4_io_out;	// @[VectorUnit.scala:73:23]
  wire [32:0]      _dpAccum_adder_3_io_out;	// @[VectorUnit.scala:73:23]
  wire [32:0]      _dpAccum_adder_2_io_out;	// @[VectorUnit.scala:73:23]
  wire [32:0]      _dpAccum_adder_1_io_out;	// @[VectorUnit.scala:73:23]
  wire [32:0]      _dpAccum_adder_io_out;	// @[VectorUnit.scala:73:23]
  wire             _divider_io_in_ready;	// @[VectorUnit.scala:67:23]
  wire             _divider_io_out_valid;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _divider_io_out_bits_0;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _divider_io_out_bits_1;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _divider_io_out_bits_2;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _divider_io_out_bits_3;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _divider_io_out_bits_4;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _divider_io_out_bits_5;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _divider_io_out_bits_6;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _divider_io_out_bits_7;	// @[VectorUnit.scala:67:23]
  wire [32:0]      _multiplier_io_out_0;	// @[VectorUnit.scala:65:26]
  wire [32:0]      _multiplier_io_out_1;	// @[VectorUnit.scala:65:26]
  wire [32:0]      _multiplier_io_out_2;	// @[VectorUnit.scala:65:26]
  wire [32:0]      _multiplier_io_out_3;	// @[VectorUnit.scala:65:26]
  wire [32:0]      _multiplier_io_out_4;	// @[VectorUnit.scala:65:26]
  wire [32:0]      _multiplier_io_out_5;	// @[VectorUnit.scala:65:26]
  wire [32:0]      _multiplier_io_out_6;	// @[VectorUnit.scala:65:26]
  wire [32:0]      _multiplier_io_out_7;	// @[VectorUnit.scala:65:26]
  reg  [63:0]      req_addr;	// @[VectorUnit.scala:44:16]
  reg  [2:0]       req_v0;	// @[VectorUnit.scala:44:16]
  reg  [2:0]       req_v1;	// @[VectorUnit.scala:44:16]
  reg  [4:0]       req_op;	// @[VectorUnit.scala:44:16]
  reg  [31:0]      resp_0;	// @[VectorUnit.scala:45:17]
  reg  [31:0]      resp_1;	// @[VectorUnit.scala:45:17]
  reg  [31:0]      resp_2;	// @[VectorUnit.scala:45:17]
  reg  [31:0]      resp_3;	// @[VectorUnit.scala:45:17]
  reg  [31:0]      resp_4;	// @[VectorUnit.scala:45:17]
  reg  [31:0]      resp_5;	// @[VectorUnit.scala:45:17]
  reg  [31:0]      resp_6;	// @[VectorUnit.scala:45:17]
  reg  [31:0]      resp_7;	// @[VectorUnit.scala:45:17]
  reg  [2:0]       state;	// @[VectorUnit.scala:48:22]
  reg  [2:0]       vout;	// @[VectorUnit.scala:49:21]
  reg  [3:0]       size;	// @[VectorUnit.scala:50:21]
  reg  [3:0]       iter_size;	// @[VectorUnit.scala:51:26]
  reg              notSent;	// @[VectorUnit.scala:52:24]
  reg  [32:0]      registers_0_0;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_0_1;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_0_2;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_0_3;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_0_4;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_0_5;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_0_6;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_0_7;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_1_0;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_1_1;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_1_2;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_1_3;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_1_4;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_1_5;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_1_6;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_1_7;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_2_0;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_2_1;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_2_2;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_2_3;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_2_4;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_2_5;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_2_6;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_2_7;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_3_0;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_3_1;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_3_2;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_3_3;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_3_4;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_3_5;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_3_6;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      registers_3_7;	// @[VectorUnit.scala:55:26]
  reg  [32:0]      tmpRegister_0;	// @[VectorUnit.scala:60:28]
  reg  [32:0]      tmpRegister_1;	// @[VectorUnit.scala:60:28]
  reg  [32:0]      tmpRegister_2;	// @[VectorUnit.scala:60:28]
  reg  [32:0]      tmpRegister_3;	// @[VectorUnit.scala:60:28]
  reg  [32:0]      tmpRegister_4;	// @[VectorUnit.scala:60:28]
  reg  [32:0]      tmpRegister_5;	// @[VectorUnit.scala:60:28]
  reg  [32:0]      tmpRegister_6;	// @[VectorUnit.scala:60:28]
  reg  [32:0]      tmpRegister_7;	// @[VectorUnit.scala:60:28]
  reg  [32:0]      dpAccum_REG;	// @[VectorUnit.scala:79:12]
  reg  [32:0]      dpAccum_REG_1;	// @[VectorUnit.scala:79:12]
  reg  [32:0]      dpAccum_REG_2;	// @[VectorUnit.scala:79:12]
  reg  [32:0]      dpAccum_REG_3;	// @[VectorUnit.scala:79:12]
  reg  [32:0]      dpAccum_REG_4;	// @[VectorUnit.scala:79:12]
  reg  [32:0]      dpAccum_REG_5;	// @[VectorUnit.scala:79:12]
  reg  [32:0]      dpAccum_REG_6;	// @[VectorUnit.scala:79:12]
  reg  [1:0]       numCycles;	// @[VectorUnit.scala:81:26]
  wire             _T_2 = state == 3'h0;	// @[VectorUnit.scala:48:22, :49:21, :83:17]
  wire             _T_56 = state == 3'h1;	// @[VectorUnit.scala:48:22, :83:17, :144:61]
  wire             _T_70 = state == 3'h2;	// @[VectorUnit.scala:48:22, :83:17, :144:61]
  wire             _io_mem_out_ready_output = ~_T_2 & (_T_56 | _T_70);	// @[Decoupled.scala:89:20, VectorUnit.scala:83:17, :130:24]
  wire [2054:0]    _l1req_mask_T_4 = 2055'hFF << {2047'h0, 4'h2 - iter_size, 4'h0};	// @[VectorUnit.scala:51:26, :90:32, :149:24, :162:26, :164:{18,40}]
  wire [3:0][32:0] _GEN = {{registers_3_0}, {registers_2_0}, {registers_1_0}, {registers_0_0}};	// @[VectorUnit.scala:55:26, rawFloatFromRecFN.scala:50:21]
  wire [3:0][32:0] _GEN_0 = {{registers_3_1}, {registers_2_1}, {registers_1_1}, {registers_0_1}};	// @[VectorUnit.scala:55:26, rawFloatFromRecFN.scala:50:21]
  wire [3:0][32:0] _GEN_1 = {{registers_3_2}, {registers_2_2}, {registers_1_2}, {registers_0_2}};	// @[VectorUnit.scala:55:26, rawFloatFromRecFN.scala:50:21]
  wire [3:0][32:0] _GEN_2 = {{registers_3_3}, {registers_2_3}, {registers_1_3}, {registers_0_3}};	// @[VectorUnit.scala:55:26, rawFloatFromRecFN.scala:50:21]
  wire [3:0][32:0] _GEN_3 = {{registers_3_4}, {registers_2_4}, {registers_1_4}, {registers_0_4}};	// @[VectorUnit.scala:55:26, rawFloatFromRecFN.scala:50:21]
  wire [3:0][32:0] _GEN_4 = {{registers_3_5}, {registers_2_5}, {registers_1_5}, {registers_0_5}};	// @[VectorUnit.scala:55:26, rawFloatFromRecFN.scala:50:21]
  wire [3:0][32:0] _GEN_5 = {{registers_3_6}, {registers_2_6}, {registers_1_6}, {registers_0_6}};	// @[VectorUnit.scala:55:26, rawFloatFromRecFN.scala:50:21]
  wire [3:0][32:0] _GEN_6 = {{registers_3_7}, {registers_2_7}, {registers_1_7}, {registers_0_7}};	// @[VectorUnit.scala:55:26, rawFloatFromRecFN.scala:50:21]
  wire [7:0][32:0] _GEN_7 = {{_GEN_6[req_v0[1:0]]}, {_GEN_5[req_v0[1:0]]}, {_GEN_4[req_v0[1:0]]}, {_GEN_3[req_v0[1:0]]}, {_GEN_2[req_v0[1:0]]}, {_GEN_1[req_v0[1:0]]}, {_GEN_0[req_v0[1:0]]}, {_GEN[req_v0[1:0]]}};	// @[VectorUnit.scala:44:16, rawFloatFromRecFN.scala:50:21]
  wire [32:0]      _GEN_8 = _GEN_7[3'h0 - iter_size[2:0]];	// @[VectorUnit.scala:49:21, :51:26, :144:48, :167:59, rawFloatFromRecFN.scala:50:21]
  wire             acc_rawIn_isInf = (&(_GEN_8[31:30])) & ~(_GEN_8[29]);	// @[rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:41, :56:{33,36}]
  wire             acc_isSubnormal = $signed({1'h0, _GEN_8[31:23]}) < 10'sh82;	// @[Decoupled.scala:89:20, fNFromRecFN.scala:50:39, rawFloatFromRecFN.scala:50:21, :59:27]
  wire [23:0]      _acc_denormFract_T_1 = {1'h0, |(_GEN_8[31:29]), _GEN_8[22:1]} >> 5'h1 - _GEN_8[27:23];	// @[Decoupled.scala:89:20, Mux.scala:47:70, fNFromRecFN.scala:51:{39,51}, :52:{38,42}, rawFloatFromRecFN.scala:50:21, :51:{29,54}]
  wire [32:0]      _GEN_9 = _GEN_7[3'h1 - iter_size[2:0]];	// @[VectorUnit.scala:51:26, :144:{48,61}, :169:72, rawFloatFromRecFN.scala:50:21]
  wire             rawIn_isInf = (&(_GEN_9[31:30])) & ~(_GEN_9[29]);	// @[rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:41, :56:{33,36}]
  wire             isSubnormal = $signed({1'h0, _GEN_9[31:23]}) < 10'sh82;	// @[Decoupled.scala:89:20, fNFromRecFN.scala:50:39, rawFloatFromRecFN.scala:50:21, :59:27]
  wire [23:0]      _denormFract_T_1 = {1'h0, |(_GEN_9[31:29]), _GEN_9[22:1]} >> 5'h1 - _GEN_9[27:23];	// @[Decoupled.scala:89:20, Mux.scala:47:70, fNFromRecFN.scala:51:{39,51}, :52:{38,42}, rawFloatFromRecFN.scala:50:21, :51:{29,54}]
  wire             _GEN_10 = _T_56 | _T_70;	// @[Decoupled.scala:73:20, VectorUnit.scala:83:17, :131:21, :159:21]
  wire             _io_mem_in_valid_output = ~_T_2 & _GEN_10 & notSent;	// @[Decoupled.scala:73:20, :89:20, VectorUnit.scala:52:24, :83:17, :131:21, :159:21]
  wire             _T_82 = state == 3'h3;	// @[VectorUnit.scala:48:22, :76:27, :83:17]
  wire             _T_89 = state == 3'h4;	// @[VectorUnit.scala:48:22, :83:17, :94:46]
  wire             _T_95 = state == 3'h6;	// @[VectorUnit.scala:48:22, :83:17, :94:46]
  wire             _GEN_11 = _T_2 | _T_56 | _T_70 | _T_82 | _T_89;	// @[VectorUnit.scala:70:24, :83:17]
  wire             _T_103 = state == 3'h5;	// @[VectorUnit.scala:48:22, :83:17, :94:46]
  wire             _adder_io_subOp_T_7 = req_op == 5'h4;	// @[Mux.scala:47:70, VectorUnit.scala:44:16, :237:42]
  wire             _io_resp_valid_output = ~(_T_2 | _T_56 | _T_70 | _T_82 | _T_89 | _T_95 | _T_103) & (&state);	// @[Decoupled.scala:73:20, VectorUnit.scala:48:22, :83:17]
  wire             _T_5 = io_req_bits_op == 5'h0;	// @[Mux.scala:47:70, VectorUnit.scala:90:32]
  wire             _GEN_12 = io_req_bits_v0[1:0] == 2'h0;	// @[VectorUnit.scala:48:22, :94:46]
  wire             _GEN_13 = io_req_bits_v0[1:0] == 2'h1;	// @[VectorUnit.scala:94:46]
  wire             _GEN_14 = io_req_bits_v0[1:0] == 2'h2;	// @[VectorUnit.scala:94:46]
  wire             _T_16 = io_req_bits_op == 5'h1;	// @[Mux.scala:47:70, VectorUnit.scala:90:32]
  wire             _T_19 = io_req_bits_op == 5'h2;	// @[Mux.scala:47:70, VectorUnit.scala:90:32]
  wire             _T_26 = io_req_bits_op == 5'h3 | io_req_bits_op == 5'h4;	// @[Mux.scala:47:70, VectorUnit.scala:90:32]
  wire             _T_29 = io_req_bits_op == 5'h5;	// @[Mux.scala:47:70, VectorUnit.scala:90:32]
  wire             _T_36 = io_req_bits_op == 5'h6 | io_req_bits_op == 5'h7;	// @[Mux.scala:47:70, VectorUnit.scala:90:32]
  wire             _T_39 = io_req_bits_op == 5'h8;	// @[Mux.scala:47:70, VectorUnit.scala:90:32]
  wire [32:0]      _GEN_15 = {30'h0, io_req_bits_v1};	// @[VectorUnit.scala:114:46]
  wire             _GEN_16 = _T_16 | _T_19 | _T_26 | _T_29 | _T_36;	// @[VectorUnit.scala:55:26, :90:32]
  wire             _GEN_17 = _GEN_16 | ~(_T_39 & io_req_bits_v0[1:0] == 2'h0);	// @[VectorUnit.scala:48:22, :55:26, :90:32, :114:46]
  wire             _GEN_18 = _GEN_16 | ~(_T_39 & io_req_bits_v0[1:0] == 2'h1);	// @[VectorUnit.scala:55:26, :90:32, :94:46, :114:46]
  wire             _GEN_19 = _GEN_16 | ~(_T_39 & io_req_bits_v0[1:0] == 2'h2);	// @[VectorUnit.scala:55:26, :90:32, :94:46, :114:46]
  wire             _GEN_20 = _GEN_16 | ~(_T_39 & (&(io_req_bits_v0[1:0])));	// @[VectorUnit.scala:55:26, :90:32, :114:46]
  wire             _T_50 = io_req_bits_op == 5'h9;	// @[Mux.scala:47:70, VectorUnit.scala:90:32]
  wire             _GEN_21 = _T_39 | _T_50;	// @[VectorUnit.scala:48:22, :90:32, :116:19, :120:19]
  wire [2:0]       _T_62 = 3'h0 - iter_size[2:0];	// @[VectorUnit.scala:49:21, :51:26, :144:48]
  wire             registers_rawIn_isZeroExpIn = io_mem_out_bits_data[62:55] == 8'h0;	// @[Bitwise.scala:77:12, VectorUnit.scala:145:42, rawFloatFromFN.scala:47:23, :50:34]
  wire [4:0]       registers_rawIn_normDist = io_mem_out_bits_data[54] ? 5'h0 : io_mem_out_bits_data[53] ? 5'h1 : io_mem_out_bits_data[52] ? 5'h2 : io_mem_out_bits_data[51] ? 5'h3 : io_mem_out_bits_data[50] ? 5'h4 : io_mem_out_bits_data[49] ? 5'h5 : io_mem_out_bits_data[48] ? 5'h6 : io_mem_out_bits_data[47] ? 5'h7 : io_mem_out_bits_data[46] ? 5'h8 : io_mem_out_bits_data[45] ? 5'h9 : io_mem_out_bits_data[44] ? 5'hA : io_mem_out_bits_data[43] ? 5'hB : io_mem_out_bits_data[42] ? 5'hC : io_mem_out_bits_data[41] ? 5'hD : io_mem_out_bits_data[40] ? 5'hE : io_mem_out_bits_data[39] ? 5'hF : io_mem_out_bits_data[38] ? 5'h10 : io_mem_out_bits_data[37] ? 5'h11 : io_mem_out_bits_data[36] ? 5'h12 : io_mem_out_bits_data[35] ? 5'h13 : io_mem_out_bits_data[34] ? 5'h14 : io_mem_out_bits_data[33] ? 5'h15 : 5'h16;	// @[Mux.scala:47:70, VectorUnit.scala:90:32, :145:42, primitives.scala:92:52, rawFloatFromFN.scala:48:25]
  wire [8:0]       registers_rawIn_adjustedExp = (registers_rawIn_isZeroExpIn ? {4'hF, ~registers_rawIn_normDist} : {1'h0, io_mem_out_bits_data[62:55]}) + {7'h20, registers_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// @[Decoupled.scala:89:20, Mux.scala:47:70, VectorUnit.scala:94:46, :145:42, rawFloatFromFN.scala:47:23, :50:34, :56:16, :57:26, :59:15, :60:27]
  wire [53:0]      _registers_rawIn_subnormFract_T = {31'h0, io_mem_out_bits_data[54:32]} << registers_rawIn_normDist;	// @[Mux.scala:47:70, VectorUnit.scala:145:42, rawFloatFromFN.scala:48:25, :54:36]
  wire [32:0]      _registers_T_7 = {io_mem_out_bits_data[63], (registers_rawIn_isZeroExpIn & ~(|(io_mem_out_bits_data[54:32])) ? 3'h0 : registers_rawIn_adjustedExp[8:6]) | {2'h0, (&(registers_rawIn_adjustedExp[8:7])) & (|(io_mem_out_bits_data[54:32]))}, registers_rawIn_adjustedExp[5:0], registers_rawIn_isZeroExpIn ? {_registers_rawIn_subnormFract_T[21:0], 1'h0} : io_mem_out_bits_data[54:32]};	// @[Cat.scala:33:92, Decoupled.scala:89:20, VectorUnit.scala:48:22, :49:21, :145:42, rawFloatFromFN.scala:46:22, :48:25, :50:34, :51:38, :54:{36,47,64}, :59:15, :62:34, :63:{37,62}, :66:33, :72:42, recFNFromFN.scala:48:{16,53,79}, :50:23]
  wire             _GEN_22 = req_v0[1:0] == 2'h0;	// @[VectorUnit.scala:44:16, :48:22, :144:61]
  wire             _GEN_23 = _T_62 == 3'h0;	// @[VectorUnit.scala:49:21, :144:{48,61}]
  wire             _GEN_24 = _T_62 == 3'h1;	// @[VectorUnit.scala:144:{48,61}]
  wire             _GEN_25 = _T_62 == 3'h2;	// @[VectorUnit.scala:144:{48,61}]
  wire             _GEN_26 = _T_62 == 3'h3;	// @[VectorUnit.scala:76:27, :144:{48,61}]
  wire             _GEN_27 = _T_62 == 3'h4;	// @[VectorUnit.scala:94:46, :144:{48,61}]
  wire             _GEN_28 = _T_62 == 3'h5;	// @[VectorUnit.scala:94:46, :144:{48,61}]
  wire             _GEN_29 = _T_62 == 3'h6;	// @[VectorUnit.scala:94:46, :144:{48,61}]
  wire             _GEN_30 = req_v0[1:0] == 2'h1;	// @[VectorUnit.scala:44:16, :94:46, :144:61]
  wire             _GEN_31 = req_v0[1:0] == 2'h2;	// @[VectorUnit.scala:44:16, :94:46, :144:61]
  wire [2:0]       _T_66 = 3'h1 - iter_size[2:0];	// @[VectorUnit.scala:51:26, :144:{48,61}]
  wire             registers_rawIn_isZeroExpIn_1 = io_mem_out_bits_data[30:23] == 8'h0;	// @[Bitwise.scala:77:12, VectorUnit.scala:145:42, rawFloatFromFN.scala:47:23, :50:34]
  wire [4:0]       registers_rawIn_normDist_1 = io_mem_out_bits_data[22] ? 5'h0 : io_mem_out_bits_data[21] ? 5'h1 : io_mem_out_bits_data[20] ? 5'h2 : io_mem_out_bits_data[19] ? 5'h3 : io_mem_out_bits_data[18] ? 5'h4 : io_mem_out_bits_data[17] ? 5'h5 : io_mem_out_bits_data[16] ? 5'h6 : io_mem_out_bits_data[15] ? 5'h7 : io_mem_out_bits_data[14] ? 5'h8 : io_mem_out_bits_data[13] ? 5'h9 : io_mem_out_bits_data[12] ? 5'hA : io_mem_out_bits_data[11] ? 5'hB : io_mem_out_bits_data[10] ? 5'hC : io_mem_out_bits_data[9] ? 5'hD : io_mem_out_bits_data[8] ? 5'hE : io_mem_out_bits_data[7] ? 5'hF : io_mem_out_bits_data[6] ? 5'h10 : io_mem_out_bits_data[5] ? 5'h11 : io_mem_out_bits_data[4] ? 5'h12 : io_mem_out_bits_data[3] ? 5'h13 : io_mem_out_bits_data[2] ? 5'h14 : io_mem_out_bits_data[1] ? 5'h15 : 5'h16;	// @[Mux.scala:47:70, VectorUnit.scala:90:32, :145:42, primitives.scala:92:52, rawFloatFromFN.scala:48:25]
  wire [8:0]       registers_rawIn_adjustedExp_1 = (registers_rawIn_isZeroExpIn_1 ? {4'hF, ~registers_rawIn_normDist_1} : {1'h0, io_mem_out_bits_data[30:23]}) + {7'h20, registers_rawIn_isZeroExpIn_1 ? 2'h2 : 2'h1};	// @[Decoupled.scala:89:20, Mux.scala:47:70, VectorUnit.scala:94:46, :145:42, rawFloatFromFN.scala:47:23, :50:34, :56:16, :57:26, :59:15, :60:27]
  wire [53:0]      _registers_rawIn_subnormFract_T_2 = {31'h0, io_mem_out_bits_data[22:0]} << registers_rawIn_normDist_1;	// @[Mux.scala:47:70, VectorUnit.scala:145:42, rawFloatFromFN.scala:48:25, :54:36]
  wire [32:0]      _registers_T_15 = {io_mem_out_bits_data[31], (registers_rawIn_isZeroExpIn_1 & ~(|(io_mem_out_bits_data[22:0])) ? 3'h0 : registers_rawIn_adjustedExp_1[8:6]) | {2'h0, (&(registers_rawIn_adjustedExp_1[8:7])) & (|(io_mem_out_bits_data[22:0]))}, registers_rawIn_adjustedExp_1[5:0], registers_rawIn_isZeroExpIn_1 ? {_registers_rawIn_subnormFract_T_2[21:0], 1'h0} : io_mem_out_bits_data[22:0]};	// @[Cat.scala:33:92, Decoupled.scala:89:20, VectorUnit.scala:48:22, :49:21, :145:42, rawFloatFromFN.scala:46:22, :48:25, :50:34, :51:38, :54:{36,47,64}, :59:15, :62:34, :63:{37,62}, :66:33, :72:42, recFNFromFN.scala:48:{16,53,79}, :50:23]
  wire             _GEN_32 = _T_66 == 3'h0;	// @[VectorUnit.scala:49:21, :144:{48,61}]
  wire             _GEN_33 = _T_66 == 3'h1;	// @[VectorUnit.scala:144:{48,61}]
  wire             _GEN_34 = _T_66 == 3'h2;	// @[VectorUnit.scala:144:{48,61}]
  wire             _GEN_35 = _T_66 == 3'h3;	// @[VectorUnit.scala:76:27, :144:{48,61}]
  wire             _GEN_36 = _T_66 == 3'h4;	// @[VectorUnit.scala:94:46, :144:{48,61}]
  wire             _GEN_37 = _T_66 == 3'h5;	// @[VectorUnit.scala:94:46, :144:{48,61}]
  wire             _GEN_38 = _T_66 == 3'h6;	// @[VectorUnit.scala:94:46, :144:{48,61}]
  wire             _GEN_39 = _T_2 | _GEN_10;	// @[Decoupled.scala:73:20, VectorUnit.scala:60:28, :83:17, :131:21, :159:21]
  wire             _GEN_40 = vout[1:0] == 2'h0;	// @[VectorUnit.scala:48:22, :49:21, :207:23]
  wire             _GEN_41 = vout[1:0] == 2'h1;	// @[VectorUnit.scala:49:21, :94:46, :207:23]
  wire             _GEN_42 = vout[1:0] == 2'h2;	// @[VectorUnit.scala:49:21, :94:46, :207:23]
  wire             _GEN_43 = _T_103 & vout[1:0] == 2'h0;	// @[VectorUnit.scala:48:22, :49:21, :55:26, :83:17, :239:11]
  wire [32:0]      _GEN_44 = _GEN_43 ? _adder_io_out : registers_0_0;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire             _GEN_45 = _T_103 & vout[1:0] == 2'h1;	// @[VectorUnit.scala:49:21, :55:26, :83:17, :94:46, :239:11]
  wire [32:0]      _GEN_46 = _GEN_45 ? _adder_io_out : registers_1_0;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire             _GEN_47 = _T_103 & vout[1:0] == 2'h2;	// @[VectorUnit.scala:49:21, :55:26, :83:17, :94:46, :239:11]
  wire [32:0]      _GEN_48 = _GEN_47 ? _adder_io_out : registers_2_0;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire             _GEN_49 = _T_103 & (&(vout[1:0]));	// @[VectorUnit.scala:49:21, :55:26, :83:17, :239:11]
  wire [32:0]      _GEN_50 = _GEN_49 ? _adder_io_out : registers_3_0;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_51 = _GEN_43 ? _adder_1_io_out : registers_0_1;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_52 = _GEN_45 ? _adder_1_io_out : registers_1_1;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_53 = _GEN_47 ? _adder_1_io_out : registers_2_1;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_54 = _GEN_49 ? _adder_1_io_out : registers_3_1;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_55 = _GEN_43 ? _adder_2_io_out : registers_0_2;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_56 = _GEN_45 ? _adder_2_io_out : registers_1_2;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_57 = _GEN_47 ? _adder_2_io_out : registers_2_2;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_58 = _GEN_49 ? _adder_2_io_out : registers_3_2;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_59 = _GEN_43 ? _adder_3_io_out : registers_0_3;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_60 = _GEN_45 ? _adder_3_io_out : registers_1_3;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_61 = _GEN_47 ? _adder_3_io_out : registers_2_3;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_62 = _GEN_49 ? _adder_3_io_out : registers_3_3;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_63 = _GEN_43 ? _adder_4_io_out : registers_0_4;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_64 = _GEN_45 ? _adder_4_io_out : registers_1_4;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_65 = _GEN_47 ? _adder_4_io_out : registers_2_4;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_66 = _GEN_49 ? _adder_4_io_out : registers_3_4;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_67 = _GEN_43 ? _adder_5_io_out : registers_0_5;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_68 = _GEN_45 ? _adder_5_io_out : registers_1_5;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_69 = _GEN_47 ? _adder_5_io_out : registers_2_5;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_70 = _GEN_49 ? _adder_5_io_out : registers_3_5;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_71 = _GEN_43 ? _adder_6_io_out : registers_0_6;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_72 = _GEN_45 ? _adder_6_io_out : registers_1_6;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_73 = _GEN_47 ? _adder_6_io_out : registers_2_6;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_74 = _GEN_49 ? _adder_6_io_out : registers_3_6;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_75 = _GEN_43 ? _adder_7_io_out : registers_0_7;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_76 = _GEN_45 ? _adder_7_io_out : registers_1_7;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_77 = _GEN_47 ? _adder_7_io_out : registers_2_7;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire [32:0]      _GEN_78 = _GEN_49 ? _adder_7_io_out : registers_3_7;	// @[VectorUnit.scala:55:26, :83:17, :233:27, :239:11]
  wire             dpAccum_rawIn_isInf = (&(dpAccum_REG_6[31:30])) & ~(dpAccum_REG_6[29]);	// @[VectorUnit.scala:79:12, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:41, :56:{33,36}]
  wire             dpAccum_isSubnormal = $signed({1'h0, dpAccum_REG_6[31:23]}) < 10'sh82;	// @[Decoupled.scala:89:20, VectorUnit.scala:79:12, fNFromRecFN.scala:50:39, rawFloatFromRecFN.scala:50:21, :59:27]
  wire             _GEN_79 = _T_2 & io_req_valid;	// @[VectorUnit.scala:44:16, :83:17, :86:26, :87:13]
  wire             _T_58 = _io_mem_out_ready_output & io_mem_out_valid;	// @[Decoupled.scala:51:35, :89:20, VectorUnit.scala:83:17]
  wire             _GEN_80 = _T_58 & iter_size < 4'h3;	// @[Decoupled.scala:51:35, VectorUnit.scala:45:17, :51:26, :142:29, :149:{24,45}, :150:16]
  wire             _T_78 = _io_mem_out_ready_output & io_mem_out_valid;	// @[Decoupled.scala:51:35, :89:20, VectorUnit.scala:83:17]
  wire             _GEN_81 = _T_70 & _T_78;	// @[Decoupled.scala:51:35, VectorUnit.scala:44:16, :83:17, :178:29, :179:18]
  wire             _GEN_82 = _T_78 & iter_size < 4'h3;	// @[Decoupled.scala:51:35, VectorUnit.scala:45:17, :51:26, :149:24, :178:29, :182:{24,45}, :183:16]
  wire             _T_86 = numCycles == 2'h0;	// @[VectorUnit.scala:48:22, :81:26, :198:25]
  wire             _GEN_83 = ~notSent & _T_86;	// @[VectorUnit.scala:45:17, :52:24, :196:{12,22}, :198:{25,34}, :199:16]
  wire             _T_99 = ~_GEN_11 & _T_95 & _divider_io_out_valid;	// @[Decoupled.scala:51:35, VectorUnit.scala:67:23, :70:24, :83:17]
  wire             _GEN_84 = _T_89 | (_T_95 ? _T_99 : _T_103);	// @[Decoupled.scala:51:35, VectorUnit.scala:45:17, :83:17, :209:12, :224:33, :227:14, :241:12]
  wire [31:0]      _GEN_85 = _GEN_84 ? 32'h0 : resp_0;	// @[VectorUnit.scala:45:17, :83:17, :150:31, :209:12]
  wire [23:0]      _dpAccum_denormFract_T_1 = {1'h0, |(dpAccum_REG_6[31:29]), dpAccum_REG_6[22:1]} >> 5'h1 - dpAccum_REG_6[27:23];	// @[Decoupled.scala:89:20, Mux.scala:47:70, VectorUnit.scala:79:12, fNFromRecFN.scala:51:{39,51}, :52:{38,42}, rawFloatFromRecFN.scala:50:21, :51:{29,54}]
  wire [7:0][31:0] _GEN_86 = {{_GEN_85}, {_GEN_85}, {_GEN_85}, {32'h0}, {_GEN_83 ? {dpAccum_REG_6[32], (dpAccum_isSubnormal ? 8'h0 : dpAccum_REG_6[30:23] + 8'h7F) | {8{(&(dpAccum_REG_6[31:30])) & dpAccum_REG_6[29] | dpAccum_rawIn_isInf}}, dpAccum_isSubnormal ? _dpAccum_denormFract_T_1[22:0] : dpAccum_rawIn_isInf ? 23'h0 : dpAccum_REG_6[22:0]} : resp_0}, {_GEN_82 ? 32'h0 : resp_0}, {_GEN_80 ? 32'h0 : resp_0}, {resp_0}};	// @[Bitwise.scala:77:12, VectorUnit.scala:45:17, :79:12, :80:14, :83:17, :142:29, :149:45, :150:{16,31}, :178:29, :182:45, :183:16, :196:22, :198:34, :199:16, :209:12, fNFromRecFN.scala:50:39, :52:{42,60}, :55:16, :57:{27,45}, :59:{15,44}, :61:16, :63:20, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:{33,41}, :56:33, :58:25, :60:51]
  wire             _GEN_87 = _T_99 & vout[1:0] == 2'h0;	// @[Decoupled.scala:51:35, VectorUnit.scala:48:22, :49:21, :55:26, :224:33, :225:25]
  wire             _GEN_88 = _T_99 & vout[1:0] == 2'h1;	// @[Decoupled.scala:51:35, VectorUnit.scala:49:21, :55:26, :94:46, :224:33, :225:25]
  wire             _GEN_89 = _T_99 & vout[1:0] == 2'h2;	// @[Decoupled.scala:51:35, VectorUnit.scala:49:21, :55:26, :94:46, :224:33, :225:25]
  wire             _GEN_90 = _T_99 & (&(vout[1:0]));	// @[Decoupled.scala:51:35, VectorUnit.scala:49:21, :55:26, :224:33, :225:25]
  wire [7:0][2:0]  _GEN_91 = {{(&state) & io_resp_ready & _io_resp_valid_output ? 3'h0 : state}, {_T_99 ? 3'h7 : state}, {3'h7}, {3'h7}, {_GEN_83 ? 3'h7 : state}, {_GEN_82 ? 3'h7 : state}, {_GEN_80 ? 3'h7 : state}, {io_req_valid ? (_T_5 ? 3'h1 : _T_16 ? 3'h2 : _T_19 ? 3'h3 : _T_26 ? 3'h5 : _T_29 ? 3'h4 : _T_36 ? 3'h6 : _GEN_21 ? 3'h7 : state) : state}};	// @[Decoupled.scala:51:35, :73:20, VectorUnit.scala:45:17, :48:22, :49:21, :76:27, :83:17, :86:26, :90:32, :92:19, :94:46, :98:19, :101:19, :104:19, :107:19, :110:19, :116:19, :120:19, :142:29, :144:61, :149:45, :150:16, :151:17, :178:29, :182:45, :183:16, :184:17, :196:22, :198:34, :199:16, :200:17, :208:13, :224:33, :226:15, :242:13, :247:26, :248:15]
  wire [7:0][32:0] _GEN_92 = {{_GEN_44}, {_GEN_87 ? _divider_io_out_bits_0 : registers_0_0}, {_GEN_44}, {_GEN_40 ? _multiplier_io_out_0 : registers_0_0}, {registers_0_0}, {registers_0_0}, {_T_58 ? (_GEN_22 & _GEN_32 ? _registers_T_15 : _GEN_22 & _GEN_23 ? _registers_T_7 : registers_0_0) : registers_0_0}, {io_req_valid ? (_T_5 ? (_GEN_12 ? 33'h0 : registers_0_0) : _GEN_17 ? registers_0_0 : _GEN_15) : registers_0_0}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_93 = {{_GEN_51}, {_GEN_87 ? _divider_io_out_bits_1 : registers_0_1}, {_GEN_51}, {_GEN_40 ? _multiplier_io_out_1 : registers_0_1}, {registers_0_1}, {registers_0_1}, {_T_58 ? (_GEN_22 & _GEN_33 ? _registers_T_15 : _GEN_22 & _GEN_24 ? _registers_T_7 : registers_0_1) : registers_0_1}, {io_req_valid ? (_T_5 ? (_GEN_12 ? 33'h0 : registers_0_1) : _GEN_17 ? registers_0_1 : _GEN_15) : registers_0_1}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_94 = {{_GEN_55}, {_GEN_87 ? _divider_io_out_bits_2 : registers_0_2}, {_GEN_55}, {_GEN_40 ? _multiplier_io_out_2 : registers_0_2}, {registers_0_2}, {registers_0_2}, {_T_58 ? (_GEN_22 & _GEN_34 ? _registers_T_15 : _GEN_22 & _GEN_25 ? _registers_T_7 : registers_0_2) : registers_0_2}, {io_req_valid ? (_T_5 ? (_GEN_12 ? 33'h0 : registers_0_2) : _GEN_17 ? registers_0_2 : _GEN_15) : registers_0_2}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_95 = {{_GEN_59}, {_GEN_87 ? _divider_io_out_bits_3 : registers_0_3}, {_GEN_59}, {_GEN_40 ? _multiplier_io_out_3 : registers_0_3}, {registers_0_3}, {registers_0_3}, {_T_58 ? (_GEN_22 & _GEN_35 ? _registers_T_15 : _GEN_22 & _GEN_26 ? _registers_T_7 : registers_0_3) : registers_0_3}, {io_req_valid ? (_T_5 ? (_GEN_12 ? 33'h0 : registers_0_3) : _GEN_17 ? registers_0_3 : _GEN_15) : registers_0_3}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_96 = {{_GEN_63}, {_GEN_87 ? _divider_io_out_bits_4 : registers_0_4}, {_GEN_63}, {_GEN_40 ? _multiplier_io_out_4 : registers_0_4}, {registers_0_4}, {registers_0_4}, {_T_58 ? (_GEN_22 & _GEN_36 ? _registers_T_15 : _GEN_22 & _GEN_27 ? _registers_T_7 : registers_0_4) : registers_0_4}, {io_req_valid ? (_T_5 ? (_GEN_12 ? 33'h0 : registers_0_4) : _GEN_17 ? registers_0_4 : _GEN_15) : registers_0_4}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_97 = {{_GEN_67}, {_GEN_87 ? _divider_io_out_bits_5 : registers_0_5}, {_GEN_67}, {_GEN_40 ? _multiplier_io_out_5 : registers_0_5}, {registers_0_5}, {registers_0_5}, {_T_58 ? (_GEN_22 & _GEN_37 ? _registers_T_15 : _GEN_22 & _GEN_28 ? _registers_T_7 : registers_0_5) : registers_0_5}, {io_req_valid ? (_T_5 ? (_GEN_12 ? 33'h0 : registers_0_5) : _GEN_17 ? registers_0_5 : _GEN_15) : registers_0_5}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_98 = {{_GEN_71}, {_GEN_87 ? _divider_io_out_bits_6 : registers_0_6}, {_GEN_71}, {_GEN_40 ? _multiplier_io_out_6 : registers_0_6}, {registers_0_6}, {registers_0_6}, {_T_58 ? (_GEN_22 & _GEN_38 ? _registers_T_15 : _GEN_22 & _GEN_29 ? _registers_T_7 : registers_0_6) : registers_0_6}, {io_req_valid ? (_T_5 ? (_GEN_12 ? 33'h0 : registers_0_6) : _GEN_17 ? registers_0_6 : _GEN_15) : registers_0_6}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_99 = {{_GEN_75}, {_GEN_87 ? _divider_io_out_bits_7 : registers_0_7}, {_GEN_75}, {_GEN_40 ? _multiplier_io_out_7 : registers_0_7}, {registers_0_7}, {registers_0_7}, {_T_58 ? (_GEN_22 & (&_T_66) ? _registers_T_15 : _GEN_22 & (&_T_62) ? _registers_T_7 : registers_0_7) : registers_0_7}, {io_req_valid ? (_T_5 ? (_GEN_12 ? 33'h0 : registers_0_7) : _GEN_17 ? registers_0_7 : _GEN_15) : registers_0_7}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:{48,61}, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_100 = {{_GEN_46}, {_GEN_88 ? _divider_io_out_bits_0 : registers_1_0}, {_GEN_46}, {_GEN_41 ? _multiplier_io_out_0 : registers_1_0}, {registers_1_0}, {registers_1_0}, {_T_58 ? (_GEN_30 & _GEN_32 ? _registers_T_15 : _GEN_30 & _GEN_23 ? _registers_T_7 : registers_1_0) : registers_1_0}, {io_req_valid ? (_T_5 ? (_GEN_13 ? 33'h0 : registers_1_0) : _GEN_18 ? registers_1_0 : _GEN_15) : registers_1_0}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_101 = {{_GEN_52}, {_GEN_88 ? _divider_io_out_bits_1 : registers_1_1}, {_GEN_52}, {_GEN_41 ? _multiplier_io_out_1 : registers_1_1}, {registers_1_1}, {registers_1_1}, {_T_58 ? (_GEN_30 & _GEN_33 ? _registers_T_15 : _GEN_30 & _GEN_24 ? _registers_T_7 : registers_1_1) : registers_1_1}, {io_req_valid ? (_T_5 ? (_GEN_13 ? 33'h0 : registers_1_1) : _GEN_18 ? registers_1_1 : _GEN_15) : registers_1_1}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_102 = {{_GEN_56}, {_GEN_88 ? _divider_io_out_bits_2 : registers_1_2}, {_GEN_56}, {_GEN_41 ? _multiplier_io_out_2 : registers_1_2}, {registers_1_2}, {registers_1_2}, {_T_58 ? (_GEN_30 & _GEN_34 ? _registers_T_15 : _GEN_30 & _GEN_25 ? _registers_T_7 : registers_1_2) : registers_1_2}, {io_req_valid ? (_T_5 ? (_GEN_13 ? 33'h0 : registers_1_2) : _GEN_18 ? registers_1_2 : _GEN_15) : registers_1_2}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_103 = {{_GEN_60}, {_GEN_88 ? _divider_io_out_bits_3 : registers_1_3}, {_GEN_60}, {_GEN_41 ? _multiplier_io_out_3 : registers_1_3}, {registers_1_3}, {registers_1_3}, {_T_58 ? (_GEN_30 & _GEN_35 ? _registers_T_15 : _GEN_30 & _GEN_26 ? _registers_T_7 : registers_1_3) : registers_1_3}, {io_req_valid ? (_T_5 ? (_GEN_13 ? 33'h0 : registers_1_3) : _GEN_18 ? registers_1_3 : _GEN_15) : registers_1_3}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_104 = {{_GEN_64}, {_GEN_88 ? _divider_io_out_bits_4 : registers_1_4}, {_GEN_64}, {_GEN_41 ? _multiplier_io_out_4 : registers_1_4}, {registers_1_4}, {registers_1_4}, {_T_58 ? (_GEN_30 & _GEN_36 ? _registers_T_15 : _GEN_30 & _GEN_27 ? _registers_T_7 : registers_1_4) : registers_1_4}, {io_req_valid ? (_T_5 ? (_GEN_13 ? 33'h0 : registers_1_4) : _GEN_18 ? registers_1_4 : _GEN_15) : registers_1_4}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_105 = {{_GEN_68}, {_GEN_88 ? _divider_io_out_bits_5 : registers_1_5}, {_GEN_68}, {_GEN_41 ? _multiplier_io_out_5 : registers_1_5}, {registers_1_5}, {registers_1_5}, {_T_58 ? (_GEN_30 & _GEN_37 ? _registers_T_15 : _GEN_30 & _GEN_28 ? _registers_T_7 : registers_1_5) : registers_1_5}, {io_req_valid ? (_T_5 ? (_GEN_13 ? 33'h0 : registers_1_5) : _GEN_18 ? registers_1_5 : _GEN_15) : registers_1_5}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_106 = {{_GEN_72}, {_GEN_88 ? _divider_io_out_bits_6 : registers_1_6}, {_GEN_72}, {_GEN_41 ? _multiplier_io_out_6 : registers_1_6}, {registers_1_6}, {registers_1_6}, {_T_58 ? (_GEN_30 & _GEN_38 ? _registers_T_15 : _GEN_30 & _GEN_29 ? _registers_T_7 : registers_1_6) : registers_1_6}, {io_req_valid ? (_T_5 ? (_GEN_13 ? 33'h0 : registers_1_6) : _GEN_18 ? registers_1_6 : _GEN_15) : registers_1_6}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_107 = {{_GEN_76}, {_GEN_88 ? _divider_io_out_bits_7 : registers_1_7}, {_GEN_76}, {_GEN_41 ? _multiplier_io_out_7 : registers_1_7}, {registers_1_7}, {registers_1_7}, {_T_58 ? (_GEN_30 & (&_T_66) ? _registers_T_15 : _GEN_30 & (&_T_62) ? _registers_T_7 : registers_1_7) : registers_1_7}, {io_req_valid ? (_T_5 ? (_GEN_13 ? 33'h0 : registers_1_7) : _GEN_18 ? registers_1_7 : _GEN_15) : registers_1_7}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:{48,61}, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_108 = {{_GEN_48}, {_GEN_89 ? _divider_io_out_bits_0 : registers_2_0}, {_GEN_48}, {_GEN_42 ? _multiplier_io_out_0 : registers_2_0}, {registers_2_0}, {registers_2_0}, {_T_58 ? (_GEN_31 & _GEN_32 ? _registers_T_15 : _GEN_31 & _GEN_23 ? _registers_T_7 : registers_2_0) : registers_2_0}, {io_req_valid ? (_T_5 ? (_GEN_14 ? 33'h0 : registers_2_0) : _GEN_19 ? registers_2_0 : _GEN_15) : registers_2_0}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_109 = {{_GEN_53}, {_GEN_89 ? _divider_io_out_bits_1 : registers_2_1}, {_GEN_53}, {_GEN_42 ? _multiplier_io_out_1 : registers_2_1}, {registers_2_1}, {registers_2_1}, {_T_58 ? (_GEN_31 & _GEN_33 ? _registers_T_15 : _GEN_31 & _GEN_24 ? _registers_T_7 : registers_2_1) : registers_2_1}, {io_req_valid ? (_T_5 ? (_GEN_14 ? 33'h0 : registers_2_1) : _GEN_19 ? registers_2_1 : _GEN_15) : registers_2_1}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_110 = {{_GEN_57}, {_GEN_89 ? _divider_io_out_bits_2 : registers_2_2}, {_GEN_57}, {_GEN_42 ? _multiplier_io_out_2 : registers_2_2}, {registers_2_2}, {registers_2_2}, {_T_58 ? (_GEN_31 & _GEN_34 ? _registers_T_15 : _GEN_31 & _GEN_25 ? _registers_T_7 : registers_2_2) : registers_2_2}, {io_req_valid ? (_T_5 ? (_GEN_14 ? 33'h0 : registers_2_2) : _GEN_19 ? registers_2_2 : _GEN_15) : registers_2_2}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_111 = {{_GEN_61}, {_GEN_89 ? _divider_io_out_bits_3 : registers_2_3}, {_GEN_61}, {_GEN_42 ? _multiplier_io_out_3 : registers_2_3}, {registers_2_3}, {registers_2_3}, {_T_58 ? (_GEN_31 & _GEN_35 ? _registers_T_15 : _GEN_31 & _GEN_26 ? _registers_T_7 : registers_2_3) : registers_2_3}, {io_req_valid ? (_T_5 ? (_GEN_14 ? 33'h0 : registers_2_3) : _GEN_19 ? registers_2_3 : _GEN_15) : registers_2_3}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_112 = {{_GEN_65}, {_GEN_89 ? _divider_io_out_bits_4 : registers_2_4}, {_GEN_65}, {_GEN_42 ? _multiplier_io_out_4 : registers_2_4}, {registers_2_4}, {registers_2_4}, {_T_58 ? (_GEN_31 & _GEN_36 ? _registers_T_15 : _GEN_31 & _GEN_27 ? _registers_T_7 : registers_2_4) : registers_2_4}, {io_req_valid ? (_T_5 ? (_GEN_14 ? 33'h0 : registers_2_4) : _GEN_19 ? registers_2_4 : _GEN_15) : registers_2_4}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_113 = {{_GEN_69}, {_GEN_89 ? _divider_io_out_bits_5 : registers_2_5}, {_GEN_69}, {_GEN_42 ? _multiplier_io_out_5 : registers_2_5}, {registers_2_5}, {registers_2_5}, {_T_58 ? (_GEN_31 & _GEN_37 ? _registers_T_15 : _GEN_31 & _GEN_28 ? _registers_T_7 : registers_2_5) : registers_2_5}, {io_req_valid ? (_T_5 ? (_GEN_14 ? 33'h0 : registers_2_5) : _GEN_19 ? registers_2_5 : _GEN_15) : registers_2_5}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_114 = {{_GEN_73}, {_GEN_89 ? _divider_io_out_bits_6 : registers_2_6}, {_GEN_73}, {_GEN_42 ? _multiplier_io_out_6 : registers_2_6}, {registers_2_6}, {registers_2_6}, {_T_58 ? (_GEN_31 & _GEN_38 ? _registers_T_15 : _GEN_31 & _GEN_29 ? _registers_T_7 : registers_2_6) : registers_2_6}, {io_req_valid ? (_T_5 ? (_GEN_14 ? 33'h0 : registers_2_6) : _GEN_19 ? registers_2_6 : _GEN_15) : registers_2_6}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_115 = {{_GEN_77}, {_GEN_89 ? _divider_io_out_bits_7 : registers_2_7}, {_GEN_77}, {_GEN_42 ? _multiplier_io_out_7 : registers_2_7}, {registers_2_7}, {registers_2_7}, {_T_58 ? (_GEN_31 & (&_T_66) ? _registers_T_15 : _GEN_31 & (&_T_62) ? _registers_T_7 : registers_2_7) : registers_2_7}, {io_req_valid ? (_T_5 ? (_GEN_14 ? 33'h0 : registers_2_7) : _GEN_19 ? registers_2_7 : _GEN_15) : registers_2_7}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:{48,61}, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_116 = {{_GEN_50}, {_GEN_90 ? _divider_io_out_bits_0 : registers_3_0}, {_GEN_50}, {(&(vout[1:0])) ? _multiplier_io_out_0 : registers_3_0}, {registers_3_0}, {registers_3_0}, {_T_58 ? ((&(req_v0[1:0])) & _GEN_32 ? _registers_T_15 : (&(req_v0[1:0])) & _GEN_23 ? _registers_T_7 : registers_3_0) : registers_3_0}, {io_req_valid ? (_T_5 ? ((&(io_req_bits_v0[1:0])) ? 33'h0 : registers_3_0) : _GEN_20 ? registers_3_0 : _GEN_15) : registers_3_0}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:44:16, :49:21, :55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_117 = {{_GEN_54}, {_GEN_90 ? _divider_io_out_bits_1 : registers_3_1}, {_GEN_54}, {(&(vout[1:0])) ? _multiplier_io_out_1 : registers_3_1}, {registers_3_1}, {registers_3_1}, {_T_58 ? ((&(req_v0[1:0])) & _GEN_33 ? _registers_T_15 : (&(req_v0[1:0])) & _GEN_24 ? _registers_T_7 : registers_3_1) : registers_3_1}, {io_req_valid ? (_T_5 ? ((&(io_req_bits_v0[1:0])) ? 33'h0 : registers_3_1) : _GEN_20 ? registers_3_1 : _GEN_15) : registers_3_1}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:44:16, :49:21, :55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_118 = {{_GEN_58}, {_GEN_90 ? _divider_io_out_bits_2 : registers_3_2}, {_GEN_58}, {(&(vout[1:0])) ? _multiplier_io_out_2 : registers_3_2}, {registers_3_2}, {registers_3_2}, {_T_58 ? ((&(req_v0[1:0])) & _GEN_34 ? _registers_T_15 : (&(req_v0[1:0])) & _GEN_25 ? _registers_T_7 : registers_3_2) : registers_3_2}, {io_req_valid ? (_T_5 ? ((&(io_req_bits_v0[1:0])) ? 33'h0 : registers_3_2) : _GEN_20 ? registers_3_2 : _GEN_15) : registers_3_2}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:44:16, :49:21, :55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_119 = {{_GEN_62}, {_GEN_90 ? _divider_io_out_bits_3 : registers_3_3}, {_GEN_62}, {(&(vout[1:0])) ? _multiplier_io_out_3 : registers_3_3}, {registers_3_3}, {registers_3_3}, {_T_58 ? ((&(req_v0[1:0])) & _GEN_35 ? _registers_T_15 : (&(req_v0[1:0])) & _GEN_26 ? _registers_T_7 : registers_3_3) : registers_3_3}, {io_req_valid ? (_T_5 ? ((&(io_req_bits_v0[1:0])) ? 33'h0 : registers_3_3) : _GEN_20 ? registers_3_3 : _GEN_15) : registers_3_3}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:44:16, :49:21, :55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_120 = {{_GEN_66}, {_GEN_90 ? _divider_io_out_bits_4 : registers_3_4}, {_GEN_66}, {(&(vout[1:0])) ? _multiplier_io_out_4 : registers_3_4}, {registers_3_4}, {registers_3_4}, {_T_58 ? ((&(req_v0[1:0])) & _GEN_36 ? _registers_T_15 : (&(req_v0[1:0])) & _GEN_27 ? _registers_T_7 : registers_3_4) : registers_3_4}, {io_req_valid ? (_T_5 ? ((&(io_req_bits_v0[1:0])) ? 33'h0 : registers_3_4) : _GEN_20 ? registers_3_4 : _GEN_15) : registers_3_4}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:44:16, :49:21, :55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_121 = {{_GEN_70}, {_GEN_90 ? _divider_io_out_bits_5 : registers_3_5}, {_GEN_70}, {(&(vout[1:0])) ? _multiplier_io_out_5 : registers_3_5}, {registers_3_5}, {registers_3_5}, {_T_58 ? ((&(req_v0[1:0])) & _GEN_37 ? _registers_T_15 : (&(req_v0[1:0])) & _GEN_28 ? _registers_T_7 : registers_3_5) : registers_3_5}, {io_req_valid ? (_T_5 ? ((&(io_req_bits_v0[1:0])) ? 33'h0 : registers_3_5) : _GEN_20 ? registers_3_5 : _GEN_15) : registers_3_5}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:44:16, :49:21, :55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_122 = {{_GEN_74}, {_GEN_90 ? _divider_io_out_bits_6 : registers_3_6}, {_GEN_74}, {(&(vout[1:0])) ? _multiplier_io_out_6 : registers_3_6}, {registers_3_6}, {registers_3_6}, {_T_58 ? ((&(req_v0[1:0])) & _GEN_38 ? _registers_T_15 : (&(req_v0[1:0])) & _GEN_29 ? _registers_T_7 : registers_3_6) : registers_3_6}, {io_req_valid ? (_T_5 ? ((&(io_req_bits_v0[1:0])) ? 33'h0 : registers_3_6) : _GEN_20 ? registers_3_6 : _GEN_15) : registers_3_6}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:44:16, :49:21, :55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:61, :207:23, :224:33, :225:25, :239:11]
  wire [7:0][32:0] _GEN_123 = {{_GEN_78}, {_GEN_90 ? _divider_io_out_bits_7 : registers_3_7}, {_GEN_78}, {(&(vout[1:0])) ? _multiplier_io_out_7 : registers_3_7}, {registers_3_7}, {registers_3_7}, {_T_58 ? ((&(req_v0[1:0])) & (&_T_66) ? _registers_T_15 : (&(req_v0[1:0])) & (&_T_62) ? _registers_T_7 : registers_3_7) : registers_3_7}, {io_req_valid ? (_T_5 ? ((&(io_req_bits_v0[1:0])) ? 33'h0 : registers_3_7) : _GEN_20 ? registers_3_7 : _GEN_15) : registers_3_7}};	// @[Cat.scala:33:92, Decoupled.scala:51:35, VectorUnit.scala:44:16, :49:21, :55:26, :56:34, :65:26, :67:23, :83:17, :86:26, :90:32, :94:46, :114:46, :142:29, :144:{48,61}, :207:23, :224:33, :225:25, :239:11]
  always @(posedge clock) begin
    if (_T_2) begin	// @[VectorUnit.scala:83:17]
      if (io_req_valid)
        req_addr <= io_req_bits_addr;	// @[VectorUnit.scala:44:16]
    end
    else if (_T_56) begin	// @[VectorUnit.scala:83:17]
      if (_T_58)	// @[Decoupled.scala:51:35]
        req_addr <= req_addr + 64'h8;	// @[VectorUnit.scala:44:16, :147:30]
    end
    else if (_GEN_81)	// @[VectorUnit.scala:44:16, :83:17, :178:29, :179:18]
      req_addr <= req_addr + 64'h8;	// @[VectorUnit.scala:44:16, :147:30, :179:30]
    if (_GEN_79) begin	// @[VectorUnit.scala:44:16, :83:17, :86:26, :87:13]
      req_v0 <= io_req_bits_v0;	// @[VectorUnit.scala:44:16]
      req_v1 <= io_req_bits_v1;	// @[VectorUnit.scala:44:16]
      req_op <= io_req_bits_op;	// @[VectorUnit.scala:44:16]
    end
    resp_0 <= _GEN_86[state];	// @[VectorUnit.scala:45:17, :48:22, :83:17, :142:29, :178:29, :196:22, :209:12]
    if (_T_2 | ~(_T_56 ? _GEN_80 : _T_70 ? _GEN_82 : _T_82 ? _GEN_83 : _GEN_84)) begin	// @[VectorUnit.scala:45:17, :83:17, :142:29, :149:45, :150:16, :178:29, :182:45, :183:16, :196:22, :198:34, :199:16, :209:12]
    end
    else begin	// @[VectorUnit.scala:45:17, :83:17]
      resp_1 <= 32'h0;	// @[VectorUnit.scala:45:17, :150:31]
      resp_2 <= 32'h0;	// @[VectorUnit.scala:45:17, :150:31]
      resp_3 <= 32'h0;	// @[VectorUnit.scala:45:17, :150:31]
      resp_4 <= 32'h0;	// @[VectorUnit.scala:45:17, :150:31]
      resp_5 <= 32'h0;	// @[VectorUnit.scala:45:17, :150:31]
      resp_6 <= 32'h0;	// @[VectorUnit.scala:45:17, :150:31]
      resp_7 <= 32'h0;	// @[VectorUnit.scala:45:17, :150:31]
    end
    dpAccum_REG <= _dpAccum_adder_io_out;	// @[VectorUnit.scala:73:23, :79:12]
    dpAccum_REG_1 <= _dpAccum_adder_1_io_out;	// @[VectorUnit.scala:73:23, :79:12]
    dpAccum_REG_2 <= _dpAccum_adder_2_io_out;	// @[VectorUnit.scala:73:23, :79:12]
    dpAccum_REG_3 <= _dpAccum_adder_3_io_out;	// @[VectorUnit.scala:73:23, :79:12]
    dpAccum_REG_4 <= _dpAccum_adder_4_io_out;	// @[VectorUnit.scala:73:23, :79:12]
    dpAccum_REG_5 <= _dpAccum_adder_5_io_out;	// @[VectorUnit.scala:73:23, :79:12]
    dpAccum_REG_6 <= _dpAccum_adder_6_io_out;	// @[VectorUnit.scala:73:23, :79:12]
    if (reset) begin
      state <= 3'h0;	// @[VectorUnit.scala:48:22, :49:21]
      vout <= 3'h0;	// @[VectorUnit.scala:49:21]
      size <= 4'h8;	// @[VectorUnit.scala:50:21]
      iter_size <= 4'h8;	// @[VectorUnit.scala:50:21, :51:26]
      notSent <= 1'h1;	// @[VectorUnit.scala:52:24]
      registers_0_0 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_0_1 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_0_2 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_0_3 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_0_4 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_0_5 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_0_6 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_0_7 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_1_0 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_1_1 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_1_2 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_1_3 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_1_4 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_1_5 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_1_6 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_1_7 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_2_0 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_2_1 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_2_2 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_2_3 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_2_4 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_2_5 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_2_6 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_2_7 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_3_0 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_3_1 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_3_2 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_3_3 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_3_4 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_3_5 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_3_6 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      registers_3_7 <= 33'h0;	// @[VectorUnit.scala:55:26, :56:34]
      tmpRegister_0 <= 33'h0;	// @[VectorUnit.scala:56:34, :60:28]
      tmpRegister_1 <= 33'h0;	// @[VectorUnit.scala:56:34, :60:28]
      tmpRegister_2 <= 33'h0;	// @[VectorUnit.scala:56:34, :60:28]
      tmpRegister_3 <= 33'h0;	// @[VectorUnit.scala:56:34, :60:28]
      tmpRegister_4 <= 33'h0;	// @[VectorUnit.scala:56:34, :60:28]
      tmpRegister_5 <= 33'h0;	// @[VectorUnit.scala:56:34, :60:28]
      tmpRegister_6 <= 33'h0;	// @[VectorUnit.scala:56:34, :60:28]
      tmpRegister_7 <= 33'h0;	// @[VectorUnit.scala:56:34, :60:28]
      numCycles <= 2'h3;	// @[VectorUnit.scala:81:26, rawFloatFromRecFN.scala:52:54]
    end
    else begin
      state <= _GEN_91[state];	// @[VectorUnit.scala:48:22, :83:17, :86:26, :142:29, :178:29, :196:22, :208:13, :224:33, :242:13]
      if (~_GEN_79 | _T_5 | _T_16 | _T_19 | _T_26 | _T_29 | _T_36 | _T_39 | ~_T_50) begin	// @[VectorUnit.scala:44:16, :49:21, :83:17, :86:26, :87:13, :90:32]
      end
      else	// @[VectorUnit.scala:49:21, :83:17, :86:26, :90:32]
        vout <= io_req_bits_v0;	// @[VectorUnit.scala:49:21]
      if (~_GEN_79 | _T_5 | _T_16 | _T_19 | _T_26 | _T_29 | _T_36 | _GEN_21 | io_req_bits_op != 5'h10) begin	// @[VectorUnit.scala:44:16, :48:22, :49:21, :50:21, :83:17, :86:26, :87:13, :90:32, :116:19, :120:19]
      end
      else	// @[VectorUnit.scala:50:21, :83:17, :86:26, :90:32]
        size <= {1'h0, io_req_bits_v0};	// @[Decoupled.scala:89:20, VectorUnit.scala:50:21, :123:18]
      if (_T_2) begin	// @[VectorUnit.scala:83:17]
        if (io_req_valid)
          iter_size <= size;	// @[VectorUnit.scala:50:21, :51:26]
        notSent <= io_req_valid | notSent;	// @[VectorUnit.scala:52:24, :86:26, :89:17]
      end
      else if (_T_56) begin	// @[VectorUnit.scala:83:17]
        if (_T_58)	// @[Decoupled.scala:51:35]
          iter_size <= iter_size - 4'h2;	// @[VectorUnit.scala:51:26, :153:32]
        notSent <= _T_58 | ~(io_mem_in_ready & _io_mem_in_valid_output) & notSent;	// @[Decoupled.scala:51:35, :73:20, VectorUnit.scala:52:24, :83:17, :139:28, :140:17, :142:29, :148:17]
      end
      else begin	// @[VectorUnit.scala:83:17]
        if (_GEN_81)	// @[VectorUnit.scala:44:16, :83:17, :178:29, :179:18]
          iter_size <= iter_size - 4'h2;	// @[VectorUnit.scala:51:26, :186:32]
        if (_T_70)	// @[VectorUnit.scala:83:17]
          notSent <= _T_78 | ~(io_mem_in_ready & _io_mem_in_valid_output) & notSent;	// @[Decoupled.scala:51:35, :73:20, VectorUnit.scala:52:24, :83:17, :175:28, :176:17, :178:29, :180:17]
        else	// @[VectorUnit.scala:83:17]
          notSent <= ~_T_82 & (_T_89 | ~(_T_95 & _divider_io_in_ready)) & notSent;	// @[VectorUnit.scala:52:24, :67:23, :81:26, :83:17, :195:15, :218:33, :219:17]
      end
      registers_0_0 <= _GEN_92[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_0_1 <= _GEN_93[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_0_2 <= _GEN_94[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_0_3 <= _GEN_95[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_0_4 <= _GEN_96[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_0_5 <= _GEN_97[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_0_6 <= _GEN_98[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_0_7 <= _GEN_99[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_1_0 <= _GEN_100[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_1_1 <= _GEN_101[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_1_2 <= _GEN_102[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_1_3 <= _GEN_103[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_1_4 <= _GEN_104[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_1_5 <= _GEN_105[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_1_6 <= _GEN_106[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_1_7 <= _GEN_107[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_2_0 <= _GEN_108[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_2_1 <= _GEN_109[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_2_2 <= _GEN_110[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_2_3 <= _GEN_111[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_2_4 <= _GEN_112[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_2_5 <= _GEN_113[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_2_6 <= _GEN_114[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_2_7 <= _GEN_115[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_3_0 <= _GEN_116[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_3_1 <= _GEN_117[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_3_2 <= _GEN_118[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_3_3 <= _GEN_119[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_3_4 <= _GEN_120[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_3_5 <= _GEN_121[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_3_6 <= _GEN_122[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      registers_3_7 <= _GEN_123[state];	// @[VectorUnit.scala:48:22, :55:26, :83:17, :86:26, :142:29, :207:23, :224:33]
      if (_GEN_39 | ~(_T_82 & notSent)) begin	// @[VectorUnit.scala:52:24, :60:28, :83:17, :191:21, :192:21]
      end
      else begin	// @[VectorUnit.scala:60:28, :83:17]
        tmpRegister_0 <= _multiplier_io_out_0;	// @[VectorUnit.scala:60:28, :65:26]
        tmpRegister_1 <= _multiplier_io_out_1;	// @[VectorUnit.scala:60:28, :65:26]
        tmpRegister_2 <= _multiplier_io_out_2;	// @[VectorUnit.scala:60:28, :65:26]
        tmpRegister_3 <= _multiplier_io_out_3;	// @[VectorUnit.scala:60:28, :65:26]
        tmpRegister_4 <= _multiplier_io_out_4;	// @[VectorUnit.scala:60:28, :65:26]
        tmpRegister_5 <= _multiplier_io_out_5;	// @[VectorUnit.scala:60:28, :65:26]
        tmpRegister_6 <= _multiplier_io_out_6;	// @[VectorUnit.scala:60:28, :65:26]
        tmpRegister_7 <= _multiplier_io_out_7;	// @[VectorUnit.scala:60:28, :65:26]
      end
      if (_GEN_39 | ~_T_82) begin	// @[VectorUnit.scala:60:28, :81:26, :83:17]
      end
      else if (notSent | _T_86)	// @[VectorUnit.scala:52:24, :191:21, :196:22, :198:{25,34}]
        numCycles <= 2'h3;	// @[VectorUnit.scala:81:26, rawFloatFromRecFN.scala:52:54]
      else	// @[VectorUnit.scala:191:21, :196:22, :198:34]
        numCycles <= numCycles - 2'h1;	// @[VectorUnit.scala:81:26, :197:32]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        req_addr = {_RANDOM_0, _RANDOM_1};	// @[VectorUnit.scala:44:16]
        req_v0 = _RANDOM_2[2:0];	// @[VectorUnit.scala:44:16]
        req_v1 = _RANDOM_2[5:3];	// @[VectorUnit.scala:44:16]
        req_op = _RANDOM_2[10:6];	// @[VectorUnit.scala:44:16]
        resp_0 = {_RANDOM_2[31:11], _RANDOM_3[10:0]};	// @[VectorUnit.scala:44:16, :45:17]
        resp_1 = {_RANDOM_3[31:11], _RANDOM_4[10:0]};	// @[VectorUnit.scala:45:17]
        resp_2 = {_RANDOM_4[31:11], _RANDOM_5[10:0]};	// @[VectorUnit.scala:45:17]
        resp_3 = {_RANDOM_5[31:11], _RANDOM_6[10:0]};	// @[VectorUnit.scala:45:17]
        resp_4 = {_RANDOM_6[31:11], _RANDOM_7[10:0]};	// @[VectorUnit.scala:45:17]
        resp_5 = {_RANDOM_7[31:11], _RANDOM_8[10:0]};	// @[VectorUnit.scala:45:17]
        resp_6 = {_RANDOM_8[31:11], _RANDOM_9[10:0]};	// @[VectorUnit.scala:45:17]
        resp_7 = {_RANDOM_9[31:11], _RANDOM_10[10:0]};	// @[VectorUnit.scala:45:17]
        state = _RANDOM_10[13:11];	// @[VectorUnit.scala:45:17, :48:22]
        vout = _RANDOM_10[16:14];	// @[VectorUnit.scala:45:17, :49:21]
        size = _RANDOM_10[20:17];	// @[VectorUnit.scala:45:17, :50:21]
        iter_size = _RANDOM_10[24:21];	// @[VectorUnit.scala:45:17, :51:26]
        notSent = _RANDOM_10[25];	// @[VectorUnit.scala:45:17, :52:24]
        registers_0_0 = {_RANDOM_10[31:26], _RANDOM_11[26:0]};	// @[VectorUnit.scala:45:17, :55:26]
        registers_0_1 = {_RANDOM_11[31:27], _RANDOM_12[27:0]};	// @[VectorUnit.scala:55:26]
        registers_0_2 = {_RANDOM_12[31:28], _RANDOM_13[28:0]};	// @[VectorUnit.scala:55:26]
        registers_0_3 = {_RANDOM_13[31:29], _RANDOM_14[29:0]};	// @[VectorUnit.scala:55:26]
        registers_0_4 = {_RANDOM_14[31:30], _RANDOM_15[30:0]};	// @[VectorUnit.scala:55:26]
        registers_0_5 = {_RANDOM_15[31], _RANDOM_16};	// @[VectorUnit.scala:55:26]
        registers_0_6 = {_RANDOM_17, _RANDOM_18[0]};	// @[VectorUnit.scala:55:26]
        registers_0_7 = {_RANDOM_18[31:1], _RANDOM_19[1:0]};	// @[VectorUnit.scala:55:26]
        registers_1_0 = {_RANDOM_19[31:2], _RANDOM_20[2:0]};	// @[VectorUnit.scala:55:26]
        registers_1_1 = {_RANDOM_20[31:3], _RANDOM_21[3:0]};	// @[VectorUnit.scala:55:26]
        registers_1_2 = {_RANDOM_21[31:4], _RANDOM_22[4:0]};	// @[VectorUnit.scala:55:26]
        registers_1_3 = {_RANDOM_22[31:5], _RANDOM_23[5:0]};	// @[VectorUnit.scala:55:26]
        registers_1_4 = {_RANDOM_23[31:6], _RANDOM_24[6:0]};	// @[VectorUnit.scala:55:26]
        registers_1_5 = {_RANDOM_24[31:7], _RANDOM_25[7:0]};	// @[VectorUnit.scala:55:26]
        registers_1_6 = {_RANDOM_25[31:8], _RANDOM_26[8:0]};	// @[VectorUnit.scala:55:26]
        registers_1_7 = {_RANDOM_26[31:9], _RANDOM_27[9:0]};	// @[VectorUnit.scala:55:26]
        registers_2_0 = {_RANDOM_27[31:10], _RANDOM_28[10:0]};	// @[VectorUnit.scala:55:26]
        registers_2_1 = {_RANDOM_28[31:11], _RANDOM_29[11:0]};	// @[VectorUnit.scala:55:26]
        registers_2_2 = {_RANDOM_29[31:12], _RANDOM_30[12:0]};	// @[VectorUnit.scala:55:26]
        registers_2_3 = {_RANDOM_30[31:13], _RANDOM_31[13:0]};	// @[VectorUnit.scala:55:26]
        registers_2_4 = {_RANDOM_31[31:14], _RANDOM_32[14:0]};	// @[VectorUnit.scala:55:26]
        registers_2_5 = {_RANDOM_32[31:15], _RANDOM_33[15:0]};	// @[VectorUnit.scala:55:26]
        registers_2_6 = {_RANDOM_33[31:16], _RANDOM_34[16:0]};	// @[VectorUnit.scala:55:26]
        registers_2_7 = {_RANDOM_34[31:17], _RANDOM_35[17:0]};	// @[VectorUnit.scala:55:26]
        registers_3_0 = {_RANDOM_35[31:18], _RANDOM_36[18:0]};	// @[VectorUnit.scala:55:26]
        registers_3_1 = {_RANDOM_36[31:19], _RANDOM_37[19:0]};	// @[VectorUnit.scala:55:26]
        registers_3_2 = {_RANDOM_37[31:20], _RANDOM_38[20:0]};	// @[VectorUnit.scala:55:26]
        registers_3_3 = {_RANDOM_38[31:21], _RANDOM_39[21:0]};	// @[VectorUnit.scala:55:26]
        registers_3_4 = {_RANDOM_39[31:22], _RANDOM_40[22:0]};	// @[VectorUnit.scala:55:26]
        registers_3_5 = {_RANDOM_40[31:23], _RANDOM_41[23:0]};	// @[VectorUnit.scala:55:26]
        registers_3_6 = {_RANDOM_41[31:24], _RANDOM_42[24:0]};	// @[VectorUnit.scala:55:26]
        registers_3_7 = {_RANDOM_42[31:25], _RANDOM_43[25:0]};	// @[VectorUnit.scala:55:26]
        tmpRegister_0 = {_RANDOM_43[31:26], _RANDOM_44[26:0]};	// @[VectorUnit.scala:55:26, :60:28]
        tmpRegister_1 = {_RANDOM_44[31:27], _RANDOM_45[27:0]};	// @[VectorUnit.scala:60:28]
        tmpRegister_2 = {_RANDOM_45[31:28], _RANDOM_46[28:0]};	// @[VectorUnit.scala:60:28]
        tmpRegister_3 = {_RANDOM_46[31:29], _RANDOM_47[29:0]};	// @[VectorUnit.scala:60:28]
        tmpRegister_4 = {_RANDOM_47[31:30], _RANDOM_48[30:0]};	// @[VectorUnit.scala:60:28]
        tmpRegister_5 = {_RANDOM_48[31], _RANDOM_49};	// @[VectorUnit.scala:60:28]
        tmpRegister_6 = {_RANDOM_50, _RANDOM_51[0]};	// @[VectorUnit.scala:60:28]
        tmpRegister_7 = {_RANDOM_51[31:1], _RANDOM_52[1:0]};	// @[VectorUnit.scala:60:28]
        dpAccum_REG = {_RANDOM_52[31:2], _RANDOM_53[2:0]};	// @[VectorUnit.scala:60:28, :79:12]
        dpAccum_REG_1 = {_RANDOM_53[31:3], _RANDOM_54[3:0]};	// @[VectorUnit.scala:79:12]
        dpAccum_REG_2 = {_RANDOM_54[31:4], _RANDOM_55[4:0]};	// @[VectorUnit.scala:79:12]
        dpAccum_REG_3 = {_RANDOM_55[31:5], _RANDOM_56[5:0]};	// @[VectorUnit.scala:79:12]
        dpAccum_REG_4 = {_RANDOM_56[31:6], _RANDOM_57[6:0]};	// @[VectorUnit.scala:79:12]
        dpAccum_REG_5 = {_RANDOM_57[31:7], _RANDOM_58[7:0]};	// @[VectorUnit.scala:79:12]
        dpAccum_REG_6 = {_RANDOM_58[31:8], _RANDOM_59[8:0]};	// @[VectorUnit.scala:79:12]
        numCycles = _RANDOM_59[10:9];	// @[VectorUnit.scala:79:12, :81:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  VectorMultiplier multiplier (	// @[VectorUnit.scala:65:26]
    .io_in_0_0 (_T_82 ? _GEN[req_v0[1:0]] : _GEN[req_v0[1:0]]),	// @[VectorMultiplier.scala:17:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_0_1 (_T_82 ? _GEN_0[req_v0[1:0]] : _GEN_0[req_v0[1:0]]),	// @[VectorMultiplier.scala:17:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_0_2 (_T_82 ? _GEN_1[req_v0[1:0]] : _GEN_1[req_v0[1:0]]),	// @[VectorMultiplier.scala:17:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_0_3 (_T_82 ? _GEN_2[req_v0[1:0]] : _GEN_2[req_v0[1:0]]),	// @[VectorMultiplier.scala:17:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_0_4 (_T_82 ? _GEN_3[req_v0[1:0]] : _GEN_3[req_v0[1:0]]),	// @[VectorMultiplier.scala:17:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_0_5 (_T_82 ? _GEN_4[req_v0[1:0]] : _GEN_4[req_v0[1:0]]),	// @[VectorMultiplier.scala:17:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_0_6 (_T_82 ? _GEN_5[req_v0[1:0]] : _GEN_5[req_v0[1:0]]),	// @[VectorMultiplier.scala:17:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_0_7 (_T_82 ? _GEN_6[req_v0[1:0]] : _GEN_6[req_v0[1:0]]),	// @[VectorMultiplier.scala:17:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_1_0 (_T_82 ? _GEN[req_v1[1:0]] : _GEN[req_v1[1:0]]),	// @[VectorMultiplier.scala:18:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_1_1 (_T_82 ? _GEN_0[req_v1[1:0]] : _GEN_0[req_v1[1:0]]),	// @[VectorMultiplier.scala:18:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_1_2 (_T_82 ? _GEN_1[req_v1[1:0]] : _GEN_1[req_v1[1:0]]),	// @[VectorMultiplier.scala:18:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_1_3 (_T_82 ? _GEN_2[req_v1[1:0]] : _GEN_2[req_v1[1:0]]),	// @[VectorMultiplier.scala:18:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_1_4 (_T_82 ? _GEN_3[req_v1[1:0]] : _GEN_3[req_v1[1:0]]),	// @[VectorMultiplier.scala:18:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_1_5 (_T_82 ? _GEN_4[req_v1[1:0]] : _GEN_4[req_v1[1:0]]),	// @[VectorMultiplier.scala:18:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_1_6 (_T_82 ? _GEN_5[req_v1[1:0]] : _GEN_5[req_v1[1:0]]),	// @[VectorMultiplier.scala:18:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_in_1_7 (_T_82 ? _GEN_6[req_v1[1:0]] : _GEN_6[req_v1[1:0]]),	// @[VectorMultiplier.scala:18:14, VectorUnit.scala:44:16, :83:17, :191:21, rawFloatFromRecFN.scala:50:21]
    .io_out_0  (_multiplier_io_out_0),
    .io_out_1  (_multiplier_io_out_1),
    .io_out_2  (_multiplier_io_out_2),
    .io_out_3  (_multiplier_io_out_3),
    .io_out_4  (_multiplier_io_out_4),
    .io_out_5  (_multiplier_io_out_5),
    .io_out_6  (_multiplier_io_out_6),
    .io_out_7  (_multiplier_io_out_7)
  );
  VectorDivider divider (	// @[VectorUnit.scala:67:23]
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (~_GEN_11 & _T_95 & notSent),	// @[VectorUnit.scala:52:24, :69:23, :70:24, :83:17]
    .io_in_bits_inputs_0_0 (_GEN[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :214:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_0_1 (_GEN_0[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :214:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_0_2 (_GEN_1[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :214:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_0_3 (_GEN_2[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :214:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_0_4 (_GEN_3[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :214:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_0_5 (_GEN_4[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :214:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_0_6 (_GEN_5[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :214:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_0_7 (_GEN_6[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :214:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_1_0 (_GEN[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :215:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_1_1 (_GEN_0[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :215:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_1_2 (_GEN_1[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :215:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_1_3 (_GEN_2[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :215:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_1_4 (_GEN_3[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :215:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_1_5 (_GEN_4[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :215:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_1_6 (_GEN_5[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :215:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_inputs_1_7 (_GEN_6[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :215:36, rawFloatFromRecFN.scala:50:21]
    .io_in_bits_sqrt       (req_op == 5'h7),	// @[Mux.scala:47:70, VectorUnit.scala:44:16, :213:41]
    .io_in_ready           (_divider_io_in_ready),
    .io_out_valid          (_divider_io_out_valid),
    .io_out_bits_0         (_divider_io_out_bits_0),
    .io_out_bits_1         (_divider_io_out_bits_1),
    .io_out_bits_2         (_divider_io_out_bits_2),
    .io_out_bits_3         (_divider_io_out_bits_3),
    .io_out_bits_4         (_divider_io_out_bits_4),
    .io_out_bits_5         (_divider_io_out_bits_5),
    .io_out_bits_6         (_divider_io_out_bits_6),
    .io_out_bits_7         (_divider_io_out_bits_7)
  );
  AddRecFN dpAccum_adder (	// @[VectorUnit.scala:73:23]
    .io_subOp (1'h0),	// @[Decoupled.scala:89:20]
    .io_a     (tmpRegister_0),	// @[VectorUnit.scala:60:28]
    .io_b     (tmpRegister_1),	// @[VectorUnit.scala:60:28]
    .io_out   (_dpAccum_adder_io_out)
  );
  AddRecFN dpAccum_adder_1 (	// @[VectorUnit.scala:73:23]
    .io_subOp (1'h0),	// @[Decoupled.scala:89:20]
    .io_a     (tmpRegister_2),	// @[VectorUnit.scala:60:28]
    .io_b     (tmpRegister_3),	// @[VectorUnit.scala:60:28]
    .io_out   (_dpAccum_adder_1_io_out)
  );
  AddRecFN dpAccum_adder_2 (	// @[VectorUnit.scala:73:23]
    .io_subOp (1'h0),	// @[Decoupled.scala:89:20]
    .io_a     (tmpRegister_4),	// @[VectorUnit.scala:60:28]
    .io_b     (tmpRegister_5),	// @[VectorUnit.scala:60:28]
    .io_out   (_dpAccum_adder_2_io_out)
  );
  AddRecFN dpAccum_adder_3 (	// @[VectorUnit.scala:73:23]
    .io_subOp (1'h0),	// @[Decoupled.scala:89:20]
    .io_a     (tmpRegister_6),	// @[VectorUnit.scala:60:28]
    .io_b     (tmpRegister_7),	// @[VectorUnit.scala:60:28]
    .io_out   (_dpAccum_adder_3_io_out)
  );
  AddRecFN dpAccum_adder_4 (	// @[VectorUnit.scala:73:23]
    .io_subOp (1'h0),	// @[Decoupled.scala:89:20]
    .io_a     (dpAccum_REG),	// @[VectorUnit.scala:79:12]
    .io_b     (dpAccum_REG_1),	// @[VectorUnit.scala:79:12]
    .io_out   (_dpAccum_adder_4_io_out)
  );
  AddRecFN dpAccum_adder_5 (	// @[VectorUnit.scala:73:23]
    .io_subOp (1'h0),	// @[Decoupled.scala:89:20]
    .io_a     (dpAccum_REG_2),	// @[VectorUnit.scala:79:12]
    .io_b     (dpAccum_REG_3),	// @[VectorUnit.scala:79:12]
    .io_out   (_dpAccum_adder_5_io_out)
  );
  AddRecFN dpAccum_adder_6 (	// @[VectorUnit.scala:73:23]
    .io_subOp (1'h0),	// @[Decoupled.scala:89:20]
    .io_a     (dpAccum_REG_4),	// @[VectorUnit.scala:79:12]
    .io_b     (dpAccum_REG_5),	// @[VectorUnit.scala:79:12]
    .io_out   (_dpAccum_adder_6_io_out)
  );
  AddRecFN adder (	// @[VectorUnit.scala:233:27]
    .io_subOp (_adder_io_subOp_T_7),	// @[VectorUnit.scala:237:42]
    .io_a     (_GEN[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :234:20, rawFloatFromRecFN.scala:50:21]
    .io_b     (_GEN[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :235:20, rawFloatFromRecFN.scala:50:21]
    .io_out   (_adder_io_out)
  );
  AddRecFN adder_1 (	// @[VectorUnit.scala:233:27]
    .io_subOp (_adder_io_subOp_T_7),	// @[VectorUnit.scala:237:42]
    .io_a     (_GEN_0[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :234:20, rawFloatFromRecFN.scala:50:21]
    .io_b     (_GEN_0[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :235:20, rawFloatFromRecFN.scala:50:21]
    .io_out   (_adder_1_io_out)
  );
  AddRecFN adder_2 (	// @[VectorUnit.scala:233:27]
    .io_subOp (_adder_io_subOp_T_7),	// @[VectorUnit.scala:237:42]
    .io_a     (_GEN_1[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :234:20, rawFloatFromRecFN.scala:50:21]
    .io_b     (_GEN_1[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :235:20, rawFloatFromRecFN.scala:50:21]
    .io_out   (_adder_2_io_out)
  );
  AddRecFN adder_3 (	// @[VectorUnit.scala:233:27]
    .io_subOp (_adder_io_subOp_T_7),	// @[VectorUnit.scala:237:42]
    .io_a     (_GEN_2[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :234:20, rawFloatFromRecFN.scala:50:21]
    .io_b     (_GEN_2[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :235:20, rawFloatFromRecFN.scala:50:21]
    .io_out   (_adder_3_io_out)
  );
  AddRecFN adder_4 (	// @[VectorUnit.scala:233:27]
    .io_subOp (_adder_io_subOp_T_7),	// @[VectorUnit.scala:237:42]
    .io_a     (_GEN_3[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :234:20, rawFloatFromRecFN.scala:50:21]
    .io_b     (_GEN_3[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :235:20, rawFloatFromRecFN.scala:50:21]
    .io_out   (_adder_4_io_out)
  );
  AddRecFN adder_5 (	// @[VectorUnit.scala:233:27]
    .io_subOp (_adder_io_subOp_T_7),	// @[VectorUnit.scala:237:42]
    .io_a     (_GEN_4[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :234:20, rawFloatFromRecFN.scala:50:21]
    .io_b     (_GEN_4[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :235:20, rawFloatFromRecFN.scala:50:21]
    .io_out   (_adder_5_io_out)
  );
  AddRecFN adder_6 (	// @[VectorUnit.scala:233:27]
    .io_subOp (_adder_io_subOp_T_7),	// @[VectorUnit.scala:237:42]
    .io_a     (_GEN_5[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :234:20, rawFloatFromRecFN.scala:50:21]
    .io_b     (_GEN_5[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :235:20, rawFloatFromRecFN.scala:50:21]
    .io_out   (_adder_6_io_out)
  );
  AddRecFN adder_7 (	// @[VectorUnit.scala:233:27]
    .io_subOp (_adder_io_subOp_T_7),	// @[VectorUnit.scala:237:42]
    .io_a     (_GEN_6[req_v0[1:0]]),	// @[VectorUnit.scala:44:16, :234:20, rawFloatFromRecFN.scala:50:21]
    .io_b     (_GEN_6[req_v1[1:0]]),	// @[VectorUnit.scala:44:16, :235:20, rawFloatFromRecFN.scala:50:21]
    .io_out   (_adder_7_io_out)
  );
  assign io_req_ready = _T_2;	// @[VectorUnit.scala:83:17]
  assign io_resp_valid = _io_resp_valid_output;	// @[Decoupled.scala:73:20, VectorUnit.scala:83:17]
  assign io_resp_bits_0 = resp_0;	// @[VectorUnit.scala:45:17]
  assign io_resp_bits_1 = resp_1;	// @[VectorUnit.scala:45:17]
  assign io_resp_bits_2 = resp_2;	// @[VectorUnit.scala:45:17]
  assign io_resp_bits_3 = resp_3;	// @[VectorUnit.scala:45:17]
  assign io_resp_bits_4 = resp_4;	// @[VectorUnit.scala:45:17]
  assign io_resp_bits_5 = resp_5;	// @[VectorUnit.scala:45:17]
  assign io_resp_bits_6 = resp_6;	// @[VectorUnit.scala:45:17]
  assign io_resp_bits_7 = resp_7;	// @[VectorUnit.scala:45:17]
  assign io_mem_in_valid = _io_mem_in_valid_output;	// @[Decoupled.scala:73:20, VectorUnit.scala:83:17]
  assign io_mem_in_bits_addr = req_addr;	// @[VectorUnit.scala:44:16]
  assign io_mem_in_bits_data = _T_56 ? 64'h0 : {_GEN_8[32], (acc_isSubnormal ? 8'h0 : _GEN_8[30:23] + 8'h7F) | {8{(&(_GEN_8[31:30])) & _GEN_8[29] | acc_rawIn_isInf}}, acc_isSubnormal ? _acc_denormFract_T_1[22:0] : acc_rawIn_isInf ? 23'h0 : _GEN_8[22:0], _GEN_9[32], (isSubnormal ? 8'h0 : _GEN_9[30:23] + 8'h7F) | {8{(&(_GEN_9[31:30])) & _GEN_9[29] | rawIn_isInf}}, isSubnormal ? _denormFract_T_1[22:0] : rawIn_isInf ? 23'h0 : _GEN_9[22:0]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VectorUnit.scala:83:17, :131:21, :135:20, fNFromRecFN.scala:50:39, :52:{42,60}, :55:16, :57:{27,45}, :59:{15,44}, :61:16, :63:20, rawFloatFromRecFN.scala:50:21, :52:{29,54}, :55:{33,41}, :56:33, :58:25, :60:51]
  assign io_mem_in_bits_mask = _T_56 ? 8'h0 : iter_size < 4'h2 ? _l1req_mask_T_4[7:0] : 8'hFF;	// @[Bitwise.scala:77:12, VectorUnit.scala:51:26, :83:17, :131:21, :149:24, :162:26, :163:21, :164:18]
  assign io_mem_in_bits_write = ~_T_56;	// @[VectorUnit.scala:83:17, :131:21]
  assign io_mem_out_ready = _io_mem_out_ready_output;	// @[Decoupled.scala:89:20, VectorUnit.scala:83:17]
endmodule

