- 👋 Hi, I’m @DanishHashmy from Lucknow, India. I am about to finish my Masters in Technology in Electronics and Communication. 
- 👀 I’m interested in ...VLSI, Open source FPGA, Open FPGA framework and the Tape-Out Initiative which is being prmoted by OSFPGA, FPGA desing usning AI, AI+FPGA, implementing AI models like ML and DL on an FPGA, building Novel architecture of FPGA using Open FPGA framwework and Open source FPGA technology
- 🌱 I’m currently learning ...RISC-V, TL-Verilog, Open source FPGA technology, Open FPGA framework and Tape-Out Initiative which is being prmoted by OSFPGA.
- 💞️ I’m looking to collaborate on ..RISC-V, TL-Verilog, Open source FPGA, Open FPGA framework and the Tape-Out Initiative which is being prmoted by OSFPGA, FPGA desing usning AI, AI+FPGA, implementing AI models like ML and DL on an FPGA, building Novel architecture of FPGA using Open FPGA framwework and Open source FPGA technology
- 📫 How to reach me ...get me on jamesbond.dh@gmail.com. My number is 9559673183. I am on Linkedin with the same profile name as well. 

<!---
DanishHashmy/DanishHashmy is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
