{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606965647103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606965647123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 06:20:45 2020 " "Processing started: Thu Dec 03 06:20:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606965647123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965647123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965647123 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606965649313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606965649313 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 noise_sum.v(29) " "Verilog HDL Expression warning at noise_sum.v(29): truncated literal to match 9 bits" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1606965689612 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_sum.v(46) " "Verilog HDL warning at noise_sum.v(46): extended using \"x\" or \"z\"" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689612 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_sum.v(55) " "Verilog HDL warning at noise_sum.v(55): extended using \"x\" or \"z\"" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/noise_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file src/noise_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_sum " "Found entity 1: noise_sum" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689662 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(29) " "Verilog HDL warning at signal_mux.v(29): extended using \"x\" or \"z\"" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(42) " "Verilog HDL warning at signal_mux.v(42): extended using \"x\" or \"z\"" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(72) " "Verilog HDL warning at signal_mux.v(72): extended using \"x\" or \"z\"" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "signal_mux.v(34) " "Verilog HDL information at signal_mux.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606965689682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signal_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/signal_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_mux " "Found entity 1: signal_mux" {  } { { "src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/signal_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689682 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(107) " "Verilog HDL warning at PSK_phase_accum.v(107): extended using \"x\" or \"z\"" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(117) " "Verilog HDL warning at PSK_phase_accum.v(117): extended using \"x\" or \"z\"" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(372) " "Verilog HDL warning at PSK_phase_accum.v(372): extended using \"x\" or \"z\"" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PSK_phase_accum.v(113) " "Verilog HDL information at PSK_phase_accum.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606965689702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/psk_phase_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file src/psk_phase_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSK_phase_accum " "Found entity 1: PSK_phase_accum" {  } { { "src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/PSK_phase_accum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689702 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(47) " "Verilog HDL warning at output_reg.v(47): extended using \"x\" or \"z\"" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(57) " "Verilog HDL warning at output_reg.v(57): extended using \"x\" or \"z\"" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(102) " "Verilog HDL warning at output_reg.v(102): extended using \"x\" or \"z\"" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689712 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(116) " "Verilog HDL warning at output_reg.v(116): extended using \"x\" or \"z\"" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_reg.v(54) " "Verilog HDL information at output_reg.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606965689712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Found entity 1: output_reg" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689722 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(93) " "Verilog HDL warning at noise_generator.v(93): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689722 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(94) " "Verilog HDL warning at noise_generator.v(94): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(95) " "Verilog HDL warning at noise_generator.v(95): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(96) " "Verilog HDL warning at noise_generator.v(96): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(97) " "Verilog HDL warning at noise_generator.v(97): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(98) " "Verilog HDL warning at noise_generator.v(98): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(99) " "Verilog HDL warning at noise_generator.v(99): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(100) " "Verilog HDL warning at noise_generator.v(100): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(101) " "Verilog HDL warning at noise_generator.v(101): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(102) " "Verilog HDL warning at noise_generator.v(102): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(103) " "Verilog HDL warning at noise_generator.v(103): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(104) " "Verilog HDL warning at noise_generator.v(104): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(132) " "Verilog HDL warning at noise_generator.v(132): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(133) " "Verilog HDL warning at noise_generator.v(133): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(134) " "Verilog HDL warning at noise_generator.v(134): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(135) " "Verilog HDL warning at noise_generator.v(135): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(136) " "Verilog HDL warning at noise_generator.v(136): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(137) " "Verilog HDL warning at noise_generator.v(137): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(138) " "Verilog HDL warning at noise_generator.v(138): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(139) " "Verilog HDL warning at noise_generator.v(139): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(140) " "Verilog HDL warning at noise_generator.v(140): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(141) " "Verilog HDL warning at noise_generator.v(141): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(142) " "Verilog HDL warning at noise_generator.v(142): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(143) " "Verilog HDL warning at noise_generator.v(143): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(231) " "Verilog HDL warning at noise_generator.v(231): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 231 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(232) " "Verilog HDL warning at noise_generator.v(232): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 232 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(233) " "Verilog HDL warning at noise_generator.v(233): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 233 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(234) " "Verilog HDL warning at noise_generator.v(234): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(235) " "Verilog HDL warning at noise_generator.v(235): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(236) " "Verilog HDL warning at noise_generator.v(236): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(237) " "Verilog HDL warning at noise_generator.v(237): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(238) " "Verilog HDL warning at noise_generator.v(238): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689732 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(239) " "Verilog HDL warning at noise_generator.v(239): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(240) " "Verilog HDL warning at noise_generator.v(240): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(241) " "Verilog HDL warning at noise_generator.v(241): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(242) " "Verilog HDL warning at noise_generator.v(242): extended using \"x\" or \"z\"" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 242 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_generator.v(108) " "Verilog HDL information at noise_generator.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606965689742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_generator " "Found entity 1: noise_generator" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689742 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(105) " "Verilog HDL warning at LFM_phase_accum.v(105): extended using \"x\" or \"z\"" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689752 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(115) " "Verilog HDL warning at LFM_phase_accum.v(115): extended using \"x\" or \"z\"" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689752 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(378) " "Verilog HDL warning at LFM_phase_accum.v(378): extended using \"x\" or \"z\"" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 378 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606965689752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFM_phase_accum.v(111) " "Verilog HDL information at LFM_phase_accum.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606965689752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfm_phase_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfm_phase_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFM_phase_accum " "Found entity 1: LFM_phase_accum" {  } { { "src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/LFM_phase_accum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/digital_synthesizer_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/digital_synthesizer_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_synthesizer_v1 " "Found entity 1: digital_synthesizer_v1" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ip_cores/ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "ip_cores/fifo.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/div2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "ip_cores/div2.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/div1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/div1.v" { { "Info" "ISGN_ENTITY_NAME" "1 div1 " "Found entity 1: div1" {  } { { "ip_cores/div1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/div1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965689812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965689812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_synthesizer_v1 " "Elaborating entity \"digital_synthesizer_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606965691013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_generator noise_generator:noise_generator " "Elaborating entity \"noise_generator\" for hierarchy \"noise_generator:noise_generator\"" {  } { { "src/digital_synthesizer_v1.v" "noise_generator" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965691133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_sum noise_sum:noise_sum " "Elaborating entity \"noise_sum\" for hierarchy \"noise_sum:noise_sum\"" {  } { { "src/digital_synthesizer_v1.v" "noise_sum" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965691213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo\"" {  } { { "src/digital_synthesizer_v1.v" "fifo" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965691763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip_cores/fifo.v" "scfifo_component" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/fifo.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965693293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip_cores/fifo.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/fifo.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965693323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606965693323 ""}  } { { "ip_cores/fifo.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/ip_cores/fifo.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606965693323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d281 " "Found entity 1: scfifo_d281" {  } { { "db/scfifo_d281.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/scfifo_d281.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965693693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965693693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d281 fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated " "Elaborating entity \"scfifo_d281\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965693693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q71 " "Found entity 1: a_dpfifo_0q71" {  } { { "db/a_dpfifo_0q71.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_dpfifo_0q71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965693773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965693773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q71 fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo " "Elaborating entity \"a_dpfifo_0q71\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\"" {  } { { "db/scfifo_d281.tdf" "dpfifo" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/scfifo_d281.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965693773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66e " "Found entity 1: a_fefifo_66e" {  } { { "db/a_fefifo_66e.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_fefifo_66e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965693873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965693873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66e fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|a_fefifo_66e:fifo_state " "Elaborating entity \"a_fefifo_66e\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|a_fefifo_66e:fifo_state\"" {  } { { "db/a_dpfifo_0q71.tdf" "fifo_state" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_dpfifo_0q71.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965693873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0a7 " "Found entity 1: cntr_0a7" {  } { { "db/cntr_0a7.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_0a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965694083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965694083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0a7 fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|a_fefifo_66e:fifo_state\|cntr_0a7:count_usedw " "Elaborating entity \"cntr_0a7\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|a_fefifo_66e:fifo_state\|cntr_0a7:count_usedw\"" {  } { { "db/a_fefifo_66e.tdf" "count_usedw" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_fefifo_66e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965694083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ejs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejs1 " "Found entity 1: altsyncram_ejs1" {  } { { "db/altsyncram_ejs1.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/altsyncram_ejs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965694373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965694373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ejs1 fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|altsyncram_ejs1:FIFOram " "Elaborating entity \"altsyncram_ejs1\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|altsyncram_ejs1:FIFOram\"" {  } { { "db/a_dpfifo_0q71.tdf" "FIFOram" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_dpfifo_0q71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965694383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k9b " "Found entity 1: cntr_k9b" {  } { { "db/cntr_k9b.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/cntr_k9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606965694574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965694574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k9b fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|cntr_k9b:rd_ptr_count " "Elaborating entity \"cntr_k9b\" for hierarchy \"fifo:fifo\|scfifo:scfifo_component\|scfifo_d281:auto_generated\|a_dpfifo_0q71:dpfifo\|cntr_k9b:rd_ptr_count\"" {  } { { "db/a_dpfifo_0q71.tdf" "rd_ptr_count" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/db/a_dpfifo_0q71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965694584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_reg output_reg:output_reg " "Elaborating entity \"output_reg\" for hierarchy \"output_reg:output_reg\"" {  } { { "src/digital_synthesizer_v1.v" "output_reg" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965694634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 output_reg.v(80) " "Verilog HDL assignment warning at output_reg.v(80): truncated value with size 32 to match size of target (5)" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606965694654 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(91) " "Verilog HDL assignment warning at output_reg.v(91): truncated value with size 32 to match size of target (2)" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606965694654 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "output_reg.v(98) " "Verilog HDL Case Statement information at output_reg.v(98): all case item expressions in this case statement are onehot" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606965694654 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(110) " "Verilog HDL assignment warning at output_reg.v(110): truncated value with size 32 to match size of target (2)" {  } { { "src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/output_reg.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606965694654 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[11\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[10\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[9\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[8\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[7\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[6\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[5\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[4\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[3\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[2\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[1\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_sum:noise_sum\|NOISE_OUT\[0\] " "Converted tri-state buffer \"noise_sum:noise_sum\|NOISE_OUT\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_sum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_sum.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND12\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND12\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND11\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND11\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND10\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND10\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND9\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND9\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND8\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND8\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND7\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND7\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND6\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND6\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND5\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND5\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND4\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND4\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND3\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND3\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND2\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND2\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[0\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[1\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[2\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[3\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[4\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[5\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[6\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[7\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[8\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[9\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[10\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|RND1\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|RND1\[11\]\" feeding internal logic into a wire" {  } { { "src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/noise_generator.v" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1606965698503 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1606965698503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606965703233 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "160 " "160 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606965706193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/output_files/digital_synthesizer_v1_2_1.map.smsg " "Generated suppressed messages file D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/output_files/digital_synthesizer_v1_2_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965706663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606965707673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606965707673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "190 " "Design contains 190 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[0\] " "No output dependent on input pin \"F_CARRIER\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[1\] " "No output dependent on input pin \"F_CARRIER\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[2\] " "No output dependent on input pin \"F_CARRIER\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[3\] " "No output dependent on input pin \"F_CARRIER\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[4\] " "No output dependent on input pin \"F_CARRIER\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[5\] " "No output dependent on input pin \"F_CARRIER\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[6\] " "No output dependent on input pin \"F_CARRIER\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[7\] " "No output dependent on input pin \"F_CARRIER\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[8\] " "No output dependent on input pin \"F_CARRIER\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[9\] " "No output dependent on input pin \"F_CARRIER\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[10\] " "No output dependent on input pin \"F_CARRIER\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[11\] " "No output dependent on input pin \"F_CARRIER\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[12\] " "No output dependent on input pin \"F_CARRIER\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[13\] " "No output dependent on input pin \"F_CARRIER\[13\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[14\] " "No output dependent on input pin \"F_CARRIER\[14\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[15\] " "No output dependent on input pin \"F_CARRIER\[15\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[16\] " "No output dependent on input pin \"F_CARRIER\[16\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[17\] " "No output dependent on input pin \"F_CARRIER\[17\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[18\] " "No output dependent on input pin \"F_CARRIER\[18\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[19\] " "No output dependent on input pin \"F_CARRIER\[19\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[20\] " "No output dependent on input pin \"F_CARRIER\[20\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[21\] " "No output dependent on input pin \"F_CARRIER\[21\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[22\] " "No output dependent on input pin \"F_CARRIER\[22\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[23\] " "No output dependent on input pin \"F_CARRIER\[23\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[24\] " "No output dependent on input pin \"F_CARRIER\[24\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[25\] " "No output dependent on input pin \"F_CARRIER\[25\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[26\] " "No output dependent on input pin \"F_CARRIER\[26\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[27\] " "No output dependent on input pin \"F_CARRIER\[27\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[28\] " "No output dependent on input pin \"F_CARRIER\[28\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[29\] " "No output dependent on input pin \"F_CARRIER\[29\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[30\] " "No output dependent on input pin \"F_CARRIER\[30\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_CARRIER\[31\] " "No output dependent on input pin \"F_CARRIER\[31\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|F_CARRIER[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VOBULATION " "No output dependent on input pin \"VOBULATION\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|VOBULATION"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[0\] " "No output dependent on input pin \"T_PERIOD_1\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[1\] " "No output dependent on input pin \"T_PERIOD_1\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[2\] " "No output dependent on input pin \"T_PERIOD_1\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[3\] " "No output dependent on input pin \"T_PERIOD_1\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[4\] " "No output dependent on input pin \"T_PERIOD_1\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[5\] " "No output dependent on input pin \"T_PERIOD_1\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[6\] " "No output dependent on input pin \"T_PERIOD_1\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[7\] " "No output dependent on input pin \"T_PERIOD_1\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[8\] " "No output dependent on input pin \"T_PERIOD_1\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[9\] " "No output dependent on input pin \"T_PERIOD_1\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[10\] " "No output dependent on input pin \"T_PERIOD_1\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[11\] " "No output dependent on input pin \"T_PERIOD_1\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_1\[12\] " "No output dependent on input pin \"T_PERIOD_1\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[0\] " "No output dependent on input pin \"T_PERIOD_2\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[1\] " "No output dependent on input pin \"T_PERIOD_2\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[2\] " "No output dependent on input pin \"T_PERIOD_2\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[3\] " "No output dependent on input pin \"T_PERIOD_2\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[4\] " "No output dependent on input pin \"T_PERIOD_2\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[5\] " "No output dependent on input pin \"T_PERIOD_2\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[6\] " "No output dependent on input pin \"T_PERIOD_2\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[7\] " "No output dependent on input pin \"T_PERIOD_2\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[8\] " "No output dependent on input pin \"T_PERIOD_2\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[9\] " "No output dependent on input pin \"T_PERIOD_2\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[10\] " "No output dependent on input pin \"T_PERIOD_2\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[11\] " "No output dependent on input pin \"T_PERIOD_2\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_2\[12\] " "No output dependent on input pin \"T_PERIOD_2\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[0\] " "No output dependent on input pin \"T_PERIOD_3\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[1\] " "No output dependent on input pin \"T_PERIOD_3\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[2\] " "No output dependent on input pin \"T_PERIOD_3\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[3\] " "No output dependent on input pin \"T_PERIOD_3\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[4\] " "No output dependent on input pin \"T_PERIOD_3\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[5\] " "No output dependent on input pin \"T_PERIOD_3\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[6\] " "No output dependent on input pin \"T_PERIOD_3\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[7\] " "No output dependent on input pin \"T_PERIOD_3\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[8\] " "No output dependent on input pin \"T_PERIOD_3\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[9\] " "No output dependent on input pin \"T_PERIOD_3\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[10\] " "No output dependent on input pin \"T_PERIOD_3\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[11\] " "No output dependent on input pin \"T_PERIOD_3\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_3\[12\] " "No output dependent on input pin \"T_PERIOD_3\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[0\] " "No output dependent on input pin \"T_PERIOD_4\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[1\] " "No output dependent on input pin \"T_PERIOD_4\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[2\] " "No output dependent on input pin \"T_PERIOD_4\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[3\] " "No output dependent on input pin \"T_PERIOD_4\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[4\] " "No output dependent on input pin \"T_PERIOD_4\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[5\] " "No output dependent on input pin \"T_PERIOD_4\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[6\] " "No output dependent on input pin \"T_PERIOD_4\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[7\] " "No output dependent on input pin \"T_PERIOD_4\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[8\] " "No output dependent on input pin \"T_PERIOD_4\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[9\] " "No output dependent on input pin \"T_PERIOD_4\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[10\] " "No output dependent on input pin \"T_PERIOD_4\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[11\] " "No output dependent on input pin \"T_PERIOD_4\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_4\[12\] " "No output dependent on input pin \"T_PERIOD_4\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_4[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[0\] " "No output dependent on input pin \"T_PERIOD_5\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[1\] " "No output dependent on input pin \"T_PERIOD_5\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[2\] " "No output dependent on input pin \"T_PERIOD_5\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[3\] " "No output dependent on input pin \"T_PERIOD_5\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[4\] " "No output dependent on input pin \"T_PERIOD_5\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[5\] " "No output dependent on input pin \"T_PERIOD_5\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[6\] " "No output dependent on input pin \"T_PERIOD_5\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[7\] " "No output dependent on input pin \"T_PERIOD_5\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[8\] " "No output dependent on input pin \"T_PERIOD_5\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[9\] " "No output dependent on input pin \"T_PERIOD_5\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[10\] " "No output dependent on input pin \"T_PERIOD_5\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[11\] " "No output dependent on input pin \"T_PERIOD_5\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_5\[12\] " "No output dependent on input pin \"T_PERIOD_5\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_5[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[0\] " "No output dependent on input pin \"T_PERIOD_6\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[1\] " "No output dependent on input pin \"T_PERIOD_6\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[2\] " "No output dependent on input pin \"T_PERIOD_6\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[3\] " "No output dependent on input pin \"T_PERIOD_6\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[4\] " "No output dependent on input pin \"T_PERIOD_6\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[5\] " "No output dependent on input pin \"T_PERIOD_6\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[6\] " "No output dependent on input pin \"T_PERIOD_6\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[7\] " "No output dependent on input pin \"T_PERIOD_6\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[8\] " "No output dependent on input pin \"T_PERIOD_6\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[9\] " "No output dependent on input pin \"T_PERIOD_6\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[10\] " "No output dependent on input pin \"T_PERIOD_6\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[11\] " "No output dependent on input pin \"T_PERIOD_6\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_6\[12\] " "No output dependent on input pin \"T_PERIOD_6\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_6[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[0\] " "No output dependent on input pin \"T_PERIOD_7\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[1\] " "No output dependent on input pin \"T_PERIOD_7\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[2\] " "No output dependent on input pin \"T_PERIOD_7\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[3\] " "No output dependent on input pin \"T_PERIOD_7\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[4\] " "No output dependent on input pin \"T_PERIOD_7\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[5\] " "No output dependent on input pin \"T_PERIOD_7\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[6\] " "No output dependent on input pin \"T_PERIOD_7\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[7\] " "No output dependent on input pin \"T_PERIOD_7\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[8\] " "No output dependent on input pin \"T_PERIOD_7\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[9\] " "No output dependent on input pin \"T_PERIOD_7\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[10\] " "No output dependent on input pin \"T_PERIOD_7\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[11\] " "No output dependent on input pin \"T_PERIOD_7\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_7\[12\] " "No output dependent on input pin \"T_PERIOD_7\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_7[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[0\] " "No output dependent on input pin \"T_PERIOD_8\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[1\] " "No output dependent on input pin \"T_PERIOD_8\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[2\] " "No output dependent on input pin \"T_PERIOD_8\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[3\] " "No output dependent on input pin \"T_PERIOD_8\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[4\] " "No output dependent on input pin \"T_PERIOD_8\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[5\] " "No output dependent on input pin \"T_PERIOD_8\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[6\] " "No output dependent on input pin \"T_PERIOD_8\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[7\] " "No output dependent on input pin \"T_PERIOD_8\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[8\] " "No output dependent on input pin \"T_PERIOD_8\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[9\] " "No output dependent on input pin \"T_PERIOD_8\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[10\] " "No output dependent on input pin \"T_PERIOD_8\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[11\] " "No output dependent on input pin \"T_PERIOD_8\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_8\[12\] " "No output dependent on input pin \"T_PERIOD_8\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_8[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[0\] " "No output dependent on input pin \"T_PERIOD_9\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[1\] " "No output dependent on input pin \"T_PERIOD_9\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[2\] " "No output dependent on input pin \"T_PERIOD_9\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[3\] " "No output dependent on input pin \"T_PERIOD_9\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[4\] " "No output dependent on input pin \"T_PERIOD_9\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[5\] " "No output dependent on input pin \"T_PERIOD_9\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[6\] " "No output dependent on input pin \"T_PERIOD_9\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[7\] " "No output dependent on input pin \"T_PERIOD_9\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[8\] " "No output dependent on input pin \"T_PERIOD_9\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[9\] " "No output dependent on input pin \"T_PERIOD_9\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[10\] " "No output dependent on input pin \"T_PERIOD_9\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[11\] " "No output dependent on input pin \"T_PERIOD_9\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_9\[12\] " "No output dependent on input pin \"T_PERIOD_9\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_9[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[0\] " "No output dependent on input pin \"T_PERIOD_10\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[1\] " "No output dependent on input pin \"T_PERIOD_10\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[2\] " "No output dependent on input pin \"T_PERIOD_10\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[3\] " "No output dependent on input pin \"T_PERIOD_10\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[4\] " "No output dependent on input pin \"T_PERIOD_10\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[5\] " "No output dependent on input pin \"T_PERIOD_10\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[6\] " "No output dependent on input pin \"T_PERIOD_10\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[7\] " "No output dependent on input pin \"T_PERIOD_10\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[8\] " "No output dependent on input pin \"T_PERIOD_10\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[9\] " "No output dependent on input pin \"T_PERIOD_10\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[10\] " "No output dependent on input pin \"T_PERIOD_10\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[11\] " "No output dependent on input pin \"T_PERIOD_10\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T_PERIOD_10\[12\] " "No output dependent on input pin \"T_PERIOD_10\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|T_PERIOD_10[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_OF_IMP\[0\] " "No output dependent on input pin \"NUM_OF_IMP\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|NUM_OF_IMP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_OF_IMP\[1\] " "No output dependent on input pin \"NUM_OF_IMP\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|NUM_OF_IMP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_OF_IMP\[2\] " "No output dependent on input pin \"NUM_OF_IMP\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|NUM_OF_IMP[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_OF_IMP\[3\] " "No output dependent on input pin \"NUM_OF_IMP\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|NUM_OF_IMP[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NUM_OF_IMP\[4\] " "No output dependent on input pin \"NUM_OF_IMP\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|NUM_OF_IMP[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[0\] " "No output dependent on input pin \"DEVIATION\[0\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[1\] " "No output dependent on input pin \"DEVIATION\[1\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[2\] " "No output dependent on input pin \"DEVIATION\[2\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[3\] " "No output dependent on input pin \"DEVIATION\[3\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[4\] " "No output dependent on input pin \"DEVIATION\[4\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[5\] " "No output dependent on input pin \"DEVIATION\[5\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[6\] " "No output dependent on input pin \"DEVIATION\[6\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[7\] " "No output dependent on input pin \"DEVIATION\[7\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[8\] " "No output dependent on input pin \"DEVIATION\[8\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[9\] " "No output dependent on input pin \"DEVIATION\[9\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[10\] " "No output dependent on input pin \"DEVIATION\[10\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[11\] " "No output dependent on input pin \"DEVIATION\[11\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[12\] " "No output dependent on input pin \"DEVIATION\[12\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[13\] " "No output dependent on input pin \"DEVIATION\[13\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[14\] " "No output dependent on input pin \"DEVIATION\[14\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[15\] " "No output dependent on input pin \"DEVIATION\[15\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[16\] " "No output dependent on input pin \"DEVIATION\[16\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[17\] " "No output dependent on input pin \"DEVIATION\[17\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[18\] " "No output dependent on input pin \"DEVIATION\[18\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[19\] " "No output dependent on input pin \"DEVIATION\[19\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[20\] " "No output dependent on input pin \"DEVIATION\[20\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DEVIATION\[21\] " "No output dependent on input pin \"DEVIATION\[21\]\"" {  } { { "src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/src/digital_synthesizer_v1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606965709183 "|digital_synthesizer_v1|DEVIATION[21]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606965709183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1946 " "Implemented 1946 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "205 " "Implemented 205 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606965709273 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606965709273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1716 " "Implemented 1716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606965709273 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606965709273 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606965709273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606965709273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 353 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 353 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606965709413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 06:21:49 2020 " "Processing ended: Thu Dec 03 06:21:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606965709413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606965709413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606965709413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965709413 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 353 s " "Quartus Prime Flow was successful. 0 errors, 353 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606965710803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606965715393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606965715413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 06:21:52 2020 " "Processing started: Thu Dec 03 06:21:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606965715413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606965715413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606965715413 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606965715923 ""}
{ "Info" "0" "" "Project  = digital_synthesizer_v1_2_1" {  } {  } 0 0 "Project  = digital_synthesizer_v1_2_1" 0 0 "Fitter" 0 0 1606965715923 ""}
{ "Info" "0" "" "Revision = digital_synthesizer_v1_2_1" {  } {  } 0 0 "Revision = digital_synthesizer_v1_2_1" 0 0 "Fitter" 0 0 1606965715923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606965716933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606965716933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_synthesizer_v1_2_1 5AGXFB5K4F40I3 " "Selected device 5AGXFB5K4F40I3 for design \"digital_synthesizer_v1_2_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606965717063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606965717323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606965717323 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606965722473 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606965724033 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606965724203 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "216 217 " "No exact pin location assignment(s) for 216 pins of 217 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606965725935 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606965809503 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 705 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 705 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606965817313 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606965817313 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:07 " "Fitter periphery placement operations ending: elapsed time is 00:00:07" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606965817323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606965817753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606965817763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606965817783 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606965817813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606965817823 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606965817833 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/test.sdc " "Reading SDC File: 'sdc/test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606965824727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606965824827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606965824827 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606965824827 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606965824837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606965824837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000          CLK " "   8.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606965824837 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606965824837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606965825573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606965825583 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606965825583 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:45 " "Fitter preparation operations ending: elapsed time is 00:01:45" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606965828534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606965914214 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606965918953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:43 " "Fitter placement preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606965958634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606966002134 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606966089583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:29 " "Fitter placement operations ending: elapsed time is 00:01:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606966089583 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "G11 pin T_PERIOD_3\[2\] " "Shared VREF G11 is used as GPIO (pin T_PERIOD_3\[2\]). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1606966098653 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "H22 pin T_PERIOD_5\[11\] " "Shared VREF H22 is used as GPIO (pin T_PERIOD_5\[11\]). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1606966098653 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "L25 pin T_PERIOD_10\[2\] " "Shared VREF L25 is used as GPIO (pin T_PERIOD_10\[2\]). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1606966098653 ""}
{ "Warning" "WCIO_VREF_PIN_USED_AS_GPIO_WARNING" "R31 pin T_IMPULSE\[8\] " "Shared VREF R31 is used as GPIO (pin T_IMPULSE\[8\]). This action reduces fMAX performance of this pin." {  } {  } 0 11106 "Shared VREF %1!s! is used as GPIO (%2!s!). This action reduces fMAX performance of this pin." 0 0 "Fitter" 0 -1 1606966098653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606966115758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X24_Y69 X35_Y79 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X24_Y69 to location X35_Y79" {  } { { "loc" "" { Generic "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X24_Y69 to location X35_Y79"} { { 12 { 0 ""} 24 69 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606966317365 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606966317365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606966357474 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1606966357474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606966357474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:10 " "Fitter routing operations ending: elapsed time is 00:01:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606966357504 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.70 " "Total time spent on timing analysis during the Fitter is 10.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606966390284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606966392794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606966403114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606966403124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606966407112 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:37 " "Fitter post-fit operations ending: elapsed time is 00:00:37" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606966429534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/output_files/digital_synthesizer_v1_2_1.fit.smsg " "Generated suppressed messages file D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/digital_synthesizer_v1.2.1/output_files/digital_synthesizer_v1_2_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606966441035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3288 " "Peak virtual memory: 3288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606966450773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 06:34:10 2020 " "Processing ended: Thu Dec 03 06:34:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606966450773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:18 " "Elapsed time: 00:12:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606966450773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:01 " "Total CPU time (on all processors): 00:16:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606966450773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606966450773 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 360 s " "Quartus Prime Flow was successful. 0 errors, 360 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606966474263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606966484484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606966484524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 06:34:42 2020 " "Processing started: Thu Dec 03 06:34:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606966484524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606966484524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1 " "Command: quartus_sta digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606966484524 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606966485323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606966489794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606966489794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966490104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966490104 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/test.sdc " "Reading SDC File: 'sdc/test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1606966497714 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606966497784 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606966497784 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606966497814 ""}
{ "Info" "0" "" "Analyzing Slow 1150mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1150mV 100C Model" 0 0 "Timing Analyzer" 0 0 1606966497924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606966498414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606966498414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.259 " "Worst-case setup slack is -1.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.259             -11.369 CLK  " "   -1.259             -11.369 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966498414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 CLK  " "    0.273               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966498484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606966498504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606966498514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.136 " "Worst-case minimum pulse width slack is 3.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.136               0.000 CLK  " "    3.136               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966498524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966498524 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966498724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966498724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966498724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966498724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.086 ns " "Worst Case Available Settling Time: 6.086 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966498724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966498724 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606966498724 ""}
{ "Info" "0" "" "Analyzing Slow 1150mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1150mV -40C Model" 0 0 "Timing Analyzer" 0 0 1606966498734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606966498944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606966506354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606966507044 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606966507224 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606966507224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.842 " "Worst-case setup slack is -0.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842              -5.481 CLK  " "   -0.842              -5.481 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966507224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 CLK  " "    0.247               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966507304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606966507314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606966507324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.122 " "Worst-case minimum pulse width slack is 3.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.122               0.000 CLK  " "    3.122               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966507324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966507324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966507484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966507484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966507484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966507484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.423 ns " "Worst Case Available Settling Time: 6.423 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966507484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966507484 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606966507484 ""}
{ "Info" "0" "" "Analyzing Fast 1150mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1150mV 100C Model" 0 0 "Timing Analyzer" 0 0 1606966507494 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606966507844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606966514214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606966514880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.910 " "Worst-case setup slack is 1.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966514960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966514960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.910               0.000 CLK  " "    1.910               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966514960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966514960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966515040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966515040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 CLK  " "    0.184               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966515040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966515040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606966515050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606966515050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.990 " "Worst-case minimum pulse width slack is 2.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966515060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966515060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.990               0.000 CLK  " "    2.990               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966515060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966515060 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966515220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966515220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966515220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966515220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.540 ns " "Worst Case Available Settling Time: 6.540 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966515220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966515220 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606966515220 ""}
{ "Info" "0" "" "Analyzing Fast 1150mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1150mV -40C Model" 0 0 "Timing Analyzer" 0 0 1606966515230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606966516080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.516 " "Worst-case setup slack is 2.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.516               0.000 CLK  " "    2.516               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966516170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLK  " "    0.161               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966516250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606966516260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606966516270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.989 " "Worst-case minimum pulse width slack is 2.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.989               0.000 CLK  " "    2.989               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606966516270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606966516270 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966516420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966516420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966516420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966516420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.865 ns " "Worst Case Available Settling Time: 6.865 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966516420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606966516420 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606966516420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606966519520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606966519540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1307 " "Peak virtual memory: 1307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606966519780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 06:35:19 2020 " "Processing ended: Thu Dec 03 06:35:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606966519780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606966519780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606966519780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606966519780 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 363 s " "Quartus Prime Flow was successful. 0 errors, 363 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606966521414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606984237228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606984237248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 11:30:35 2020 " "Processing started: Thu Dec 03 11:30:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606984237248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606984237248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1 --netlist_type=sgate " "Command: quartus_npp digital_synthesizer_v1_2_1 -c digital_synthesizer_v1_2_1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606984237248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1606984238219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606984239370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 11:30:39 2020 " "Processing ended: Thu Dec 03 11:30:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606984239370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606984239370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606984239370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606984239370 ""}
