#include<DD-AVX_internal.hpp>

using namespace ddavx_core;

//=========================================================
//  function
//=========================================================

void dd_real_vector::add(dd_real_vector& vec1, dd_real_vector& vec2)
{
	if(size() != vec1.size() || size() != vec2.size()){
		std::cerr << "error bad vector size" << std::endl;
		assert(1);
	}
	registers regs;

#pragma omp parallel private(regs)
	{
		int i=0, is=0, ie=0;
		get_isie(size(), is, ie);
		for(i = is; (int)i < (int)(ie-SIMD_Length+1); i += SIMD_Length){
			SIMDreg a_hi = load(hi[i]);
			SIMDreg a_lo = load(lo[i]);

			SIMDreg b_hi = load(vec1.hi[i]);
			SIMDreg b_lo = load(vec1.lo[i]);

			SIMDreg c_hi = load(vec2.hi[i]);
			SIMDreg c_lo = load(vec2.lo[i]);

			Add(a_hi, a_lo, b_hi, b_lo, c_hi, c_lo, regs);

			store(hi[i], a_hi);
			store(lo[i], a_lo);
		}
		for(;i<ie;i++){
			Add(hi[i], lo[i], vec1.hi[i], vec1.lo[i], vec2.hi[i], vec2.lo[i]);
		}
	}
}

void dd_real_vector::add(d_real_vector& vec1, dd_real_vector& vec2)
{
	if(size() != vec1.size() || size() != vec2.size()){
		std::cerr << "error bad vector size" << std::endl;
		assert(1);
	}
	registers regs;

#pragma omp parallel private(regs)
	{
		int i=0, is=0, ie=0;
		get_isie(size(), is, ie);
		for(i = is; (int)i < (int)(ie-SIMD_Length+1); i += SIMD_Length){
			SIMDreg a_hi = load(hi[i]);
			SIMDreg a_lo = load(lo[i]);

			SIMDreg b_hi = load(vec1.data()[i]);
			SIMDreg b_lo = regs.zeros;

			SIMDreg c_hi = load(vec2.hi[i]);
			SIMDreg c_lo = load(vec2.lo[i]);

			Add(a_hi, a_lo, b_hi, b_lo, c_hi, c_lo, regs);

			store(hi[i], a_hi);
			store(lo[i], a_lo);
		}
		for(;i<ie;i++){
			Add(hi[i], lo[i], vec1.data()[i], 0.0, vec2.hi[i], vec2.lo[i]);
		}
	}
}


void dd_real_vector::add(dd_real_vector& vec1, d_real_vector& vec2)
{
	add(vec2, vec1);
}

void dd_real_vector::add(d_real_vector& vec1, d_real_vector& vec2)
{
	if(size() != vec1.size() || size() != vec2.size()){
		std::cerr << "error bad vector size" << std::endl;
		assert(1);
	}
	registers regs;

#pragma omp parallel private(regs)
	{
		int i=0, is=0, ie=0;
		get_isie(size(), is, ie);
		for(i = is; (int)i < (int)(ie-SIMD_Length+1); i += SIMD_Length){
			SIMDreg a_hi = load(hi[i]);
			SIMDreg a_lo = load(lo[i]);

			SIMDreg b_hi = load(vec1.data()[i]);
			SIMDreg b_lo = regs.zeros;

			SIMDreg c_hi = load(vec2.data()[i]);
			SIMDreg c_lo = regs.zeros;

			Add(a_hi, a_lo, b_hi, b_lo, c_hi, c_lo, regs);

			store(hi[i], a_hi);
			store(lo[i], a_lo);
		}
		for(;i<ie;i++){
			Add(hi[i], lo[i], vec1.data()[i], 0.0, vec2.data()[i], 0.0);
		}
	}
}

//=========================================================
//  operator
//=========================================================

dd_real_vector dd_real_vector::operator+(dd_real_vector& vec)
{
	add(*this, vec);
	return *this;
}

dd_real_vector dd_real_vector::operator+=(dd_real_vector& vec)
{
	add(*this, vec);
	return *this;
}

dd_real_vector dd_real_vector::operator+(d_real_vector& vec)
{
	add(*this, vec);
	return *this;
}

dd_real_vector dd_real_vector::operator+=(d_real_vector& vec)
{
	add(*this, vec);
	return *this;
}

