ls
# control.vhd
# display.vhd
# modelsim.ini
# sim.do
# tb_digit.vhd
# tb.vhd
# transcript
# vsim.wlf
# wave.do
# work
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:22 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:45:22 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:22 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 08:45:22 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:45:22 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity control
# End time: 08:45:22 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:45:22 on Apr 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(tb)
# Loading work.control(controlx)
# Loading work.display(display)
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/segments'.
# Executing ONERROR command at macro ./wave.do line 4
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/EA'.
# Executing ONERROR command at macro ./wave.do line 5
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 6
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/cont'.
# Executing ONERROR command at macro ./wave.do line 7
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:58 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:47:58 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:58 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 08:47:58 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:47:58 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity control
# End time: 08:47:58 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:47:59 on Apr 11,2025, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:47:59 on Apr 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(tb)
# Loading work.control(controlx)
# Loading work.display(display)
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/EA'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/cont'.
# Executing ONERROR command at macro ./wave.do line 10
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:16 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:50:16 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:16 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 08:50:16 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:50:16 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# ** Error: tb.vhd(25): near "~": syntax error
# -- Loading entity control
# ** Note: tb.vhd(45): VHDL Compiler exiting
# End time: 08:50:16 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim.do line 7
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -work work tb.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:58 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:52:58 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:58 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 08:52:58 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:52:58 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# ** Error: tb.vhd(25): near "~": syntax error
# -- Loading entity control
# ** Note: tb.vhd(45): VHDL Compiler exiting
# End time: 08:52:58 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim.do line 7
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -work work tb.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:54:46 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:54:46 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:54:46 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 08:54:46 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:54:46 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# ** Error: tb.vhd(25): (vcom-1581) No feasible entries for prefix operator '-'.
# ** Error: tb.vhd(25): Type error resolving prefix expression "-" as type ieee.std_logic_1164.STD_LOGIC.
# -- Loading entity control
# ** Note: tb.vhd(45): VHDL Compiler exiting
# End time: 08:54:46 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim.do line 7
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -work work tb.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:46 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:56:46 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:46 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 08:56:46 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:56:46 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# ** Error: tb.vhd(25): near "~": syntax error
# -- Loading entity control
# ** Note: tb.vhd(45): VHDL Compiler exiting
# End time: 08:56:46 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim.do line 7
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -work work tb.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:57:26 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:57:26 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:57:26 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 08:57:26 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:57:26 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity control
# End time: 08:57:27 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 08:57:27 on Apr 11,2025, Elapsed time: 0:09:28
# Errors: 4, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:57:27 on Apr 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(tb)
# Loading work.control(controlx)
# Loading work.display(display)
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d0'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d1'.
# Executing ONERROR command at macro ./wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d2'.
# Executing ONERROR command at macro ./wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d3'.
# Executing ONERROR command at macro ./wave.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d4'.
# Executing ONERROR command at macro ./wave.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d5'.
# Executing ONERROR command at macro ./wave.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d6'.
# Executing ONERROR command at macro ./wave.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d7'.
# Executing ONERROR command at macro ./wave.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/EA'.
# Executing ONERROR command at macro ./wave.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/cont'.
# Executing ONERROR command at macro ./wave.do line 18
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:26 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:59:26 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:26 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# ** Error: control.vhd(14): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# -- Loading entity display
# ** Note: control.vhd(66): VHDL Compiler exiting
# End time: 08:59:26 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim.do line 6
# /home/lucas/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -work work control.vhd"
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:41 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 08:59:41 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:41 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 08:59:41 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:59:41 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity control
# End time: 08:59:42 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 08:59:42 on Apr 11,2025, Elapsed time: 0:02:15
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 08:59:42 on Apr 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(tb)
# Loading work.control(controlx)
# Loading work.display(display)
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d0'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d1'.
# Executing ONERROR command at macro ./wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d2'.
# Executing ONERROR command at macro ./wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d3'.
# Executing ONERROR command at macro ./wave.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d4'.
# Executing ONERROR command at macro ./wave.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d5'.
# Executing ONERROR command at macro ./wave.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d6'.
# Executing ONERROR command at macro ./wave.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d7'.
# Executing ONERROR command at macro ./wave.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/EA'.
# Executing ONERROR command at macro ./wave.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/cont'.
# Executing ONERROR command at macro ./wave.do line 18
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:13 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 09:00:13 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:13 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 09:00:13 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:00:13 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity control
# End time: 09:00:13 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:00:14 on Apr 11,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 09:00:14 on Apr 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(tb)
# Loading work.control(controlx)
# Loading work.display(display)
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d0'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d1'.
# Executing ONERROR command at macro ./wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d2'.
# Executing ONERROR command at macro ./wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d3'.
# Executing ONERROR command at macro ./wave.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d4'.
# Executing ONERROR command at macro ./wave.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d5'.
# Executing ONERROR command at macro ./wave.do line 13
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d6'.
# Executing ONERROR command at macro ./wave.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/d7'.
# Executing ONERROR command at macro ./wave.do line 15
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/EA'.
# Executing ONERROR command at macro ./wave.do line 16
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 17
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/cont'.
# Executing ONERROR command at macro ./wave.do line 18
do sim.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:03:47 on Apr 11,2025
# vcom -reportprogress 300 -work work display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity display
# -- Compiling architecture display of display
# End time: 09:03:47 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:03:47 on Apr 11,2025
# vcom -reportprogress 300 -work work control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture controlx of control
# -- Loading entity display
# End time: 09:03:48 on Apr 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:03:48 on Apr 11,2025
# vcom -reportprogress 300 -work work tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb
# -- Compiling architecture tb of tb
# -- Loading entity control
# End time: 09:03:48 on Apr 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:03:48 on Apr 11,2025, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb 
# Start time: 09:03:48 on Apr 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb(tb)
# Loading work.control(controlx)
# Loading work.display(display)
# 1
# 1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/count'.
# Executing ONERROR command at macro ./wave.do line 8
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/EA'.
# Executing ONERROR command at macro ./wave.do line 9
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/PE'.
# Executing ONERROR command at macro ./wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/tb/DUT/cont'.
# Executing ONERROR command at macro ./wave.do line 11
