{
  "module_name": "phy-qcom-qmp.h",
  "hash_id": "8ffb6f38d1a534042348c019c5c076cd25b91ee0bf6e5ac822d706c52f3ce794",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_H_\n#define QCOM_PHY_QMP_H_\n\n#include \"phy-qcom-qmp-qserdes-com.h\"\n#include \"phy-qcom-qmp-qserdes-txrx.h\"\n\n#include \"phy-qcom-qmp-qserdes-com-v3.h\"\n#include \"phy-qcom-qmp-qserdes-txrx-v3.h\"\n\n#include \"phy-qcom-qmp-qserdes-com-v4.h\"\n#include \"phy-qcom-qmp-qserdes-txrx-v4.h\"\n#include \"phy-qcom-qmp-qserdes-txrx-v4_20.h\"\n\n#include \"phy-qcom-qmp-qserdes-com-v5.h\"\n#include \"phy-qcom-qmp-qserdes-txrx-v5.h\"\n#include \"phy-qcom-qmp-qserdes-txrx-v5_20.h\"\n#include \"phy-qcom-qmp-qserdes-txrx-v5_5nm.h\"\n\n#include \"phy-qcom-qmp-qserdes-com-v6.h\"\n#include \"phy-qcom-qmp-qserdes-txrx-v6.h\"\n#include \"phy-qcom-qmp-qserdes-txrx-v6_20.h\"\n#include \"phy-qcom-qmp-qserdes-ln-shrd-v6.h\"\n\n#include \"phy-qcom-qmp-qserdes-pll.h\"\n\n#include \"phy-qcom-qmp-pcs-v2.h\"\n\n#include \"phy-qcom-qmp-pcs-v3.h\"\n\n#include \"phy-qcom-qmp-pcs-v4.h\"\n\n#include \"phy-qcom-qmp-pcs-v4_20.h\"\n\n#include \"phy-qcom-qmp-pcs-v5.h\"\n\n#include \"phy-qcom-qmp-pcs-v5_20.h\"\n\n#include \"phy-qcom-qmp-pcs-v6.h\"\n\n#include \"phy-qcom-qmp-pcs-v6_20.h\"\n\n \n#define QPHY_V3_DP_COM_PHY_MODE_CTRL\t\t\t0x00\n#define QPHY_V3_DP_COM_SW_RESET\t\t\t\t0x04\n#define QPHY_V3_DP_COM_POWER_DOWN_CTRL\t\t\t0x08\n#define QPHY_V3_DP_COM_SWI_CTRL\t\t\t\t0x0c\n#define QPHY_V3_DP_COM_TYPEC_CTRL\t\t\t0x10\n#define QPHY_V3_DP_COM_TYPEC_PWRDN_CTRL\t\t\t0x14\n#define QPHY_V3_DP_COM_RESET_OVRD_CTRL\t\t\t0x1c\n\n \n# define QSERDES_V3_COM_BIAS_EN\t\t\t\t0x0001\n# define QSERDES_V3_COM_BIAS_EN_MUX\t\t\t0x0002\n# define QSERDES_V3_COM_CLKBUF_R_EN\t\t\t0x0004\n# define QSERDES_V3_COM_CLKBUF_L_EN\t\t\t0x0008\n# define QSERDES_V3_COM_EN_SYSCLK_TX_SEL\t\t0x0010\n# define QSERDES_V3_COM_CLKBUF_RX_DRIVE_L\t\t0x0020\n# define QSERDES_V3_COM_CLKBUF_RX_DRIVE_R\t\t0x0040\n\n \n# define DP_PHY_TXn_TX_EMP_POST1_LVL_MASK\t\t0x001f\n# define DP_PHY_TXn_TX_EMP_POST1_LVL_MUX_EN\t\t0x0020\n# define DP_PHY_TXn_TX_DRV_LVL_MASK\t\t\t0x001f\n# define DP_PHY_TXn_TX_DRV_LVL_MUX_EN\t\t\t0x0020\n\n \n#define QSERDES_DP_PHY_REVISION_ID0\t\t\t0x000\n#define QSERDES_DP_PHY_REVISION_ID1\t\t\t0x004\n#define QSERDES_DP_PHY_REVISION_ID2\t\t\t0x008\n#define QSERDES_DP_PHY_REVISION_ID3\t\t\t0x00c\n#define QSERDES_DP_PHY_CFG\t\t\t\t0x010\n#define QSERDES_DP_PHY_PD_CTL\t\t\t\t0x018\n# define DP_PHY_PD_CTL_PWRDN\t\t\t\t0x001\n# define DP_PHY_PD_CTL_PSR_PWRDN\t\t\t0x002\n# define DP_PHY_PD_CTL_AUX_PWRDN\t\t\t0x004\n# define DP_PHY_PD_CTL_LANE_0_1_PWRDN\t\t\t0x008\n# define DP_PHY_PD_CTL_LANE_2_3_PWRDN\t\t\t0x010\n# define DP_PHY_PD_CTL_PLL_PWRDN\t\t\t0x020\n# define DP_PHY_PD_CTL_DP_CLAMP_EN\t\t\t0x040\n#define QSERDES_DP_PHY_MODE\t\t\t\t0x01c\n#define QSERDES_DP_PHY_AUX_CFG0\t\t\t\t0x020\n#define QSERDES_DP_PHY_AUX_CFG1\t\t\t\t0x024\n#define QSERDES_DP_PHY_AUX_CFG2\t\t\t\t0x028\n#define QSERDES_DP_PHY_AUX_CFG3\t\t\t\t0x02c\n#define QSERDES_DP_PHY_AUX_CFG4\t\t\t\t0x030\n#define QSERDES_DP_PHY_AUX_CFG5\t\t\t\t0x034\n#define QSERDES_DP_PHY_AUX_CFG6\t\t\t\t0x038\n#define QSERDES_DP_PHY_AUX_CFG7\t\t\t\t0x03c\n#define QSERDES_DP_PHY_AUX_CFG8\t\t\t\t0x040\n#define QSERDES_DP_PHY_AUX_CFG9\t\t\t\t0x044\n\n \n#define QSERDES_V3_DP_PHY_AUX_INTERRUPT_MASK\t\t0x048\n# define PHY_AUX_STOP_ERR_MASK\t\t\t\t0x01\n# define PHY_AUX_DEC_ERR_MASK\t\t\t\t0x02\n# define PHY_AUX_SYNC_ERR_MASK\t\t\t\t0x04\n# define PHY_AUX_ALIGN_ERR_MASK\t\t\t\t0x08\n# define PHY_AUX_REQ_ERR_MASK\t\t\t\t0x10\n\n#define QSERDES_V3_DP_PHY_AUX_INTERRUPT_CLEAR\t\t0x04c\n#define QSERDES_V3_DP_PHY_AUX_BIST_CFG\t\t\t0x050\n\n#define QSERDES_V3_DP_PHY_VCO_DIV\t\t\t0x064\n#define QSERDES_V3_DP_PHY_TX0_TX1_LANE_CTL\t\t0x06c\n#define QSERDES_V3_DP_PHY_TX2_TX3_LANE_CTL\t\t0x088\n\n#define QSERDES_V3_DP_PHY_SPARE0\t\t\t0x0ac\n#define DP_PHY_SPARE0_MASK\t\t\t\t0x0f\n#define DP_PHY_SPARE0_ORIENTATION_INFO_SHIFT\t\t0x04(0x0004)\n\n#define QSERDES_V3_DP_PHY_STATUS\t\t\t0x0c0\n\n \n#define QSERDES_V4_DP_PHY_CFG_1\t\t\t\t0x014\n#define QSERDES_V4_DP_PHY_AUX_INTERRUPT_MASK\t\t0x054\n#define QSERDES_V4_DP_PHY_AUX_INTERRUPT_CLEAR\t\t0x058\n#define QSERDES_V4_DP_PHY_VCO_DIV\t\t\t0x070\n#define QSERDES_V4_DP_PHY_TX0_TX1_LANE_CTL\t\t0x078\n#define QSERDES_V4_DP_PHY_TX2_TX3_LANE_CTL\t\t0x09c\n#define QSERDES_V4_DP_PHY_SPARE0\t\t\t0x0c8\n#define QSERDES_V4_DP_PHY_AUX_INTERRUPT_STATUS\t\t0x0d8\n#define QSERDES_V4_DP_PHY_STATUS\t\t\t0x0dc\n\n \n#define QPHY_V4_PCS_MISC_TYPEC_CTRL\t\t\t0x00\n#define QPHY_V4_PCS_MISC_TYPEC_PWRDN_CTRL\t\t0x04\n#define QPHY_V4_PCS_MISC_PCS_MISC_CONFIG1\t\t0x08\n#define QPHY_V4_PCS_MISC_CLAMP_ENABLE\t\t\t0x0c\n#define QPHY_V4_PCS_MISC_TYPEC_STATUS\t\t\t0x10\n#define QPHY_V4_PCS_MISC_PLACEHOLDER_STATUS\t\t0x14\n\n#define QSERDES_V5_DP_PHY_STATUS\t\t\t0x0dc\n\n \n#define QSERDES_V6_DP_PHY_AUX_INTERRUPT_STATUS\t\t0x0e0\n#define QSERDES_V6_DP_PHY_STATUS\t\t\t0x0e4\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}