{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  8 12:24:47 2015 " "Info: Processing started: Thu Jan  8 12:24:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_capabel-behavioural " "Info: Found design unit 1: dff_capabel-behavioural" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff_capabel " "Info: Found entity 1: dff_capabel" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 klokdeler-behavioural " "Info: Found design unit 1: klokdeler-behavioural" {  } { { "../../klokdeler.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 klokdeler " "Info: Found entity 1: klokdeler" {  } { { "../../klokdeler.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/klokdeler.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-structural " "Info: Found design unit 1: spi-structural" {  } { { "../../../SPI/spi.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Info: Found entity 1: spi" {  } { { "../../../SPI/spi.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/spi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behavioral " "Info: Found design unit 1: shift_reg-behavioral" {  } { { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Info: Found entity 1: shift_reg" {  } { { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioural " "Info: Found design unit 1: counter-behavioural" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavioural " "Info: Found design unit 1: control-behavioural" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" sdcard.vhd(398) " "Error (10500): VHDL syntax error at sdcard.vhd(398) near text \"process\";  expecting \"if\"" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 398 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" sdcard.vhd(401) " "Error (10500): VHDL syntax error at sdcard.vhd(401) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 401 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" sdcard.vhd(1086) " "Error (10500): VHDL syntax error at sdcard.vhd(1086) near text \"process\";  expecting \"if\"" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 1086 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file /home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Info: Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Info: Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Info: Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Error: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan  8 12:24:54 2015 " "Error: Processing ended: Thu Jan  8 12:24:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Error: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
