/* Generated by Yosys 0.9+2406 (git sha1 347dd01, gcc 8.3.1 -fPIC -Os) */

module grid_clb(bottom_width_0_height_0__pin_10_, bottom_width_0_height_0__pin_14_, bottom_width_0_height_0__pin_2_, bottom_width_0_height_0__pin_6_, ccff_head, ccff_tail, clk, left_width_0_height_0__pin_11_, left_width_0_height_0__pin_3_, left_width_0_height_0__pin_7_, pReset, prog_clk, reset, right_width_0_height_0__pin_13_, right_width_0_height_0__pin_1_, right_width_0_height_0__pin_5_, right_width_0_height_0__pin_9_, set, top_width_0_height_0__pin_0_, top_width_0_height_0__pin_12_, top_width_0_height_0__pin_4_, top_width_0_height_0__pin_8_, VPWR, VGND);
  input VGND;
  input VPWR;
  output bottom_width_0_height_0__pin_10_;
  input bottom_width_0_height_0__pin_14_;
  input bottom_width_0_height_0__pin_2_;
  input bottom_width_0_height_0__pin_6_;
  input ccff_head;
  output ccff_tail;
  input clk;
  wire clknet_0_prog_clk;
  wire clknet_2_0_0_prog_clk;
  wire clknet_2_1_0_prog_clk;
  wire clknet_2_2_0_prog_clk;
  wire clknet_2_3_0_prog_clk;
  wire clknet_3_0_0_prog_clk;
  wire clknet_3_1_0_prog_clk;
  wire clknet_3_2_0_prog_clk;
  wire clknet_3_3_0_prog_clk;
  wire clknet_3_4_0_prog_clk;
  wire clknet_3_5_0_prog_clk;
  wire clknet_3_6_0_prog_clk;
  wire clknet_3_7_0_prog_clk;
  wire clknet_4_0_0_prog_clk;
  wire clknet_4_10_0_prog_clk;
  wire clknet_4_11_0_prog_clk;
  wire clknet_4_12_0_prog_clk;
  wire clknet_4_13_0_prog_clk;
  wire clknet_4_14_0_prog_clk;
  wire clknet_4_15_0_prog_clk;
  wire clknet_4_1_0_prog_clk;
  wire clknet_4_2_0_prog_clk;
  wire clknet_4_3_0_prog_clk;
  wire clknet_4_4_0_prog_clk;
  wire clknet_4_5_0_prog_clk;
  wire clknet_4_6_0_prog_clk;
  wire clknet_4_7_0_prog_clk;
  wire clknet_4_8_0_prog_clk;
  wire clknet_4_9_0_prog_clk;
  output left_width_0_height_0__pin_11_;
  input left_width_0_height_0__pin_3_;
  input left_width_0_height_0__pin_7_;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ;
  wire \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ;
  input pReset;
  input prog_clk;
  input reset;
  output right_width_0_height_0__pin_13_;
  input right_width_0_height_0__pin_1_;
  input right_width_0_height_0__pin_5_;
  input right_width_0_height_0__pin_9_;
  input set;
  input top_width_0_height_0__pin_0_;
  output top_width_0_height_0__pin_12_;
  input top_width_0_height_0__pin_4_;
  input top_width_0_height_0__pin_8_;
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_0_prog_clk_A (
    .DIODE(prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_2_0_0_prog_clk_A (
    .DIODE(clknet_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_2_1_0_prog_clk_A (
    .DIODE(clknet_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_2_2_0_prog_clk_A (
    .DIODE(clknet_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_2_3_0_prog_clk_A (
    .DIODE(clknet_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_0_0_prog_clk_A (
    .DIODE(clknet_2_0_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_1_0_prog_clk_A (
    .DIODE(clknet_2_0_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_2_0_prog_clk_A (
    .DIODE(clknet_2_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_3_0_prog_clk_A (
    .DIODE(clknet_2_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_4_0_prog_clk_A (
    .DIODE(clknet_2_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_5_0_prog_clk_A (
    .DIODE(clknet_2_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_6_0_prog_clk_A (
    .DIODE(clknet_2_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_3_7_0_prog_clk_A (
    .DIODE(clknet_2_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_0_0_prog_clk_A (
    .DIODE(clknet_3_0_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_10_0_prog_clk_A (
    .DIODE(clknet_3_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_11_0_prog_clk_A (
    .DIODE(clknet_3_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_12_0_prog_clk_A (
    .DIODE(clknet_3_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_13_0_prog_clk_A (
    .DIODE(clknet_3_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_14_0_prog_clk_A (
    .DIODE(clknet_3_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_15_0_prog_clk_A (
    .DIODE(clknet_3_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_1_0_prog_clk_A (
    .DIODE(clknet_3_0_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_2_0_prog_clk_A (
    .DIODE(clknet_3_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_3_0_prog_clk_A (
    .DIODE(clknet_3_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_4_0_prog_clk_A (
    .DIODE(clknet_3_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_5_0_prog_clk_A (
    .DIODE(clknet_3_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_6_0_prog_clk_A (
    .DIODE(clknet_3_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_7_0_prog_clk_A (
    .DIODE(clknet_3_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_8_0_prog_clk_A (
    .DIODE(clknet_3_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 ANTENNA_clkbuf_4_9_0_prog_clk_A (
    .DIODE(clknet_3_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(ccff_head),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_10_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_9_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_8_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_11_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_14_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_12_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_15_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_CLK  (
    .DIODE(clknet_4_13_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_D  (
    .DIODE(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__diode_2 \ANTENNA_logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1_RESET_B  (
    .DIODE(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_0_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_0_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_0_152 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_156 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_160 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_168 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_172 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_0_176 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_0_181 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_0_185 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_187 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_191 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_0_195 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_0_202 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_0_214 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_0_218 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_0_230 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_0_242 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_0_249 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_0_261 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_0_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_0_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_0_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_0_59 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_0_86 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_0_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_101 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_109 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_113 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_10_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_145 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_149 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_10_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_10_189 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_10_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_10_207 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_10_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_10_239 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_10_251 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_10_263 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_10_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_10_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_88 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_10_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_11_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_11_162 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_11_174 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_11_180 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_11_192 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_11_198 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_11_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_11_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_11_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_31 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_35 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_39 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_11_43 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_48 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_52 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_56 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_6 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_11_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_66 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_73 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_77 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_11_81 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_11_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_12_101 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_12_113 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_12_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_145 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_12_149 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_12_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_12_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_12_178 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_12_182 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_12_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_12_239 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_12_251 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_12_263 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_12_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_36 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_40 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_44 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_69 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_73 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_80 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_88 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_12_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_13_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_110 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_13_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_13_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_13_135 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_13_138 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_13_142 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_13_168 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_13_180 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_13_192 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_13_198 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_13_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_13_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_13_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_89 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_13_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_13_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_14_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_14_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_14_147 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_14_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_14_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_14_167 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_14_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_14_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_14_239 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_14_251 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_14_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_14_263 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_14_36 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_14_45 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_71 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_75 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_79 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_14_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_14_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_14_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_15_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_15_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_144 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_15_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_15_19 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_15_192 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_15_198 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_15_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_15_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_25 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_15_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_52 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_56 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_15_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_66 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_70 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_15_74 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_15_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_15_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_16_109 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_16_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_16_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_151 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_16_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_16_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_16_168 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_16_180 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_19 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_23 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_16_240 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_16_252 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_16_264 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_16_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_16_59 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_16_66 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_16_78 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_16_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_16_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_17_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_134 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_17_138 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_17_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_17_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_17_192 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_17_198 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_17_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_17_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_17_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_44 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_48 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_17_52 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_17_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_17_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_17_74 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_17_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_17_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_18_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_18_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_18_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_18_145 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_18_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_18_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_18_178 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_18_182 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_19 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_18_23 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_18_240 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_18_252 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_18_264 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_18_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_18_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_18_61 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_18_64 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_18_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_18_76 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_18_88 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_18_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_109 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_113 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_19_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_19_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_19_135 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_19_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_19_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_19_196 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_19_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_19_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_19_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_19_28 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_34 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_19_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_19_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_19_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_19_58 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_19_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_19_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_1_111 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_1_115 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_162 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_1_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_1_172 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_1_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_217 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_221 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_1_225 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_1_237 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_1_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_1_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_1_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_49 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_1_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_20_103 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_20_107 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_20_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_20_134 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_20_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_20_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_20_152 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_20_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_20_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_20_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_20_199 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_20_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_20_208 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_20_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_20_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_20_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_20_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_20_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_20_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_20_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_20_61 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_20_64 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_20_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_20_76 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_20_88 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_20_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_20_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_21_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_21_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_21_135 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_21_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_21_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_21_192 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_202 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_229 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_233 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_237 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_21_241 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_21_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_21_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_21_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_34 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_21_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_21_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_21_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_21_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_21_74 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_21_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_21_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_22_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_124 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_136 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_22_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_22_152 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_22_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_22_182 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_22_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_22_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_22_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_22_219 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_255 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_22_267 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_22_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_22_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_22_67 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_22_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_22_73 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_22_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_22_91 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_22_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_23_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_23_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_23_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_23_192 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_23_200 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_23_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_23_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_23_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_23_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_23_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_23_31 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_34 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_23_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_23_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_23_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_23_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_23_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_23_68 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_23_94 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_24_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_24_134 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_138 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_24_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_24_178 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_24_182 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_24_19 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_24_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_24_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_24_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_24_24 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_240 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_252 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_24_264 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_24_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_24_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_24_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_24_67 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_73 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_24_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_24_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_24_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_25_111 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_25_115 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_25_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_25_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_25_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_25_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_169 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_173 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_25_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_25_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_25_19 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_25_196 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_25_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_25_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_25_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_25_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_25_45 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_25_66 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_25_70 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_25_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_26_103 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_26_109 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_112 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_12 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_26_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_151 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_26_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_26_16 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_26_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_26_190 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_26_202 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_26_24 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_26_240 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_26_252 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_26_264 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_26_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_26_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_26_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_26_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_26_44 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_26_56 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_26_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_8 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_26_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_26_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_26_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_27_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_159 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_27_163 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_169 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_173 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_27_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_27_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_27_200 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_27_240 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_27_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_27_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_27_29 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_27_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_34 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_27_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_27_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_27_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_27_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_27_74 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_27_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_27_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_28_104 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_28_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_28_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_28_12 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_28_145 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_28_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_28_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_28_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_28_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_28_194 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_28_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_28_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_28_24 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_28_242 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_28_254 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_28_266 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_28_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_28_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_28_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_28_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_28_67 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_28_79 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_28_8 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_28_91 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_28_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_28_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_29_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_29_135 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_29_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_29_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_29_200 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_29_240 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_29_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_29_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_29_29 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_29_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_29_37 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_46 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_29_50 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_29_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_29_74 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_29_78 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_29_81 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_29_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_2_139 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_2_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_2_147 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_2_151 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_2_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_2_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_2_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_2_178 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_2_202 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_2_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_2_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_2_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_2_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_2_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_2_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_2_78 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_2_83 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_2_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_30_103 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_30_115 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_30_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_30_14 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_30_145 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_30_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_30_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_30_165 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_30_17 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_30_171 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_30_195 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_30_207 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_30_211 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_30_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_30_244 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_30_256 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_30_268 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_30_29 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_30_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_30_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_30_36 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_30_63 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_30_75 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_30_8 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_30_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_30_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_30_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_30_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_31_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_31_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_139 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_31_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_31_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_31_200 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_31_240 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_31_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_31_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_31_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_31_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_31_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_31_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_31_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_31_74 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_31_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_31_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_32_104 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_32_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_32_13 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_32_145 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_32_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_32_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_32_17 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_32_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_32_196 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_32_208 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_32_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_32_219 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_32_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_32_255 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_32_267 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_32_29 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_32_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_32_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_32_61 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_32_64 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_32_68 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_32_80 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_32_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_33_103 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_33_115 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_33_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_33_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_133 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_160 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_33_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_172 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_176 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_33_180 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_33_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_33_200 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_33_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_33_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_33_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_34 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_33_46 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_33_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_33_89 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_95 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_33_99 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_34_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_34_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_34_128 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_34_136 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_34_139 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_34_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_34_151 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_34_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_34_165 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_34_171 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_34_197 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_34_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_34_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_34_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_34_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_34_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_34_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_34_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_34_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_34_63 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_34_69 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_34_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_34_73 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_34_77 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_34_88 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_35_103 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_35_115 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_35_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_35_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_35_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_134 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_35_161 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_35_167 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_35_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_35_207 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_219 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_223 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_228 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_35_232 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_35_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_35_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_35_28 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_35_40 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_35_52 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_35_66 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_35_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_95 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_35_99 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_36_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_36_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_36_128 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_36_134 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_36_137 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_36_141 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_36_147 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_36_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_36_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_36_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_36_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_36_174 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_36_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_36_204 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_36_212 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_36_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_36_244 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_36_256 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_36_268 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_36_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_36_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_36_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_36_44 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_36_56 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_36_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_36_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_36_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_101 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_37_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_37_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_37_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_37_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_162 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_37_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_37_174 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_37_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_217 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_221 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_37_225 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_37_237 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_37_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_37_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_37_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_37_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_34 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_37_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_37_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_37_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_66 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_37_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_38_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_38_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_38_122 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_38_125 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_38_133 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_38_137 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_38_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_38_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_38_152 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_38_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_38_185 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_38_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_38_194 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_38_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_38_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_38_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_38_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_38_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_38_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_38_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_38_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_38_63 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_38_68 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_38_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_38_72 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_38_77 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_38_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_38_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_103 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_107 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_111 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_39_115 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_39_119 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_39_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_156 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_160 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_39_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_39_176 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_39_182 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_39_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_219 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_223 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_39_227 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_39_239 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_39_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_39_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_39_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_39_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_34 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_39_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_39_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_39_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_39_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_39_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_39_74 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_108 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_112 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_3_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_3_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_3_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_3_172 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_219 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_223 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_3_227 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_3_239 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_3_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_3_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_3_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_49 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_3_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_40_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_40_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_40_125 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_40_133 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_40_145 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_40_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_40_183 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_40_186 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_40_194 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_40_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_40_23 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_40_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_40_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_40_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_40_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_40_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_40_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_40_61 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_40_64 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_40_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_40_76 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_40_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_40_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_40_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_109 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_113 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_41_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_41_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_162 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_41_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_41_174 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_41_207 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_217 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_221 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_41_225 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_41_237 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_41_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_41_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_41_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_41_28 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_41_40 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_45 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_49 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_41_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_41_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_41_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_42_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_130 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_42_142 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_42_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_42_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_42_183 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_186 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_198 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_42_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_42_23 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_42_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_42_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_42_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_42_44 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_42_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_70 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_42_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_42_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_42_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_43_103 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_43_115 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_43_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_156 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_160 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_43_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_43_176 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_43_180 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_43_207 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_217 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_221 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_43_225 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_43_237 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_43_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_43_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_43_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_43_28 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_43_40 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_43_48 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_43_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_95 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_43_99 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_44_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_44_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_44_122 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_44_125 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_44_137 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_44_149 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_44_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_44_183 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_44_186 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_44_198 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_44_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_44_23 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_44_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_44_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_44_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_44_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_44_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_44_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_44_44 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_44_52 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_44_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_44_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_44_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_106 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_45_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_125 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_137 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_45_149 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_156 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_168 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_45_180 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_187 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_199 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_45_211 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_218 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_230 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_45_242 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_249 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_45_261 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_45_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_45_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_44 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_45_56 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_45_63 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_67 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_79 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_45_91 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_45_94 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_120 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_124 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_128 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_132 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_136 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_140 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_144 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_4_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_4_152 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_4_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_4_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_4_172 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_196 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_4_200 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_4_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_4_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_4_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_4_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_4_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_4_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_78 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_4_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_4_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_4_91 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_108 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_112 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_5_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_5_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_156 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_160 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_5_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_5_176 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_5_182 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_5_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_5_196 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_227 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_231 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_5_235 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_5_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_5_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_5_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_49 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_5_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_120 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_124 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_128 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_6_132 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_138 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_142 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_6_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_6_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_6_189 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_6_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_6_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_6_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_6_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_6_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_6_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_59 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_6_88 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_106 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_110 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_7_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_156 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_160 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_7_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_7_176 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_7_182 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_7_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_7_196 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_7_202 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_7_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_7_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_7_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_49 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_7_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_66 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_7_73 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_7_77 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_101 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_128 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_132 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_139 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_8_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_151 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_8_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_8_189 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_6 FILLER_8_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_8_207 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_8_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_8_239 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_8_251 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_8_263 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_1 FILLER_8_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_8_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_88 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_8_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_9_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_159 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_163 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_167 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_9_171 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_9_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 FILLER_9_196 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_8 FILLER_9_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_9_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_12 FILLER_9_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__fill_2 FILLER_9_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_4 FILLER_9_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_0 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_1 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_10 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_100 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_101 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_102 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_103 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_104 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_105 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_106 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_107 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_108 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_109 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_11 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_110 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_111 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_112 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_113 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_114 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_115 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_116 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_117 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_118 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_119 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_12 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_120 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_121 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_122 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_123 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_124 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_125 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_126 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_127 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_128 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_129 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_13 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_130 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_131 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_132 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_133 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_134 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_135 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_136 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_137 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_138 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_139 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_14 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_140 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_141 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_142 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_143 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_144 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_145 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_146 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_147 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_148 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_149 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_15 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_150 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_151 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_152 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_153 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_154 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_155 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_156 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_157 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_158 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_159 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_16 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_160 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_161 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_162 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_163 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_164 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_165 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_166 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_167 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_168 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_169 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_17 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_170 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_171 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_172 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_173 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_174 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_175 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_176 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_177 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_178 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_179 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_18 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_180 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_181 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_182 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_183 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_184 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_185 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_186 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_187 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_188 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_189 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_19 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_190 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_191 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_192 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_193 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_194 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_195 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_196 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_197 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_198 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_199 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_2 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_20 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_200 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_201 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_202 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_203 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_204 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_205 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_206 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_207 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_208 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_209 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_21 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_210 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_211 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_212 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_213 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_214 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_215 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_216 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_217 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_218 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_219 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_22 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_220 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_221 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_222 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_223 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_224 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_225 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_226 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_227 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_228 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_229 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_23 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_230 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_231 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_232 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_233 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_234 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_235 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_236 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_237 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_238 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_239 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_24 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_240 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_241 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_242 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_243 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_244 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_245 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_246 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_247 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_248 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_249 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_25 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_250 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_251 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_252 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_253 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_254 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_255 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_256 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_257 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_258 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_259 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_26 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_260 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_261 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_262 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_263 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_264 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_265 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_266 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_267 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_268 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_269 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_27 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_270 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_271 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_272 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_273 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_274 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_275 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_276 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_277 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_278 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_279 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_28 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_280 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_281 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_282 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_283 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_29 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_3 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_30 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_31 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_32 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_33 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_34 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_35 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_36 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_37 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_38 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_39 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_4 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_40 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_41 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_42 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_43 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_44 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_45 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_46 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_47 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_48 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_49 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_5 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_50 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_51 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_52 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_53 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_54 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_55 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_56 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_57 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_58 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_59 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_6 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_60 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_61 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_62 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_63 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_64 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_65 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_66 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_67 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_68 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_69 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_7 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_70 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_71 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_72 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_73 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_74 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_75 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_76 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_77 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_78 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_79 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_8 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_80 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_81 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_82 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_83 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_84 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_85 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_86 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_87 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_88 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_89 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_9 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_90 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__decap_3 PHY_91 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_92 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_93 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_94 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_95 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_96 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_97 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_98 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__tapvpwrvgnd_1 PHY_99 (
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__conb_1 _0_ (
    .LO(left_width_0_height_0__pin_11_),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__conb_1 _1_ (
    .LO(bottom_width_0_height_0__pin_10_),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__conb_1 _2_ (
    .LO(right_width_0_height_0__pin_13_),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__conb_1 _3_ (
    .LO(top_width_0_height_0__pin_12_),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__clkbuf_16 clkbuf_0_prog_clk (
    .A(prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_2_0_0_prog_clk (
    .A(clknet_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_2_0_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_2_1_0_prog_clk (
    .A(clknet_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_2_1_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_2_2_0_prog_clk (
    .A(clknet_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_2_2_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_2_3_0_prog_clk (
    .A(clknet_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_2_3_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_0_0_prog_clk (
    .A(clknet_2_0_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_3_0_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_1_0_prog_clk (
    .A(clknet_2_0_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_3_1_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_2_0_prog_clk (
    .A(clknet_2_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_3_2_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_3_0_prog_clk (
    .A(clknet_2_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_3_3_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_4_0_prog_clk (
    .A(clknet_2_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_3_4_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_5_0_prog_clk (
    .A(clknet_2_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_3_5_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_6_0_prog_clk (
    .A(clknet_2_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_3_6_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_3_7_0_prog_clk (
    .A(clknet_2_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_3_7_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_0_0_prog_clk (
    .A(clknet_3_0_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_0_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_10_0_prog_clk (
    .A(clknet_3_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_10_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_11_0_prog_clk (
    .A(clknet_3_5_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_11_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_12_0_prog_clk (
    .A(clknet_3_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_12_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_13_0_prog_clk (
    .A(clknet_3_6_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_13_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_14_0_prog_clk (
    .A(clknet_3_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_14_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_15_0_prog_clk (
    .A(clknet_3_7_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_15_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_1_0_prog_clk (
    .A(clknet_3_0_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_1_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_2_0_prog_clk (
    .A(clknet_3_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_2_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_3_0_prog_clk (
    .A(clknet_3_1_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_3_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_4_0_prog_clk (
    .A(clknet_3_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_4_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_5_0_prog_clk (
    .A(clknet_3_2_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_5_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_6_0_prog_clk (
    .A(clknet_3_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_6_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_7_0_prog_clk (
    .A(clknet_3_3_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_7_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_8_0_prog_clk (
    .A(clknet_3_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_8_0_prog_clk)
  );
  sky130_fd_sc_hd__clkbuf_1 clkbuf_4_9_0_prog_clk (
    .A(clknet_3_4_0_prog_clk),
    .VGND(VGND),
    .VPWR(VPWR),
    .X(clknet_4_9_0_prog_clk)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(ccff_head),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_10_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_9_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_8_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_11_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_14_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_1_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_4_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_2_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_5_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_7_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_6_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_3_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_12_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_15_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ),
    .Q(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
  sky130_fd_sc_hd__dfrbp_1 \logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1  (
    .CLK(clknet_4_13_0_prog_clk),
    .D(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ),
    .Q(ccff_tail),
    .Q_N(\logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ),
    .RESET_B(pReset),
    .VGND(VGND),
    .VPWR(VPWR)
  );
endmodule
