# Counter
Designing the counter using Verilog. it counts up and down 

## Simulation Results
![image](https://user-images.githubusercontent.com/44365037/204122673-cbce6ecd-80f0-49f1-8f19-fa02f1a64d94.png)
