$date
	Sun Oct 23 03:17:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#641909
b10100 !
1"
#641910
b10100 &
b10100 %
1$
#641911
0"
#641914
b1010 &
b1010 %
#641918
b101 &
b101 %
#641922
b10000 &
b10000 %
#641926
b1000 &
b1000 %
#641930
b100 &
b100 %
#641934
b10 &
b10 %
#641938
b1 &
b1 %
1#
#641942
b0 &
0#
b0 %
0$
#1665851
b11110 !
1"
#1665854
b11110 &
b11110 %
1$
#1665855
0"
#1665858
b1111 &
b1111 %
#1665862
b101110 &
b101110 %
#1665866
b10111 &
b10111 %
#1665870
b1000110 &
b1000110 %
#1665874
b100011 &
b100011 %
#1665878
b1101010 &
b1101010 %
#1665882
b110101 &
b110101 %
#1665886
b10100000 &
b10100000 %
#1665890
b1010000 &
b1010000 %
#1665894
b101000 &
b101000 %
#1665898
b10100 &
b10100 %
#1665902
b1010 &
b1010 %
#1665906
b101 &
b101 %
#1665910
b10000 &
b10000 %
#1665914
b1000 &
b1000 %
#1665918
b100 &
b100 %
#1665922
b10 &
b10 %
#1665926
b1 &
1#
b1 %
#1665930
b0 &
b0 %
0#
0$
#2673245
b1000 !
1"
#2673246
b1000 &
b1000 %
1$
#2673247
0"
#2673250
b100 &
b100 %
#2673254
b10 &
b10 %
#2673258
b1 &
b1 %
1#
#2673262
b0 &
0#
b0 %
0$
#4500012
