
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00200201

Program Header:
    LOAD off    0x00010000 vaddr 0x00200000 paddr 0x08000000 align 2**16
         filesz 0x000017a4 memsz 0x000017a4 flags rwx
    LOAD off    0x000117a4 vaddr 0x080017a4 paddr 0x080017a4 align 2**16
         filesz 0x00000180 memsz 0x00000180 flags r--
    LOAD off    0x00020000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00000a04 flags rw-
    LOAD off    0x00020000 vaddr 0x20020000 paddr 0x20020000 align 2**16
         filesz 0x00000000 memsz 0x00060000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000400  20000000  20000000  00020000  2**0
                  ALLOC
  1 .pstack       00000400  20000400  20000400  00020000  2**0
                  ALLOC
  2 .nocache      00000000  20000800  20000800  00011924  2**2
                  CONTENTS
  3 .eth          00000000  20000800  20000800  00011924  2**2
                  CONTENTS
  4 .vectors      00000200  00200000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  5 .text         000015a4  00200200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .rodata       00000180  080017a4  080017a4  000117a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .data         00000000  20020000  20020000  00011924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000204  20000800  20000800  00020000  2**3
                  ALLOC
  9 .ram0_init    00000000  20020000  20020000  00011924  2**2
                  CONTENTS
 10 .ram0         00000000  20020000  20020000  00011924  2**2
                  CONTENTS
 11 .ram1_init    00000000  20020000  20020000  00011924  2**2
                  CONTENTS
 12 .ram1         00000000  20020000  20020000  00011924  2**2
                  CONTENTS
 13 .ram2_init    00000000  2007c000  2007c000  00011924  2**2
                  CONTENTS
 14 .ram2         00000000  2007c000  2007c000  00011924  2**2
                  CONTENTS
 15 .ram3_init    00000000  20000a04  20000a04  00011924  2**2
                  CONTENTS
 16 .ram3         00000000  20000a04  20000a04  00011924  2**2
                  CONTENTS
 17 .ram4_init    00000000  00000000  00000000  00011924  2**2
                  CONTENTS
 18 .ram4         00000000  00000000  00000000  00011924  2**2
                  CONTENTS
 19 .ram5_init    00000000  40024000  40024000  00011924  2**2
                  CONTENTS
 20 .ram5         00000000  40024000  40024000  00011924  2**2
                  CONTENTS
 21 .ram6_init    00000000  00000000  00000000  00011924  2**2
                  CONTENTS
 22 .ram6         00000000  00000000  00000000  00011924  2**2
                  CONTENTS
 23 .ram7_init    00000000  00000000  00000000  00011924  2**2
                  CONTENTS
 24 .ram7         00000000  00000000  00000000  00011924  2**2
                  CONTENTS
 25 .heap         00060000  20020000  20020000  00020000  2**0
                  ALLOC
 26 .ARM.attributes 0000002d  00000000  00000000  00011924  2**0
                  CONTENTS, READONLY
 27 .comment      0000007f  00000000  00000000  00011951  2**0
                  CONTENTS, READONLY
 28 .debug_info   00005e29  00000000  00000000  000119d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_abbrev 00000d07  00000000  00000000  000177f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_loc    00001e5b  00000000  00000000  00018500  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_aranges 000001e0  00000000  00000000  0001a35b  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_ranges 000011d0  00000000  00000000  0001a53b  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_line   00001f26  00000000  00000000  0001b70b  2**0
                  CONTENTS, READONLY, DEBUGGING
 34 .debug_str    00001436  00000000  00000000  0001d631  2**0
                  CONTENTS, READONLY, DEBUGGING
 35 .debug_frame  0000059c  00000000  00000000  0001ea68  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
20000800 l    d  .nocache	00000000 .nocache
20000800 l    d  .eth	00000000 .eth
00200000 l    d  .vectors	00000000 .vectors
00200200 l    d  .text	00000000 .text
080017a4 l    d  .rodata	00000000 .rodata
20020000 l    d  .data	00000000 .data
20000800 l    d  .bss	00000000 .bss
20020000 l    d  .ram0_init	00000000 .ram0_init
20020000 l    d  .ram0	00000000 .ram0
20020000 l    d  .ram1_init	00000000 .ram1_init
20020000 l    d  .ram1	00000000 .ram1
2007c000 l    d  .ram2_init	00000000 .ram2_init
2007c000 l    d  .ram2	00000000 .ram2
20000a04 l    d  .ram3_init	00000000 .ram3_init
20000a04 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
40024000 l    d  .ram5_init	00000000 .ram5_init
40024000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20020000 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
00200300 l     F .text	00000010 notify7
00200310 l     F .text	0000001c EXT_CB
00200330 l     F .text	00000058 SysTick_Handler
00200390 l     F .text	00000030 Vector4C
002003c0 l     F .text	00000030 Vector48
002003f0 l     F .text	00000030 Vector170
00200420 l     F .text	00000030 Vector138
00200450 l     F .text	00000190 Vector188
20000880 l     O .bss	000000d8 ch_idle_thread_wa
20000958 l     O .bss	00000020 default_heap
2000097c l     O .bss	00000001 flag
20000984 l     O .bss	00000010 sd_in_buf7
20000994 l     O .bss	00000010 sd_out_buf7
080017a4 l     O .rodata	000000c0 EXTcfg
08001864 l     O .rodata	00000016 ch_debug
08001884 l     O .rodata	00000020 vmt
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
0020022e l       .text	00000000 msloop
0020023c l       .text	00000000 psloop
0020024c l       .text	00000000 dloop
00200260 l       .text	00000000 bloop
00200276 l       .text	00000000 initloop
00200282 l       .text	00000000 endinitloop
0020028a l       .text	00000000 finiloop
00200296 l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 
00200e20 l     F .text	00000070 wakeup
00200ea0 l     F .text	00000028 chSchGoSleepS
002012c0 l     F .text	00000028 chThdEnqueueTimeoutS
002012f0 l     F .text	000000b8 oqWriteTimeout
002013d0 l     F .text	00000052 oqPutTimeout
00201450 l     F .text	000000b8 iqReadTimeout
00201530 l     F .text	00000050 iqGetTimeout
080018a4 l     O .rodata	00000080 ram_areas
00000000 l    df *ABS*	00000000 
00201510 g     F .text	00000006 .hidden _readt.lto_priv.31
00201170 g     F .text	0000002c .hidden Vector58
00200f30 g     F .text	00000030 .hidden VectorE8
00201040 g     F .text	00000070 .hidden Vector9C
00201620 g     F .text	00000002 .hidden VectorAC
002015d0 g     F .text	00000050 chThdExit
200009a4 g     O .bss	00000060 .hidden SD7
00201230 g     F .text	00000088 .hidden chSchGoSleepTimeoutS
00201620 g     F .text	00000002 .hidden DebugMon_Handler
00201620 g     F .text	00000002 .hidden Vector1A0
00000000 g       .rodata	00000000 __ram4_start__
00201140 g     F .text	0000002c .hidden Vector5C
00201620 g     F .text	00000002 .hidden Vector11C
40024000 g       .ram5	00000000 __ram5_clear__
00201620 g     F .text	00000002 .hidden HardFault_Handler
00201620 g     F .text	00000002 .hidden Vector1B8
00201620 g     F .text	00000002 .hidden Vector1F0
00201620 g     F .text	00000002 .hidden Vector19C
20020000 g       .ram0_init	00000000 __ram0_init__
00201620 g     F .text	00000002 .hidden Vector1EC
00201620 g     F .text	00000002 .hidden Vector8C
20020000 g       .ram1	00000000 __ram1_free__
00201620 g     F .text	00000002 .hidden VectorDC
20000800 g       .eth	00000000 __eth_end__
00000000 g       .rodata	00000000 __ram6_start__
00201620 g     F .text	00000002 .hidden PendSV_Handler
00201620 g     F .text	00000002 .hidden Vector168
00201620 g     F .text	00000002 .hidden NMI_Handler
00200000 g     O .vectors	00000200 _vectors
002017a4 g       .rodata	00000000 __exidx_end
00201620 g     F .text	00000002 .hidden Vector110
20020000 g       .ram0	00000000 __ram0_free__
20000800 g     O .bss	00000008 .hidden EXTD1
20020000 g       .heap	00000000 __heap_base__
00201620 g     F .text	00000002 .hidden Vector120
00201620 g     F .text	00000002 .hidden Vector1D8
00201620 g     F .text	00000002 .hidden Vector1F4
00201620 g     F .text	00000002 .hidden VectorC8
08001924 g       *ABS*	00000000 __ram3_init_text__
00201620 g     F .text	00000002 .hidden Vector94
40025000 g       *ABS*	00000000 __ram5_end__
40024000 g       .ram5	00000000 __ram5_noinit__
00001000 g       *ABS*	00000000 __ram5_size__
00201620 g     F .text	00000002 .hidden VectorA8
00201620 g     F .text	00000002 .hidden VectorB4
00201620 g     F .text	00000002 .hidden Vector1FC
002015a0 g     F .text	0000002c .hidden chSchReadyI
002011a0 g     F .text	00000044 .hidden chTMStopMeasurementX
00200200 g       .vectors	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
08001924 g       .rodata	00000000 __rodata_end__
00201620 g     F .text	00000002 .hidden Vector74
20000980 g     O .bss	00000004 .hidden nextmem.lto_priv.33
00201620 g     F .text	00000002 .hidden Vector160
00201620 g     F .text	00000002 .hidden Vector1B0
00201620 g     F .text	00000002 .hidden UsageFault_Handler
00201620 g     F .text	00000002 .hidden VectorEC
20000800 g       .bss	00000000 _bss_start
20080000 g       .heap	00000000 __heap_end__
0005c000 g       *ABS*	00000000 __ram1_size__
00201620 g     F .text	00000002 .hidden Vector40
00201620 g     F .text	00000002 .hidden VectorF8
00201620 g     F .text	00000002 .hidden Vector108
00201620 g     F .text	00000002 .hidden VectorBC
00201620 g     F .text	00000002 .hidden Vector190
00201620 g     F .text	00000002 .hidden Vector1E0
00201620 g     F .text	00000002 .hidden Vector150
00201620 g     F .text	00000002 .hidden Vector1F8
20020000 g       .ram1	00000000 __ram1_clear__
00201620 g     F .text	00000002 .hidden Vector124
00201430 g     F .text	00000006 .hidden _putt.lto_priv.28
00000000 g       .ram7	00000000 __ram7_free__
00004000 g       *ABS*	00000000 __ram4_size__
00201620 g     F .text	00000002 .hidden Vector1C4
00201620 g     F .text	00000002 .hidden Vector1CC
2007c000 g       *ABS*	00000000 __ram1_end__
00004000 g       *ABS*	00000000 __ram4_end__
002017a4 g       .rodata	00000000 __exidx_start
08001924 g       *ABS*	00000000 __ram0_init_text__
00201620 g     F .text	00000002 .hidden Vector1E4
08001924 g       *ABS*	00000000 __ram1_init_text__
00201620 g     F .text	00000002 .hidden Vector148
20000800 g       .eth	00000000 __eth_base__
00060000 g       *ABS*	00000000 __ram0_size__
08001924 g       *ABS*	00000000 __ram5_init_text__
00201620 g     F .text	00000002 .hidden Vector198
00201620 g     F .text	00000002 .hidden Vector118
002010e0 g     F .text	0000002c .hidden Vector64
20000a04 g       .bss	00000000 _bss_end
00201740 g     F .text	00000064 .hidden chEvtBroadcastFlagsI.constprop.14
00200200 g     F .text	00000000 Reset_Handler
00201620 g     F .text	00000002 .hidden VectorCC
00201620 g     F .text	00000002 .hidden Vector54
00201620 g     F .text	00000002 .hidden Vector98
00000000 g       .ram4	00000000 __ram4_clear__
40024000 g       .ram5	00000000 __ram5_free__
00201620 g     F .text	00000002 .hidden VectorD8
08001924 g       *ABS*	00000000 __ram6_init_text__
00201620 g     F .text	00000002 .hidden Vector24
20000a04 g       .ram3	00000000 __ram3_clear__
00201690 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
00201620 g     F .text	00000002 .hidden Vector1AC
002011f0 g     F .text	00000040 chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00201620 g     F .text	00000002 .hidden Vector178
00000000 g       .ram6	00000000 __ram6_free__
00201620 g     F .text	00000002 .hidden Vector84
2007c000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
00201620 g     F .text	00000002 .hidden Vector1A4
00000000 g       .ram7	00000000 __ram7_clear__
00201620 g     F .text	00000002 .hidden VectorD0
20020000 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
00201620 g     F .text	00000002 .hidden Vector1B4
00201520 g     F .text	0000000a .hidden _read.lto_priv.25
00201620 g     F .text	00000002 .hidden Vector140
00200f60 g     F .text	00000030 .hidden VectorE4
00201620 g     F .text	00000002 .hidden VectorC0
00201620 g     F .text	00000002 .hidden Vector158
00201620 g     F .text	00000002 .hidden Vector130
002002d4 g     F .text	00000000 _port_switch
002016b0 g     F .text	0000007c __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
00201620 g     F .text	00000002 .hidden Vector1C0
002016a0 g     F .text	00000002 __late_init
20000800 g       .nocache	00000000 __nocache_end__
00200ed0 g     F .text	0000005c .hidden _port_irq_epilogue
00201620 g     F .text	00000002 .hidden Vector134
00000000 g       .rodata	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
00201620 g     F .text	00000002 .hidden Vector1D0
00201620 g     F .text	00000002 .hidden VectorF0
00201620 g     F .text	00000002 .hidden Vector12C
20020000 g       .data	00000000 _data_end
00201620 g     F .text	00000002 .hidden Vector13C
00020000 g       *ABS*	00000000 __ram3_size__
00201620 g     F .text	00000002 .hidden Vector100
00200fc0 g     F .text	00000080 .hidden VectorE0
00201620 g     F .text	00000002 .hidden VectorF4
00200200 g       .vectors	00000000 __fini_array_start
2007c000 g       .ram2	00000000 __ram2_clear__
20020000 g       *ABS*	00000000 __ram3_end__
002013c0 g     F .text	0000000a .hidden _write.lto_priv.24
00004000 g       *ABS*	00000000 __ram2_size__
20020000 g       .rodata	00000000 __ram1_start__
080017a4 g       .rodata	00000000 __rodata_base__
00201620 g     F .text	00000002 .hidden MemManage_Handler
002005e0 g     F .text	000006d4 main
00201620 g     F .text	00000002 .hidden Vector6C
00200e90 g     F .text	00000002 .hidden _idle_thread.lto_priv.32
00000000 g       *ABS*	00000000 __ram6_size__
00201620 g     F .text	00000002 .hidden VectorA0
08001924 g       *ABS*	00000000 __ram2_init_text__
00200db0 g     F .text	0000001a .hidden SVC_Handler
20000a04 g       .ram3	00000000 __ram3_free__
00200200 g       .vectors	00000000 __init_array_end
00201620 g     F .text	00000002 .hidden VectorC4
00201620 g     F .text	00000002 .hidden Vector7C
00201620 g     F .text	00000002 .hidden Vector180
08001924 g       *ABS*	00000000 __ram4_init_text__
20020000 g       .ram1	00000000 __ram1_noinit__
00201620 g     F .text	00000002 .hidden VectorB0
00201620 g     F .text	00000002 .hidden Vector90
00201620 g     F .text	00000002 .hidden Vector114
002002e4 g     F .text	00000000 _port_thread_start
00201620 g     F .text	00000002 .hidden Vector164
00201110 g     F .text	0000002c .hidden Vector60
00201620 g     F .text	00000002 .hidden Vector1C
00201620 g     F .text	00000002 .hidden Vector1BC
00201590 g     F .text	0000000a .hidden _get.lto_priv.27
00201620 g     F .text	00000002 .hidden Vector1D4
00201620 g     F .text	00000002 .hidden Vector17C
2007c000 g       .ram2_init	00000000 __ram2_init__
20080000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
00201620 g     F .text	00000002 .hidden Vector1A8
00201620 g     F .text	00000002 .hidden Vector16C
20020000 g       .ram0	00000000 __ram0_clear__
00201620 g     F .text	00000002 .hidden Vector70
00201620 g     F .text	00000002 .hidden VectorD4
20000a04 g       .ram3	00000000 __ram3_noinit__
00201440 g     F .text	0000000a .hidden _put.lto_priv.26
20020000 g       .ram0	00000000 __ram0_noinit__
00201630 g     F .text	00000060 __init_ram_areas
2007c000 g       .rodata	00000000 __ram2_start__
00201620 g     F .text	00000002 .hidden Vector144
00201620 g     F .text	00000002 .hidden Vector80
002002f4 g     F .text	00000000 _port_switch_from_isr
00201620 g     F .text	00000002 .hidden Vector15C
00000000 g       *ABS*	00000000 __ram7_end__
002010b0 g     F .text	0000002c .hidden Vector68
002013b0 g     F .text	00000006 .hidden _writet.lto_priv.30
20000400 g       .mstack	00000000 __main_stack_end__
00201620 g     F .text	00000002 .hidden Vector78
40024000 g       .ram5_init	00000000 __ram5_init__
00201620 g     F .text	00000002 .hidden Vector1E8
00201620 g     F .text	00000002 .hidden _unhandled_exception
00201620 g     F .text	00000002 .hidden Vector88
20000400 g       .pstack	00000000 __main_thread_stack_base__
08001924 g       *ABS*	00000000 __ram7_init_text__
20000a04 g       .ram3_init	00000000 __ram3_init__
00201620 g     F .text	00000002 .hidden Vector104
00201580 g     F .text	00000006 .hidden _gett.lto_priv.29
00201620 g     F .text	00000002 .hidden Vector184
00201620 g     F .text	00000002 .hidden Vector10C
20020000 g       .rodata	00000000 __ram0_start__
002002f8 g       .text	00000000 _port_exit_from_isr
20020000 g       .ram1_init	00000000 __ram1_init__
00200200 g       .vectors	00000000 __init_array_start
00200dd0 g     F .text	00000048 .hidden chCoreAllocAligned
08001924 g       *ABS*	00000000 _textdata_start
00201620 g     F .text	00000002 .hidden Vector14C
40024000 g       .rodata	00000000 __ram5_start__
20000800 g       .nocache	00000000 __nocache_base__
00201620 g     F .text	00000002 .hidden BusFault_Handler
00201620 g     F .text	00000002 .hidden Vector50
20000808 g     O .bss	00000074 .hidden ch
00201620 g     F .text	00000002 .hidden Vector1C8
2007c000 g       .ram2	00000000 __ram2_free__
00201620 g     F .text	00000002 .hidden Vector194
00201620 g     F .text	00000002 .hidden Vector1DC
00201620 g     F .text	00000002 .hidden Vector154
00000000 g       .ram4	00000000 __ram4_free__
20080000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
00200f90 g     F .text	00000030 .hidden Vector44
20000978 g     O .bss	00000004 .hidden endmem.lto_priv.34
00201620 g     F .text	00000002 .hidden Vector28
00201620 g     F .text	00000002 .hidden VectorB8
00000400 g       *ABS*	00000000 __main_stack_size__
00201620 g     F .text	00000002 .hidden VectorFC
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
00201620 g     F .text	00000002 .hidden Vector34
00200cc0 g     F .text	000000e8 __early_init
00201620 g     F .text	00000002 .hidden Vector128
20000000 g       .rodata	00000000 __ram3_start__
00201620 g     F .text	00000002 .hidden VectorA4
00000400 g       *ABS*	00000000 __process_stack_size__
00201620 g     F .text	00000002 .hidden Vector20
00201620 g     F .text	00000002 .hidden Vector18C
00201620 g     F .text	00000002 .hidden Vector174
00201730 g     F .text	0000000c .hidden chTMStartMeasurementX.constprop.18


