{
    "DESIGN_NAME": "simproc_system",
    "VERILOG_FILES": "dir::src/*.sv",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 160 300",
    "PL_TARGET_DENSITY": 0.67,

    "DESIGN_IS_CORE": true
}