<stg><name>SHA1ProcessMessageBlock</name>


<trans_list>

<trans id="1780" from="1" to="2">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="2" to="3">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="3" to="4">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="4" to="5">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="5" to="6">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="6" to="7">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="7" to="8">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="8" to="9">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="9" to="10">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="10" to="11">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="11" to="12">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="12" to="13">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="13" to="14">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="14" to="15">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="15" to="16">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="16" to="17">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="17" to="18">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="18" to="19">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="19" to="20">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="20" to="21">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="21" to="22">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="22" to="23">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="23" to="24">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="24" to="25">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="25" to="26">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="26" to="27">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="27" to="28">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="28" to="29">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="29" to="30">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="30" to="31">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="31" to="32">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="32" to="33">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="33" to="34">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="34" to="35">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="35" to="36">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="36" to="37">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="37" to="38">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="38" to="39">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="39" to="40">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="40" to="41">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="41" to="42">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="42" to="43">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="43" to="44">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="44" to="45">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="45" to="46">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="46" to="47">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="47" to="48">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="48" to="49">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="49" to="50">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="50" to="51">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="51" to="52">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="52" to="53">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="53" to="54">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="54" to="55">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="55" to="56">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="56" to="57">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="57" to="58">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="58" to="59">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="59" to="60">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="60" to="61">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="61" to="62">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="62" to="63">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="63" to="64">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="64" to="65">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="65" to="66">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="66" to="67">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="67" to="68">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="68" to="69">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="69" to="70">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="70" to="71">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="71" to="72">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="72" to="73">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="73" to="74">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="74" to="75">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="75" to="76">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="76" to="77">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="64">
<![CDATA[
.preheader8.preheader:2  %W = alloca [80 x i32], align 16

]]></node>
<StgValue><ssdm name="W"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="688" op_0_bw="688" op_1_bw="688">
<![CDATA[
.preheader8.preheader:3  %context_read = call i688 @_ssdm_op_Read.ap_auto.i688P(i688* %context)

]]></node>
<StgValue><ssdm name="context_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:5  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 184, i32 191)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:6  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 192, i32 199)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:7  %tmp = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 176, i32 183)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:8  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 200, i32 207)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:9  %tmp_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp, i8 %tmp_1, i8 %tmp_2, i8 %tmp_6)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:12  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 216, i32 223)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:13  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 224, i32 231)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:14  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 208, i32 215)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:15  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 232, i32 239)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:16  %tmp_18_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_s, i8 %tmp_3, i8 %tmp_4, i8 %tmp_5)

]]></node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:19  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 248, i32 255)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:20  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 256, i32 263)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:21  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 240, i32 247)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:22  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 264, i32 271)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:23  %tmp_18_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_10, i8 %tmp_8, i8 %tmp_9, i8 %tmp_11)

]]></node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:26  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 280, i32 287)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:27  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 288, i32 295)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:28  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 272, i32 279)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:29  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 296, i32 303)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:30  %tmp_18_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_14, i8 %tmp_12, i8 %tmp_13, i8 %tmp_15)

]]></node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:33  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 312, i32 319)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:34  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 320, i32 327)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:35  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 304, i32 311)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:36  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 328, i32 335)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:37  %tmp_18_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_18, i8 %tmp_16, i8 %tmp_17, i8 %tmp_19)

]]></node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:40  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 344, i32 351)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:41  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 352, i32 359)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:42  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 336, i32 343)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:43  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 360, i32 367)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:44  %tmp_18_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_22, i8 %tmp_20, i8 %tmp_21, i8 %tmp_23)

]]></node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:47  %tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 376, i32 383)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:48  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 384, i32 391)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:49  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 368, i32 375)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:50  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 392, i32 399)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:51  %tmp_18_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_26, i8 %tmp_24, i8 %tmp_25, i8 %tmp_27)

]]></node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:54  %tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 408, i32 415)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:55  %tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 416, i32 423)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:56  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 400, i32 407)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:57  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 424, i32 431)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:58  %tmp_18_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_30, i8 %tmp_28, i8 %tmp_29, i8 %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:61  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 440, i32 447)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:62  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 448, i32 455)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:63  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 432, i32 439)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:64  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 456, i32 463)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:65  %tmp_18_8 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_34, i8 %tmp_32, i8 %tmp_33, i8 %tmp_35)

]]></node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:68  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 472, i32 479)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:69  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 480, i32 487)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:70  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 464, i32 471)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:71  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 488, i32 495)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:72  %tmp_18_9 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_38, i8 %tmp_36, i8 %tmp_37, i8 %tmp_39)

]]></node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:75  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 504, i32 511)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:76  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 512, i32 519)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:77  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 496, i32 503)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:78  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 520, i32 527)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:79  %tmp_18_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_42, i8 %tmp_40, i8 %tmp_41, i8 %tmp_43)

]]></node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:82  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 536, i32 543)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:83  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 544, i32 551)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:84  %tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 528, i32 535)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:85  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 552, i32 559)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:86  %tmp_18_10 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_46, i8 %tmp_44, i8 %tmp_45, i8 %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:89  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 568, i32 575)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:90  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 576, i32 583)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:91  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 560, i32 567)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:92  %tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 584, i32 591)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:93  %tmp_18_11 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_50, i8 %tmp_48, i8 %tmp_49, i8 %tmp_51)

]]></node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:96  %tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 600, i32 607)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:97  %tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 608, i32 615)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:98  %tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 592, i32 599)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:99  %tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 616, i32 623)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:100  %tmp_18_12 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_54, i8 %tmp_52, i8 %tmp_53, i8 %tmp_55)

]]></node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:103  %tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 632, i32 639)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:104  %tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 640, i32 647)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:105  %tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 624, i32 631)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:106  %tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 648, i32 655)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:107  %tmp_18_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_58, i8 %tmp_56, i8 %tmp_57, i8 %tmp_59)

]]></node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:110  %tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 664, i32 671)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:111  %tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 672, i32 679)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:112  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 656, i32 663)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="8" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:113  %tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i688.i32.i32(i688 %context_read, i32 680, i32 687)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.preheader8.preheader:114  %tmp_18_14 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_62, i8 %tmp_60, i8 %tmp_61, i8 %tmp_63)

]]></node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="688">
<![CDATA[
.preheader8.preheader:628  %A = trunc i688 %context_read to i32

]]></node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:629  %B = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:630  %C = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 64, i32 95)

]]></node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:631  %D = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 96, i32 127)

]]></node>
<StgValue><ssdm name="D"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="32" op_0_bw="32" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:632  %E = call i32 @_ssdm_op_PartSelect.i32.i688.i32.i32(i688 %context_read, i32 128, i32 159)

]]></node>
<StgValue><ssdm name="E"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="27" op_0_bw="688">
<![CDATA[
.preheader8.preheader:633  %tmp_223 = trunc i688 %context_read to i27

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="5" op_0_bw="5" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:634  %tmp_98 = call i5 @_ssdm_op_PartSelect.i5.i688.i32.i32(i688 %context_read, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:635  %tmp_99 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_223, i5 %tmp_98)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:636  %tmp_100 = and i32 %B, %C

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:637  %tmp_101 = xor i32 %B, -1

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:638  %tmp_102 = and i32 %D, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:639  %tmp_103 = or i32 %tmp_102, %tmp_100

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:640  %tmp190 = add i32 %tmp_103, %tmp_99

]]></node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:641  %tmp191 = add i32 1518500249, %tmp_7

]]></node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="2" op_0_bw="2" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:644  %tmp_193 = call i2 @_ssdm_op_PartSelect.i2.i688.i32.i32(i688 %context_read, i32 32, i32 33)

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="30" op_0_bw="30" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:645  %tmp_104 = call i30 @_ssdm_op_PartSelect.i30.i688.i32.i32(i688 %context_read, i32 34, i32 63)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:646  %C_1 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_193, i30 %tmp_104)

]]></node>
<StgValue><ssdm name="C_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="2" op_0_bw="688">
<![CDATA[
.preheader8.preheader:658  %tmp_225 = trunc i688 %context_read to i2

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="30" op_0_bw="30" op_1_bw="688" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:659  %tmp_46_1 = call i30 @_ssdm_op_PartSelect.i30.i688.i32.i32(i688 %context_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:660  %C_1_1 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_225, i30 %tmp_46_1)

]]></node>
<StgValue><ssdm name="C_1_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="180" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:642  %tmp192 = add i32 %E, %tmp191

]]></node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:643  %temp = add i32 %tmp190, %tmp192

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:647  %tmp_224 = trunc i32 %temp to i27

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:648  %tmp_35_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:649  %tmp_36_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_224, i5 %tmp_35_1)

]]></node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:650  %tmp_37_1 = and i32 %A, %C_1

]]></node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:651  %tmp_38_1 = xor i32 %A, -1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:652  %tmp_39_1 = and i32 %C, %tmp_38_1

]]></node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:653  %tmp_40_1 = or i32 %tmp_39_1, %tmp_37_1

]]></node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:654  %tmp193 = add i32 %tmp_40_1, %tmp_36_1

]]></node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:655  %tmp194 = add i32 1518500249, %tmp_18_1

]]></node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:672  %tmp_227 = trunc i32 %temp to i2

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:673  %tmp_46_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:674  %C_1_2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_227, i30 %tmp_46_2)

]]></node>
<StgValue><ssdm name="C_1_2"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1681  %tmp469 = add i32 -899497514, %A

]]></node>
<StgValue><ssdm name="tmp469"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="195" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:656  %tmp195 = add i32 %D, %tmp194

]]></node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:657  %temp_s = add i32 %tmp193, %tmp195

]]></node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:661  %tmp_226 = trunc i32 %temp_s to i27

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:662  %tmp_35_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_s, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:663  %tmp_36_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_226, i5 %tmp_35_2)

]]></node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:664  %tmp_37_2 = and i32 %temp, %C_1_1

]]></node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:665  %tmp_38_2 = xor i32 %temp, -1

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:666  %tmp_39_2 = and i32 %C_1, %tmp_38_2

]]></node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:667  %tmp_40_2 = or i32 %tmp_39_2, %tmp_37_2

]]></node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:668  %tmp196 = add i32 %tmp_40_2, %tmp_36_2

]]></node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:669  %tmp197 = add i32 1518500249, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:686  %tmp_229 = trunc i32 %temp_s to i2

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:687  %tmp_46_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_s, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:688  %C_1_3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_229, i30 %tmp_46_3)

]]></node>
<StgValue><ssdm name="C_1_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="209" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:670  %tmp198 = add i32 %C, %tmp197

]]></node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:671  %temp_1 = add i32 %tmp196, %tmp198

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:675  %tmp_228 = trunc i32 %temp_1 to i27

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:676  %tmp_35_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:677  %tmp_36_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_228, i5 %tmp_35_3)

]]></node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:678  %tmp_37_3 = and i32 %temp_s, %C_1_2

]]></node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:679  %tmp_38_3 = xor i32 %temp_s, -1

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:680  %tmp_39_3 = and i32 %C_1_1, %tmp_38_3

]]></node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:681  %tmp_40_3 = or i32 %tmp_39_3, %tmp_37_3

]]></node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:682  %tmp199 = add i32 %tmp_40_3, %tmp_36_3

]]></node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:683  %tmp200 = add i32 1518500249, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:700  %tmp_231 = trunc i32 %temp_1 to i2

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:701  %tmp_46_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:702  %C_1_4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_231, i30 %tmp_46_4)

]]></node>
<StgValue><ssdm name="C_1_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="223" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:684  %tmp201 = add i32 %C_1, %tmp200

]]></node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:685  %temp_2 = add i32 %tmp199, %tmp201

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:689  %tmp_230 = trunc i32 %temp_2 to i27

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:690  %tmp_35_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:691  %tmp_36_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_230, i5 %tmp_35_4)

]]></node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:692  %tmp_37_4 = and i32 %temp_1, %C_1_3

]]></node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:693  %tmp_38_4 = xor i32 %temp_1, -1

]]></node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:694  %tmp_39_4 = and i32 %C_1_2, %tmp_38_4

]]></node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:695  %tmp_40_4 = or i32 %tmp_39_4, %tmp_37_4

]]></node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:696  %tmp202 = add i32 %tmp_40_4, %tmp_36_4

]]></node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:697  %tmp203 = add i32 1518500249, %tmp_18_4

]]></node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:714  %tmp_233 = trunc i32 %temp_2 to i2

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:715  %tmp_46_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:716  %C_1_5 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_233, i30 %tmp_46_5)

]]></node>
<StgValue><ssdm name="C_1_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="237" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:698  %tmp204 = add i32 %C_1_1, %tmp203

]]></node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:699  %temp_4 = add i32 %tmp202, %tmp204

]]></node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:703  %tmp_232 = trunc i32 %temp_4 to i27

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:704  %tmp_35_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_4, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:705  %tmp_36_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_232, i5 %tmp_35_5)

]]></node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:706  %tmp_37_5 = and i32 %temp_2, %C_1_4

]]></node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:707  %tmp_38_5 = xor i32 %temp_2, -1

]]></node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:708  %tmp_39_5 = and i32 %C_1_3, %tmp_38_5

]]></node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:709  %tmp_40_5 = or i32 %tmp_39_5, %tmp_37_5

]]></node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:710  %tmp205 = add i32 %tmp_40_5, %tmp_36_5

]]></node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:711  %tmp206 = add i32 1518500249, %tmp_18_5

]]></node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:728  %tmp_235 = trunc i32 %temp_4 to i2

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:729  %tmp_46_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_4, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="250" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:712  %tmp207 = add i32 %C_1_2, %tmp206

]]></node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:713  %temp_5 = add i32 %tmp205, %tmp207

]]></node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:717  %tmp_234 = trunc i32 %temp_5 to i27

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:718  %tmp_35_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_5, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:719  %tmp_36_6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_234, i5 %tmp_35_6)

]]></node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:720  %tmp_37_6 = and i32 %temp_4, %C_1_5

]]></node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:721  %tmp_38_6 = xor i32 %temp_4, -1

]]></node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:722  %tmp_39_6 = and i32 %C_1_4, %tmp_38_6

]]></node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:723  %tmp_40_6 = or i32 %tmp_39_6, %tmp_37_6

]]></node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:724  %tmp208 = add i32 %tmp_40_6, %tmp_36_6

]]></node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:725  %tmp209 = add i32 1518500249, %tmp_18_6

]]></node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:742  %tmp_237 = trunc i32 %temp_5 to i2

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:743  %tmp_46_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_5, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:744  %C_1_7 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_237, i30 %tmp_46_7)

]]></node>
<StgValue><ssdm name="C_1_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:726  %tmp210 = add i32 %C_1_3, %tmp209

]]></node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:727  %temp_6 = add i32 %tmp208, %tmp210

]]></node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:730  %C_1_6 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_235, i30 %tmp_46_6)

]]></node>
<StgValue><ssdm name="C_1_6"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:731  %tmp_236 = trunc i32 %temp_6 to i27

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:732  %tmp_35_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_6, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:733  %tmp_36_7 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_236, i5 %tmp_35_7)

]]></node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:734  %tmp_37_7 = and i32 %temp_5, %C_1_6

]]></node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:735  %tmp_38_7 = xor i32 %temp_5, -1

]]></node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:736  %tmp_39_7 = and i32 %C_1_5, %tmp_38_7

]]></node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:737  %tmp_40_7 = or i32 %tmp_39_7, %tmp_37_7

]]></node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:738  %tmp211 = add i32 %tmp_40_7, %tmp_36_7

]]></node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:739  %tmp212 = add i32 1518500249, %tmp_18_7

]]></node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:756  %tmp_239 = trunc i32 %temp_6 to i2

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:757  %tmp_46_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_6, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_8"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:758  %C_1_8 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_239, i30 %tmp_46_8)

]]></node>
<StgValue><ssdm name="C_1_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="279" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:740  %tmp213 = add i32 %C_1_4, %tmp212

]]></node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:741  %temp_7 = add i32 %tmp211, %tmp213

]]></node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:745  %tmp_238 = trunc i32 %temp_7 to i27

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:746  %tmp_35_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_7, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:747  %tmp_36_8 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_238, i5 %tmp_35_8)

]]></node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:748  %tmp_37_8 = and i32 %temp_6, %C_1_7

]]></node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:749  %tmp_38_8 = xor i32 %temp_6, -1

]]></node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:750  %tmp_39_8 = and i32 %C_1_6, %tmp_38_8

]]></node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:751  %tmp_40_8 = or i32 %tmp_39_8, %tmp_37_8

]]></node>
<StgValue><ssdm name="tmp_40_8"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:752  %tmp214 = add i32 %tmp_40_8, %tmp_36_8

]]></node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:753  %tmp215 = add i32 1518500249, %tmp_18_8

]]></node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:770  %tmp_241 = trunc i32 %temp_7 to i2

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:771  %tmp_46_9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_7, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_9"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:772  %C_1_9 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_241, i30 %tmp_46_9)

]]></node>
<StgValue><ssdm name="C_1_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="293" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:754  %tmp216 = add i32 %C_1_5, %tmp215

]]></node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:755  %temp_8 = add i32 %tmp214, %tmp216

]]></node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:759  %tmp_240 = trunc i32 %temp_8 to i27

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:760  %tmp_35_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_8, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_9"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:761  %tmp_36_9 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_240, i5 %tmp_35_9)

]]></node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:762  %tmp_37_9 = and i32 %temp_7, %C_1_8

]]></node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:763  %tmp_38_9 = xor i32 %temp_7, -1

]]></node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:764  %tmp_39_9 = and i32 %C_1_7, %tmp_38_9

]]></node>
<StgValue><ssdm name="tmp_39_9"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:765  %tmp_40_9 = or i32 %tmp_39_9, %tmp_37_9

]]></node>
<StgValue><ssdm name="tmp_40_9"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:766  %tmp217 = add i32 %tmp_40_9, %tmp_36_9

]]></node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:767  %tmp218 = add i32 1518500249, %tmp_18_9

]]></node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:784  %tmp_243 = trunc i32 %temp_8 to i2

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:785  %tmp_46_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_8, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_s"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:786  %C_1_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_243, i30 %tmp_46_s)

]]></node>
<StgValue><ssdm name="C_1_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="307" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:768  %tmp219 = add i32 %C_1_6, %tmp218

]]></node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:769  %temp_9 = add i32 %tmp217, %tmp219

]]></node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:773  %tmp_242 = trunc i32 %temp_9 to i27

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:774  %tmp_35_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_9, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:775  %tmp_36_s = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_242, i5 %tmp_35_s)

]]></node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:776  %tmp_37_s = and i32 %temp_8, %C_1_9

]]></node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:777  %tmp_38_s = xor i32 %temp_8, -1

]]></node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:778  %tmp_39_s = and i32 %C_1_8, %tmp_38_s

]]></node>
<StgValue><ssdm name="tmp_39_s"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:779  %tmp_40_s = or i32 %tmp_39_s, %tmp_37_s

]]></node>
<StgValue><ssdm name="tmp_40_s"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:780  %tmp220 = add i32 %tmp_40_s, %tmp_36_s

]]></node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:781  %tmp221 = add i32 1518500249, %tmp_18_s

]]></node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:798  %tmp_245 = trunc i32 %temp_9 to i2

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:799  %tmp_46_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_9, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_10"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:800  %C_1_10 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_245, i30 %tmp_46_10)

]]></node>
<StgValue><ssdm name="C_1_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="321" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:782  %tmp222 = add i32 %C_1_7, %tmp221

]]></node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:783  %temp_3 = add i32 %tmp220, %tmp222

]]></node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:787  %tmp_244 = trunc i32 %temp_3 to i27

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:788  %tmp_35_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_10"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:789  %tmp_36_10 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_244, i5 %tmp_35_10)

]]></node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:790  %tmp_37_10 = and i32 %temp_9, %C_1_s

]]></node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:791  %tmp_38_10 = xor i32 %temp_9, -1

]]></node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:792  %tmp_39_10 = and i32 %C_1_9, %tmp_38_10

]]></node>
<StgValue><ssdm name="tmp_39_10"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:793  %tmp_40_10 = or i32 %tmp_39_10, %tmp_37_10

]]></node>
<StgValue><ssdm name="tmp_40_10"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:794  %tmp223 = add i32 %tmp_40_10, %tmp_36_10

]]></node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:795  %tmp224 = add i32 1518500249, %tmp_18_10

]]></node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:812  %tmp_247 = trunc i32 %temp_3 to i2

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:813  %tmp_46_11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_11"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:814  %C_1_11 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_247, i30 %tmp_46_11)

]]></node>
<StgValue><ssdm name="C_1_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="335" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:796  %tmp225 = add i32 %C_1_8, %tmp224

]]></node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:797  %temp_10 = add i32 %tmp223, %tmp225

]]></node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:801  %tmp_246 = trunc i32 %temp_10 to i27

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:802  %tmp_35_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_10, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_11"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:803  %tmp_36_11 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_246, i5 %tmp_35_11)

]]></node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:804  %tmp_37_11 = and i32 %temp_3, %C_1_10

]]></node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:805  %tmp_38_11 = xor i32 %temp_3, -1

]]></node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:806  %tmp_39_11 = and i32 %C_1_s, %tmp_38_11

]]></node>
<StgValue><ssdm name="tmp_39_11"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:807  %tmp_40_11 = or i32 %tmp_39_11, %tmp_37_11

]]></node>
<StgValue><ssdm name="tmp_40_11"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:808  %tmp226 = add i32 %tmp_40_11, %tmp_36_11

]]></node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:809  %tmp227 = add i32 1518500249, %tmp_18_11

]]></node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:826  %tmp_249 = trunc i32 %temp_10 to i2

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:827  %tmp_46_12 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_10, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_12"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:828  %C_1_12 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_249, i30 %tmp_46_12)

]]></node>
<StgValue><ssdm name="C_1_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="349" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:810  %tmp228 = add i32 %C_1_9, %tmp227

]]></node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:811  %temp_11 = add i32 %tmp226, %tmp228

]]></node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:815  %tmp_248 = trunc i32 %temp_11 to i27

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:816  %tmp_35_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_11, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_12"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:817  %tmp_36_12 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_248, i5 %tmp_35_12)

]]></node>
<StgValue><ssdm name="tmp_36_12"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:818  %tmp_37_12 = and i32 %temp_10, %C_1_11

]]></node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:819  %tmp_38_12 = xor i32 %temp_10, -1

]]></node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:820  %tmp_39_12 = and i32 %C_1_10, %tmp_38_12

]]></node>
<StgValue><ssdm name="tmp_39_12"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:821  %tmp_40_12 = or i32 %tmp_39_12, %tmp_37_12

]]></node>
<StgValue><ssdm name="tmp_40_12"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:822  %tmp229 = add i32 %tmp_40_12, %tmp_36_12

]]></node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:823  %tmp230 = add i32 1518500249, %tmp_18_12

]]></node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:840  %tmp_251 = trunc i32 %temp_11 to i2

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:841  %tmp_46_13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_11, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_13"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:842  %C_1_13 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_251, i30 %tmp_46_13)

]]></node>
<StgValue><ssdm name="C_1_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="363" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:824  %tmp231 = add i32 %C_1_s, %tmp230

]]></node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:825  %temp_12 = add i32 %tmp229, %tmp231

]]></node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:829  %tmp_250 = trunc i32 %temp_12 to i27

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:830  %tmp_35_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_12, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_13"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:831  %tmp_36_13 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_250, i5 %tmp_35_13)

]]></node>
<StgValue><ssdm name="tmp_36_13"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:832  %tmp_37_13 = and i32 %temp_11, %C_1_12

]]></node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:833  %tmp_38_13 = xor i32 %temp_11, -1

]]></node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:834  %tmp_39_13 = and i32 %C_1_11, %tmp_38_13

]]></node>
<StgValue><ssdm name="tmp_39_13"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:835  %tmp_40_13 = or i32 %tmp_39_13, %tmp_37_13

]]></node>
<StgValue><ssdm name="tmp_40_13"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:836  %tmp232 = add i32 %tmp_40_13, %tmp_36_13

]]></node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:837  %tmp233 = add i32 1518500249, %tmp_18_13

]]></node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:854  %tmp_253 = trunc i32 %temp_12 to i2

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:855  %tmp_46_14 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_12, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_14"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:856  %C_1_14 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_253, i30 %tmp_46_14)

]]></node>
<StgValue><ssdm name="C_1_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="377" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:838  %tmp234 = add i32 %C_1_10, %tmp233

]]></node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:839  %temp_13 = add i32 %tmp232, %tmp234

]]></node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:843  %tmp_252 = trunc i32 %temp_13 to i27

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:844  %tmp_35_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_13, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_14"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:845  %tmp_36_14 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_252, i5 %tmp_35_14)

]]></node>
<StgValue><ssdm name="tmp_36_14"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:846  %tmp_37_14 = and i32 %temp_12, %C_1_13

]]></node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:847  %tmp_38_14 = xor i32 %temp_12, -1

]]></node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:848  %tmp_39_14 = and i32 %C_1_12, %tmp_38_14

]]></node>
<StgValue><ssdm name="tmp_39_14"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:849  %tmp_40_14 = or i32 %tmp_39_14, %tmp_37_14

]]></node>
<StgValue><ssdm name="tmp_40_14"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:850  %tmp235 = add i32 %tmp_40_14, %tmp_36_14

]]></node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:851  %tmp236 = add i32 1518500249, %tmp_18_14

]]></node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:868  %tmp_255 = trunc i32 %temp_13 to i2

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:869  %tmp_46_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_13, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_15"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:870  %C_1_15 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_255, i30 %tmp_46_15)

]]></node>
<StgValue><ssdm name="C_1_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="391" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:116  %tmp1 = xor i32 %tmp_18_12, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:117  %tmp2 = xor i32 %tmp_18_8, %tmp_7

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:118  %word_assign = xor i32 %tmp2, %tmp1

]]></node>
<StgValue><ssdm name="word_assign"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:119  %tmp_64 = trunc i32 %word_assign to i31

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:120  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign, i32 31)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:121  %tmp_66 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_64, i1 %tmp_65)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:852  %tmp237 = add i32 %C_1_11, %tmp236

]]></node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:853  %temp_14 = add i32 %tmp235, %tmp237

]]></node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:857  %tmp_254 = trunc i32 %temp_14 to i27

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:858  %tmp_35_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_14, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_15"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:859  %tmp_36_15 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_254, i5 %tmp_35_15)

]]></node>
<StgValue><ssdm name="tmp_36_15"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:860  %tmp_37_15 = and i32 %temp_13, %C_1_14

]]></node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:861  %tmp_38_15 = xor i32 %temp_13, -1

]]></node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:862  %tmp_39_15 = and i32 %C_1_13, %tmp_38_15

]]></node>
<StgValue><ssdm name="tmp_39_15"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:863  %tmp_40_15 = or i32 %tmp_39_15, %tmp_37_15

]]></node>
<StgValue><ssdm name="tmp_40_15"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:864  %tmp238 = add i32 %tmp_40_15, %tmp_36_15

]]></node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:865  %tmp239 = add i32 1518500249, %tmp_66

]]></node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:882  %tmp_257 = trunc i32 %temp_14 to i2

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:883  %tmp_46_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_14, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_16"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:884  %C_1_16 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_257, i30 %tmp_46_16)

]]></node>
<StgValue><ssdm name="C_1_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="411" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:124  %tmp20 = xor i32 %tmp_18_13, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:125  %tmp21 = xor i32 %tmp_18_9, %tmp_18_1

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:126  %word_assign_1 = xor i32 %tmp21, %tmp20

]]></node>
<StgValue><ssdm name="word_assign_1"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:127  %tmp_67 = trunc i32 %word_assign_1 to i31

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:128  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:129  %tmp_32_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_67, i1 %tmp_68)

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:866  %tmp240 = add i32 %C_1_12, %tmp239

]]></node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:867  %temp_15 = add i32 %tmp238, %tmp240

]]></node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:871  %tmp_256 = trunc i32 %temp_15 to i27

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:872  %tmp_35_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_15, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_16"/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:873  %tmp_36_16 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_256, i5 %tmp_35_16)

]]></node>
<StgValue><ssdm name="tmp_36_16"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:874  %tmp_37_16 = and i32 %temp_14, %C_1_15

]]></node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:875  %tmp_38_16 = xor i32 %temp_14, -1

]]></node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:876  %tmp_39_16 = and i32 %C_1_14, %tmp_38_16

]]></node>
<StgValue><ssdm name="tmp_39_16"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:877  %tmp_40_16 = or i32 %tmp_39_16, %tmp_37_16

]]></node>
<StgValue><ssdm name="tmp_40_16"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:878  %tmp241 = add i32 %tmp_40_16, %tmp_36_16

]]></node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:879  %tmp242 = add i32 1518500249, %tmp_32_1

]]></node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:896  %tmp_259 = trunc i32 %temp_15 to i2

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:897  %tmp_46_17 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_15, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_17"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:898  %C_1_17 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_259, i30 %tmp_46_17)

]]></node>
<StgValue><ssdm name="C_1_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="431" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:132  %tmp23 = xor i32 %tmp_18_14, %tmp_18_4

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:133  %tmp24 = xor i32 %tmp_18_s, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:134  %word_assign_s = xor i32 %tmp24, %tmp23

]]></node>
<StgValue><ssdm name="word_assign_s"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:135  %tmp_69 = trunc i32 %word_assign_s to i31

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:136  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_s, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:137  %tmp_32_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_69, i1 %tmp_70)

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:140  %tmp26 = xor i32 %tmp_66, %tmp_18_5

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:141  %tmp27 = xor i32 %tmp_18_10, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:142  %word_assign_3 = xor i32 %tmp27, %tmp26

]]></node>
<StgValue><ssdm name="word_assign_3"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:143  %tmp_76 = trunc i32 %word_assign_3 to i31

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:144  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:145  %tmp_32_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_76, i1 %tmp_77)

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:148  %tmp29 = xor i32 %tmp_32_1, %tmp_18_6

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:149  %tmp30 = xor i32 %tmp_18_11, %tmp_18_4

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:150  %word_assign_2 = xor i32 %tmp30, %tmp29

]]></node>
<StgValue><ssdm name="word_assign_2"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:151  %tmp_78 = trunc i32 %word_assign_2 to i31

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:152  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:153  %tmp_32_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_78, i1 %tmp_79)

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:164  %tmp35 = xor i32 %tmp_32_3, %tmp_18_8

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:165  %tmp36 = xor i32 %tmp_18_13, %tmp_18_6

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:166  %word_assign_4 = xor i32 %tmp36, %tmp35

]]></node>
<StgValue><ssdm name="word_assign_4"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:167  %tmp_82 = trunc i32 %word_assign_4 to i31

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:168  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_4, i32 31)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:169  %tmp_32_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_82, i1 %tmp_83)

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:172  %tmp38 = xor i32 %tmp_32_4, %tmp_18_9

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:173  %tmp39 = xor i32 %tmp_18_14, %tmp_18_7

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:174  %word_assign_7 = xor i32 %tmp39, %tmp38

]]></node>
<StgValue><ssdm name="word_assign_7"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:175  %tmp_84 = trunc i32 %word_assign_7 to i31

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:176  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_7, i32 31)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:177  %tmp_32_7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_84, i1 %tmp_85)

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="461" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:880  %tmp243 = add i32 %C_1_13, %tmp242

]]></node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="462" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:881  %temp_16 = add i32 %tmp241, %tmp243

]]></node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="463" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:885  %tmp_258 = trunc i32 %temp_16 to i27

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="464" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:886  %tmp_35_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_16, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_17"/></StgValue>
</operation>

<operation id="465" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:887  %tmp_36_17 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_258, i5 %tmp_35_17)

]]></node>
<StgValue><ssdm name="tmp_36_17"/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:888  %tmp_37_17 = and i32 %temp_15, %C_1_16

]]></node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:889  %tmp_38_17 = xor i32 %temp_15, -1

]]></node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:890  %tmp_39_17 = and i32 %C_1_15, %tmp_38_17

]]></node>
<StgValue><ssdm name="tmp_39_17"/></StgValue>
</operation>

<operation id="469" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:891  %tmp_40_17 = or i32 %tmp_39_17, %tmp_37_17

]]></node>
<StgValue><ssdm name="tmp_40_17"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:892  %tmp244 = add i32 %tmp_40_17, %tmp_36_17

]]></node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:893  %tmp245 = add i32 1518500249, %tmp_32_2

]]></node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:910  %tmp_261 = trunc i32 %temp_16 to i2

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:911  %tmp_46_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_16, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_46_18"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:912  %C_1_18 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_261, i30 %tmp_46_18)

]]></node>
<StgValue><ssdm name="C_1_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="475" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:156  %tmp32 = xor i32 %tmp_32_2, %tmp_18_7

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:157  %tmp33 = xor i32 %tmp_18_12, %tmp_18_5

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:158  %word_assign_5 = xor i32 %tmp33, %tmp32

]]></node>
<StgValue><ssdm name="word_assign_5"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:159  %tmp_80 = trunc i32 %word_assign_5 to i31

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="479" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:160  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_5, i32 31)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="480" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:161  %tmp_32_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_80, i1 %tmp_81)

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="481" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:180  %tmp41 = xor i32 %tmp_32_5, %tmp_18_s

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="482" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:181  %tmp42 = xor i32 %tmp_66, %tmp_18_8

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="483" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:182  %word_assign_6 = xor i32 %tmp42, %tmp41

]]></node>
<StgValue><ssdm name="word_assign_6"/></StgValue>
</operation>

<operation id="484" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:183  %tmp_86 = trunc i32 %word_assign_6 to i31

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="485" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:184  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="486" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:185  %tmp_32_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_86, i1 %tmp_87)

]]></node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:188  %tmp44 = xor i32 %tmp_32_6, %tmp_18_10

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:189  %tmp45 = xor i32 %tmp_32_1, %tmp_18_9

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:190  %word_assign_8 = xor i32 %tmp45, %tmp44

]]></node>
<StgValue><ssdm name="word_assign_8"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:191  %tmp_88 = trunc i32 %word_assign_8 to i31

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:192  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_8, i32 31)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:193  %tmp_32_9 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_88, i1 %tmp_89)

]]></node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:196  %tmp47 = xor i32 %tmp_32_7, %tmp_18_11

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:197  %tmp48 = xor i32 %tmp_32_2, %tmp_18_s

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:198  %word_assign_9 = xor i32 %tmp48, %tmp47

]]></node>
<StgValue><ssdm name="word_assign_9"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:199  %tmp_90 = trunc i32 %word_assign_9 to i31

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:200  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_9, i32 31)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:201  %tmp_32_s = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_90, i1 %tmp_91)

]]></node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:204  %tmp50 = xor i32 %tmp_32_8, %tmp_18_12

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:205  %tmp51 = xor i32 %tmp_32_3, %tmp_18_10

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:206  %word_assign_10 = xor i32 %tmp51, %tmp50

]]></node>
<StgValue><ssdm name="word_assign_10"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:207  %tmp_92 = trunc i32 %word_assign_10 to i31

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:208  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_10, i32 31)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:209  %tmp_32_10 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_92, i1 %tmp_93)

]]></node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:212  %tmp53 = xor i32 %tmp_32_9, %tmp_18_13

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:213  %tmp54 = xor i32 %tmp_32_4, %tmp_18_11

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:214  %word_assign_11 = xor i32 %tmp54, %tmp53

]]></node>
<StgValue><ssdm name="word_assign_11"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:215  %tmp_94 = trunc i32 %word_assign_11 to i31

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:216  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_11, i32 31)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:217  %tmp_32_11 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_94, i1 %tmp_95)

]]></node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:220  %tmp56 = xor i32 %tmp_32_s, %tmp_18_14

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:221  %tmp57 = xor i32 %tmp_32_5, %tmp_18_12

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:222  %word_assign_12 = xor i32 %tmp57, %tmp56

]]></node>
<StgValue><ssdm name="word_assign_12"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:223  %tmp_96 = trunc i32 %word_assign_12 to i31

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:224  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_12, i32 31)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:225  %tmp_32_12 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_96, i1 %tmp_97)

]]></node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:228  %tmp59 = xor i32 %tmp_32_10, %tmp_66

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:229  %tmp60 = xor i32 %tmp_32_6, %tmp_18_13

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:230  %word_assign_13 = xor i32 %tmp60, %tmp59

]]></node>
<StgValue><ssdm name="word_assign_13"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:231  %tmp_106 = trunc i32 %word_assign_13 to i31

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:232  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_13, i32 31)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:233  %tmp_32_13 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_106, i1 %tmp_107)

]]></node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:236  %tmp62 = xor i32 %tmp_32_11, %tmp_32_1

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:237  %tmp63 = xor i32 %tmp_32_7, %tmp_18_14

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:238  %word_assign_14 = xor i32 %tmp63, %tmp62

]]></node>
<StgValue><ssdm name="word_assign_14"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:239  %tmp_108 = trunc i32 %word_assign_14 to i31

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:240  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_14, i32 31)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:241  %tmp_32_14 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_108, i1 %tmp_109)

]]></node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:244  %tmp65 = xor i32 %tmp_32_12, %tmp_32_2

]]></node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="530" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:245  %tmp66 = xor i32 %tmp_32_8, %tmp_66

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="531" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:246  %word_assign_15 = xor i32 %tmp66, %tmp65

]]></node>
<StgValue><ssdm name="word_assign_15"/></StgValue>
</operation>

<operation id="532" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:247  %tmp_114 = trunc i32 %word_assign_15 to i31

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="533" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:248  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_15, i32 31)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="534" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:249  %tmp_32_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_114, i1 %tmp_116)

]]></node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="535" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:252  %tmp68 = xor i32 %tmp_32_13, %tmp_32_3

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:253  %tmp69 = xor i32 %tmp_32_9, %tmp_32_1

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:254  %word_assign_16 = xor i32 %tmp69, %tmp68

]]></node>
<StgValue><ssdm name="word_assign_16"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:255  %tmp_118 = trunc i32 %word_assign_16 to i31

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:256  %tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_16, i32 31)

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:257  %tmp_32_16 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_118, i1 %tmp_121)

]]></node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:260  %tmp71 = xor i32 %tmp_32_14, %tmp_32_4

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:261  %tmp72 = xor i32 %tmp_32_s, %tmp_32_2

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:262  %word_assign_17 = xor i32 %tmp72, %tmp71

]]></node>
<StgValue><ssdm name="word_assign_17"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:263  %tmp_128 = trunc i32 %word_assign_17 to i31

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:264  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_17, i32 31)

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:265  %tmp_32_17 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_128, i1 %tmp_129)

]]></node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:268  %tmp74 = xor i32 %tmp_32_15, %tmp_32_5

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:269  %tmp75 = xor i32 %tmp_32_10, %tmp_32_3

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:270  %word_assign_18 = xor i32 %tmp75, %tmp74

]]></node>
<StgValue><ssdm name="word_assign_18"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:271  %tmp_130 = trunc i32 %word_assign_18 to i31

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:272  %tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_18, i32 31)

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="552" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:273  %tmp_32_18 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_130, i1 %tmp_132)

]]></node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="553" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:276  %tmp77 = xor i32 %tmp_32_16, %tmp_32_6

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:277  %tmp78 = xor i32 %tmp_32_11, %tmp_32_4

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:278  %word_assign_19 = xor i32 %tmp78, %tmp77

]]></node>
<StgValue><ssdm name="word_assign_19"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:279  %tmp_133 = trunc i32 %word_assign_19 to i31

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:280  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_19, i32 31)

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:284  %tmp80 = xor i32 %tmp_32_17, %tmp_32_7

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:285  %tmp81 = xor i32 %tmp_32_12, %tmp_32_5

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:286  %word_assign_20 = xor i32 %tmp81, %tmp80

]]></node>
<StgValue><ssdm name="word_assign_20"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:287  %tmp_135 = trunc i32 %word_assign_20 to i31

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:288  %tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_20, i32 31)

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:289  %tmp_32_20 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_135, i1 %tmp_136)

]]></node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:292  %tmp83 = xor i32 %tmp_32_18, %tmp_32_8

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:293  %tmp84 = xor i32 %tmp_32_13, %tmp_32_6

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:294  %word_assign_21 = xor i32 %tmp84, %tmp83

]]></node>
<StgValue><ssdm name="word_assign_21"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:295  %tmp_137 = trunc i32 %word_assign_21 to i31

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:296  %tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_21, i32 31)

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="569" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:297  %tmp_32_21 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_137, i1 %tmp_138)

]]></node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:308  %tmp89 = xor i32 %tmp_32_20, %tmp_32_s

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:309  %tmp90 = xor i32 %tmp_32_15, %tmp_32_8

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:310  %word_assign_23 = xor i32 %tmp90, %tmp89

]]></node>
<StgValue><ssdm name="word_assign_23"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:311  %tmp_141 = trunc i32 %word_assign_23 to i31

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:312  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_23, i32 31)

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:313  %tmp_32_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_141, i1 %tmp_142)

]]></node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="576" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:316  %tmp92 = xor i32 %tmp_32_21, %tmp_32_10

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="577" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:317  %tmp93 = xor i32 %tmp_32_16, %tmp_32_9

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="578" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:318  %word_assign_24 = xor i32 %tmp93, %tmp92

]]></node>
<StgValue><ssdm name="word_assign_24"/></StgValue>
</operation>

<operation id="579" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:319  %tmp_143 = trunc i32 %word_assign_24 to i31

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="580" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:320  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_24, i32 31)

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="581" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:321  %tmp_32_24 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_143, i1 %tmp_144)

]]></node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="582" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:894  %tmp246 = add i32 %C_1_14, %tmp245

]]></node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:895  %temp_17 = add i32 %tmp244, %tmp246

]]></node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:899  %tmp_260 = trunc i32 %temp_17 to i27

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:900  %tmp_35_18 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_17, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_35_18"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:901  %tmp_36_18 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_260, i5 %tmp_35_18)

]]></node>
<StgValue><ssdm name="tmp_36_18"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:902  %tmp_37_18 = and i32 %temp_16, %C_1_17

]]></node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:903  %tmp_38_18 = xor i32 %temp_16, -1

]]></node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:904  %tmp_39_18 = and i32 %C_1_16, %tmp_38_18

]]></node>
<StgValue><ssdm name="tmp_39_18"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:905  %tmp_40_18 = or i32 %tmp_39_18, %tmp_37_18

]]></node>
<StgValue><ssdm name="tmp_40_18"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:906  %tmp247 = add i32 %tmp_40_18, %tmp_36_18

]]></node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:907  %tmp248 = add i32 1518500249, %tmp_32_3

]]></node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:922  %tmp_263 = trunc i32 %temp_17 to i2

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:923  %tmp_112 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_17, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:924  %C_2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_263, i30 %tmp_112)

]]></node>
<StgValue><ssdm name="C_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="596" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:281  %tmp_32_19 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_133, i1 %tmp_134)

]]></node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:300  %tmp86 = xor i32 %tmp_32_19, %tmp_32_9

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:301  %tmp87 = xor i32 %tmp_32_14, %tmp_32_7

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:302  %word_assign_22 = xor i32 %tmp87, %tmp86

]]></node>
<StgValue><ssdm name="word_assign_22"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:303  %tmp_139 = trunc i32 %word_assign_22 to i31

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="601" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:304  %tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_22, i32 31)

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="602" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:305  %tmp_32_22 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_139, i1 %tmp_140)

]]></node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="603" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:324  %tmp95 = xor i32 %tmp_32_22, %tmp_32_11

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="604" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:325  %tmp96 = xor i32 %tmp_32_17, %tmp_32_s

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:326  %word_assign_25 = xor i32 %tmp96, %tmp95

]]></node>
<StgValue><ssdm name="word_assign_25"/></StgValue>
</operation>

<operation id="606" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:327  %tmp_145 = trunc i32 %word_assign_25 to i31

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:328  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_25, i32 31)

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="608" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:329  %tmp_32_25 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_145, i1 %tmp_146)

]]></node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="609" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:332  %tmp98 = xor i32 %tmp_32_23, %tmp_32_12

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="610" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:333  %tmp99 = xor i32 %tmp_32_18, %tmp_32_10

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="611" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:334  %word_assign_26 = xor i32 %tmp99, %tmp98

]]></node>
<StgValue><ssdm name="word_assign_26"/></StgValue>
</operation>

<operation id="612" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:335  %tmp_147 = trunc i32 %word_assign_26 to i31

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="613" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:336  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_26, i32 31)

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="614" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:337  %tmp_32_26 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_147, i1 %tmp_148)

]]></node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="615" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:340  %tmp101 = xor i32 %tmp_32_24, %tmp_32_13

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="616" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:341  %tmp102 = xor i32 %tmp_32_19, %tmp_32_11

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="617" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:342  %word_assign_27 = xor i32 %tmp102, %tmp101

]]></node>
<StgValue><ssdm name="word_assign_27"/></StgValue>
</operation>

<operation id="618" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:343  %tmp_149 = trunc i32 %word_assign_27 to i31

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="619" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:344  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="620" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:345  %tmp_32_27 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_149, i1 %tmp_150)

]]></node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="621" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:348  %tmp104 = xor i32 %tmp_32_25, %tmp_32_14

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="622" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:349  %tmp105 = xor i32 %tmp_32_20, %tmp_32_12

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="623" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:350  %word_assign_28 = xor i32 %tmp105, %tmp104

]]></node>
<StgValue><ssdm name="word_assign_28"/></StgValue>
</operation>

<operation id="624" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:351  %tmp_151 = trunc i32 %word_assign_28 to i31

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="625" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:352  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_28, i32 31)

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="626" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:353  %tmp_32_28 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_151, i1 %tmp_152)

]]></node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="627" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:356  %tmp107 = xor i32 %tmp_32_26, %tmp_32_15

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="628" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:357  %tmp108 = xor i32 %tmp_32_21, %tmp_32_13

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="629" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:358  %word_assign_29 = xor i32 %tmp108, %tmp107

]]></node>
<StgValue><ssdm name="word_assign_29"/></StgValue>
</operation>

<operation id="630" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:359  %tmp_153 = trunc i32 %word_assign_29 to i31

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="631" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:360  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_29, i32 31)

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="632" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:361  %tmp_32_29 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_153, i1 %tmp_154)

]]></node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="633" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:364  %tmp110 = xor i32 %tmp_32_27, %tmp_32_16

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="634" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:365  %tmp111 = xor i32 %tmp_32_22, %tmp_32_14

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="635" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:366  %word_assign_30 = xor i32 %tmp111, %tmp110

]]></node>
<StgValue><ssdm name="word_assign_30"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:367  %tmp_155 = trunc i32 %word_assign_30 to i31

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:368  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_30, i32 31)

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:369  %tmp_32_30 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_155, i1 %tmp_156)

]]></node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:372  %tmp113 = xor i32 %tmp_32_28, %tmp_32_17

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:373  %tmp114 = xor i32 %tmp_32_23, %tmp_32_15

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:374  %word_assign_31 = xor i32 %tmp114, %tmp113

]]></node>
<StgValue><ssdm name="word_assign_31"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:375  %tmp_157 = trunc i32 %word_assign_31 to i31

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:376  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_31, i32 31)

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:377  %tmp_32_31 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_157, i1 %tmp_158)

]]></node>
<StgValue><ssdm name="tmp_32_31"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:380  %tmp116 = xor i32 %tmp_32_29, %tmp_32_18

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:381  %tmp117 = xor i32 %tmp_32_24, %tmp_32_16

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:382  %word_assign_32 = xor i32 %tmp117, %tmp116

]]></node>
<StgValue><ssdm name="word_assign_32"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:383  %tmp_159 = trunc i32 %word_assign_32 to i31

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:384  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_32, i32 31)

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:385  %tmp_32_32 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_159, i1 %tmp_160)

]]></node>
<StgValue><ssdm name="tmp_32_32"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:388  %tmp119 = xor i32 %tmp_32_30, %tmp_32_19

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:389  %tmp120 = xor i32 %tmp_32_25, %tmp_32_17

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:390  %word_assign_33 = xor i32 %tmp120, %tmp119

]]></node>
<StgValue><ssdm name="word_assign_33"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:391  %tmp_161 = trunc i32 %word_assign_33 to i31

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:392  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_33, i32 31)

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:393  %tmp_32_33 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_161, i1 %tmp_162)

]]></node>
<StgValue><ssdm name="tmp_32_33"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:396  %tmp122 = xor i32 %tmp_32_31, %tmp_32_20

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:397  %tmp123 = xor i32 %tmp_32_26, %tmp_32_18

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:398  %word_assign_34 = xor i32 %tmp123, %tmp122

]]></node>
<StgValue><ssdm name="word_assign_34"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:399  %tmp_163 = trunc i32 %word_assign_34 to i31

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:400  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_34, i32 31)

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:401  %tmp_32_34 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_163, i1 %tmp_164)

]]></node>
<StgValue><ssdm name="tmp_32_34"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:404  %tmp125 = xor i32 %tmp_32_32, %tmp_32_21

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:405  %tmp126 = xor i32 %tmp_32_27, %tmp_32_19

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:406  %word_assign_35 = xor i32 %tmp126, %tmp125

]]></node>
<StgValue><ssdm name="word_assign_35"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:407  %tmp_165 = trunc i32 %word_assign_35 to i31

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:408  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_35, i32 31)

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:409  %tmp_32_35 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_165, i1 %tmp_166)

]]></node>
<StgValue><ssdm name="tmp_32_35"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:412  %tmp128 = xor i32 %tmp_32_33, %tmp_32_22

]]></node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:413  %tmp129 = xor i32 %tmp_32_28, %tmp_32_20

]]></node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:414  %word_assign_36 = xor i32 %tmp129, %tmp128

]]></node>
<StgValue><ssdm name="word_assign_36"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:415  %tmp_167 = trunc i32 %word_assign_36 to i31

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:416  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_36, i32 31)

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:417  %tmp_32_36 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_167, i1 %tmp_168)

]]></node>
<StgValue><ssdm name="tmp_32_36"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:420  %tmp131 = xor i32 %tmp_32_34, %tmp_32_23

]]></node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:421  %tmp132 = xor i32 %tmp_32_29, %tmp_32_21

]]></node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:422  %word_assign_37 = xor i32 %tmp132, %tmp131

]]></node>
<StgValue><ssdm name="word_assign_37"/></StgValue>
</operation>

<operation id="678" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:423  %tmp_169 = trunc i32 %word_assign_37 to i31

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="679" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:424  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_37, i32 31)

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="680" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:425  %tmp_32_37 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_169, i1 %tmp_170)

]]></node>
<StgValue><ssdm name="tmp_32_37"/></StgValue>
</operation>

<operation id="681" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:428  %tmp134 = xor i32 %tmp_32_35, %tmp_32_24

]]></node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="682" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:429  %tmp135 = xor i32 %tmp_32_30, %tmp_32_22

]]></node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="683" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:430  %word_assign_38 = xor i32 %tmp135, %tmp134

]]></node>
<StgValue><ssdm name="word_assign_38"/></StgValue>
</operation>

<operation id="684" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:431  %tmp_171 = trunc i32 %word_assign_38 to i31

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="685" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:432  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_38, i32 31)

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="686" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:433  %tmp_32_38 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_171, i1 %tmp_172)

]]></node>
<StgValue><ssdm name="tmp_32_38"/></StgValue>
</operation>

<operation id="687" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:436  %tmp137 = xor i32 %tmp_32_36, %tmp_32_25

]]></node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="688" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:437  %tmp138 = xor i32 %tmp_32_31, %tmp_32_23

]]></node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="689" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:438  %word_assign_39 = xor i32 %tmp138, %tmp137

]]></node>
<StgValue><ssdm name="word_assign_39"/></StgValue>
</operation>

<operation id="690" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:439  %tmp_173 = trunc i32 %word_assign_39 to i31

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="691" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:440  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_39, i32 31)

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="692" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:441  %tmp_32_39 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_173, i1 %tmp_174)

]]></node>
<StgValue><ssdm name="tmp_32_39"/></StgValue>
</operation>

<operation id="693" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:452  %tmp143 = xor i32 %tmp_32_38, %tmp_32_27

]]></node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="694" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:453  %tmp144 = xor i32 %tmp_32_33, %tmp_32_25

]]></node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="695" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:454  %word_assign_41 = xor i32 %tmp144, %tmp143

]]></node>
<StgValue><ssdm name="word_assign_41"/></StgValue>
</operation>

<operation id="696" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:455  %tmp_177 = trunc i32 %word_assign_41 to i31

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="697" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:456  %tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_41, i32 31)

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="698" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:457  %tmp_32_41 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_177, i1 %tmp_178)

]]></node>
<StgValue><ssdm name="tmp_32_41"/></StgValue>
</operation>

<operation id="699" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:460  %tmp146 = xor i32 %tmp_32_39, %tmp_32_28

]]></node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="700" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:461  %tmp147 = xor i32 %tmp_32_34, %tmp_32_26

]]></node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="701" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:462  %word_assign_42 = xor i32 %tmp147, %tmp146

]]></node>
<StgValue><ssdm name="word_assign_42"/></StgValue>
</operation>

<operation id="702" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:463  %tmp_179 = trunc i32 %word_assign_42 to i31

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="703" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:464  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_42, i32 31)

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="704" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:465  %tmp_32_42 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_179, i1 %tmp_180)

]]></node>
<StgValue><ssdm name="tmp_32_42"/></StgValue>
</operation>

<operation id="705" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:908  %tmp249 = add i32 %C_1_15, %tmp248

]]></node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="706" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:909  %temp_18 = add i32 %tmp247, %tmp249

]]></node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="707" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:913  %tmp_262 = trunc i32 %temp_18 to i27

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="708" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:914  %tmp_105 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_18, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="709" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:915  %tmp_110 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_262, i5 %tmp_105)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="710" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:916  %tmp250 = xor i32 %C_1_17, %temp_17

]]></node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="711" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:917  %tmp_111 = xor i32 %tmp250, %C_1_18

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="712" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:918  %tmp251 = add i32 %tmp_111, %tmp_110

]]></node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="713" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:919  %tmp252 = add i32 1859775393, %tmp_32_4

]]></node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="714" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:934  %tmp_265 = trunc i32 %temp_18 to i2

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="715" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:935  %tmp_57_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_18, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="716" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:936  %C_2_1 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_265, i30 %tmp_57_1)

]]></node>
<StgValue><ssdm name="C_2_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="717" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:444  %tmp140 = xor i32 %tmp_32_37, %tmp_32_26

]]></node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="718" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:445  %tmp141 = xor i32 %tmp_32_32, %tmp_32_24

]]></node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="719" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:446  %word_assign_40 = xor i32 %tmp141, %tmp140

]]></node>
<StgValue><ssdm name="word_assign_40"/></StgValue>
</operation>

<operation id="720" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:447  %tmp_175 = trunc i32 %word_assign_40 to i31

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="721" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:448  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_40, i32 31)

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="722" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:449  %tmp_32_40 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_175, i1 %tmp_176)

]]></node>
<StgValue><ssdm name="tmp_32_40"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:468  %tmp149 = xor i32 %tmp_32_40, %tmp_32_29

]]></node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="724" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:469  %tmp150 = xor i32 %tmp_32_35, %tmp_32_27

]]></node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="725" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:470  %word_assign_43 = xor i32 %tmp150, %tmp149

]]></node>
<StgValue><ssdm name="word_assign_43"/></StgValue>
</operation>

<operation id="726" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:471  %tmp_181 = trunc i32 %word_assign_43 to i31

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="727" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:472  %tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_43, i32 31)

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:473  %tmp_32_43 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_181, i1 %tmp_182)

]]></node>
<StgValue><ssdm name="tmp_32_43"/></StgValue>
</operation>

<operation id="729" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:476  %tmp152 = xor i32 %tmp_32_41, %tmp_32_30

]]></node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="730" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:477  %tmp153 = xor i32 %tmp_32_36, %tmp_32_28

]]></node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="731" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:478  %word_assign_44 = xor i32 %tmp153, %tmp152

]]></node>
<StgValue><ssdm name="word_assign_44"/></StgValue>
</operation>

<operation id="732" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:479  %tmp_183 = trunc i32 %word_assign_44 to i31

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="733" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:480  %tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_44, i32 31)

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="734" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:481  %tmp_32_44 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_183, i1 %tmp_184)

]]></node>
<StgValue><ssdm name="tmp_32_44"/></StgValue>
</operation>

<operation id="735" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:484  %tmp154 = xor i32 %tmp_32_42, %tmp_32_31

]]></node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="736" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:485  %tmp155 = xor i32 %tmp_32_37, %tmp_32_29

]]></node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="737" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:486  %word_assign_45 = xor i32 %tmp155, %tmp154

]]></node>
<StgValue><ssdm name="word_assign_45"/></StgValue>
</operation>

<operation id="738" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:487  %tmp_185 = trunc i32 %word_assign_45 to i31

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="739" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:488  %tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_45, i32 31)

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="740" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:489  %tmp_32_45 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_185, i1 %tmp_186)

]]></node>
<StgValue><ssdm name="tmp_32_45"/></StgValue>
</operation>

<operation id="741" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:492  %tmp156 = xor i32 %tmp_32_43, %tmp_32_32

]]></node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="742" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:493  %tmp157 = xor i32 %tmp_32_38, %tmp_32_30

]]></node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="743" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:494  %word_assign_46 = xor i32 %tmp157, %tmp156

]]></node>
<StgValue><ssdm name="word_assign_46"/></StgValue>
</operation>

<operation id="744" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:495  %tmp_187 = trunc i32 %word_assign_46 to i31

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="745" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:496  %tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_46, i32 31)

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="746" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:497  %tmp_32_46 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_187, i1 %tmp_188)

]]></node>
<StgValue><ssdm name="tmp_32_46"/></StgValue>
</operation>

<operation id="747" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:500  %tmp158 = xor i32 %tmp_32_44, %tmp_32_33

]]></node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="748" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:501  %tmp159 = xor i32 %tmp_32_39, %tmp_32_31

]]></node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="749" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:502  %word_assign_47 = xor i32 %tmp159, %tmp158

]]></node>
<StgValue><ssdm name="word_assign_47"/></StgValue>
</operation>

<operation id="750" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:503  %tmp_189 = trunc i32 %word_assign_47 to i31

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="751" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:504  %tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_47, i32 31)

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="752" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:505  %tmp_32_47 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_189, i1 %tmp_190)

]]></node>
<StgValue><ssdm name="tmp_32_47"/></StgValue>
</operation>

<operation id="753" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:508  %tmp160 = xor i32 %tmp_32_45, %tmp_32_34

]]></node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="754" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:509  %tmp161 = xor i32 %tmp_32_40, %tmp_32_32

]]></node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="755" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:510  %word_assign_48 = xor i32 %tmp161, %tmp160

]]></node>
<StgValue><ssdm name="word_assign_48"/></StgValue>
</operation>

<operation id="756" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:511  %tmp_191 = trunc i32 %word_assign_48 to i31

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="757" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:512  %tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_48, i32 31)

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="758" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:513  %tmp_32_48 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_191, i1 %tmp_192)

]]></node>
<StgValue><ssdm name="tmp_32_48"/></StgValue>
</operation>

<operation id="759" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:524  %tmp164 = xor i32 %tmp_32_47, %tmp_32_36

]]></node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="760" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:525  %tmp165 = xor i32 %tmp_32_42, %tmp_32_34

]]></node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="761" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:526  %word_assign_50 = xor i32 %tmp165, %tmp164

]]></node>
<StgValue><ssdm name="word_assign_50"/></StgValue>
</operation>

<operation id="762" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:527  %tmp_196 = trunc i32 %word_assign_50 to i31

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="763" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:528  %tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_50, i32 31)

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="764" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:529  %tmp_32_50 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_196, i1 %tmp_197)

]]></node>
<StgValue><ssdm name="tmp_32_50"/></StgValue>
</operation>

<operation id="765" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:532  %tmp166 = xor i32 %tmp_32_48, %tmp_32_37

]]></node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="766" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:533  %tmp167 = xor i32 %tmp_32_43, %tmp_32_35

]]></node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="767" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:534  %word_assign_51 = xor i32 %tmp167, %tmp166

]]></node>
<StgValue><ssdm name="word_assign_51"/></StgValue>
</operation>

<operation id="768" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:535  %tmp_198 = trunc i32 %word_assign_51 to i31

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="769" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:536  %tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_51, i32 31)

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="770" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:537  %tmp_32_51 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_198, i1 %tmp_199)

]]></node>
<StgValue><ssdm name="tmp_32_51"/></StgValue>
</operation>

<operation id="771" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:548  %tmp170 = xor i32 %tmp_32_50, %tmp_32_39

]]></node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="772" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:549  %tmp171 = xor i32 %tmp_32_45, %tmp_32_37

]]></node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="773" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:550  %word_assign_53 = xor i32 %tmp171, %tmp170

]]></node>
<StgValue><ssdm name="word_assign_53"/></StgValue>
</operation>

<operation id="774" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:551  %tmp_202 = trunc i32 %word_assign_53 to i31

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="775" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:552  %tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_53, i32 31)

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="776" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:553  %tmp_32_53 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_202, i1 %tmp_203)

]]></node>
<StgValue><ssdm name="tmp_32_53"/></StgValue>
</operation>

<operation id="777" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:554  %W_addr_70 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 70

]]></node>
<StgValue><ssdm name="W_addr_70"/></StgValue>
</operation>

<operation id="778" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:555  store i32 %tmp_32_53, i32* %W_addr_70, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:556  %tmp172 = xor i32 %tmp_32_51, %tmp_32_40

]]></node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="780" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:557  %tmp173 = xor i32 %tmp_32_46, %tmp_32_38

]]></node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="781" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:558  %word_assign_54 = xor i32 %tmp173, %tmp172

]]></node>
<StgValue><ssdm name="word_assign_54"/></StgValue>
</operation>

<operation id="782" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:559  %tmp_204 = trunc i32 %word_assign_54 to i31

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="783" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:560  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_54, i32 31)

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="784" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:561  %tmp_32_54 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_204, i1 %tmp_205)

]]></node>
<StgValue><ssdm name="tmp_32_54"/></StgValue>
</operation>

<operation id="785" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:562  %W_addr_71 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 71

]]></node>
<StgValue><ssdm name="W_addr_71"/></StgValue>
</operation>

<operation id="786" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:563  store i32 %tmp_32_54, i32* %W_addr_71, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:920  %tmp253 = add i32 %C_1_16, %tmp252

]]></node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="788" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:921  %temp_19 = add i32 %tmp251, %tmp253

]]></node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="789" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:925  %tmp_264 = trunc i32 %temp_19 to i27

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="790" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:926  %tmp_48_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_19, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="791" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:927  %tmp_49_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_264, i5 %tmp_48_1)

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="792" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:928  %tmp254 = xor i32 %C_1_18, %temp_18

]]></node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="793" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:929  %tmp_51_1 = xor i32 %tmp254, %C_2

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="794" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:930  %tmp255 = add i32 %tmp_51_1, %tmp_49_1

]]></node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="795" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:931  %tmp256 = add i32 1859775393, %tmp_32_5

]]></node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="796" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:946  %tmp_267 = trunc i32 %temp_19 to i2

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="797" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:947  %tmp_57_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_19, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="798" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:948  %C_2_2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_267, i30 %tmp_57_2)

]]></node>
<StgValue><ssdm name="C_2_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="799" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:516  %tmp162 = xor i32 %tmp_32_46, %tmp_32_35

]]></node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="800" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:517  %tmp163 = xor i32 %tmp_32_41, %tmp_32_33

]]></node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="801" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:518  %word_assign_49 = xor i32 %tmp163, %tmp162

]]></node>
<StgValue><ssdm name="word_assign_49"/></StgValue>
</operation>

<operation id="802" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:519  %tmp_194 = trunc i32 %word_assign_49 to i31

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="803" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:520  %tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_49, i32 31)

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="804" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:521  %tmp_32_49 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_194, i1 %tmp_195)

]]></node>
<StgValue><ssdm name="tmp_32_49"/></StgValue>
</operation>

<operation id="805" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:540  %tmp168 = xor i32 %tmp_32_49, %tmp_32_38

]]></node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="806" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:541  %tmp169 = xor i32 %tmp_32_44, %tmp_32_36

]]></node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="807" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:542  %word_assign_52 = xor i32 %tmp169, %tmp168

]]></node>
<StgValue><ssdm name="word_assign_52"/></StgValue>
</operation>

<operation id="808" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:543  %tmp_200 = trunc i32 %word_assign_52 to i31

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="809" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:544  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_52, i32 31)

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="810" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:545  %tmp_32_52 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_200, i1 %tmp_201)

]]></node>
<StgValue><ssdm name="tmp_32_52"/></StgValue>
</operation>

<operation id="811" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:564  %tmp174 = xor i32 %tmp_32_52, %tmp_32_41

]]></node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="812" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:565  %tmp175 = xor i32 %tmp_32_47, %tmp_32_39

]]></node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="813" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:566  %word_assign_55 = xor i32 %tmp175, %tmp174

]]></node>
<StgValue><ssdm name="word_assign_55"/></StgValue>
</operation>

<operation id="814" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:567  %tmp_206 = trunc i32 %word_assign_55 to i31

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="815" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:568  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_55, i32 31)

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="816" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:569  %tmp_32_55 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_206, i1 %tmp_207)

]]></node>
<StgValue><ssdm name="tmp_32_55"/></StgValue>
</operation>

<operation id="817" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:570  %W_addr_72 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 72

]]></node>
<StgValue><ssdm name="W_addr_72"/></StgValue>
</operation>

<operation id="818" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:571  store i32 %tmp_32_55, i32* %W_addr_72, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:572  %tmp176 = xor i32 %tmp_32_53, %tmp_32_42

]]></node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="820" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:573  %tmp177 = xor i32 %tmp_32_48, %tmp_32_40

]]></node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="821" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:574  %word_assign_56 = xor i32 %tmp177, %tmp176

]]></node>
<StgValue><ssdm name="word_assign_56"/></StgValue>
</operation>

<operation id="822" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:575  %tmp_208 = trunc i32 %word_assign_56 to i31

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="823" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:576  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_56, i32 31)

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="824" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:577  %tmp_32_56 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_208, i1 %tmp_209)

]]></node>
<StgValue><ssdm name="tmp_32_56"/></StgValue>
</operation>

<operation id="825" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:578  %W_addr_73 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 73

]]></node>
<StgValue><ssdm name="W_addr_73"/></StgValue>
</operation>

<operation id="826" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:579  store i32 %tmp_32_56, i32* %W_addr_73, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:932  %tmp257 = add i32 %C_1_17, %tmp256

]]></node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="828" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:933  %temp_1_1 = add i32 %tmp255, %tmp257

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="829" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:937  %tmp_266 = trunc i32 %temp_1_1 to i27

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="830" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:938  %tmp_48_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_1, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="831" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:939  %tmp_49_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_266, i5 %tmp_48_2)

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="832" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:940  %tmp258 = xor i32 %C_2, %temp_19

]]></node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="833" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:941  %tmp_51_2 = xor i32 %tmp258, %C_2_1

]]></node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="834" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:942  %tmp259 = add i32 %tmp_51_2, %tmp_49_2

]]></node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="835" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:943  %tmp260 = add i32 1859775393, %tmp_32_6

]]></node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="836" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:958  %tmp_269 = trunc i32 %temp_1_1 to i2

]]></node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="837" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:959  %tmp_57_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_1, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_3"/></StgValue>
</operation>

<operation id="838" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:960  %C_2_3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_269, i30 %tmp_57_3)

]]></node>
<StgValue><ssdm name="C_2_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="839" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:580  %tmp178 = xor i32 %tmp_32_54, %tmp_32_43

]]></node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="840" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:581  %tmp179 = xor i32 %tmp_32_49, %tmp_32_41

]]></node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="841" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:582  %word_assign_57 = xor i32 %tmp179, %tmp178

]]></node>
<StgValue><ssdm name="word_assign_57"/></StgValue>
</operation>

<operation id="842" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:583  %tmp_210 = trunc i32 %word_assign_57 to i31

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="843" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:584  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_57, i32 31)

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="844" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:585  %tmp_32_57 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_210, i1 %tmp_211)

]]></node>
<StgValue><ssdm name="tmp_32_57"/></StgValue>
</operation>

<operation id="845" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:586  %W_addr_74 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 74

]]></node>
<StgValue><ssdm name="W_addr_74"/></StgValue>
</operation>

<operation id="846" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:587  store i32 %tmp_32_57, i32* %W_addr_74, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:588  %tmp180 = xor i32 %tmp_32_55, %tmp_32_44

]]></node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="848" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:589  %tmp181 = xor i32 %tmp_32_50, %tmp_32_42

]]></node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="849" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:590  %word_assign_58 = xor i32 %tmp181, %tmp180

]]></node>
<StgValue><ssdm name="word_assign_58"/></StgValue>
</operation>

<operation id="850" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:591  %tmp_212 = trunc i32 %word_assign_58 to i31

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="851" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:592  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_58, i32 31)

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="852" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:593  %tmp_32_58 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_212, i1 %tmp_213)

]]></node>
<StgValue><ssdm name="tmp_32_58"/></StgValue>
</operation>

<operation id="853" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:594  %W_addr_75 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 75

]]></node>
<StgValue><ssdm name="W_addr_75"/></StgValue>
</operation>

<operation id="854" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:595  store i32 %tmp_32_58, i32* %W_addr_75, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:612  %tmp186 = xor i32 %tmp_32_58, %tmp_32_47

]]></node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="856" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:613  %tmp187 = xor i32 %tmp_32_53, %tmp_32_45

]]></node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="857" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:614  %word_assign_61 = xor i32 %tmp187, %tmp186

]]></node>
<StgValue><ssdm name="word_assign_61"/></StgValue>
</operation>

<operation id="858" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:615  %tmp_218 = trunc i32 %word_assign_61 to i31

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="859" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:616  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_61, i32 31)

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="860" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:944  %tmp261 = add i32 %C_1_18, %tmp260

]]></node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="861" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:945  %temp_1_2 = add i32 %tmp259, %tmp261

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>

<operation id="862" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:949  %tmp_268 = trunc i32 %temp_1_2 to i27

]]></node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="863" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:950  %tmp_48_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_2, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="864" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:951  %tmp_49_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_268, i5 %tmp_48_3)

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="865" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:952  %tmp262 = xor i32 %C_2_1, %temp_1_1

]]></node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="866" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:953  %tmp_51_3 = xor i32 %tmp262, %C_2_2

]]></node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="867" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:954  %tmp263 = add i32 %tmp_51_3, %tmp_49_3

]]></node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="868" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:955  %tmp264 = add i32 1859775393, %tmp_32_7

]]></node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="869" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:970  %tmp_271 = trunc i32 %temp_1_2 to i2

]]></node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="870" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:971  %tmp_57_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_2, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_4"/></StgValue>
</operation>

<operation id="871" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:972  %C_2_4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_271, i30 %tmp_57_4)

]]></node>
<StgValue><ssdm name="C_2_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="872" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:596  %tmp182 = xor i32 %tmp_32_56, %tmp_32_45

]]></node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="873" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:597  %tmp183 = xor i32 %tmp_32_51, %tmp_32_43

]]></node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="874" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:598  %word_assign_59 = xor i32 %tmp183, %tmp182

]]></node>
<StgValue><ssdm name="word_assign_59"/></StgValue>
</operation>

<operation id="875" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:599  %tmp_214 = trunc i32 %word_assign_59 to i31

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="876" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:600  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_59, i32 31)

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="877" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:601  %tmp_32_59 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_214, i1 %tmp_215)

]]></node>
<StgValue><ssdm name="tmp_32_59"/></StgValue>
</operation>

<operation id="878" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:602  %W_addr_76 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 76

]]></node>
<StgValue><ssdm name="W_addr_76"/></StgValue>
</operation>

<operation id="879" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:603  store i32 %tmp_32_59, i32* %W_addr_76, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:604  %tmp184 = xor i32 %tmp_32_57, %tmp_32_46

]]></node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:605  %tmp185 = xor i32 %tmp_32_52, %tmp_32_44

]]></node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="882" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:606  %word_assign_60 = xor i32 %tmp185, %tmp184

]]></node>
<StgValue><ssdm name="word_assign_60"/></StgValue>
</operation>

<operation id="883" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:607  %tmp_216 = trunc i32 %word_assign_60 to i31

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:608  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_60, i32 31)

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="885" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:609  %tmp_32_60 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_216, i1 %tmp_217)

]]></node>
<StgValue><ssdm name="tmp_32_60"/></StgValue>
</operation>

<operation id="886" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:610  %W_addr_77 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 77

]]></node>
<StgValue><ssdm name="W_addr_77"/></StgValue>
</operation>

<operation id="887" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:611  store i32 %tmp_32_60, i32* %W_addr_77, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:620  %tmp188 = xor i32 %tmp_32_59, %tmp_32_48

]]></node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="889" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:621  %tmp189 = xor i32 %tmp_32_54, %tmp_32_46

]]></node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="890" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:622  %word_assign_62 = xor i32 %tmp189, %tmp188

]]></node>
<StgValue><ssdm name="word_assign_62"/></StgValue>
</operation>

<operation id="891" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="31" op_0_bw="32">
<![CDATA[
.preheader8.preheader:623  %tmp_220 = trunc i32 %word_assign_62 to i31

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="892" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader8.preheader:624  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %word_assign_62, i32 31)

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="893" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:625  %tmp_32_62 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_220, i1 %tmp_221)

]]></node>
<StgValue><ssdm name="tmp_32_62"/></StgValue>
</operation>

<operation id="894" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:956  %tmp265 = add i32 %C_2, %tmp264

]]></node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="895" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:957  %temp_1_3 = add i32 %tmp263, %tmp265

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>

<operation id="896" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:961  %tmp_270 = trunc i32 %temp_1_3 to i27

]]></node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="897" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:962  %tmp_48_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_3, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="898" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:963  %tmp_49_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_270, i5 %tmp_48_4)

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="899" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:964  %tmp266 = xor i32 %C_2_2, %temp_1_2

]]></node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="900" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:965  %tmp_51_4 = xor i32 %tmp266, %C_2_3

]]></node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="901" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:966  %tmp267 = add i32 %tmp_51_4, %tmp_49_4

]]></node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="902" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:967  %tmp268 = add i32 1859775393, %tmp_32_8

]]></node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="903" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:982  %tmp_274 = trunc i32 %temp_1_3 to i2

]]></node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="904" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:983  %tmp_57_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_3, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_5"/></StgValue>
</operation>

<operation id="905" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:984  %C_2_5 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_274, i30 %tmp_57_5)

]]></node>
<StgValue><ssdm name="C_2_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="906" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader8.preheader:617  %tmp_32_61 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_218, i1 %tmp_219)

]]></node>
<StgValue><ssdm name="tmp_32_61"/></StgValue>
</operation>

<operation id="907" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:618  %W_addr_78 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 78

]]></node>
<StgValue><ssdm name="W_addr_78"/></StgValue>
</operation>

<operation id="908" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:619  store i32 %tmp_32_61, i32* %W_addr_78, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:626  %W_addr_79 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 79

]]></node>
<StgValue><ssdm name="W_addr_79"/></StgValue>
</operation>

<operation id="910" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:627  store i32 %tmp_32_62, i32* %W_addr_79, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:968  %tmp269 = add i32 %C_2_1, %tmp268

]]></node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="912" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:969  %temp_1_4 = add i32 %tmp267, %tmp269

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>

<operation id="913" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:973  %tmp_272 = trunc i32 %temp_1_4 to i27

]]></node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="914" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:974  %tmp_48_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_4, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="915" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:975  %tmp_49_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_272, i5 %tmp_48_5)

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="916" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:976  %tmp270 = xor i32 %C_2_3, %temp_1_3

]]></node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="917" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:977  %tmp_51_5 = xor i32 %tmp270, %C_2_4

]]></node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="918" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:978  %tmp271 = add i32 %tmp_51_5, %tmp_49_5

]]></node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="919" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:979  %tmp272 = add i32 1859775393, %tmp_32_9

]]></node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="920" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:994  %tmp_278 = trunc i32 %temp_1_4 to i2

]]></node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="921" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:995  %tmp_57_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_4, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_6"/></StgValue>
</operation>

<operation id="922" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:996  %C_2_6 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_278, i30 %tmp_57_6)

]]></node>
<StgValue><ssdm name="C_2_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="923" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:980  %tmp273 = add i32 %C_2_2, %tmp272

]]></node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="924" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:981  %temp_1_5 = add i32 %tmp271, %tmp273

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>

<operation id="925" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:985  %tmp_275 = trunc i32 %temp_1_5 to i27

]]></node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="926" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:986  %tmp_48_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_5, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="927" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:987  %tmp_49_6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_275, i5 %tmp_48_6)

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="928" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:988  %tmp274 = xor i32 %C_2_4, %temp_1_4

]]></node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="929" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:989  %tmp_51_6 = xor i32 %tmp274, %C_2_5

]]></node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="930" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:990  %tmp275 = add i32 %tmp_51_6, %tmp_49_6

]]></node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="931" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:991  %tmp276 = add i32 1859775393, %tmp_32_s

]]></node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="932" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1006  %tmp_282 = trunc i32 %temp_1_5 to i2

]]></node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="933" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1007  %tmp_57_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_5, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_7"/></StgValue>
</operation>

<operation id="934" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1008  %C_2_7 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_282, i30 %tmp_57_7)

]]></node>
<StgValue><ssdm name="C_2_7"/></StgValue>
</operation>

<operation id="935" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1558  %W_load = load i32* %W_addr_70, align 8

]]></node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="936" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1571  %W_load_1 = load i32* %W_addr_71, align 4

]]></node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="937" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:992  %tmp277 = add i32 %C_2_3, %tmp276

]]></node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="938" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:993  %temp_1_6 = add i32 %tmp275, %tmp277

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>

<operation id="939" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:997  %tmp_279 = trunc i32 %temp_1_6 to i27

]]></node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="940" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:998  %tmp_48_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_6, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="941" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:999  %tmp_49_7 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_279, i5 %tmp_48_7)

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="942" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1000  %tmp278 = xor i32 %C_2_5, %temp_1_5

]]></node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="943" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1001  %tmp_51_7 = xor i32 %tmp278, %C_2_6

]]></node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="944" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1002  %tmp279 = add i32 %tmp_51_7, %tmp_49_7

]]></node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="945" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1003  %tmp280 = add i32 1859775393, %tmp_32_10

]]></node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="946" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1018  %tmp_286 = trunc i32 %temp_1_6 to i2

]]></node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="947" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1019  %tmp_57_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_6, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_8"/></StgValue>
</operation>

<operation id="948" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1020  %C_2_8 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_286, i30 %tmp_57_8)

]]></node>
<StgValue><ssdm name="C_2_8"/></StgValue>
</operation>

<operation id="949" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1558  %W_load = load i32* %W_addr_70, align 8

]]></node>
<StgValue><ssdm name="W_load"/></StgValue>
</operation>

<operation id="950" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1571  %W_load_1 = load i32* %W_addr_71, align 4

]]></node>
<StgValue><ssdm name="W_load_1"/></StgValue>
</operation>

<operation id="951" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1584  %W_load_2 = load i32* %W_addr_72, align 16

]]></node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="952" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1597  %W_load_3 = load i32* %W_addr_73, align 4

]]></node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="953" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1004  %tmp281 = add i32 %C_2_4, %tmp280

]]></node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="954" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1005  %temp_1_7 = add i32 %tmp279, %tmp281

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>

<operation id="955" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1009  %tmp_283 = trunc i32 %temp_1_7 to i27

]]></node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="956" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1010  %tmp_48_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_7, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="957" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1011  %tmp_49_8 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_283, i5 %tmp_48_8)

]]></node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="958" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1012  %tmp282 = xor i32 %C_2_6, %temp_1_6

]]></node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="959" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1013  %tmp_51_8 = xor i32 %tmp282, %C_2_7

]]></node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="960" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1014  %tmp283 = add i32 %tmp_51_8, %tmp_49_8

]]></node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="961" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1015  %tmp284 = add i32 1859775393, %tmp_32_11

]]></node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="962" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1030  %tmp_290 = trunc i32 %temp_1_7 to i2

]]></node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="963" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1031  %tmp_57_9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_7, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_9"/></StgValue>
</operation>

<operation id="964" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1584  %W_load_2 = load i32* %W_addr_72, align 16

]]></node>
<StgValue><ssdm name="W_load_2"/></StgValue>
</operation>

<operation id="965" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1597  %W_load_3 = load i32* %W_addr_73, align 4

]]></node>
<StgValue><ssdm name="W_load_3"/></StgValue>
</operation>

<operation id="966" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1610  %W_load_4 = load i32* %W_addr_74, align 8

]]></node>
<StgValue><ssdm name="W_load_4"/></StgValue>
</operation>

<operation id="967" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1623  %W_load_5 = load i32* %W_addr_75, align 4

]]></node>
<StgValue><ssdm name="W_load_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="968" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1016  %tmp285 = add i32 %C_2_5, %tmp284

]]></node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="969" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1017  %temp_1_8 = add i32 %tmp283, %tmp285

]]></node>
<StgValue><ssdm name="temp_1_8"/></StgValue>
</operation>

<operation id="970" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1021  %tmp_287 = trunc i32 %temp_1_8 to i27

]]></node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="971" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1022  %tmp_48_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_8, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="972" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1023  %tmp_49_9 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_287, i5 %tmp_48_9)

]]></node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="973" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1024  %tmp286 = xor i32 %C_2_7, %temp_1_7

]]></node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="974" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1025  %tmp_51_9 = xor i32 %tmp286, %C_2_8

]]></node>
<StgValue><ssdm name="tmp_51_9"/></StgValue>
</operation>

<operation id="975" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1026  %tmp287 = add i32 %tmp_51_9, %tmp_49_9

]]></node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="976" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1027  %tmp288 = add i32 1859775393, %tmp_32_12

]]></node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="977" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1042  %tmp_294 = trunc i32 %temp_1_8 to i2

]]></node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="978" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1043  %tmp_57_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_8, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_s"/></StgValue>
</operation>

<operation id="979" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1044  %C_2_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_294, i30 %tmp_57_s)

]]></node>
<StgValue><ssdm name="C_2_s"/></StgValue>
</operation>

<operation id="980" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1610  %W_load_4 = load i32* %W_addr_74, align 8

]]></node>
<StgValue><ssdm name="W_load_4"/></StgValue>
</operation>

<operation id="981" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1623  %W_load_5 = load i32* %W_addr_75, align 4

]]></node>
<StgValue><ssdm name="W_load_5"/></StgValue>
</operation>

<operation id="982" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1638" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1636  %W_load_6 = load i32* %W_addr_76, align 16

]]></node>
<StgValue><ssdm name="W_load_6"/></StgValue>
</operation>

<operation id="983" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1651" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1649  %W_load_7 = load i32* %W_addr_77, align 4

]]></node>
<StgValue><ssdm name="W_load_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="984" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1028  %tmp289 = add i32 %C_2_6, %tmp288

]]></node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="985" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1029  %temp_1_9 = add i32 %tmp287, %tmp289

]]></node>
<StgValue><ssdm name="temp_1_9"/></StgValue>
</operation>

<operation id="986" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1032  %C_2_9 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_290, i30 %tmp_57_9)

]]></node>
<StgValue><ssdm name="C_2_9"/></StgValue>
</operation>

<operation id="987" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1033  %tmp_291 = trunc i32 %temp_1_9 to i27

]]></node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="988" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1034  %tmp_48_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_9, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="989" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1035  %tmp_49_s = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_291, i5 %tmp_48_s)

]]></node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="990" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1036  %tmp290 = xor i32 %C_2_8, %temp_1_8

]]></node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="991" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1037  %tmp_51_s = xor i32 %tmp290, %C_2_9

]]></node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="992" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1038  %tmp291 = add i32 %tmp_51_s, %tmp_49_s

]]></node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="993" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1039  %tmp292 = add i32 1859775393, %tmp_32_13

]]></node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="994" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1054  %tmp_298 = trunc i32 %temp_1_9 to i2

]]></node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="995" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1055  %tmp_57_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_9, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_10"/></StgValue>
</operation>

<operation id="996" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1056  %C_2_10 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_298, i30 %tmp_57_10)

]]></node>
<StgValue><ssdm name="C_2_10"/></StgValue>
</operation>

<operation id="997" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1638" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1636  %W_load_6 = load i32* %W_addr_76, align 16

]]></node>
<StgValue><ssdm name="W_load_6"/></StgValue>
</operation>

<operation id="998" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1651" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1649  %W_load_7 = load i32* %W_addr_77, align 4

]]></node>
<StgValue><ssdm name="W_load_7"/></StgValue>
</operation>

<operation id="999" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1662  %W_load_8 = load i32* %W_addr_78, align 8

]]></node>
<StgValue><ssdm name="W_load_8"/></StgValue>
</operation>

<operation id="1000" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1675  %W_load_9 = load i32* %W_addr_79, align 4

]]></node>
<StgValue><ssdm name="W_load_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1001" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:4  %W_addr = getelementptr inbounds [80 x i32]* %W, i64 0, i64 0

]]></node>
<StgValue><ssdm name="W_addr"/></StgValue>
</operation>

<operation id="1002" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:10  store i32 %tmp_7, i32* %W_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:11  %W_addr_1 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 1

]]></node>
<StgValue><ssdm name="W_addr_1"/></StgValue>
</operation>

<operation id="1004" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:17  store i32 %tmp_18_1, i32* %W_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1040  %tmp293 = add i32 %C_2_7, %tmp292

]]></node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="1006" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1041  %temp_1_s = add i32 %tmp291, %tmp293

]]></node>
<StgValue><ssdm name="temp_1_s"/></StgValue>
</operation>

<operation id="1007" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1045  %tmp_295 = trunc i32 %temp_1_s to i27

]]></node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1008" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1046  %tmp_48_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_s, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="1009" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1047  %tmp_49_10 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_295, i5 %tmp_48_10)

]]></node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="1010" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1048  %tmp294 = xor i32 %C_2_9, %temp_1_9

]]></node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="1011" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1049  %tmp_51_10 = xor i32 %tmp294, %C_2_s

]]></node>
<StgValue><ssdm name="tmp_51_10"/></StgValue>
</operation>

<operation id="1012" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1050  %tmp295 = add i32 %tmp_51_10, %tmp_49_10

]]></node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="1013" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1051  %tmp296 = add i32 1859775393, %tmp_32_14

]]></node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="1014" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1066  %tmp_302 = trunc i32 %temp_1_s to i2

]]></node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1015" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1067  %tmp_57_11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_s, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_11"/></StgValue>
</operation>

<operation id="1016" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1068  %C_2_11 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_302, i30 %tmp_57_11)

]]></node>
<StgValue><ssdm name="C_2_11"/></StgValue>
</operation>

<operation id="1017" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1662  %W_load_8 = load i32* %W_addr_78, align 8

]]></node>
<StgValue><ssdm name="W_load_8"/></StgValue>
</operation>

<operation id="1018" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="32" op_0_bw="7">
<![CDATA[
.preheader8.preheader:1675  %W_load_9 = load i32* %W_addr_79, align 4

]]></node>
<StgValue><ssdm name="W_load_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1019" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:18  %W_addr_2 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 2

]]></node>
<StgValue><ssdm name="W_addr_2"/></StgValue>
</operation>

<operation id="1020" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:24  store i32 %tmp_18_2, i32* %W_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:25  %W_addr_3 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 3

]]></node>
<StgValue><ssdm name="W_addr_3"/></StgValue>
</operation>

<operation id="1022" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:31  store i32 %tmp_18_3, i32* %W_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1052  %tmp297 = add i32 %C_2_8, %tmp296

]]></node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="1024" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1053  %temp_1_10 = add i32 %tmp295, %tmp297

]]></node>
<StgValue><ssdm name="temp_1_10"/></StgValue>
</operation>

<operation id="1025" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1057  %tmp_299 = trunc i32 %temp_1_10 to i27

]]></node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1026" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1058  %tmp_48_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_10, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="1027" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1059  %tmp_49_11 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_299, i5 %tmp_48_11)

]]></node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="1028" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1060  %tmp298 = xor i32 %C_2_s, %temp_1_s

]]></node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="1029" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1061  %tmp_51_11 = xor i32 %tmp298, %C_2_10

]]></node>
<StgValue><ssdm name="tmp_51_11"/></StgValue>
</operation>

<operation id="1030" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1062  %tmp299 = add i32 %tmp_51_11, %tmp_49_11

]]></node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="1031" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1063  %tmp300 = add i32 1859775393, %tmp_32_15

]]></node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="1032" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1078  %tmp_306 = trunc i32 %temp_1_10 to i2

]]></node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1033" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1079  %tmp_57_12 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_10, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_12"/></StgValue>
</operation>

<operation id="1034" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1080  %C_2_12 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_306, i30 %tmp_57_12)

]]></node>
<StgValue><ssdm name="C_2_12"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1035" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:32  %W_addr_4 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 4

]]></node>
<StgValue><ssdm name="W_addr_4"/></StgValue>
</operation>

<operation id="1036" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:38  store i32 %tmp_18_4, i32* %W_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:39  %W_addr_5 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 5

]]></node>
<StgValue><ssdm name="W_addr_5"/></StgValue>
</operation>

<operation id="1038" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:45  store i32 %tmp_18_5, i32* %W_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1064  %tmp301 = add i32 %C_2_9, %tmp300

]]></node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="1040" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1065  %temp_1_11 = add i32 %tmp299, %tmp301

]]></node>
<StgValue><ssdm name="temp_1_11"/></StgValue>
</operation>

<operation id="1041" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1069  %tmp_303 = trunc i32 %temp_1_11 to i27

]]></node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1042" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1070  %tmp_48_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_11, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="1043" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1071  %tmp_49_12 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_303, i5 %tmp_48_12)

]]></node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="1044" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1072  %tmp302 = xor i32 %C_2_10, %temp_1_10

]]></node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="1045" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1073  %tmp_51_12 = xor i32 %tmp302, %C_2_11

]]></node>
<StgValue><ssdm name="tmp_51_12"/></StgValue>
</operation>

<operation id="1046" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1074  %tmp303 = add i32 %tmp_51_12, %tmp_49_12

]]></node>
<StgValue><ssdm name="tmp303"/></StgValue>
</operation>

<operation id="1047" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1075  %tmp304 = add i32 1859775393, %tmp_32_16

]]></node>
<StgValue><ssdm name="tmp304"/></StgValue>
</operation>

<operation id="1048" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1090  %tmp_310 = trunc i32 %temp_1_11 to i2

]]></node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1049" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1091  %tmp_57_13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_11, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_13"/></StgValue>
</operation>

<operation id="1050" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1092  %C_2_13 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_310, i30 %tmp_57_13)

]]></node>
<StgValue><ssdm name="C_2_13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1051" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:46  %W_addr_6 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 6

]]></node>
<StgValue><ssdm name="W_addr_6"/></StgValue>
</operation>

<operation id="1052" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:52  store i32 %tmp_18_6, i32* %W_addr_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:53  %W_addr_7 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 7

]]></node>
<StgValue><ssdm name="W_addr_7"/></StgValue>
</operation>

<operation id="1054" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:59  store i32 %tmp_18_7, i32* %W_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1076  %tmp305 = add i32 %C_2_s, %tmp304

]]></node>
<StgValue><ssdm name="tmp305"/></StgValue>
</operation>

<operation id="1056" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1077  %temp_1_12 = add i32 %tmp303, %tmp305

]]></node>
<StgValue><ssdm name="temp_1_12"/></StgValue>
</operation>

<operation id="1057" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1081  %tmp_307 = trunc i32 %temp_1_12 to i27

]]></node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1058" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1082  %tmp_48_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_12, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="1059" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1083  %tmp_49_13 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_307, i5 %tmp_48_13)

]]></node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="1060" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1084  %tmp306 = xor i32 %C_2_11, %temp_1_11

]]></node>
<StgValue><ssdm name="tmp306"/></StgValue>
</operation>

<operation id="1061" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1085  %tmp_51_13 = xor i32 %tmp306, %C_2_12

]]></node>
<StgValue><ssdm name="tmp_51_13"/></StgValue>
</operation>

<operation id="1062" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1086  %tmp307 = add i32 %tmp_51_13, %tmp_49_13

]]></node>
<StgValue><ssdm name="tmp307"/></StgValue>
</operation>

<operation id="1063" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1087  %tmp308 = add i32 1859775393, %tmp_32_17

]]></node>
<StgValue><ssdm name="tmp308"/></StgValue>
</operation>

<operation id="1064" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1102  %tmp_314 = trunc i32 %temp_1_12 to i2

]]></node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1065" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1103  %tmp_57_14 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_12, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_14"/></StgValue>
</operation>

<operation id="1066" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1104  %C_2_14 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_314, i30 %tmp_57_14)

]]></node>
<StgValue><ssdm name="C_2_14"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1067" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:60  %W_addr_8 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 8

]]></node>
<StgValue><ssdm name="W_addr_8"/></StgValue>
</operation>

<operation id="1068" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:66  store i32 %tmp_18_8, i32* %W_addr_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:67  %W_addr_9 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 9

]]></node>
<StgValue><ssdm name="W_addr_9"/></StgValue>
</operation>

<operation id="1070" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:73  store i32 %tmp_18_9, i32* %W_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1088  %tmp309 = add i32 %C_2_10, %tmp308

]]></node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="1072" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1089  %temp_1_13 = add i32 %tmp307, %tmp309

]]></node>
<StgValue><ssdm name="temp_1_13"/></StgValue>
</operation>

<operation id="1073" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1093  %tmp_311 = trunc i32 %temp_1_13 to i27

]]></node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1074" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1094  %tmp_48_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_13, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="1075" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1095  %tmp_49_14 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_311, i5 %tmp_48_14)

]]></node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="1076" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1096  %tmp310 = xor i32 %C_2_12, %temp_1_12

]]></node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="1077" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1097  %tmp_51_14 = xor i32 %tmp310, %C_2_13

]]></node>
<StgValue><ssdm name="tmp_51_14"/></StgValue>
</operation>

<operation id="1078" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1098  %tmp311 = add i32 %tmp_51_14, %tmp_49_14

]]></node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="1079" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1099  %tmp312 = add i32 1859775393, %tmp_32_18

]]></node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="1080" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1114  %tmp_318 = trunc i32 %temp_1_13 to i2

]]></node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1081" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1115  %tmp_57_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_13, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_15"/></StgValue>
</operation>

<operation id="1082" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1116  %C_2_15 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_318, i30 %tmp_57_15)

]]></node>
<StgValue><ssdm name="C_2_15"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1083" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:74  %W_addr_10 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 10

]]></node>
<StgValue><ssdm name="W_addr_10"/></StgValue>
</operation>

<operation id="1084" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:80  store i32 %tmp_18_s, i32* %W_addr_10, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:81  %W_addr_11 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 11

]]></node>
<StgValue><ssdm name="W_addr_11"/></StgValue>
</operation>

<operation id="1086" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:87  store i32 %tmp_18_10, i32* %W_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1100  %tmp313 = add i32 %C_2_11, %tmp312

]]></node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="1088" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1101  %temp_1_14 = add i32 %tmp311, %tmp313

]]></node>
<StgValue><ssdm name="temp_1_14"/></StgValue>
</operation>

<operation id="1089" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1105  %tmp_315 = trunc i32 %temp_1_14 to i27

]]></node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1090" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1106  %tmp_48_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_14, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_15"/></StgValue>
</operation>

<operation id="1091" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1107  %tmp_49_15 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_315, i5 %tmp_48_15)

]]></node>
<StgValue><ssdm name="tmp_49_15"/></StgValue>
</operation>

<operation id="1092" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1108  %tmp314 = xor i32 %C_2_13, %temp_1_13

]]></node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="1093" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1109  %tmp_51_15 = xor i32 %tmp314, %C_2_14

]]></node>
<StgValue><ssdm name="tmp_51_15"/></StgValue>
</operation>

<operation id="1094" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1110  %tmp315 = add i32 %tmp_51_15, %tmp_49_15

]]></node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="1095" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1111  %tmp316 = add i32 1859775393, %tmp_32_19

]]></node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="1096" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1126  %tmp_322 = trunc i32 %temp_1_14 to i2

]]></node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1097" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1127  %tmp_57_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_14, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_16"/></StgValue>
</operation>

<operation id="1098" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1128  %C_2_16 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_322, i30 %tmp_57_16)

]]></node>
<StgValue><ssdm name="C_2_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1099" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:88  %W_addr_12 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 12

]]></node>
<StgValue><ssdm name="W_addr_12"/></StgValue>
</operation>

<operation id="1100" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:94  store i32 %tmp_18_11, i32* %W_addr_12, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:95  %W_addr_13 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 13

]]></node>
<StgValue><ssdm name="W_addr_13"/></StgValue>
</operation>

<operation id="1102" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:101  store i32 %tmp_18_12, i32* %W_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1112  %tmp317 = add i32 %C_2_12, %tmp316

]]></node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="1104" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1113  %temp_1_15 = add i32 %tmp315, %tmp317

]]></node>
<StgValue><ssdm name="temp_1_15"/></StgValue>
</operation>

<operation id="1105" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1117  %tmp_319 = trunc i32 %temp_1_15 to i27

]]></node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1106" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1118  %tmp_48_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_15, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_16"/></StgValue>
</operation>

<operation id="1107" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1119  %tmp_49_16 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_319, i5 %tmp_48_16)

]]></node>
<StgValue><ssdm name="tmp_49_16"/></StgValue>
</operation>

<operation id="1108" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1120  %tmp318 = xor i32 %C_2_14, %temp_1_14

]]></node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="1109" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1121  %tmp_51_16 = xor i32 %tmp318, %C_2_15

]]></node>
<StgValue><ssdm name="tmp_51_16"/></StgValue>
</operation>

<operation id="1110" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1122  %tmp319 = add i32 %tmp_51_16, %tmp_49_16

]]></node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="1111" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1123  %tmp320 = add i32 1859775393, %tmp_32_20

]]></node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="1112" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1138  %tmp_326 = trunc i32 %temp_1_15 to i2

]]></node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1113" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1139  %tmp_57_17 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_15, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_17"/></StgValue>
</operation>

<operation id="1114" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1140  %C_2_17 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_326, i30 %tmp_57_17)

]]></node>
<StgValue><ssdm name="C_2_17"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1115" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:102  %W_addr_14 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 14

]]></node>
<StgValue><ssdm name="W_addr_14"/></StgValue>
</operation>

<operation id="1116" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:108  store i32 %tmp_18_13, i32* %W_addr_14, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1117" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:109  %W_addr_15 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 15

]]></node>
<StgValue><ssdm name="W_addr_15"/></StgValue>
</operation>

<operation id="1118" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:115  store i32 %tmp_18_14, i32* %W_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1124  %tmp321 = add i32 %C_2_13, %tmp320

]]></node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="1120" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1125  %temp_1_16 = add i32 %tmp319, %tmp321

]]></node>
<StgValue><ssdm name="temp_1_16"/></StgValue>
</operation>

<operation id="1121" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1129  %tmp_323 = trunc i32 %temp_1_16 to i27

]]></node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1122" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1130  %tmp_48_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_16, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_17"/></StgValue>
</operation>

<operation id="1123" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1131  %tmp_49_17 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_323, i5 %tmp_48_17)

]]></node>
<StgValue><ssdm name="tmp_49_17"/></StgValue>
</operation>

<operation id="1124" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1132  %tmp322 = xor i32 %C_2_15, %temp_1_15

]]></node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="1125" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1133  %tmp_51_17 = xor i32 %tmp322, %C_2_16

]]></node>
<StgValue><ssdm name="tmp_51_17"/></StgValue>
</operation>

<operation id="1126" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1134  %tmp323 = add i32 %tmp_51_17, %tmp_49_17

]]></node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="1127" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1135  %tmp324 = add i32 1859775393, %tmp_32_21

]]></node>
<StgValue><ssdm name="tmp324"/></StgValue>
</operation>

<operation id="1128" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1150  %tmp_330 = trunc i32 %temp_1_16 to i2

]]></node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1129" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1151  %tmp_57_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_16, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_57_18"/></StgValue>
</operation>

<operation id="1130" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1152  %C_2_18 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_330, i30 %tmp_57_18)

]]></node>
<StgValue><ssdm name="C_2_18"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1131" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:122  %W_addr_16 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 16

]]></node>
<StgValue><ssdm name="W_addr_16"/></StgValue>
</operation>

<operation id="1132" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:123  store i32 %tmp_66, i32* %W_addr_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:130  %W_addr_17 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 17

]]></node>
<StgValue><ssdm name="W_addr_17"/></StgValue>
</operation>

<operation id="1134" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:131  store i32 %tmp_32_1, i32* %W_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1136  %tmp325 = add i32 %C_2_14, %tmp324

]]></node>
<StgValue><ssdm name="tmp325"/></StgValue>
</operation>

<operation id="1136" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1137  %temp_1_17 = add i32 %tmp323, %tmp325

]]></node>
<StgValue><ssdm name="temp_1_17"/></StgValue>
</operation>

<operation id="1137" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1141  %tmp_327 = trunc i32 %temp_1_17 to i27

]]></node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1138" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1142  %tmp_48_18 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_17, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48_18"/></StgValue>
</operation>

<operation id="1139" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1143  %tmp_49_18 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_327, i5 %tmp_48_18)

]]></node>
<StgValue><ssdm name="tmp_49_18"/></StgValue>
</operation>

<operation id="1140" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1144  %tmp326 = xor i32 %C_2_16, %temp_1_16

]]></node>
<StgValue><ssdm name="tmp326"/></StgValue>
</operation>

<operation id="1141" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1145  %tmp_51_18 = xor i32 %tmp326, %C_2_17

]]></node>
<StgValue><ssdm name="tmp_51_18"/></StgValue>
</operation>

<operation id="1142" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1146  %tmp327 = add i32 %tmp_51_18, %tmp_49_18

]]></node>
<StgValue><ssdm name="tmp327"/></StgValue>
</operation>

<operation id="1143" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1147  %tmp328 = add i32 1859775393, %tmp_32_22

]]></node>
<StgValue><ssdm name="tmp328"/></StgValue>
</operation>

<operation id="1144" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1164  %tmp_333 = trunc i32 %temp_1_17 to i2

]]></node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1145" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1165  %tmp_123 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_17, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1146" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1166  %C_3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_333, i30 %tmp_123)

]]></node>
<StgValue><ssdm name="C_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1147" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:138  %W_addr_18 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 18

]]></node>
<StgValue><ssdm name="W_addr_18"/></StgValue>
</operation>

<operation id="1148" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:139  store i32 %tmp_32_2, i32* %W_addr_18, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1149" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:146  %W_addr_19 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 19

]]></node>
<StgValue><ssdm name="W_addr_19"/></StgValue>
</operation>

<operation id="1150" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:147  store i32 %tmp_32_3, i32* %W_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1151" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1148  %tmp329 = add i32 %C_2_15, %tmp328

]]></node>
<StgValue><ssdm name="tmp329"/></StgValue>
</operation>

<operation id="1152" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1149  %temp_1_18 = add i32 %tmp327, %tmp329

]]></node>
<StgValue><ssdm name="temp_1_18"/></StgValue>
</operation>

<operation id="1153" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1153  %tmp_331 = trunc i32 %temp_1_18 to i27

]]></node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1154" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1154  %tmp_113 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_1_18, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1155" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1155  %tmp_115 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_331, i5 %tmp_113)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1156" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1156  %tmp_117 = or i32 %C_2_18, %C_2_17

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1157" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1157  %tmp_119 = and i32 %tmp_117, %temp_1_17

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1158" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1158  %tmp_120 = and i32 %C_2_18, %C_2_17

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1159" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1159  %tmp_122 = or i32 %tmp_119, %tmp_120

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1160" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1160  %tmp330 = add i32 %tmp_115, %tmp_122

]]></node>
<StgValue><ssdm name="tmp330"/></StgValue>
</operation>

<operation id="1161" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1161  %tmp331 = add i32 %tmp_32_23, %C_2_16

]]></node>
<StgValue><ssdm name="tmp331"/></StgValue>
</operation>

<operation id="1162" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1175  %tmp334 = add i32 %tmp_32_24, %C_2_17

]]></node>
<StgValue><ssdm name="tmp334"/></StgValue>
</operation>

<operation id="1163" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1178  %tmp_336 = trunc i32 %temp_1_18 to i2

]]></node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1164" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1179  %tmp_70_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_1_18, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_1"/></StgValue>
</operation>

<operation id="1165" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1180  %C_3_1 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_336, i30 %tmp_70_1)

]]></node>
<StgValue><ssdm name="C_3_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1166" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:154  %W_addr_20 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 20

]]></node>
<StgValue><ssdm name="W_addr_20"/></StgValue>
</operation>

<operation id="1167" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:155  store i32 %tmp_32_4, i32* %W_addr_20, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:162  %W_addr_21 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 21

]]></node>
<StgValue><ssdm name="W_addr_21"/></StgValue>
</operation>

<operation id="1169" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:163  store i32 %tmp_32_5, i32* %W_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1170" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1162  %tmp332 = add i32 -1894007588, %tmp331

]]></node>
<StgValue><ssdm name="tmp332"/></StgValue>
</operation>

<operation id="1171" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1163  %temp_20 = add i32 %tmp330, %tmp332

]]></node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="1172" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1167  %tmp_334 = trunc i32 %temp_20 to i27

]]></node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1173" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1168  %tmp_59_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_20, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="1174" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1169  %tmp_60_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_334, i5 %tmp_59_1)

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="1175" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1170  %tmp_61_1 = or i32 %C_3, %C_2_18

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="1176" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1171  %tmp_62_1 = and i32 %tmp_61_1, %temp_1_18

]]></node>
<StgValue><ssdm name="tmp_62_1"/></StgValue>
</operation>

<operation id="1177" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1172  %tmp_63_1 = and i32 %C_3, %C_2_18

]]></node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="1178" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1173  %tmp_64_1 = or i32 %tmp_62_1, %tmp_63_1

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="1179" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1174  %tmp333 = add i32 %tmp_60_1, %tmp_64_1

]]></node>
<StgValue><ssdm name="tmp333"/></StgValue>
</operation>

<operation id="1180" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1192  %tmp_339 = trunc i32 %temp_20 to i2

]]></node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1181" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1193  %tmp_70_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_20, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_2"/></StgValue>
</operation>

<operation id="1182" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1194  %C_3_2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_339, i30 %tmp_70_2)

]]></node>
<StgValue><ssdm name="C_3_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1183" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:170  %W_addr_22 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 22

]]></node>
<StgValue><ssdm name="W_addr_22"/></StgValue>
</operation>

<operation id="1184" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:171  store i32 %tmp_32_6, i32* %W_addr_22, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:178  %W_addr_23 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 23

]]></node>
<StgValue><ssdm name="W_addr_23"/></StgValue>
</operation>

<operation id="1186" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:179  store i32 %tmp_32_7, i32* %W_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1176  %tmp335 = add i32 -1894007588, %tmp334

]]></node>
<StgValue><ssdm name="tmp335"/></StgValue>
</operation>

<operation id="1188" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1177  %temp_2_1 = add i32 %tmp333, %tmp335

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="1189" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1181  %tmp_337 = trunc i32 %temp_2_1 to i27

]]></node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1190" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1182  %tmp_59_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_1, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="1191" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1183  %tmp_60_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_337, i5 %tmp_59_2)

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="1192" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1184  %tmp_61_2 = or i32 %C_3_1, %C_3

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="1193" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1185  %tmp_62_2 = and i32 %tmp_61_2, %temp_20

]]></node>
<StgValue><ssdm name="tmp_62_2"/></StgValue>
</operation>

<operation id="1194" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1186  %tmp_63_2 = and i32 %C_3_1, %C_3

]]></node>
<StgValue><ssdm name="tmp_63_2"/></StgValue>
</operation>

<operation id="1195" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1187  %tmp_64_2 = or i32 %tmp_62_2, %tmp_63_2

]]></node>
<StgValue><ssdm name="tmp_64_2"/></StgValue>
</operation>

<operation id="1196" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1188  %tmp336 = add i32 %tmp_60_2, %tmp_64_2

]]></node>
<StgValue><ssdm name="tmp336"/></StgValue>
</operation>

<operation id="1197" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1189  %tmp337 = add i32 %tmp_32_25, %C_2_18

]]></node>
<StgValue><ssdm name="tmp337"/></StgValue>
</operation>

<operation id="1198" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1203  %tmp340 = add i32 %tmp_32_26, %C_3

]]></node>
<StgValue><ssdm name="tmp340"/></StgValue>
</operation>

<operation id="1199" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1206  %tmp_342 = trunc i32 %temp_2_1 to i2

]]></node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1200" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1207  %tmp_70_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_1, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_3"/></StgValue>
</operation>

<operation id="1201" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1208  %C_3_3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_342, i30 %tmp_70_3)

]]></node>
<StgValue><ssdm name="C_3_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1202" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:186  %W_addr_24 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 24

]]></node>
<StgValue><ssdm name="W_addr_24"/></StgValue>
</operation>

<operation id="1203" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:187  store i32 %tmp_32_8, i32* %W_addr_24, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:194  %W_addr_25 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 25

]]></node>
<StgValue><ssdm name="W_addr_25"/></StgValue>
</operation>

<operation id="1205" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:195  store i32 %tmp_32_9, i32* %W_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1190  %tmp338 = add i32 -1894007588, %tmp337

]]></node>
<StgValue><ssdm name="tmp338"/></StgValue>
</operation>

<operation id="1207" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1191  %temp_2_2 = add i32 %tmp336, %tmp338

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>

<operation id="1208" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1195  %tmp_340 = trunc i32 %temp_2_2 to i27

]]></node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1209" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1196  %tmp_59_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_2, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="1210" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1197  %tmp_60_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_340, i5 %tmp_59_3)

]]></node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="1211" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1198  %tmp_61_3 = or i32 %C_3_2, %C_3_1

]]></node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="1212" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1199  %tmp_62_3 = and i32 %tmp_61_3, %temp_2_1

]]></node>
<StgValue><ssdm name="tmp_62_3"/></StgValue>
</operation>

<operation id="1213" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1200  %tmp_63_3 = and i32 %C_3_2, %C_3_1

]]></node>
<StgValue><ssdm name="tmp_63_3"/></StgValue>
</operation>

<operation id="1214" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1201  %tmp_64_3 = or i32 %tmp_62_3, %tmp_63_3

]]></node>
<StgValue><ssdm name="tmp_64_3"/></StgValue>
</operation>

<operation id="1215" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1202  %tmp339 = add i32 %tmp_60_3, %tmp_64_3

]]></node>
<StgValue><ssdm name="tmp339"/></StgValue>
</operation>

<operation id="1216" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1217  %tmp343 = add i32 %tmp_32_27, %C_3_1

]]></node>
<StgValue><ssdm name="tmp343"/></StgValue>
</operation>

<operation id="1217" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1220  %tmp_345 = trunc i32 %temp_2_2 to i2

]]></node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1218" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1221  %tmp_70_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_2, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_4"/></StgValue>
</operation>

<operation id="1219" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1222  %C_3_4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_345, i30 %tmp_70_4)

]]></node>
<StgValue><ssdm name="C_3_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1220" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:202  %W_addr_26 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 26

]]></node>
<StgValue><ssdm name="W_addr_26"/></StgValue>
</operation>

<operation id="1221" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:203  store i32 %tmp_32_s, i32* %W_addr_26, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:210  %W_addr_27 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 27

]]></node>
<StgValue><ssdm name="W_addr_27"/></StgValue>
</operation>

<operation id="1223" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:211  store i32 %tmp_32_10, i32* %W_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1204  %tmp341 = add i32 -1894007588, %tmp340

]]></node>
<StgValue><ssdm name="tmp341"/></StgValue>
</operation>

<operation id="1225" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1205  %temp_2_3 = add i32 %tmp339, %tmp341

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>

<operation id="1226" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1209  %tmp_343 = trunc i32 %temp_2_3 to i27

]]></node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1210  %tmp_59_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_3, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="1228" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1211  %tmp_60_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_343, i5 %tmp_59_4)

]]></node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="1229" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1212  %tmp_61_4 = or i32 %C_3_3, %C_3_2

]]></node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="1230" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1213  %tmp_62_4 = and i32 %tmp_61_4, %temp_2_2

]]></node>
<StgValue><ssdm name="tmp_62_4"/></StgValue>
</operation>

<operation id="1231" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1214  %tmp_63_4 = and i32 %C_3_3, %C_3_2

]]></node>
<StgValue><ssdm name="tmp_63_4"/></StgValue>
</operation>

<operation id="1232" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1215  %tmp_64_4 = or i32 %tmp_62_4, %tmp_63_4

]]></node>
<StgValue><ssdm name="tmp_64_4"/></StgValue>
</operation>

<operation id="1233" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1216  %tmp342 = add i32 %tmp_60_4, %tmp_64_4

]]></node>
<StgValue><ssdm name="tmp342"/></StgValue>
</operation>

<operation id="1234" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1231  %tmp346 = add i32 %tmp_32_28, %C_3_2

]]></node>
<StgValue><ssdm name="tmp346"/></StgValue>
</operation>

<operation id="1235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1234  %tmp_348 = trunc i32 %temp_2_3 to i2

]]></node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1236" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1235  %tmp_70_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_3, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_5"/></StgValue>
</operation>

<operation id="1237" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1236  %C_3_5 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_348, i30 %tmp_70_5)

]]></node>
<StgValue><ssdm name="C_3_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1238" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:218  %W_addr_28 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 28

]]></node>
<StgValue><ssdm name="W_addr_28"/></StgValue>
</operation>

<operation id="1239" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:219  store i32 %tmp_32_11, i32* %W_addr_28, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:226  %W_addr_29 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 29

]]></node>
<StgValue><ssdm name="W_addr_29"/></StgValue>
</operation>

<operation id="1241" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:227  store i32 %tmp_32_12, i32* %W_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1242" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1218  %tmp344 = add i32 -1894007588, %tmp343

]]></node>
<StgValue><ssdm name="tmp344"/></StgValue>
</operation>

<operation id="1243" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1219  %temp_2_4 = add i32 %tmp342, %tmp344

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>

<operation id="1244" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1223  %tmp_346 = trunc i32 %temp_2_4 to i27

]]></node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1245" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1224  %tmp_59_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_4, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1246" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1225  %tmp_60_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_346, i5 %tmp_59_5)

]]></node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1247" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1226  %tmp_61_5 = or i32 %C_3_4, %C_3_3

]]></node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1248" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1227  %tmp_62_5 = and i32 %tmp_61_5, %temp_2_3

]]></node>
<StgValue><ssdm name="tmp_62_5"/></StgValue>
</operation>

<operation id="1249" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1228  %tmp_63_5 = and i32 %C_3_4, %C_3_3

]]></node>
<StgValue><ssdm name="tmp_63_5"/></StgValue>
</operation>

<operation id="1250" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1229  %tmp_64_5 = or i32 %tmp_62_5, %tmp_63_5

]]></node>
<StgValue><ssdm name="tmp_64_5"/></StgValue>
</operation>

<operation id="1251" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1230  %tmp345 = add i32 %tmp_60_5, %tmp_64_5

]]></node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="1252" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1245  %tmp349 = add i32 %tmp_32_29, %C_3_3

]]></node>
<StgValue><ssdm name="tmp349"/></StgValue>
</operation>

<operation id="1253" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1248  %tmp_351 = trunc i32 %temp_2_4 to i2

]]></node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1254" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1249  %tmp_70_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_4, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_6"/></StgValue>
</operation>

<operation id="1255" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1250  %C_3_6 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_351, i30 %tmp_70_6)

]]></node>
<StgValue><ssdm name="C_3_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1256" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:234  %W_addr_30 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 30

]]></node>
<StgValue><ssdm name="W_addr_30"/></StgValue>
</operation>

<operation id="1257" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:235  store i32 %tmp_32_13, i32* %W_addr_30, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:242  %W_addr_31 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 31

]]></node>
<StgValue><ssdm name="W_addr_31"/></StgValue>
</operation>

<operation id="1259" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:243  store i32 %tmp_32_14, i32* %W_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1232  %tmp347 = add i32 -1894007588, %tmp346

]]></node>
<StgValue><ssdm name="tmp347"/></StgValue>
</operation>

<operation id="1261" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1233  %temp_2_5 = add i32 %tmp345, %tmp347

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>

<operation id="1262" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1237  %tmp_349 = trunc i32 %temp_2_5 to i27

]]></node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1263" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1238  %tmp_59_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_5, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1264" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1239  %tmp_60_6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_349, i5 %tmp_59_6)

]]></node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1265" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1240  %tmp_61_6 = or i32 %C_3_5, %C_3_4

]]></node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1266" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1241  %tmp_62_6 = and i32 %tmp_61_6, %temp_2_4

]]></node>
<StgValue><ssdm name="tmp_62_6"/></StgValue>
</operation>

<operation id="1267" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1242  %tmp_63_6 = and i32 %C_3_5, %C_3_4

]]></node>
<StgValue><ssdm name="tmp_63_6"/></StgValue>
</operation>

<operation id="1268" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1243  %tmp_64_6 = or i32 %tmp_62_6, %tmp_63_6

]]></node>
<StgValue><ssdm name="tmp_64_6"/></StgValue>
</operation>

<operation id="1269" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1244  %tmp348 = add i32 %tmp_60_6, %tmp_64_6

]]></node>
<StgValue><ssdm name="tmp348"/></StgValue>
</operation>

<operation id="1270" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1262  %tmp_354 = trunc i32 %temp_2_5 to i2

]]></node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1271" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1263  %tmp_70_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_5, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_7"/></StgValue>
</operation>

<operation id="1272" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1264  %C_3_7 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_354, i30 %tmp_70_7)

]]></node>
<StgValue><ssdm name="C_3_7"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1273" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:250  %W_addr_32 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 32

]]></node>
<StgValue><ssdm name="W_addr_32"/></StgValue>
</operation>

<operation id="1274" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:251  store i32 %tmp_32_15, i32* %W_addr_32, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:258  %W_addr_33 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 33

]]></node>
<StgValue><ssdm name="W_addr_33"/></StgValue>
</operation>

<operation id="1276" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:259  store i32 %tmp_32_16, i32* %W_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1277" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1246  %tmp350 = add i32 -1894007588, %tmp349

]]></node>
<StgValue><ssdm name="tmp350"/></StgValue>
</operation>

<operation id="1278" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1247  %temp_2_6 = add i32 %tmp348, %tmp350

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>

<operation id="1279" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1251  %tmp_352 = trunc i32 %temp_2_6 to i27

]]></node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1280" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1252  %tmp_59_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_6, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1281" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1253  %tmp_60_7 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_352, i5 %tmp_59_7)

]]></node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>

<operation id="1282" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1254  %tmp_61_7 = or i32 %C_3_6, %C_3_5

]]></node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1283" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1255  %tmp_62_7 = and i32 %tmp_61_7, %temp_2_5

]]></node>
<StgValue><ssdm name="tmp_62_7"/></StgValue>
</operation>

<operation id="1284" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1256  %tmp_63_7 = and i32 %C_3_6, %C_3_5

]]></node>
<StgValue><ssdm name="tmp_63_7"/></StgValue>
</operation>

<operation id="1285" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1257  %tmp_64_7 = or i32 %tmp_62_7, %tmp_63_7

]]></node>
<StgValue><ssdm name="tmp_64_7"/></StgValue>
</operation>

<operation id="1286" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1258  %tmp351 = add i32 %tmp_60_7, %tmp_64_7

]]></node>
<StgValue><ssdm name="tmp351"/></StgValue>
</operation>

<operation id="1287" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1259  %tmp352 = add i32 %tmp_32_30, %C_3_4

]]></node>
<StgValue><ssdm name="tmp352"/></StgValue>
</operation>

<operation id="1288" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1276  %tmp_357 = trunc i32 %temp_2_6 to i2

]]></node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1289" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1277  %tmp_70_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_6, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_8"/></StgValue>
</operation>

<operation id="1290" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1278  %C_3_8 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_357, i30 %tmp_70_8)

]]></node>
<StgValue><ssdm name="C_3_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1291" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:266  %W_addr_34 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 34

]]></node>
<StgValue><ssdm name="W_addr_34"/></StgValue>
</operation>

<operation id="1292" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:267  store i32 %tmp_32_17, i32* %W_addr_34, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1293" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:274  %W_addr_35 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 35

]]></node>
<StgValue><ssdm name="W_addr_35"/></StgValue>
</operation>

<operation id="1294" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:275  store i32 %tmp_32_18, i32* %W_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1295" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1260  %tmp353 = add i32 -1894007588, %tmp352

]]></node>
<StgValue><ssdm name="tmp353"/></StgValue>
</operation>

<operation id="1296" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1261  %temp_2_7 = add i32 %tmp351, %tmp353

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>

<operation id="1297" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1265  %tmp_355 = trunc i32 %temp_2_7 to i27

]]></node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1266  %tmp_59_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_7, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1299" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1267  %tmp_60_8 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_355, i5 %tmp_59_8)

]]></node>
<StgValue><ssdm name="tmp_60_8"/></StgValue>
</operation>

<operation id="1300" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1268  %tmp_61_8 = or i32 %C_3_7, %C_3_6

]]></node>
<StgValue><ssdm name="tmp_61_8"/></StgValue>
</operation>

<operation id="1301" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1269  %tmp_62_8 = and i32 %tmp_61_8, %temp_2_6

]]></node>
<StgValue><ssdm name="tmp_62_8"/></StgValue>
</operation>

<operation id="1302" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1270  %tmp_63_8 = and i32 %C_3_7, %C_3_6

]]></node>
<StgValue><ssdm name="tmp_63_8"/></StgValue>
</operation>

<operation id="1303" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1271  %tmp_64_8 = or i32 %tmp_62_8, %tmp_63_8

]]></node>
<StgValue><ssdm name="tmp_64_8"/></StgValue>
</operation>

<operation id="1304" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1272  %tmp354 = add i32 %tmp_60_8, %tmp_64_8

]]></node>
<StgValue><ssdm name="tmp354"/></StgValue>
</operation>

<operation id="1305" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1273  %tmp355 = add i32 %tmp_32_31, %C_3_5

]]></node>
<StgValue><ssdm name="tmp355"/></StgValue>
</operation>

<operation id="1306" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1287  %tmp358 = add i32 %tmp_32_32, %C_3_6

]]></node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="1307" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1290  %tmp_360 = trunc i32 %temp_2_7 to i2

]]></node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1308" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1291  %tmp_70_9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_7, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_9"/></StgValue>
</operation>

<operation id="1309" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1292  %C_3_9 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_360, i30 %tmp_70_9)

]]></node>
<StgValue><ssdm name="C_3_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1310" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:282  %W_addr_36 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 36

]]></node>
<StgValue><ssdm name="W_addr_36"/></StgValue>
</operation>

<operation id="1311" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:283  store i32 %tmp_32_19, i32* %W_addr_36, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:290  %W_addr_37 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 37

]]></node>
<StgValue><ssdm name="W_addr_37"/></StgValue>
</operation>

<operation id="1313" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:291  store i32 %tmp_32_20, i32* %W_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1314" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1274  %tmp356 = add i32 -1894007588, %tmp355

]]></node>
<StgValue><ssdm name="tmp356"/></StgValue>
</operation>

<operation id="1315" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1275  %temp_2_8 = add i32 %tmp354, %tmp356

]]></node>
<StgValue><ssdm name="temp_2_8"/></StgValue>
</operation>

<operation id="1316" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1279  %tmp_358 = trunc i32 %temp_2_8 to i27

]]></node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1317" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1280  %tmp_59_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_8, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_9"/></StgValue>
</operation>

<operation id="1318" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1281  %tmp_60_9 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_358, i5 %tmp_59_9)

]]></node>
<StgValue><ssdm name="tmp_60_9"/></StgValue>
</operation>

<operation id="1319" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1282  %tmp_61_9 = or i32 %C_3_8, %C_3_7

]]></node>
<StgValue><ssdm name="tmp_61_9"/></StgValue>
</operation>

<operation id="1320" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1283  %tmp_62_9 = and i32 %tmp_61_9, %temp_2_7

]]></node>
<StgValue><ssdm name="tmp_62_9"/></StgValue>
</operation>

<operation id="1321" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1284  %tmp_63_9 = and i32 %C_3_8, %C_3_7

]]></node>
<StgValue><ssdm name="tmp_63_9"/></StgValue>
</operation>

<operation id="1322" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1285  %tmp_64_9 = or i32 %tmp_62_9, %tmp_63_9

]]></node>
<StgValue><ssdm name="tmp_64_9"/></StgValue>
</operation>

<operation id="1323" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1286  %tmp357 = add i32 %tmp_60_9, %tmp_64_9

]]></node>
<StgValue><ssdm name="tmp357"/></StgValue>
</operation>

<operation id="1324" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1301  %tmp361 = add i32 %tmp_32_33, %C_3_7

]]></node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="1325" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1304  %tmp_363 = trunc i32 %temp_2_8 to i2

]]></node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1326" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1305  %tmp_70_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_8, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_s"/></StgValue>
</operation>

<operation id="1327" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1306  %C_3_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_363, i30 %tmp_70_s)

]]></node>
<StgValue><ssdm name="C_3_s"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1328" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:298  %W_addr_38 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 38

]]></node>
<StgValue><ssdm name="W_addr_38"/></StgValue>
</operation>

<operation id="1329" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:299  store i32 %tmp_32_21, i32* %W_addr_38, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1330" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:306  %W_addr_39 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 39

]]></node>
<StgValue><ssdm name="W_addr_39"/></StgValue>
</operation>

<operation id="1331" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:307  store i32 %tmp_32_22, i32* %W_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1332" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1288  %tmp359 = add i32 -1894007588, %tmp358

]]></node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="1333" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1289  %temp_2_9 = add i32 %tmp357, %tmp359

]]></node>
<StgValue><ssdm name="temp_2_9"/></StgValue>
</operation>

<operation id="1334" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1293  %tmp_361 = trunc i32 %temp_2_9 to i27

]]></node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1335" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1294  %tmp_59_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_9, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_s"/></StgValue>
</operation>

<operation id="1336" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1295  %tmp_60_s = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_361, i5 %tmp_59_s)

]]></node>
<StgValue><ssdm name="tmp_60_s"/></StgValue>
</operation>

<operation id="1337" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1296  %tmp_61_s = or i32 %C_3_9, %C_3_8

]]></node>
<StgValue><ssdm name="tmp_61_s"/></StgValue>
</operation>

<operation id="1338" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1297  %tmp_62_s = and i32 %tmp_61_s, %temp_2_8

]]></node>
<StgValue><ssdm name="tmp_62_s"/></StgValue>
</operation>

<operation id="1339" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1298  %tmp_63_s = and i32 %C_3_9, %C_3_8

]]></node>
<StgValue><ssdm name="tmp_63_s"/></StgValue>
</operation>

<operation id="1340" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1299  %tmp_64_s = or i32 %tmp_62_s, %tmp_63_s

]]></node>
<StgValue><ssdm name="tmp_64_s"/></StgValue>
</operation>

<operation id="1341" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1300  %tmp360 = add i32 %tmp_60_s, %tmp_64_s

]]></node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="1342" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1315  %tmp364 = add i32 %tmp_32_34, %C_3_8

]]></node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="1343" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1318  %tmp_366 = trunc i32 %temp_2_9 to i2

]]></node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1344" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1319  %tmp_70_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_9, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_10"/></StgValue>
</operation>

<operation id="1345" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1320  %C_3_10 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_366, i30 %tmp_70_10)

]]></node>
<StgValue><ssdm name="C_3_10"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1346" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:314  %W_addr_40 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 40

]]></node>
<StgValue><ssdm name="W_addr_40"/></StgValue>
</operation>

<operation id="1347" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:315  store i32 %tmp_32_23, i32* %W_addr_40, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:322  %W_addr_41 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 41

]]></node>
<StgValue><ssdm name="W_addr_41"/></StgValue>
</operation>

<operation id="1349" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:323  store i32 %tmp_32_24, i32* %W_addr_41, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1302  %tmp362 = add i32 -1894007588, %tmp361

]]></node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="1351" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1303  %temp_2_s = add i32 %tmp360, %tmp362

]]></node>
<StgValue><ssdm name="temp_2_s"/></StgValue>
</operation>

<operation id="1352" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1307  %tmp_364 = trunc i32 %temp_2_s to i27

]]></node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1353" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1308  %tmp_59_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_s, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_10"/></StgValue>
</operation>

<operation id="1354" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1309  %tmp_60_10 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_364, i5 %tmp_59_10)

]]></node>
<StgValue><ssdm name="tmp_60_10"/></StgValue>
</operation>

<operation id="1355" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1310  %tmp_61_10 = or i32 %C_3_s, %C_3_9

]]></node>
<StgValue><ssdm name="tmp_61_10"/></StgValue>
</operation>

<operation id="1356" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1311  %tmp_62_10 = and i32 %tmp_61_10, %temp_2_9

]]></node>
<StgValue><ssdm name="tmp_62_10"/></StgValue>
</operation>

<operation id="1357" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1312  %tmp_63_10 = and i32 %C_3_s, %C_3_9

]]></node>
<StgValue><ssdm name="tmp_63_10"/></StgValue>
</operation>

<operation id="1358" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1313  %tmp_64_10 = or i32 %tmp_62_10, %tmp_63_10

]]></node>
<StgValue><ssdm name="tmp_64_10"/></StgValue>
</operation>

<operation id="1359" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1314  %tmp363 = add i32 %tmp_60_10, %tmp_64_10

]]></node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="1360" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1329  %tmp367 = add i32 %tmp_32_35, %C_3_9

]]></node>
<StgValue><ssdm name="tmp367"/></StgValue>
</operation>

<operation id="1361" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1334" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1332  %tmp_369 = trunc i32 %temp_2_s to i2

]]></node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1362" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1335" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1333  %tmp_70_11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_s, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_11"/></StgValue>
</operation>

<operation id="1363" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1336" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1334  %C_3_11 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_369, i30 %tmp_70_11)

]]></node>
<StgValue><ssdm name="C_3_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1364" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:330  %W_addr_42 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 42

]]></node>
<StgValue><ssdm name="W_addr_42"/></StgValue>
</operation>

<operation id="1365" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:331  store i32 %tmp_32_25, i32* %W_addr_42, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:338  %W_addr_43 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 43

]]></node>
<StgValue><ssdm name="W_addr_43"/></StgValue>
</operation>

<operation id="1367" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:339  store i32 %tmp_32_26, i32* %W_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1368" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1316  %tmp365 = add i32 -1894007588, %tmp364

]]></node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="1369" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1317  %temp_2_10 = add i32 %tmp363, %tmp365

]]></node>
<StgValue><ssdm name="temp_2_10"/></StgValue>
</operation>

<operation id="1370" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1323" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1321  %tmp_367 = trunc i32 %temp_2_10 to i27

]]></node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="1371" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1322  %tmp_59_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_10, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_11"/></StgValue>
</operation>

<operation id="1372" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1323  %tmp_60_11 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_367, i5 %tmp_59_11)

]]></node>
<StgValue><ssdm name="tmp_60_11"/></StgValue>
</operation>

<operation id="1373" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1324  %tmp_61_11 = or i32 %C_3_10, %C_3_s

]]></node>
<StgValue><ssdm name="tmp_61_11"/></StgValue>
</operation>

<operation id="1374" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1325  %tmp_62_11 = and i32 %tmp_61_11, %temp_2_s

]]></node>
<StgValue><ssdm name="tmp_62_11"/></StgValue>
</operation>

<operation id="1375" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1326  %tmp_63_11 = and i32 %C_3_10, %C_3_s

]]></node>
<StgValue><ssdm name="tmp_63_11"/></StgValue>
</operation>

<operation id="1376" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1327  %tmp_64_11 = or i32 %tmp_62_11, %tmp_63_11

]]></node>
<StgValue><ssdm name="tmp_64_11"/></StgValue>
</operation>

<operation id="1377" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1328  %tmp366 = add i32 %tmp_60_11, %tmp_64_11

]]></node>
<StgValue><ssdm name="tmp366"/></StgValue>
</operation>

<operation id="1378" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1343  %tmp370 = add i32 %tmp_32_36, %C_3_s

]]></node>
<StgValue><ssdm name="tmp370"/></StgValue>
</operation>

<operation id="1379" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1346  %tmp_372 = trunc i32 %temp_2_10 to i2

]]></node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1380" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1347  %tmp_70_12 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_10, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_12"/></StgValue>
</operation>

<operation id="1381" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1348  %C_3_12 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_372, i30 %tmp_70_12)

]]></node>
<StgValue><ssdm name="C_3_12"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1382" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:346  %W_addr_44 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 44

]]></node>
<StgValue><ssdm name="W_addr_44"/></StgValue>
</operation>

<operation id="1383" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:347  store i32 %tmp_32_27, i32* %W_addr_44, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1384" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:354  %W_addr_45 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 45

]]></node>
<StgValue><ssdm name="W_addr_45"/></StgValue>
</operation>

<operation id="1385" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:355  store i32 %tmp_32_28, i32* %W_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1386" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1330  %tmp368 = add i32 -1894007588, %tmp367

]]></node>
<StgValue><ssdm name="tmp368"/></StgValue>
</operation>

<operation id="1387" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1331  %temp_2_11 = add i32 %tmp366, %tmp368

]]></node>
<StgValue><ssdm name="temp_2_11"/></StgValue>
</operation>

<operation id="1388" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1337" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1335  %tmp_370 = trunc i32 %temp_2_11 to i27

]]></node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1389" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1338" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1336  %tmp_59_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_11, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_12"/></StgValue>
</operation>

<operation id="1390" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1337  %tmp_60_12 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_370, i5 %tmp_59_12)

]]></node>
<StgValue><ssdm name="tmp_60_12"/></StgValue>
</operation>

<operation id="1391" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1338  %tmp_61_12 = or i32 %C_3_11, %C_3_10

]]></node>
<StgValue><ssdm name="tmp_61_12"/></StgValue>
</operation>

<operation id="1392" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1339  %tmp_62_12 = and i32 %tmp_61_12, %temp_2_10

]]></node>
<StgValue><ssdm name="tmp_62_12"/></StgValue>
</operation>

<operation id="1393" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1340  %tmp_63_12 = and i32 %C_3_11, %C_3_10

]]></node>
<StgValue><ssdm name="tmp_63_12"/></StgValue>
</operation>

<operation id="1394" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1341  %tmp_64_12 = or i32 %tmp_62_12, %tmp_63_12

]]></node>
<StgValue><ssdm name="tmp_64_12"/></StgValue>
</operation>

<operation id="1395" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1342  %tmp369 = add i32 %tmp_60_12, %tmp_64_12

]]></node>
<StgValue><ssdm name="tmp369"/></StgValue>
</operation>

<operation id="1396" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1357  %tmp373 = add i32 %tmp_32_37, %C_3_10

]]></node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="1397" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1362" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1360  %tmp_375 = trunc i32 %temp_2_11 to i2

]]></node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1398" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1361  %tmp_70_13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_11, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_13"/></StgValue>
</operation>

<operation id="1399" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1364" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1362  %C_3_13 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_375, i30 %tmp_70_13)

]]></node>
<StgValue><ssdm name="C_3_13"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1400" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:362  %W_addr_46 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 46

]]></node>
<StgValue><ssdm name="W_addr_46"/></StgValue>
</operation>

<operation id="1401" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:363  store i32 %tmp_32_29, i32* %W_addr_46, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:370  %W_addr_47 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 47

]]></node>
<StgValue><ssdm name="W_addr_47"/></StgValue>
</operation>

<operation id="1403" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:371  store i32 %tmp_32_30, i32* %W_addr_47, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1344  %tmp371 = add i32 -1894007588, %tmp370

]]></node>
<StgValue><ssdm name="tmp371"/></StgValue>
</operation>

<operation id="1405" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1345  %temp_2_12 = add i32 %tmp369, %tmp371

]]></node>
<StgValue><ssdm name="temp_2_12"/></StgValue>
</operation>

<operation id="1406" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1349  %tmp_373 = trunc i32 %temp_2_12 to i27

]]></node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1407" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1350  %tmp_59_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_12, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_13"/></StgValue>
</operation>

<operation id="1408" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1351  %tmp_60_13 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_373, i5 %tmp_59_13)

]]></node>
<StgValue><ssdm name="tmp_60_13"/></StgValue>
</operation>

<operation id="1409" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1352  %tmp_61_13 = or i32 %C_3_12, %C_3_11

]]></node>
<StgValue><ssdm name="tmp_61_13"/></StgValue>
</operation>

<operation id="1410" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1353  %tmp_62_13 = and i32 %tmp_61_13, %temp_2_11

]]></node>
<StgValue><ssdm name="tmp_62_13"/></StgValue>
</operation>

<operation id="1411" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1354  %tmp_63_13 = and i32 %C_3_12, %C_3_11

]]></node>
<StgValue><ssdm name="tmp_63_13"/></StgValue>
</operation>

<operation id="1412" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1355  %tmp_64_13 = or i32 %tmp_62_13, %tmp_63_13

]]></node>
<StgValue><ssdm name="tmp_64_13"/></StgValue>
</operation>

<operation id="1413" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1356  %tmp372 = add i32 %tmp_60_13, %tmp_64_13

]]></node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="1414" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1371  %tmp376 = add i32 %tmp_32_38, %C_3_11

]]></node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="1415" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1376" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1374  %tmp_378 = trunc i32 %temp_2_12 to i2

]]></node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1416" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1375  %tmp_70_14 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_12, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_14"/></StgValue>
</operation>

<operation id="1417" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1378" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1376  %C_3_14 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_378, i30 %tmp_70_14)

]]></node>
<StgValue><ssdm name="C_3_14"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1418" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:378  %W_addr_48 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 48

]]></node>
<StgValue><ssdm name="W_addr_48"/></StgValue>
</operation>

<operation id="1419" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:379  store i32 %tmp_32_31, i32* %W_addr_48, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1420" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:386  %W_addr_49 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 49

]]></node>
<StgValue><ssdm name="W_addr_49"/></StgValue>
</operation>

<operation id="1421" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:387  store i32 %tmp_32_32, i32* %W_addr_49, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1422" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1358  %tmp374 = add i32 -1894007588, %tmp373

]]></node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="1423" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1359  %temp_2_13 = add i32 %tmp372, %tmp374

]]></node>
<StgValue><ssdm name="temp_2_13"/></StgValue>
</operation>

<operation id="1424" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1365" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1363  %tmp_376 = trunc i32 %temp_2_13 to i27

]]></node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1425" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1364  %tmp_59_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_13, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_14"/></StgValue>
</operation>

<operation id="1426" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1365  %tmp_60_14 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_376, i5 %tmp_59_14)

]]></node>
<StgValue><ssdm name="tmp_60_14"/></StgValue>
</operation>

<operation id="1427" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1366  %tmp_61_14 = or i32 %C_3_13, %C_3_12

]]></node>
<StgValue><ssdm name="tmp_61_14"/></StgValue>
</operation>

<operation id="1428" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1367  %tmp_62_14 = and i32 %tmp_61_14, %temp_2_12

]]></node>
<StgValue><ssdm name="tmp_62_14"/></StgValue>
</operation>

<operation id="1429" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1368  %tmp_63_14 = and i32 %C_3_13, %C_3_12

]]></node>
<StgValue><ssdm name="tmp_63_14"/></StgValue>
</operation>

<operation id="1430" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1369  %tmp_64_14 = or i32 %tmp_62_14, %tmp_63_14

]]></node>
<StgValue><ssdm name="tmp_64_14"/></StgValue>
</operation>

<operation id="1431" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1370  %tmp375 = add i32 %tmp_60_14, %tmp_64_14

]]></node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="1432" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1385  %tmp379 = add i32 %tmp_32_39, %C_3_12

]]></node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="1433" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1388  %tmp_381 = trunc i32 %temp_2_13 to i2

]]></node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1434" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1389  %tmp_70_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_13, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_15"/></StgValue>
</operation>

<operation id="1435" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1390  %C_3_15 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_381, i30 %tmp_70_15)

]]></node>
<StgValue><ssdm name="C_3_15"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1436" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:394  %W_addr_50 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 50

]]></node>
<StgValue><ssdm name="W_addr_50"/></StgValue>
</operation>

<operation id="1437" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:395  store i32 %tmp_32_33, i32* %W_addr_50, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:402  %W_addr_51 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 51

]]></node>
<StgValue><ssdm name="W_addr_51"/></StgValue>
</operation>

<operation id="1439" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:403  store i32 %tmp_32_34, i32* %W_addr_51, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1440" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1372  %tmp377 = add i32 -1894007588, %tmp376

]]></node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="1441" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1373  %temp_2_14 = add i32 %tmp375, %tmp377

]]></node>
<StgValue><ssdm name="temp_2_14"/></StgValue>
</operation>

<operation id="1442" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1379" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1377  %tmp_379 = trunc i32 %temp_2_14 to i27

]]></node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1443" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1378  %tmp_59_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_14, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_15"/></StgValue>
</operation>

<operation id="1444" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1379  %tmp_60_15 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_379, i5 %tmp_59_15)

]]></node>
<StgValue><ssdm name="tmp_60_15"/></StgValue>
</operation>

<operation id="1445" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1380  %tmp_61_15 = or i32 %C_3_14, %C_3_13

]]></node>
<StgValue><ssdm name="tmp_61_15"/></StgValue>
</operation>

<operation id="1446" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1381  %tmp_62_15 = and i32 %tmp_61_15, %temp_2_13

]]></node>
<StgValue><ssdm name="tmp_62_15"/></StgValue>
</operation>

<operation id="1447" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1382  %tmp_63_15 = and i32 %C_3_14, %C_3_13

]]></node>
<StgValue><ssdm name="tmp_63_15"/></StgValue>
</operation>

<operation id="1448" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1383  %tmp_64_15 = or i32 %tmp_62_15, %tmp_63_15

]]></node>
<StgValue><ssdm name="tmp_64_15"/></StgValue>
</operation>

<operation id="1449" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1384  %tmp378 = add i32 %tmp_60_15, %tmp_64_15

]]></node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="1450" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1399  %tmp382 = add i32 %tmp_32_40, %C_3_13

]]></node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>

<operation id="1451" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1402  %tmp_384 = trunc i32 %temp_2_14 to i2

]]></node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1452" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1403  %tmp_70_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_14, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_16"/></StgValue>
</operation>

<operation id="1453" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1406" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1404  %C_3_16 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_384, i30 %tmp_70_16)

]]></node>
<StgValue><ssdm name="C_3_16"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1454" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:410  %W_addr_52 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 52

]]></node>
<StgValue><ssdm name="W_addr_52"/></StgValue>
</operation>

<operation id="1455" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:411  store i32 %tmp_32_35, i32* %W_addr_52, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:418  %W_addr_53 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 53

]]></node>
<StgValue><ssdm name="W_addr_53"/></StgValue>
</operation>

<operation id="1457" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:419  store i32 %tmp_32_36, i32* %W_addr_53, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1386  %tmp380 = add i32 -1894007588, %tmp379

]]></node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>

<operation id="1459" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1387  %temp_2_15 = add i32 %tmp378, %tmp380

]]></node>
<StgValue><ssdm name="temp_2_15"/></StgValue>
</operation>

<operation id="1460" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1391  %tmp_382 = trunc i32 %temp_2_15 to i27

]]></node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1461" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1394" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1392  %tmp_59_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_15, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_16"/></StgValue>
</operation>

<operation id="1462" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1395" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1393  %tmp_60_16 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_382, i5 %tmp_59_16)

]]></node>
<StgValue><ssdm name="tmp_60_16"/></StgValue>
</operation>

<operation id="1463" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1394  %tmp_61_16 = or i32 %C_3_15, %C_3_14

]]></node>
<StgValue><ssdm name="tmp_61_16"/></StgValue>
</operation>

<operation id="1464" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1395  %tmp_62_16 = and i32 %tmp_61_16, %temp_2_14

]]></node>
<StgValue><ssdm name="tmp_62_16"/></StgValue>
</operation>

<operation id="1465" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1396  %tmp_63_16 = and i32 %C_3_15, %C_3_14

]]></node>
<StgValue><ssdm name="tmp_63_16"/></StgValue>
</operation>

<operation id="1466" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1397  %tmp_64_16 = or i32 %tmp_62_16, %tmp_63_16

]]></node>
<StgValue><ssdm name="tmp_64_16"/></StgValue>
</operation>

<operation id="1467" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1398  %tmp381 = add i32 %tmp_60_16, %tmp_64_16

]]></node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="1468" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1413  %tmp385 = add i32 %tmp_32_41, %C_3_14

]]></node>
<StgValue><ssdm name="tmp385"/></StgValue>
</operation>

<operation id="1469" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1418" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1416  %tmp_387 = trunc i32 %temp_2_15 to i2

]]></node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1470" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1417  %tmp_70_17 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_15, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_17"/></StgValue>
</operation>

<operation id="1471" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1418  %C_3_17 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_387, i30 %tmp_70_17)

]]></node>
<StgValue><ssdm name="C_3_17"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1472" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:426  %W_addr_54 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 54

]]></node>
<StgValue><ssdm name="W_addr_54"/></StgValue>
</operation>

<operation id="1473" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:427  store i32 %tmp_32_37, i32* %W_addr_54, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:434  %W_addr_55 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 55

]]></node>
<StgValue><ssdm name="W_addr_55"/></StgValue>
</operation>

<operation id="1475" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:435  store i32 %tmp_32_38, i32* %W_addr_55, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1476" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1400  %tmp383 = add i32 -1894007588, %tmp382

]]></node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="1477" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1401  %temp_2_16 = add i32 %tmp381, %tmp383

]]></node>
<StgValue><ssdm name="temp_2_16"/></StgValue>
</operation>

<operation id="1478" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1405  %tmp_385 = trunc i32 %temp_2_16 to i27

]]></node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1479" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1408" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1406  %tmp_59_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_16, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_17"/></StgValue>
</operation>

<operation id="1480" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1409" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1407  %tmp_60_17 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_385, i5 %tmp_59_17)

]]></node>
<StgValue><ssdm name="tmp_60_17"/></StgValue>
</operation>

<operation id="1481" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1408  %tmp_61_17 = or i32 %C_3_16, %C_3_15

]]></node>
<StgValue><ssdm name="tmp_61_17"/></StgValue>
</operation>

<operation id="1482" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1409  %tmp_62_17 = and i32 %tmp_61_17, %temp_2_15

]]></node>
<StgValue><ssdm name="tmp_62_17"/></StgValue>
</operation>

<operation id="1483" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1410  %tmp_63_17 = and i32 %C_3_16, %C_3_15

]]></node>
<StgValue><ssdm name="tmp_63_17"/></StgValue>
</operation>

<operation id="1484" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1411  %tmp_64_17 = or i32 %tmp_62_17, %tmp_63_17

]]></node>
<StgValue><ssdm name="tmp_64_17"/></StgValue>
</operation>

<operation id="1485" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1412  %tmp384 = add i32 %tmp_60_17, %tmp_64_17

]]></node>
<StgValue><ssdm name="tmp384"/></StgValue>
</operation>

<operation id="1486" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1427  %tmp388 = add i32 %tmp_32_42, %C_3_15

]]></node>
<StgValue><ssdm name="tmp388"/></StgValue>
</operation>

<operation id="1487" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1430  %tmp_390 = trunc i32 %temp_2_16 to i2

]]></node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1488" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1431  %tmp_70_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_16, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_70_18"/></StgValue>
</operation>

<operation id="1489" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1432  %C_3_18 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_390, i30 %tmp_70_18)

]]></node>
<StgValue><ssdm name="C_3_18"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1490" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:442  %W_addr_56 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 56

]]></node>
<StgValue><ssdm name="W_addr_56"/></StgValue>
</operation>

<operation id="1491" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:443  store i32 %tmp_32_39, i32* %W_addr_56, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:450  %W_addr_57 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 57

]]></node>
<StgValue><ssdm name="W_addr_57"/></StgValue>
</operation>

<operation id="1493" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:451  store i32 %tmp_32_40, i32* %W_addr_57, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1414  %tmp386 = add i32 -1894007588, %tmp385

]]></node>
<StgValue><ssdm name="tmp386"/></StgValue>
</operation>

<operation id="1495" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1415  %temp_2_17 = add i32 %tmp384, %tmp386

]]></node>
<StgValue><ssdm name="temp_2_17"/></StgValue>
</operation>

<operation id="1496" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1419  %tmp_388 = trunc i32 %temp_2_17 to i27

]]></node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1497" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1420  %tmp_59_18 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_17, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_59_18"/></StgValue>
</operation>

<operation id="1498" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1421  %tmp_60_18 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_388, i5 %tmp_59_18)

]]></node>
<StgValue><ssdm name="tmp_60_18"/></StgValue>
</operation>

<operation id="1499" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1422  %tmp_61_18 = or i32 %C_3_17, %C_3_16

]]></node>
<StgValue><ssdm name="tmp_61_18"/></StgValue>
</operation>

<operation id="1500" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1423  %tmp_62_18 = and i32 %tmp_61_18, %temp_2_16

]]></node>
<StgValue><ssdm name="tmp_62_18"/></StgValue>
</operation>

<operation id="1501" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1424  %tmp_63_18 = and i32 %C_3_17, %C_3_16

]]></node>
<StgValue><ssdm name="tmp_63_18"/></StgValue>
</operation>

<operation id="1502" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1425  %tmp_64_18 = or i32 %tmp_62_18, %tmp_63_18

]]></node>
<StgValue><ssdm name="tmp_64_18"/></StgValue>
</operation>

<operation id="1503" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1426  %tmp387 = add i32 %tmp_60_18, %tmp_64_18

]]></node>
<StgValue><ssdm name="tmp387"/></StgValue>
</operation>

<operation id="1504" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1444" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1442  %tmp_394 = trunc i32 %temp_2_17 to i2

]]></node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1505" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1443  %tmp_127 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_17, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1506" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1444  %C_4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_394, i30 %tmp_127)

]]></node>
<StgValue><ssdm name="C_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1507" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:458  %W_addr_58 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 58

]]></node>
<StgValue><ssdm name="W_addr_58"/></StgValue>
</operation>

<operation id="1508" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:459  store i32 %tmp_32_41, i32* %W_addr_58, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1509" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:466  %W_addr_59 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 59

]]></node>
<StgValue><ssdm name="W_addr_59"/></StgValue>
</operation>

<operation id="1510" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:467  store i32 %tmp_32_42, i32* %W_addr_59, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1428  %tmp389 = add i32 -1894007588, %tmp388

]]></node>
<StgValue><ssdm name="tmp389"/></StgValue>
</operation>

<operation id="1512" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1429  %temp_2_18 = add i32 %tmp387, %tmp389

]]></node>
<StgValue><ssdm name="temp_2_18"/></StgValue>
</operation>

<operation id="1513" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1433  %tmp_391 = trunc i32 %temp_2_18 to i27

]]></node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1514" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1434  %tmp_124 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_2_18, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1515" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1435  %tmp_125 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_391, i5 %tmp_124)

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1516" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1436  %tmp390 = xor i32 %C_3_17, %temp_2_17

]]></node>
<StgValue><ssdm name="tmp390"/></StgValue>
</operation>

<operation id="1517" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1437  %tmp_126 = xor i32 %tmp390, %C_3_18

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1518" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1438  %tmp391 = add i32 %tmp_126, %tmp_125

]]></node>
<StgValue><ssdm name="tmp391"/></StgValue>
</operation>

<operation id="1519" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1439  %tmp392 = add i32 -899497514, %tmp_32_43

]]></node>
<StgValue><ssdm name="tmp392"/></StgValue>
</operation>

<operation id="1520" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1454  %tmp_398 = trunc i32 %temp_2_18 to i2

]]></node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="1521" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1455  %tmp_86_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_2_18, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_1"/></StgValue>
</operation>

<operation id="1522" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1456  %C_4_1 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_398, i30 %tmp_86_1)

]]></node>
<StgValue><ssdm name="C_4_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1523" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:474  %W_addr_60 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 60

]]></node>
<StgValue><ssdm name="W_addr_60"/></StgValue>
</operation>

<operation id="1524" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:475  store i32 %tmp_32_43, i32* %W_addr_60, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:482  %W_addr_61 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 61

]]></node>
<StgValue><ssdm name="W_addr_61"/></StgValue>
</operation>

<operation id="1526" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:483  store i32 %tmp_32_44, i32* %W_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1440  %tmp393 = add i32 %C_3_16, %tmp392

]]></node>
<StgValue><ssdm name="tmp393"/></StgValue>
</operation>

<operation id="1528" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1441  %temp_21 = add i32 %tmp391, %tmp393

]]></node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="1529" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1445  %tmp_395 = trunc i32 %temp_21 to i27

]]></node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1530" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1448" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1446  %tmp_77_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_21, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_1"/></StgValue>
</operation>

<operation id="1531" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1447  %tmp_78_1 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_395, i5 %tmp_77_1)

]]></node>
<StgValue><ssdm name="tmp_78_1"/></StgValue>
</operation>

<operation id="1532" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1448  %tmp394 = xor i32 %C_3_18, %temp_2_18

]]></node>
<StgValue><ssdm name="tmp394"/></StgValue>
</operation>

<operation id="1533" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1449  %tmp_80_1 = xor i32 %tmp394, %C_4

]]></node>
<StgValue><ssdm name="tmp_80_1"/></StgValue>
</operation>

<operation id="1534" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1450  %tmp395 = add i32 %tmp_80_1, %tmp_78_1

]]></node>
<StgValue><ssdm name="tmp395"/></StgValue>
</operation>

<operation id="1535" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1451  %tmp396 = add i32 -899497514, %tmp_32_44

]]></node>
<StgValue><ssdm name="tmp396"/></StgValue>
</operation>

<operation id="1536" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1466  %tmp_402 = trunc i32 %temp_21 to i2

]]></node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1537" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1467  %tmp_86_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_21, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_2"/></StgValue>
</operation>

<operation id="1538" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1468  %C_4_2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_402, i30 %tmp_86_2)

]]></node>
<StgValue><ssdm name="C_4_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1539" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:490  %W_addr_62 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 62

]]></node>
<StgValue><ssdm name="W_addr_62"/></StgValue>
</operation>

<operation id="1540" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:491  store i32 %tmp_32_45, i32* %W_addr_62, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1541" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1452  %tmp397 = add i32 %C_3_17, %tmp396

]]></node>
<StgValue><ssdm name="tmp397"/></StgValue>
</operation>

<operation id="1542" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1453  %temp_3_1 = add i32 %tmp395, %tmp397

]]></node>
<StgValue><ssdm name="temp_3_1"/></StgValue>
</operation>

<operation id="1543" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1457  %tmp_399 = trunc i32 %temp_3_1 to i27

]]></node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1544" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1460" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1458  %tmp_77_2 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_1, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_2"/></StgValue>
</operation>

<operation id="1545" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1459  %tmp_78_2 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_399, i5 %tmp_77_2)

]]></node>
<StgValue><ssdm name="tmp_78_2"/></StgValue>
</operation>

<operation id="1546" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1460  %tmp398 = xor i32 %C_4, %temp_21

]]></node>
<StgValue><ssdm name="tmp398"/></StgValue>
</operation>

<operation id="1547" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1461  %tmp_80_2 = xor i32 %tmp398, %C_4_1

]]></node>
<StgValue><ssdm name="tmp_80_2"/></StgValue>
</operation>

<operation id="1548" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1462  %tmp399 = add i32 %tmp_80_2, %tmp_78_2

]]></node>
<StgValue><ssdm name="tmp399"/></StgValue>
</operation>

<operation id="1549" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1463  %tmp400 = add i32 -899497514, %tmp_32_45

]]></node>
<StgValue><ssdm name="tmp400"/></StgValue>
</operation>

<operation id="1550" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1480" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1478  %tmp_406 = trunc i32 %temp_3_1 to i2

]]></node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1551" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1479  %tmp_86_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_1, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_3"/></StgValue>
</operation>

<operation id="1552" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1480  %C_4_3 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_406, i30 %tmp_86_3)

]]></node>
<StgValue><ssdm name="C_4_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1553" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:498  %W_addr_63 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 63

]]></node>
<StgValue><ssdm name="W_addr_63"/></StgValue>
</operation>

<operation id="1554" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:499  store i32 %tmp_32_46, i32* %W_addr_63, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1464  %tmp401 = add i32 %C_3_18, %tmp400

]]></node>
<StgValue><ssdm name="tmp401"/></StgValue>
</operation>

<operation id="1556" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1465  %temp_3_2 = add i32 %tmp399, %tmp401

]]></node>
<StgValue><ssdm name="temp_3_2"/></StgValue>
</operation>

<operation id="1557" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1469  %tmp_403 = trunc i32 %temp_3_2 to i27

]]></node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1558" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1470  %tmp_77_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_2, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_3"/></StgValue>
</operation>

<operation id="1559" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1473" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1471  %tmp_78_3 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_403, i5 %tmp_77_3)

]]></node>
<StgValue><ssdm name="tmp_78_3"/></StgValue>
</operation>

<operation id="1560" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1472  %tmp402 = xor i32 %C_4_1, %temp_3_1

]]></node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="1561" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1473  %tmp_80_3 = xor i32 %tmp402, %C_4_2

]]></node>
<StgValue><ssdm name="tmp_80_3"/></StgValue>
</operation>

<operation id="1562" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1474  %tmp403 = add i32 %tmp_80_3, %tmp_78_3

]]></node>
<StgValue><ssdm name="tmp403"/></StgValue>
</operation>

<operation id="1563" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1475  %tmp404 = add i32 -899497514, %tmp_32_46

]]></node>
<StgValue><ssdm name="tmp404"/></StgValue>
</operation>

<operation id="1564" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1492" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1490  %tmp_410 = trunc i32 %temp_3_2 to i2

]]></node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1565" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1491  %tmp_86_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_2, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_4"/></StgValue>
</operation>

<operation id="1566" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1492  %C_4_4 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_410, i30 %tmp_86_4)

]]></node>
<StgValue><ssdm name="C_4_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1567" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:506  %W_addr_64 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 64

]]></node>
<StgValue><ssdm name="W_addr_64"/></StgValue>
</operation>

<operation id="1568" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:507  store i32 %tmp_32_47, i32* %W_addr_64, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1476  %tmp405 = add i32 %C_4, %tmp404

]]></node>
<StgValue><ssdm name="tmp405"/></StgValue>
</operation>

<operation id="1570" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1477  %temp_3_3 = add i32 %tmp403, %tmp405

]]></node>
<StgValue><ssdm name="temp_3_3"/></StgValue>
</operation>

<operation id="1571" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1481  %tmp_407 = trunc i32 %temp_3_3 to i27

]]></node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1572" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1482  %tmp_77_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_3, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_4"/></StgValue>
</operation>

<operation id="1573" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1483  %tmp_78_4 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_407, i5 %tmp_77_4)

]]></node>
<StgValue><ssdm name="tmp_78_4"/></StgValue>
</operation>

<operation id="1574" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1484  %tmp406 = xor i32 %C_4_2, %temp_3_2

]]></node>
<StgValue><ssdm name="tmp406"/></StgValue>
</operation>

<operation id="1575" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1485  %tmp_80_4 = xor i32 %tmp406, %C_4_3

]]></node>
<StgValue><ssdm name="tmp_80_4"/></StgValue>
</operation>

<operation id="1576" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1486  %tmp407 = add i32 %tmp_80_4, %tmp_78_4

]]></node>
<StgValue><ssdm name="tmp407"/></StgValue>
</operation>

<operation id="1577" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1487  %tmp408 = add i32 -899497514, %tmp_32_47

]]></node>
<StgValue><ssdm name="tmp408"/></StgValue>
</operation>

<operation id="1578" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1502  %tmp_414 = trunc i32 %temp_3_3 to i2

]]></node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1579" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1503  %tmp_86_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_3, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_5"/></StgValue>
</operation>

<operation id="1580" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1504  %C_4_5 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_414, i30 %tmp_86_5)

]]></node>
<StgValue><ssdm name="C_4_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1581" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:514  %W_addr_65 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 65

]]></node>
<StgValue><ssdm name="W_addr_65"/></StgValue>
</operation>

<operation id="1582" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:515  store i32 %tmp_32_48, i32* %W_addr_65, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1488  %tmp409 = add i32 %C_4_1, %tmp408

]]></node>
<StgValue><ssdm name="tmp409"/></StgValue>
</operation>

<operation id="1584" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1489  %temp_3_4 = add i32 %tmp407, %tmp409

]]></node>
<StgValue><ssdm name="temp_3_4"/></StgValue>
</operation>

<operation id="1585" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1493  %tmp_411 = trunc i32 %temp_3_4 to i27

]]></node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1586" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1494  %tmp_77_5 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_4, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_5"/></StgValue>
</operation>

<operation id="1587" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1495  %tmp_78_5 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_411, i5 %tmp_77_5)

]]></node>
<StgValue><ssdm name="tmp_78_5"/></StgValue>
</operation>

<operation id="1588" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1496  %tmp410 = xor i32 %C_4_3, %temp_3_3

]]></node>
<StgValue><ssdm name="tmp410"/></StgValue>
</operation>

<operation id="1589" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1497  %tmp_80_5 = xor i32 %tmp410, %C_4_4

]]></node>
<StgValue><ssdm name="tmp_80_5"/></StgValue>
</operation>

<operation id="1590" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1498  %tmp411 = add i32 %tmp_80_5, %tmp_78_5

]]></node>
<StgValue><ssdm name="tmp411"/></StgValue>
</operation>

<operation id="1591" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1499  %tmp412 = add i32 -899497514, %tmp_32_48

]]></node>
<StgValue><ssdm name="tmp412"/></StgValue>
</operation>

<operation id="1592" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1516" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1514  %tmp_418 = trunc i32 %temp_3_4 to i2

]]></node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1593" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1515  %tmp_86_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_4, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_6"/></StgValue>
</operation>

<operation id="1594" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1516  %C_4_6 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_418, i30 %tmp_86_6)

]]></node>
<StgValue><ssdm name="C_4_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1595" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:522  %W_addr_66 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 66

]]></node>
<StgValue><ssdm name="W_addr_66"/></StgValue>
</operation>

<operation id="1596" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:523  store i32 %tmp_32_49, i32* %W_addr_66, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1500  %tmp413 = add i32 %C_4_2, %tmp412

]]></node>
<StgValue><ssdm name="tmp413"/></StgValue>
</operation>

<operation id="1598" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1501  %temp_3_5 = add i32 %tmp411, %tmp413

]]></node>
<StgValue><ssdm name="temp_3_5"/></StgValue>
</operation>

<operation id="1599" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1505  %tmp_415 = trunc i32 %temp_3_5 to i27

]]></node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1600" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1506  %tmp_77_6 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_5, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_6"/></StgValue>
</operation>

<operation id="1601" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1507  %tmp_78_6 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_415, i5 %tmp_77_6)

]]></node>
<StgValue><ssdm name="tmp_78_6"/></StgValue>
</operation>

<operation id="1602" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1508  %tmp414 = xor i32 %C_4_4, %temp_3_4

]]></node>
<StgValue><ssdm name="tmp414"/></StgValue>
</operation>

<operation id="1603" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1509  %tmp_80_6 = xor i32 %tmp414, %C_4_5

]]></node>
<StgValue><ssdm name="tmp_80_6"/></StgValue>
</operation>

<operation id="1604" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1510  %tmp415 = add i32 %tmp_80_6, %tmp_78_6

]]></node>
<StgValue><ssdm name="tmp415"/></StgValue>
</operation>

<operation id="1605" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1511  %tmp416 = add i32 -899497514, %tmp_32_49

]]></node>
<StgValue><ssdm name="tmp416"/></StgValue>
</operation>

<operation id="1606" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1528" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1526  %tmp_422 = trunc i32 %temp_3_5 to i2

]]></node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1607" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1527  %tmp_86_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_5, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_7"/></StgValue>
</operation>

<operation id="1608" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1528  %C_4_7 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_422, i30 %tmp_86_7)

]]></node>
<StgValue><ssdm name="C_4_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1609" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:530  %W_addr_67 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 67

]]></node>
<StgValue><ssdm name="W_addr_67"/></StgValue>
</operation>

<operation id="1610" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:531  store i32 %tmp_32_50, i32* %W_addr_67, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1512  %tmp417 = add i32 %C_4_3, %tmp416

]]></node>
<StgValue><ssdm name="tmp417"/></StgValue>
</operation>

<operation id="1612" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1513  %temp_3_6 = add i32 %tmp415, %tmp417

]]></node>
<StgValue><ssdm name="temp_3_6"/></StgValue>
</operation>

<operation id="1613" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1517  %tmp_419 = trunc i32 %temp_3_6 to i27

]]></node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1614" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1520" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1518  %tmp_77_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_6, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_7"/></StgValue>
</operation>

<operation id="1615" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1519  %tmp_78_7 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_419, i5 %tmp_77_7)

]]></node>
<StgValue><ssdm name="tmp_78_7"/></StgValue>
</operation>

<operation id="1616" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1520  %tmp418 = xor i32 %C_4_5, %temp_3_5

]]></node>
<StgValue><ssdm name="tmp418"/></StgValue>
</operation>

<operation id="1617" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1521  %tmp_80_7 = xor i32 %tmp418, %C_4_6

]]></node>
<StgValue><ssdm name="tmp_80_7"/></StgValue>
</operation>

<operation id="1618" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1522  %tmp419 = add i32 %tmp_80_7, %tmp_78_7

]]></node>
<StgValue><ssdm name="tmp419"/></StgValue>
</operation>

<operation id="1619" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1523  %tmp420 = add i32 -899497514, %tmp_32_50

]]></node>
<StgValue><ssdm name="tmp420"/></StgValue>
</operation>

<operation id="1620" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1540" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1538  %tmp_426 = trunc i32 %temp_3_6 to i2

]]></node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="1621" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1541" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1539  %tmp_86_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_6, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_8"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1622" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:538  %W_addr_68 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 68

]]></node>
<StgValue><ssdm name="W_addr_68"/></StgValue>
</operation>

<operation id="1623" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:539  store i32 %tmp_32_51, i32* %W_addr_68, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1624" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1524  %tmp421 = add i32 %C_4_4, %tmp420

]]></node>
<StgValue><ssdm name="tmp421"/></StgValue>
</operation>

<operation id="1625" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1525  %temp_3_7 = add i32 %tmp419, %tmp421

]]></node>
<StgValue><ssdm name="temp_3_7"/></StgValue>
</operation>

<operation id="1626" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1529  %tmp_423 = trunc i32 %temp_3_7 to i27

]]></node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1627" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1532" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1530  %tmp_77_8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_7, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_8"/></StgValue>
</operation>

<operation id="1628" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1533" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1531  %tmp_78_8 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_423, i5 %tmp_77_8)

]]></node>
<StgValue><ssdm name="tmp_78_8"/></StgValue>
</operation>

<operation id="1629" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1532  %tmp422 = xor i32 %C_4_6, %temp_3_6

]]></node>
<StgValue><ssdm name="tmp422"/></StgValue>
</operation>

<operation id="1630" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1533  %tmp_80_8 = xor i32 %tmp422, %C_4_7

]]></node>
<StgValue><ssdm name="tmp_80_8"/></StgValue>
</operation>

<operation id="1631" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1534  %tmp423 = add i32 %tmp_80_8, %tmp_78_8

]]></node>
<StgValue><ssdm name="tmp423"/></StgValue>
</operation>

<operation id="1632" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1535  %tmp424 = add i32 -899497514, %tmp_32_51

]]></node>
<StgValue><ssdm name="tmp424"/></StgValue>
</operation>

<operation id="1633" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1552" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1550  %tmp_430 = trunc i32 %temp_3_7 to i2

]]></node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="1634" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1551  %tmp_86_9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_7, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_9"/></StgValue>
</operation>

<operation id="1635" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1554" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1552  %C_4_9 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_430, i30 %tmp_86_9)

]]></node>
<StgValue><ssdm name="C_4_9"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1636" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:546  %W_addr_69 = getelementptr inbounds [80 x i32]* %W, i64 0, i64 69

]]></node>
<StgValue><ssdm name="W_addr_69"/></StgValue>
</operation>

<operation id="1637" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader8.preheader:547  store i32 %tmp_32_52, i32* %W_addr_69, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1536  %tmp425 = add i32 %C_4_5, %tmp424

]]></node>
<StgValue><ssdm name="tmp425"/></StgValue>
</operation>

<operation id="1639" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1537  %temp_3_8 = add i32 %tmp423, %tmp425

]]></node>
<StgValue><ssdm name="temp_3_8"/></StgValue>
</operation>

<operation id="1640" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1540  %C_4_8 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_426, i30 %tmp_86_8)

]]></node>
<StgValue><ssdm name="C_4_8"/></StgValue>
</operation>

<operation id="1641" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1541  %tmp_427 = trunc i32 %temp_3_8 to i27

]]></node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="1642" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1544" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1542  %tmp_77_9 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_8, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_9"/></StgValue>
</operation>

<operation id="1643" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1543  %tmp_78_9 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_427, i5 %tmp_77_9)

]]></node>
<StgValue><ssdm name="tmp_78_9"/></StgValue>
</operation>

<operation id="1644" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1544  %tmp426 = xor i32 %C_4_7, %temp_3_7

]]></node>
<StgValue><ssdm name="tmp426"/></StgValue>
</operation>

<operation id="1645" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1545  %tmp_80_9 = xor i32 %tmp426, %C_4_8

]]></node>
<StgValue><ssdm name="tmp_80_9"/></StgValue>
</operation>

<operation id="1646" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1546  %tmp427 = add i32 %tmp_80_9, %tmp_78_9

]]></node>
<StgValue><ssdm name="tmp427"/></StgValue>
</operation>

<operation id="1647" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1547  %tmp428 = add i32 -899497514, %tmp_32_52

]]></node>
<StgValue><ssdm name="tmp428"/></StgValue>
</operation>

<operation id="1648" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1548  %tmp429 = add i32 %C_4_6, %tmp428

]]></node>
<StgValue><ssdm name="tmp429"/></StgValue>
</operation>

<operation id="1649" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1549  %temp_3_9 = add i32 %tmp427, %tmp429

]]></node>
<StgValue><ssdm name="temp_3_9"/></StgValue>
</operation>

<operation id="1650" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1553  %tmp_431 = trunc i32 %temp_3_9 to i27

]]></node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="1651" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1554  %tmp_77_s = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_9, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_s"/></StgValue>
</operation>

<operation id="1652" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1555  %tmp_78_s = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_431, i5 %tmp_77_s)

]]></node>
<StgValue><ssdm name="tmp_78_s"/></StgValue>
</operation>

<operation id="1653" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1560  %tmp432 = add i32 -899497514, %C_4_7

]]></node>
<StgValue><ssdm name="tmp432"/></StgValue>
</operation>

<operation id="1654" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1565" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1563  %tmp_434 = trunc i32 %temp_3_8 to i2

]]></node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1655" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1566" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1564  %tmp_86_s = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_8, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_s"/></StgValue>
</operation>

<operation id="1656" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1578" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1576  %tmp_438 = trunc i32 %temp_3_9 to i2

]]></node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1657" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1579" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1577  %tmp_86_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_9, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_10"/></StgValue>
</operation>

<operation id="1658" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1580" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1578  %C_4_10 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_438, i30 %tmp_86_10)

]]></node>
<StgValue><ssdm name="C_4_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1659" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1556  %tmp430 = xor i32 %C_4_8, %temp_3_8

]]></node>
<StgValue><ssdm name="tmp430"/></StgValue>
</operation>

<operation id="1660" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1557  %tmp_80_s = xor i32 %tmp430, %C_4_9

]]></node>
<StgValue><ssdm name="tmp_80_s"/></StgValue>
</operation>

<operation id="1661" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1559  %tmp431 = add i32 %tmp_78_s, %W_load

]]></node>
<StgValue><ssdm name="tmp431"/></StgValue>
</operation>

<operation id="1662" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1561  %tmp433 = add i32 %tmp_80_s, %tmp432

]]></node>
<StgValue><ssdm name="tmp433"/></StgValue>
</operation>

<operation id="1663" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1562  %temp_3_s = add i32 %tmp431, %tmp433

]]></node>
<StgValue><ssdm name="temp_3_s"/></StgValue>
</operation>

<operation id="1664" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1567" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1565  %C_4_s = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_434, i30 %tmp_86_s)

]]></node>
<StgValue><ssdm name="C_4_s"/></StgValue>
</operation>

<operation id="1665" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1568" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1566  %tmp_435 = trunc i32 %temp_3_s to i27

]]></node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1666" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1567  %tmp_77_10 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_s, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_10"/></StgValue>
</operation>

<operation id="1667" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1568  %tmp_78_10 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_435, i5 %tmp_77_10)

]]></node>
<StgValue><ssdm name="tmp_78_10"/></StgValue>
</operation>

<operation id="1668" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1569  %tmp434 = xor i32 %C_4_9, %temp_3_9

]]></node>
<StgValue><ssdm name="tmp434"/></StgValue>
</operation>

<operation id="1669" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1570  %tmp_80_10 = xor i32 %tmp434, %C_4_s

]]></node>
<StgValue><ssdm name="tmp_80_10"/></StgValue>
</operation>

<operation id="1670" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1572  %tmp435 = add i32 %tmp_78_10, %W_load_1

]]></node>
<StgValue><ssdm name="tmp435"/></StgValue>
</operation>

<operation id="1671" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1573  %tmp436 = add i32 -899497514, %C_4_8

]]></node>
<StgValue><ssdm name="tmp436"/></StgValue>
</operation>

<operation id="1672" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1589  %tmp_442 = trunc i32 %temp_3_s to i2

]]></node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="1673" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1592" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1590  %tmp_86_11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_s, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_11"/></StgValue>
</operation>

<operation id="1674" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1591  %C_4_11 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_442, i30 %tmp_86_11)

]]></node>
<StgValue><ssdm name="C_4_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1675" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1574  %tmp437 = add i32 %tmp_80_10, %tmp436

]]></node>
<StgValue><ssdm name="tmp437"/></StgValue>
</operation>

<operation id="1676" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1575  %temp_3_10 = add i32 %tmp435, %tmp437

]]></node>
<StgValue><ssdm name="temp_3_10"/></StgValue>
</operation>

<operation id="1677" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1579  %tmp_439 = trunc i32 %temp_3_10 to i27

]]></node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="1678" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1582" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1580  %tmp_77_11 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_10, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_11"/></StgValue>
</operation>

<operation id="1679" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1581  %tmp_78_11 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_439, i5 %tmp_77_11)

]]></node>
<StgValue><ssdm name="tmp_78_11"/></StgValue>
</operation>

<operation id="1680" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1582  %tmp438 = xor i32 %C_4_s, %temp_3_s

]]></node>
<StgValue><ssdm name="tmp438"/></StgValue>
</operation>

<operation id="1681" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1583  %tmp_80_11 = xor i32 %tmp438, %C_4_10

]]></node>
<StgValue><ssdm name="tmp_80_11"/></StgValue>
</operation>

<operation id="1682" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1585  %tmp439 = add i32 %tmp_78_11, %W_load_2

]]></node>
<StgValue><ssdm name="tmp439"/></StgValue>
</operation>

<operation id="1683" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1586  %tmp440 = add i32 -899497514, %C_4_9

]]></node>
<StgValue><ssdm name="tmp440"/></StgValue>
</operation>

<operation id="1684" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1587  %tmp441 = add i32 %tmp_80_11, %tmp440

]]></node>
<StgValue><ssdm name="tmp441"/></StgValue>
</operation>

<operation id="1685" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1588  %temp_3_11 = add i32 %tmp439, %tmp441

]]></node>
<StgValue><ssdm name="temp_3_11"/></StgValue>
</operation>

<operation id="1686" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1594" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1592  %tmp_443 = trunc i32 %temp_3_11 to i27

]]></node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="1687" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1593  %tmp_77_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_11, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_12"/></StgValue>
</operation>

<operation id="1688" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1594  %tmp_78_12 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_443, i5 %tmp_77_12)

]]></node>
<StgValue><ssdm name="tmp_78_12"/></StgValue>
</operation>

<operation id="1689" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1599  %tmp444 = add i32 -899497514, %C_4_s

]]></node>
<StgValue><ssdm name="tmp444"/></StgValue>
</operation>

<operation id="1690" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1604" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1602  %tmp_446 = trunc i32 %temp_3_10 to i2

]]></node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="1691" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1603  %tmp_86_12 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_10, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_12"/></StgValue>
</operation>

<operation id="1692" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1617" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1615  %tmp_450 = trunc i32 %temp_3_11 to i2

]]></node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="1693" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1618" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1616  %tmp_86_13 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_11, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_13"/></StgValue>
</operation>

<operation id="1694" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1617  %C_4_13 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_450, i30 %tmp_86_13)

]]></node>
<StgValue><ssdm name="C_4_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1695" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1595  %tmp442 = xor i32 %C_4_10, %temp_3_10

]]></node>
<StgValue><ssdm name="tmp442"/></StgValue>
</operation>

<operation id="1696" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1596  %tmp_80_12 = xor i32 %tmp442, %C_4_11

]]></node>
<StgValue><ssdm name="tmp_80_12"/></StgValue>
</operation>

<operation id="1697" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1598  %tmp443 = add i32 %tmp_78_12, %W_load_3

]]></node>
<StgValue><ssdm name="tmp443"/></StgValue>
</operation>

<operation id="1698" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1600  %tmp445 = add i32 %tmp_80_12, %tmp444

]]></node>
<StgValue><ssdm name="tmp445"/></StgValue>
</operation>

<operation id="1699" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1601  %temp_3_12 = add i32 %tmp443, %tmp445

]]></node>
<StgValue><ssdm name="temp_3_12"/></StgValue>
</operation>

<operation id="1700" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1606" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1604  %C_4_12 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_446, i30 %tmp_86_12)

]]></node>
<StgValue><ssdm name="C_4_12"/></StgValue>
</operation>

<operation id="1701" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1607" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1605  %tmp_447 = trunc i32 %temp_3_12 to i27

]]></node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="1702" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1608" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1606  %tmp_77_13 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_12, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_13"/></StgValue>
</operation>

<operation id="1703" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1609" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1607  %tmp_78_13 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_447, i5 %tmp_77_13)

]]></node>
<StgValue><ssdm name="tmp_78_13"/></StgValue>
</operation>

<operation id="1704" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1608  %tmp446 = xor i32 %C_4_11, %temp_3_11

]]></node>
<StgValue><ssdm name="tmp446"/></StgValue>
</operation>

<operation id="1705" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1609  %tmp_80_13 = xor i32 %tmp446, %C_4_12

]]></node>
<StgValue><ssdm name="tmp_80_13"/></StgValue>
</operation>

<operation id="1706" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1611  %tmp447 = add i32 %tmp_78_13, %W_load_4

]]></node>
<StgValue><ssdm name="tmp447"/></StgValue>
</operation>

<operation id="1707" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1612  %tmp448 = add i32 -899497514, %C_4_10

]]></node>
<StgValue><ssdm name="tmp448"/></StgValue>
</operation>

<operation id="1708" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1630" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1628  %tmp_454 = trunc i32 %temp_3_12 to i2

]]></node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="1709" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1629  %tmp_86_14 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_12, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_14"/></StgValue>
</operation>

<operation id="1710" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1632" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1630  %C_4_14 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_454, i30 %tmp_86_14)

]]></node>
<StgValue><ssdm name="C_4_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1711" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1613  %tmp449 = add i32 %tmp_80_13, %tmp448

]]></node>
<StgValue><ssdm name="tmp449"/></StgValue>
</operation>

<operation id="1712" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1614  %temp_3_13 = add i32 %tmp447, %tmp449

]]></node>
<StgValue><ssdm name="temp_3_13"/></StgValue>
</operation>

<operation id="1713" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1620" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1618  %tmp_451 = trunc i32 %temp_3_13 to i27

]]></node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1714" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1621" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1619  %tmp_77_14 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_13, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_14"/></StgValue>
</operation>

<operation id="1715" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1622" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1620  %tmp_78_14 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_451, i5 %tmp_77_14)

]]></node>
<StgValue><ssdm name="tmp_78_14"/></StgValue>
</operation>

<operation id="1716" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1621  %tmp450 = xor i32 %C_4_12, %temp_3_12

]]></node>
<StgValue><ssdm name="tmp450"/></StgValue>
</operation>

<operation id="1717" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1622  %tmp_80_14 = xor i32 %tmp450, %C_4_13

]]></node>
<StgValue><ssdm name="tmp_80_14"/></StgValue>
</operation>

<operation id="1718" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1624  %tmp451 = add i32 %tmp_78_14, %W_load_5

]]></node>
<StgValue><ssdm name="tmp451"/></StgValue>
</operation>

<operation id="1719" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1625  %tmp452 = add i32 -899497514, %C_4_11

]]></node>
<StgValue><ssdm name="tmp452"/></StgValue>
</operation>

<operation id="1720" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1626  %tmp453 = add i32 %tmp_80_14, %tmp452

]]></node>
<StgValue><ssdm name="tmp453"/></StgValue>
</operation>

<operation id="1721" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1627  %temp_3_14 = add i32 %tmp451, %tmp453

]]></node>
<StgValue><ssdm name="temp_3_14"/></StgValue>
</operation>

<operation id="1722" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1631  %tmp_455 = trunc i32 %temp_3_14 to i27

]]></node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1723" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1634" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1632  %tmp_77_15 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_14, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_15"/></StgValue>
</operation>

<operation id="1724" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1635" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1633  %tmp_78_15 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_455, i5 %tmp_77_15)

]]></node>
<StgValue><ssdm name="tmp_78_15"/></StgValue>
</operation>

<operation id="1725" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1638  %tmp456 = add i32 -899497514, %C_4_12

]]></node>
<StgValue><ssdm name="tmp456"/></StgValue>
</operation>

<operation id="1726" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1643" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1641  %tmp_458 = trunc i32 %temp_3_13 to i2

]]></node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1727" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1644" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1642  %tmp_86_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_13, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_15"/></StgValue>
</operation>

<operation id="1728" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1645" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1643  %C_4_15 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_458, i30 %tmp_86_15)

]]></node>
<StgValue><ssdm name="C_4_15"/></StgValue>
</operation>

<operation id="1729" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1656" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1654  %tmp_462 = trunc i32 %temp_3_14 to i2

]]></node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1730" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1655  %tmp_86_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_14, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_16"/></StgValue>
</operation>

<operation id="1731" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1658" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1656  %C_4_16 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_462, i30 %tmp_86_16)

]]></node>
<StgValue><ssdm name="C_4_16"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1732" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1634  %tmp454 = xor i32 %C_4_13, %temp_3_13

]]></node>
<StgValue><ssdm name="tmp454"/></StgValue>
</operation>

<operation id="1733" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1635  %tmp_80_15 = xor i32 %tmp454, %C_4_14

]]></node>
<StgValue><ssdm name="tmp_80_15"/></StgValue>
</operation>

<operation id="1734" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1637  %tmp455 = add i32 %tmp_78_15, %W_load_6

]]></node>
<StgValue><ssdm name="tmp455"/></StgValue>
</operation>

<operation id="1735" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1639  %tmp457 = add i32 %tmp_80_15, %tmp456

]]></node>
<StgValue><ssdm name="tmp457"/></StgValue>
</operation>

<operation id="1736" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1640  %temp_3_15 = add i32 %tmp455, %tmp457

]]></node>
<StgValue><ssdm name="temp_3_15"/></StgValue>
</operation>

<operation id="1737" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1646" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1644  %tmp_459 = trunc i32 %temp_3_15 to i27

]]></node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1738" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1645  %tmp_77_16 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_15, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_16"/></StgValue>
</operation>

<operation id="1739" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1648" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1646  %tmp_78_16 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_459, i5 %tmp_77_16)

]]></node>
<StgValue><ssdm name="tmp_78_16"/></StgValue>
</operation>

<operation id="1740" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1647  %tmp458 = xor i32 %C_4_14, %temp_3_14

]]></node>
<StgValue><ssdm name="tmp458"/></StgValue>
</operation>

<operation id="1741" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1648  %tmp_80_16 = xor i32 %tmp458, %C_4_15

]]></node>
<StgValue><ssdm name="tmp_80_16"/></StgValue>
</operation>

<operation id="1742" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1650  %tmp459 = add i32 %tmp_78_16, %W_load_7

]]></node>
<StgValue><ssdm name="tmp459"/></StgValue>
</operation>

<operation id="1743" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1651  %tmp460 = add i32 -899497514, %C_4_13

]]></node>
<StgValue><ssdm name="tmp460"/></StgValue>
</operation>

<operation id="1744" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1667  %tmp_466 = trunc i32 %temp_3_15 to i2

]]></node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1745" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1670" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1668  %tmp_86_17 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_15, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_17"/></StgValue>
</operation>

<operation id="1746" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1671" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1669  %C_4_17 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_466, i30 %tmp_86_17)

]]></node>
<StgValue><ssdm name="C_4_17"/></StgValue>
</operation>

<operation id="1747" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1687  %tmp_75 = add i32 %E, %C_4_16

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1748" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1652  %tmp461 = add i32 %tmp_80_16, %tmp460

]]></node>
<StgValue><ssdm name="tmp461"/></StgValue>
</operation>

<operation id="1749" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1653  %temp_3_16 = add i32 %tmp459, %tmp461

]]></node>
<StgValue><ssdm name="temp_3_16"/></StgValue>
</operation>

<operation id="1750" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1657  %tmp_463 = trunc i32 %temp_3_16 to i27

]]></node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="1751" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1660" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1658  %tmp_77_17 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_16, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_17"/></StgValue>
</operation>

<operation id="1752" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1659  %tmp_78_17 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_463, i5 %tmp_77_17)

]]></node>
<StgValue><ssdm name="tmp_78_17"/></StgValue>
</operation>

<operation id="1753" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1660  %tmp462 = xor i32 %C_4_15, %temp_3_15

]]></node>
<StgValue><ssdm name="tmp462"/></StgValue>
</operation>

<operation id="1754" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1661  %tmp_80_17 = xor i32 %tmp462, %C_4_16

]]></node>
<StgValue><ssdm name="tmp_80_17"/></StgValue>
</operation>

<operation id="1755" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1663  %tmp463 = add i32 %tmp_78_17, %W_load_8

]]></node>
<StgValue><ssdm name="tmp463"/></StgValue>
</operation>

<operation id="1756" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1664  %tmp464 = add i32 -899497514, %C_4_14

]]></node>
<StgValue><ssdm name="tmp464"/></StgValue>
</operation>

<operation id="1757" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1665  %tmp465 = add i32 %tmp_80_17, %tmp464

]]></node>
<StgValue><ssdm name="tmp465"/></StgValue>
</operation>

<operation id="1758" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1666  %temp_3_17 = add i32 %tmp463, %tmp465

]]></node>
<StgValue><ssdm name="temp_3_17"/></StgValue>
</operation>

<operation id="1759" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1672" bw="27" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1670  %tmp_467 = trunc i32 %temp_3_17 to i27

]]></node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1760" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1673" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1671  %tmp_77_18 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp_3_17, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_77_18"/></StgValue>
</operation>

<operation id="1761" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
.preheader8.preheader:1672  %tmp_78_18 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %tmp_467, i5 %tmp_77_18)

]]></node>
<StgValue><ssdm name="tmp_78_18"/></StgValue>
</operation>

<operation id="1762" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1673  %tmp466 = xor i32 %C_4_16, %temp_3_16

]]></node>
<StgValue><ssdm name="tmp466"/></StgValue>
</operation>

<operation id="1763" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1674  %tmp_80_18 = xor i32 %tmp466, %C_4_17

]]></node>
<StgValue><ssdm name="tmp_80_18"/></StgValue>
</operation>

<operation id="1764" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1676  %tmp_468 = trunc i32 %temp_3_16 to i2

]]></node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1765" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader8.preheader:1677  %tmp_86_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %temp_3_16, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_86_18"/></StgValue>
</operation>

<operation id="1766" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
.preheader8.preheader:1678  %C_4_18 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %tmp_468, i30 %tmp_86_18)

]]></node>
<StgValue><ssdm name="C_4_18"/></StgValue>
</operation>

<operation id="1767" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1685  %tmp_73 = add i32 %C, %C_4_18

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1768" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1686  %tmp_74 = add i32 %D, %C_4_17

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1769" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="0" op_0_bw="0" op_1_bw="688">
<![CDATA[
.preheader8.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i688* %context), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8.preheader:1  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @SHA1ProcessMessageBlock_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1771" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1679  %tmp467 = add i32 %tmp_80_18, %C_4_15

]]></node>
<StgValue><ssdm name="tmp467"/></StgValue>
</operation>

<operation id="1772" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1680  %tmp468 = add i32 %W_load_9, %tmp467

]]></node>
<StgValue><ssdm name="tmp468"/></StgValue>
</operation>

<operation id="1773" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1682  %tmp470 = add i32 %tmp_78_18, %tmp469

]]></node>
<StgValue><ssdm name="tmp470"/></StgValue>
</operation>

<operation id="1774" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1683  %tmp_71 = add i32 %tmp468, %tmp470

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1775" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1684  %tmp_72 = add i32 %B, %temp_3_17

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1776" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1690" bw="176" op_0_bw="176" op_1_bw="16" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.preheader8.preheader:1688  %tmp_131 = call i176 @_ssdm_op_BitConcatenate.i176.i16.i32.i32.i32.i32.i32(i16 0, i32 %tmp_75, i32 %tmp_74, i32 %tmp_73, i32 %tmp_72, i32 %tmp_71)

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1777" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1691" bw="688" op_0_bw="688" op_1_bw="688" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader8.preheader:1689  %context42_part_set = call i688 @_ssdm_op_PartSet.i688.i688.i176.i32.i32(i688 %context_read, i176 %tmp_131, i32 0, i32 175)

]]></node>
<StgValue><ssdm name="context42_part_set"/></StgValue>
</operation>

<operation id="1778" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="0" op_0_bw="0" op_1_bw="688" op_2_bw="688">
<![CDATA[
.preheader8.preheader:1690  call void @_ssdm_op_Write.ap_auto.i688P(i688* %context, i688 %context42_part_set)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1779" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="0">
<![CDATA[
.preheader8.preheader:1691  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
