<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="c" filename="assign_alias_regs.sv" language="1800-2017"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
  </files>
  <netlist>
    <module fl="c1" loc="c,1,8,1,14" name="TOP" origName="TOP" topModule="1" public="true">
      <var fl="dx69" loc="dx,69,37,69,42" name="i_clk" dtype_id="1" dir="input" vartype="logic" origName="i_clk" public="true"/>
      <var fl="dx70" loc="dx,70,37,70,42" name="i_rst" dtype_id="1" dir="input" vartype="logic" origName="i_rst" public="true"/>
      <var fl="dx71" loc="dx,70,37,70,42" name="i_en" dtype_id="1" dir="input" vartype="logic" origName="i_en" public="true"/>
      <var fl="ia12" loc="ia,12,21,12,27" name="assign_alias_regs.sum.add.p1_sum" dtype_id="131" vartype="logic" origName="p1_sum"/>
      <var fl="ia8" loc="ia,8,31,8,39" name="assign_alias_regs.sum.add.register_q" dtype_id="131" vartype="logic" origName="register_q"/>
      <var fl="ia8" loc="ia,8,31,8,39" name="assign_alias_regs.__Vcellout__sum.add__register_q" dtype_id="131" vartype="logic"/>
      <topscope fl="c1" loc="c,1,8,1,13">
        <scope fl="c1" loc="c,1,8,1,13" name="TOP">
          <varscope fl="ia8" loc="ia,8,31,8,39" name="assign_alias_regs.sum.add.register_q" dtype_id="131"/>
          <varscope fl="ia8" loc="ia,8,31,8,39" name="assign_alias_regs.__Vcellout__sum.add__register_q" dtype_id="131"/>

          <!-- Alias assignment -->
          <assignalias fl="ia8" loc="ia,8,31,8,39" dtype_id="131">
            <varref fl="ia8" loc="ia,8,31,8,39" name="assign_alias_regs.__Vcellout__sum.add__register_q" dtype_id="131"/>
            <varref fl="ia8" loc="ia,8,31,8,39" name="assign_alias_regs.sum.add.register_q" dtype_id="131"/>
          </assignalias>

          <!-- Delayed assignment -->
          <always fl="ia41" loc="ia,41,3,41,12">
            <sentree fl="ia41" loc="ia,41,13,41,14">
              <senitem fl="ia41" loc="ia,41,32,41,39" edgeType="POS">
                <varref fl="ia41" loc="ia,41,40,41,45" name="i_rst" dtype_id="1"/>
              </senitem>
              <senitem fl="ia41" loc="ia,41,15,41,22" edgeType="POS">
                <varref fl="ia41" loc="ia,41,23,41,28" name="i_clk" dtype_id="1"/>
              </senitem>
            </sentree>
            <if fl="ia42" loc="ia,42,5,42,7">
              <varref fl="ia42" loc="ia,42,8,42,13" name="i_rst" dtype_id="1"/>
              <assigndly fl="ia43" loc="ia,43,25,43,27" dtype_id="131">
                <const fl="ia43" loc="ia,43,28,43,30" name="33&apos;h0" dtype_id="131"/>
                <varref fl="ia43" loc="ia,43,7,43,15" name="assign_alias_regs.__Vcellout__sum.add__register_q" dtype_id="131"/>
              </assigndly>
              <if fl="ia45" loc="ia,45,14,45,16">
                <varref fl="ia45" loc="ia,45,18,45,25" name="i_en" dtype_id="1"/>
                <assigndly fl="ia46" loc="ia,46,25,46,27" dtype_id="131">
                  <varref fl="ia46" loc="ia,46,28,46,34" name="assign_alias_regs.sum.add.p1_sum" dtype_id="131"/>
                  <varref fl="ia46" loc="ia,46,7,46,15" name="assign_alias_regs.__Vcellout__sum.add__register_q" dtype_id="131"/>
                </assigndly>
              </if>
            </if>
          </always>
        </scope>
      </topscope>
    </module>
    <typetable fl="a0" loc="a,0,0,0,0">
      <basicdtype fl="dx69" loc="dx,69,10,69,15" id="1" name="logic"/>
      <basicdtype fl="dm104" loc="dm,104,27,104,40" id="131" name="logic" left="32" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
