
---------- Begin Simulation Statistics ----------
sim_seconds                                 1.390575                       # Number of seconds simulated
sim_ticks                                1390575427500                       # Number of ticks simulated
final_tick                               1390575427500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 675590                       # Simulator instruction rate (inst/s)
host_op_rate                                   984926                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1878918094                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835388                       # Number of bytes of host memory used
host_seconds                                   740.09                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           56224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       156735040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          156791264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        56224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     80160448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80160448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4897970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4899727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2505014                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2505014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          112712361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112752793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57645523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57645523                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57645523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         112712361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170398317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4899727                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2505014                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4899727                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2505014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              313490176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   92352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99345344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               156791264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80160448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                952719                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      2360593                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            308399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            306579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            307180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            303655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            303410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            303412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            306349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            304576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            302022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            301850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           305513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           309682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           308244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           308699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           312566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             98003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             98696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             96953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            96811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            96631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            97566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            97568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            98114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            99468                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1386249657500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               4899727                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2505014                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4832747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  94143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  94662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  94658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  94676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  94762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1164749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    354.441618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.714597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.688264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       530813     45.57%     45.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       174133     14.95%     60.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56137      4.82%     65.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34698      2.98%     68.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72383      6.21%     74.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16723      1.44%     75.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37763      3.24%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27346      2.35%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214753     18.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1164749                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.748241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.984998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.818232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        94610     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           30      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94654                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.399423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.380847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.799670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            75354     79.61%     79.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1173      1.24%     80.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17766     18.77%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              347      0.37%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94654                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  35478074750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            127320899750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                24491420000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7242.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25992.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       225.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4064711                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1221095                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     187211.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4361175000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2379609375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19059768000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5022149040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          90825256080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         447302220660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         441971626500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1010921804655                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.983762                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 731779934000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   46434180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  612355892250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4444327440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2424980250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             19146847200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5036567040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          90825256080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         452088436275                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         437773191750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1011739606035                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            727.571867                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 724735278750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   46434180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  619400547500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2781150855                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2781150855                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           6916906                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2021.177864                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           297902843                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6918954                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.056052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21964239500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2021.177864                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.986903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1486                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         311740751                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        311740751                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    223919035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223919035                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     73983808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73983808                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     297902843                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        297902843                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    297902843                       # number of overall hits
system.cpu.dcache.overall_hits::total       297902843                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4130664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4130664                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2722754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2722754                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      6853418                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6853418                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6918954                       # number of overall misses
system.cpu.dcache.overall_misses::total       6918954                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 211462530500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 211462530500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 193192268500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 193192268500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 404654799000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 404654799000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 404654799000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 404654799000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018113                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.035496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035496                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022488                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022698                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51193.350633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51193.350633                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70954.727640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70954.727640                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59044.231506                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59044.231506                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58484.967381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58484.967381                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3474683                       # number of writebacks
system.cpu.dcache.writebacks::total           3474683                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4130664                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4130664                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2722754                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2722754                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6853418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6853418                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6918954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6918954                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 207331866500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 207331866500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 190469514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 190469514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   4980369000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4980369000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 397801381000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 397801381000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 402781750000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 402781750000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.035496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.022698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022698                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50193.350633                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50193.350633                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69954.727640                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69954.727640                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75994.400024                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75994.400024                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58044.231506                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58044.231506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58214.254640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58214.254640                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               429                       # number of replacements
system.cpu.icache.tags.tagsinuse           880.914645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          382545.610122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   880.914645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.430134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.430134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.668457                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687820603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687820603                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817007                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817007                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817007                       # number of overall hits
system.cpu.icache.overall_hits::total       687817007                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1798                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1798                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1798                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1798                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1798                       # number of overall misses
system.cpu.icache.overall_misses::total          1798                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    135256000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135256000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    135256000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135256000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    135256000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135256000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75225.806452                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75225.806452                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75225.806452                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75225.806452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75225.806452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75225.806452                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          429                       # number of writebacks
system.cpu.icache.writebacks::total               429                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1798                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1798                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1798                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1798                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1798                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1798                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    133458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    133458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    133458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133458000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74225.806452                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74225.806452                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74225.806452                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74225.806452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74225.806452                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74225.806452                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4887741                       # number of replacements
system.l2.tags.tagsinuse                 31558.128595                       # Cycle average of tags in use
system.l2.tags.total_refs                     6094662                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4920421                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.238646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              468202221500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    15537.486940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.675890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16007.965765                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.474166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.488524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963078                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32460                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997314                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21481261                       # Number of tag accesses
system.l2.tags.data_accesses                 21481261                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3474683                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3474683                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              429                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             346264                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                346264                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1674720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1674720                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2020984                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2021025                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   41                       # number of overall hits
system.l2.overall_hits::cpu.data              2020984                       # number of overall hits
system.l2.overall_hits::total                 2021025                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          2376490                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2376490                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1757                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2521480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2521480                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1757                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4897970                       # number of demand (read+write) misses
system.l2.demand_misses::total                4899727                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1757                       # number of overall misses
system.l2.overall_misses::cpu.data            4897970                       # number of overall misses
system.l2.overall_misses::total               4899727                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 182749611500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  182749611500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    130329500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130329500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 188433375500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 188433375500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     130329500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  371182987000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     371313316500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    130329500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 371182987000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    371313316500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3474683                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3474683                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          429                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2722754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2722754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4196200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4196200                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1798                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6918954                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6920752                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1798                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6918954                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6920752                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.872826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.872826                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.977197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977197                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.600896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.600896                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.977197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.707906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707976                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.977197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.707906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707976                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 76898.960862                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76898.960862                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 74177.290837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74177.290837                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 74731.259221                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74731.259221                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 74177.290837                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75783.025825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75782.450022                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 74177.290837                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75783.025825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75782.450022                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2505014                       # number of writebacks
system.l2.writebacks::total                   2505014                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        95077                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         95077                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2376490                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2376490                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1757                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2521480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2521480                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4897970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4899727                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4897970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4899727                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 158984711500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158984711500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    112759500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112759500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 163218575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 163218575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    112759500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 322203287000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 322316046500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    112759500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 322203287000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 322316046500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.872826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.872826                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.600896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.600896                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.707906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.707976                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.707906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.707976                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66898.960862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66898.960862                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64177.290837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64177.290837                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64731.259221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64731.259221                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64177.290837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65783.025825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65782.450022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64177.290837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65783.025825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65782.450022                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            2523237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2505014                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2360593                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2376490                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2376490                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2523237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14665061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14665061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14665061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    236951712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    236951712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               236951712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9765334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9765334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9765334                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14775364000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16169535250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     13838087                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6917335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         117211                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       117211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4197998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5979697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5824949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2722754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2722754                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1798                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4196200                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20754813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20758838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    332596384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              332667648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4887741                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         11808493                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009926                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11691281     99.01%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 117212      0.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11808493                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8656599500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1798000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6918954000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
