-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             dss545@hansolo.poly.edu                             
-- Generated date:           Wed Feb 03 19:33:49 EST 2021                        

Solution Settings: fir.v1
  Current state: schedule
  Project: fir_filter
  
  Design Input Files Specified
    $PROJECT_HOME/fir_filter.c
    $PROJECT_HOME/fir_filter_tb.c
    $PROJECT_HOME/fir_filter.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                         389     383        386            0  0          
    Design Total:                     389     383        386            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  1.000             20.00    0.000000 /fir/core                
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    input:rsc.dat        IN   Unsigned      4096                                     
    input:rsc.triosy.lz  OUT  Unsigned         1                                     
    output:rsc.dat       OUT  Unsigned      4096                                     
    output:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /fir/input:rsc
      Memory Component: ccs_in                       Size:         1 x 4096
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable   Indices Phys Memory Address     
      ---------- ------- -----------------------
      /fir/input  0:4095 00000000-00000000 (0-0) 
      
    Resource Name: /fir/output:rsc
      Memory Component: ccs_out                      Size:         1 x 4096
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /fir/output  0:4095 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field      Interface Range        Range Expression                   Expression Limits 
    -------------- ---------------------- ---------------------------------- -----------------
    /fir/input[M]  input_rsc_dat[4095:0]  input_rsc_dat[(M)*32+32-1:(M)*32]  M<128             
    /fir/output[M] output_rsc_dat[4095:0] output_rsc_dat[(M)*32+32-1:(M)*32] M<128             
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process   Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    --------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /fir/core core:rlp           Infinite       0          386  386.00 ns                       
    /fir/core  main              Infinite       2          386  386.00 ns                       
    /fir/core   for                   128       3          384  384.00 ns                       
    
  Loop Execution Profile
    Process   Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------- ---------------- ------------ -------------------------- ----------------- --------
    /fir/core core:rlp                   0                        0.00              386           
    /fir/core  main                      2                        0.52              386           
    /fir/core   for                    384                       99.48              384           
    
  End of Report
