Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/maneeshakarichery/de10/adder_nios/adder.qsys --block-symbol-file --output-directory=/home/maneeshakarichery/de10/adder_nios/adder --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading adder_nios/adder.qsys
Progress: Reading input file
Progress: Adding clk_main [clock_source 23.1]
Progress: Parameterizing module clk_main
Progress: Adding input_1 [altera_avalon_pio 23.1]
Progress: Parameterizing module input_1
Progress: Adding input_2 [altera_avalon_pio 23.1]
Progress: Parameterizing module input_2
Progress: Adding nios2_processor [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding output_1 [altera_avalon_pio 23.1]
Progress: Parameterizing module output_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adder.input_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: adder.input_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: adder.nios2_processor: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Warning: adder.input_1: input_1.external_connection must be exported, or connected to a matching conduit.
Warning: adder.input_2: input_2.external_connection must be exported, or connected to a matching conduit.
Warning: adder.output_1: output_1.external_connection must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/maneeshakarichery/de10/adder_nios/adder.qsys --synthesis=VERILOG --output-directory=/home/maneeshakarichery/de10/adder_nios/adder/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading adder_nios/adder.qsys
Progress: Reading input file
Progress: Adding clk_main [clock_source 23.1]
Progress: Parameterizing module clk_main
Progress: Adding input_1 [altera_avalon_pio 23.1]
Progress: Parameterizing module input_1
Progress: Adding input_2 [altera_avalon_pio 23.1]
Progress: Parameterizing module input_2
Progress: Adding nios2_processor [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding output_1 [altera_avalon_pio 23.1]
Progress: Parameterizing module output_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adder.input_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: adder.input_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: adder.nios2_processor: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Warning: adder.input_1: input_1.external_connection must be exported, or connected to a matching conduit.
Warning: adder.input_2: input_2.external_connection must be exported, or connected to a matching conduit.
Warning: adder.output_1: output_1.external_connection must be exported, or connected to a matching conduit.
Info: adder: Generating adder "adder" for QUARTUS_SYNTH
Info: input_1: Starting RTL generation for module 'adder_input_1'
Info: input_1:   Generation command is [exec /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=adder_input_1 --dir=/tmp/alt9824_8363495855766171286.dir/0002_input_1_gen/ --quartus_dir=/home/maneeshakarichery/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9824_8363495855766171286.dir/0002_input_1_gen//adder_input_1_component_configuration.pl  --do_build_sim=0  ]
Info: input_1: Done RTL generation for module 'adder_input_1'
Info: input_1: "adder" instantiated altera_avalon_pio "input_1"
Info: nios2_processor: "adder" instantiated altera_nios2_gen2 "nios2_processor"
Info: onchip_memory2_0: Starting RTL generation for module 'adder_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=adder_onchip_memory2_0 --dir=/tmp/alt9824_8363495855766171286.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/maneeshakarichery/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9824_8363495855766171286.dir/0003_onchip_memory2_0_gen//adder_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'adder_onchip_memory2_0'
Info: onchip_memory2_0: "adder" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: output_1: Starting RTL generation for module 'adder_output_1'
Info: output_1:   Generation command is [exec /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64/perl/bin/perl -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64/perl/lib -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=adder_output_1 --dir=/tmp/alt9824_8363495855766171286.dir/0004_output_1_gen/ --quartus_dir=/home/maneeshakarichery/intelFPGA_lite/23.1std/quartus --verilog --config=/tmp/alt9824_8363495855766171286.dir/0004_output_1_gen//adder_output_1_component_configuration.pl  --do_build_sim=0  ]
Info: output_1: Done RTL generation for module 'adder_output_1'
Info: output_1: "adder" instantiated altera_avalon_pio "output_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "adder" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "adder" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "adder" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'adder_nios2_processor_cpu'
Info: cpu:   Generation command is [exec /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64//perl/bin/perl -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64//perl/lib -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/sopc_builder/bin/europa -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/sopc_builder/bin -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=adder_nios2_processor_cpu --dir=/tmp/alt9824_8363495855766171286.dir/0007_cpu_gen/ --quartus_bindir=/home/maneeshakarichery/intelFPGA_lite/23.1std/quartus/linux64/ --verilog --config=/tmp/alt9824_8363495855766171286.dir/0007_cpu_gen//adder_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.04.11 10:32:43 (*) Starting Nios II generation
Info: cpu: # 2024.04.11 10:32:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.04.11 10:32:43 (*)   Creating all objects for CPU
Info: cpu: # 2024.04.11 10:32:43 (*)     Testbench
Info: cpu: # 2024.04.11 10:32:43 (*)     Instruction decoding
Info: cpu: # 2024.04.11 10:32:43 (*)       Instruction fields
Info: cpu: # 2024.04.11 10:32:43 (*)       Instruction decodes
Info: cpu: # 2024.04.11 10:32:43 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.04.11 10:32:43 (*)       Instruction controls
Info: cpu: # 2024.04.11 10:32:43 (*)     Pipeline frontend
Info: cpu: # 2024.04.11 10:32:43 (*)     Pipeline backend
Info: cpu: # 2024.04.11 10:32:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.04.11 10:32:45 (*)   Creating plain-text RTL
Info: cpu: # 2024.04.11 10:32:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'adder_nios2_processor_cpu'
Info: cpu: "nios2_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_processor_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_processor_data_master_limiter"
Info: Reusing file /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/maneeshakarichery/de10/adder_nios/adder/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: adder: Done "adder" with 30 modules, 51 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
