
EZ_simulation_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bc90  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002be4  0800be68  0800be68  0000ce68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea4c  0800ea4c  00010068  2**0
                  CONTENTS
  4 .ARM          00000008  0800ea4c  0800ea4c  0000fa4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea54  0800ea54  00010068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ea54  0800ea54  0000fa54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800ea5c  0800ea5c  0000fa5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800ea64  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ffc  20000068  0800eacc  00010068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002064  0800eacc  00011064  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000396ca  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005dd2  00000000  00000000  00049762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022d0  00000000  00000000  0004f538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a22  00000000  00000000  00051808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002eeb6  00000000  00000000  0005322a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a05f  00000000  00000000  000820e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00147b77  00000000  00000000  000ac13f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001f3cb6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b11c  00000000  00000000  001f3d70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001fee8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000399c  00000000  00000000  001feef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001a8  00000000  00000000  00202890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800be50 	.word	0x0800be50

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	0800be50 	.word	0x0800be50

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2iz>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009bc:	d215      	bcs.n	80009ea <__aeabi_d2iz+0x36>
 80009be:	d511      	bpl.n	80009e4 <__aeabi_d2iz+0x30>
 80009c0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d912      	bls.n	80009f0 <__aeabi_d2iz+0x3c>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	fa23 f002 	lsr.w	r0, r3, r2
 80009de:	bf18      	it	ne
 80009e0:	4240      	negne	r0, r0
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d105      	bne.n	80009fc <__aeabi_d2iz+0x48>
 80009f0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	bf08      	it	eq
 80009f6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2f>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a0c:	bf24      	itt	cs
 8000a0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a16:	d90d      	bls.n	8000a34 <__aeabi_d2f+0x30>
 8000a18:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a24:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a2c:	bf08      	it	eq
 8000a2e:	f020 0001 	biceq.w	r0, r0, #1
 8000a32:	4770      	bx	lr
 8000a34:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a38:	d121      	bne.n	8000a7e <__aeabi_d2f+0x7a>
 8000a3a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a3e:	bfbc      	itt	lt
 8000a40:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a44:	4770      	bxlt	lr
 8000a46:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a4e:	f1c2 0218 	rsb	r2, r2, #24
 8000a52:	f1c2 0c20 	rsb	ip, r2, #32
 8000a56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a5e:	bf18      	it	ne
 8000a60:	f040 0001 	orrne.w	r0, r0, #1
 8000a64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a70:	ea40 000c 	orr.w	r0, r0, ip
 8000a74:	fa23 f302 	lsr.w	r3, r3, r2
 8000a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a7c:	e7cc      	b.n	8000a18 <__aeabi_d2f+0x14>
 8000a7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a82:	d107      	bne.n	8000a94 <__aeabi_d2f+0x90>
 8000a84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a88:	bf1e      	ittt	ne
 8000a8a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a8e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a92:	4770      	bxne	lr
 8000a94:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_uldivmod>:
 8000aa4:	b953      	cbnz	r3, 8000abc <__aeabi_uldivmod+0x18>
 8000aa6:	b94a      	cbnz	r2, 8000abc <__aeabi_uldivmod+0x18>
 8000aa8:	2900      	cmp	r1, #0
 8000aaa:	bf08      	it	eq
 8000aac:	2800      	cmpeq	r0, #0
 8000aae:	bf1c      	itt	ne
 8000ab0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ab4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab8:	f000 b96a 	b.w	8000d90 <__aeabi_idiv0>
 8000abc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ac4:	f000 f806 	bl	8000ad4 <__udivmoddi4>
 8000ac8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000acc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad0:	b004      	add	sp, #16
 8000ad2:	4770      	bx	lr

08000ad4 <__udivmoddi4>:
 8000ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad8:	9d08      	ldr	r5, [sp, #32]
 8000ada:	460c      	mov	r4, r1
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d14e      	bne.n	8000b7e <__udivmoddi4+0xaa>
 8000ae0:	4694      	mov	ip, r2
 8000ae2:	458c      	cmp	ip, r1
 8000ae4:	4686      	mov	lr, r0
 8000ae6:	fab2 f282 	clz	r2, r2
 8000aea:	d962      	bls.n	8000bb2 <__udivmoddi4+0xde>
 8000aec:	b14a      	cbz	r2, 8000b02 <__udivmoddi4+0x2e>
 8000aee:	f1c2 0320 	rsb	r3, r2, #32
 8000af2:	4091      	lsls	r1, r2
 8000af4:	fa20 f303 	lsr.w	r3, r0, r3
 8000af8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000afc:	4319      	orrs	r1, r3
 8000afe:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b06:	fa1f f68c 	uxth.w	r6, ip
 8000b0a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b12:	fb07 1114 	mls	r1, r7, r4, r1
 8000b16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b1a:	fb04 f106 	mul.w	r1, r4, r6
 8000b1e:	4299      	cmp	r1, r3
 8000b20:	d90a      	bls.n	8000b38 <__udivmoddi4+0x64>
 8000b22:	eb1c 0303 	adds.w	r3, ip, r3
 8000b26:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b2a:	f080 8112 	bcs.w	8000d52 <__udivmoddi4+0x27e>
 8000b2e:	4299      	cmp	r1, r3
 8000b30:	f240 810f 	bls.w	8000d52 <__udivmoddi4+0x27e>
 8000b34:	3c02      	subs	r4, #2
 8000b36:	4463      	add	r3, ip
 8000b38:	1a59      	subs	r1, r3, r1
 8000b3a:	fa1f f38e 	uxth.w	r3, lr
 8000b3e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b42:	fb07 1110 	mls	r1, r7, r0, r1
 8000b46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b4a:	fb00 f606 	mul.w	r6, r0, r6
 8000b4e:	429e      	cmp	r6, r3
 8000b50:	d90a      	bls.n	8000b68 <__udivmoddi4+0x94>
 8000b52:	eb1c 0303 	adds.w	r3, ip, r3
 8000b56:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b5a:	f080 80fc 	bcs.w	8000d56 <__udivmoddi4+0x282>
 8000b5e:	429e      	cmp	r6, r3
 8000b60:	f240 80f9 	bls.w	8000d56 <__udivmoddi4+0x282>
 8000b64:	4463      	add	r3, ip
 8000b66:	3802      	subs	r0, #2
 8000b68:	1b9b      	subs	r3, r3, r6
 8000b6a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b6e:	2100      	movs	r1, #0
 8000b70:	b11d      	cbz	r5, 8000b7a <__udivmoddi4+0xa6>
 8000b72:	40d3      	lsrs	r3, r2
 8000b74:	2200      	movs	r2, #0
 8000b76:	e9c5 3200 	strd	r3, r2, [r5]
 8000b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b7e:	428b      	cmp	r3, r1
 8000b80:	d905      	bls.n	8000b8e <__udivmoddi4+0xba>
 8000b82:	b10d      	cbz	r5, 8000b88 <__udivmoddi4+0xb4>
 8000b84:	e9c5 0100 	strd	r0, r1, [r5]
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4608      	mov	r0, r1
 8000b8c:	e7f5      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000b8e:	fab3 f183 	clz	r1, r3
 8000b92:	2900      	cmp	r1, #0
 8000b94:	d146      	bne.n	8000c24 <__udivmoddi4+0x150>
 8000b96:	42a3      	cmp	r3, r4
 8000b98:	d302      	bcc.n	8000ba0 <__udivmoddi4+0xcc>
 8000b9a:	4290      	cmp	r0, r2
 8000b9c:	f0c0 80f0 	bcc.w	8000d80 <__udivmoddi4+0x2ac>
 8000ba0:	1a86      	subs	r6, r0, r2
 8000ba2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d0e6      	beq.n	8000b7a <__udivmoddi4+0xa6>
 8000bac:	e9c5 6300 	strd	r6, r3, [r5]
 8000bb0:	e7e3      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000bb2:	2a00      	cmp	r2, #0
 8000bb4:	f040 8090 	bne.w	8000cd8 <__udivmoddi4+0x204>
 8000bb8:	eba1 040c 	sub.w	r4, r1, ip
 8000bbc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bc0:	fa1f f78c 	uxth.w	r7, ip
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bce:	fb08 4416 	mls	r4, r8, r6, r4
 8000bd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bd6:	fb07 f006 	mul.w	r0, r7, r6
 8000bda:	4298      	cmp	r0, r3
 8000bdc:	d908      	bls.n	8000bf0 <__udivmoddi4+0x11c>
 8000bde:	eb1c 0303 	adds.w	r3, ip, r3
 8000be2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x11a>
 8000be8:	4298      	cmp	r0, r3
 8000bea:	f200 80cd 	bhi.w	8000d88 <__udivmoddi4+0x2b4>
 8000bee:	4626      	mov	r6, r4
 8000bf0:	1a1c      	subs	r4, r3, r0
 8000bf2:	fa1f f38e 	uxth.w	r3, lr
 8000bf6:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bfa:	fb08 4410 	mls	r4, r8, r0, r4
 8000bfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c02:	fb00 f707 	mul.w	r7, r0, r7
 8000c06:	429f      	cmp	r7, r3
 8000c08:	d908      	bls.n	8000c1c <__udivmoddi4+0x148>
 8000c0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c12:	d202      	bcs.n	8000c1a <__udivmoddi4+0x146>
 8000c14:	429f      	cmp	r7, r3
 8000c16:	f200 80b0 	bhi.w	8000d7a <__udivmoddi4+0x2a6>
 8000c1a:	4620      	mov	r0, r4
 8000c1c:	1bdb      	subs	r3, r3, r7
 8000c1e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c22:	e7a5      	b.n	8000b70 <__udivmoddi4+0x9c>
 8000c24:	f1c1 0620 	rsb	r6, r1, #32
 8000c28:	408b      	lsls	r3, r1
 8000c2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000c2e:	431f      	orrs	r7, r3
 8000c30:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c34:	fa04 f301 	lsl.w	r3, r4, r1
 8000c38:	ea43 030c 	orr.w	r3, r3, ip
 8000c3c:	40f4      	lsrs	r4, r6
 8000c3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000c42:	0c38      	lsrs	r0, r7, #16
 8000c44:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c48:	fbb4 fef0 	udiv	lr, r4, r0
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fb00 441e 	mls	r4, r0, lr, r4
 8000c54:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c58:	fb0e f90c 	mul.w	r9, lr, ip
 8000c5c:	45a1      	cmp	r9, r4
 8000c5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x1a6>
 8000c64:	193c      	adds	r4, r7, r4
 8000c66:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c6a:	f080 8084 	bcs.w	8000d76 <__udivmoddi4+0x2a2>
 8000c6e:	45a1      	cmp	r9, r4
 8000c70:	f240 8081 	bls.w	8000d76 <__udivmoddi4+0x2a2>
 8000c74:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c78:	443c      	add	r4, r7
 8000c7a:	eba4 0409 	sub.w	r4, r4, r9
 8000c7e:	fa1f f983 	uxth.w	r9, r3
 8000c82:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c86:	fb00 4413 	mls	r4, r0, r3, r4
 8000c8a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c8e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	d907      	bls.n	8000ca6 <__udivmoddi4+0x1d2>
 8000c96:	193c      	adds	r4, r7, r4
 8000c98:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c9c:	d267      	bcs.n	8000d6e <__udivmoddi4+0x29a>
 8000c9e:	45a4      	cmp	ip, r4
 8000ca0:	d965      	bls.n	8000d6e <__udivmoddi4+0x29a>
 8000ca2:	3b02      	subs	r3, #2
 8000ca4:	443c      	add	r4, r7
 8000ca6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000caa:	fba0 9302 	umull	r9, r3, r0, r2
 8000cae:	eba4 040c 	sub.w	r4, r4, ip
 8000cb2:	429c      	cmp	r4, r3
 8000cb4:	46ce      	mov	lr, r9
 8000cb6:	469c      	mov	ip, r3
 8000cb8:	d351      	bcc.n	8000d5e <__udivmoddi4+0x28a>
 8000cba:	d04e      	beq.n	8000d5a <__udivmoddi4+0x286>
 8000cbc:	b155      	cbz	r5, 8000cd4 <__udivmoddi4+0x200>
 8000cbe:	ebb8 030e 	subs.w	r3, r8, lr
 8000cc2:	eb64 040c 	sbc.w	r4, r4, ip
 8000cc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000cca:	40cb      	lsrs	r3, r1
 8000ccc:	431e      	orrs	r6, r3
 8000cce:	40cc      	lsrs	r4, r1
 8000cd0:	e9c5 6400 	strd	r6, r4, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	e750      	b.n	8000b7a <__udivmoddi4+0xa6>
 8000cd8:	f1c2 0320 	rsb	r3, r2, #32
 8000cdc:	fa20 f103 	lsr.w	r1, r0, r3
 8000ce0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ce8:	4094      	lsls	r4, r2
 8000cea:	430c      	orrs	r4, r1
 8000cec:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3110 	mls	r1, r8, r0, r3
 8000d00:	0c23      	lsrs	r3, r4, #16
 8000d02:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d06:	fb00 f107 	mul.w	r1, r0, r7
 8000d0a:	4299      	cmp	r1, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x24c>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d16:	d22c      	bcs.n	8000d72 <__udivmoddi4+0x29e>
 8000d18:	4299      	cmp	r1, r3
 8000d1a:	d92a      	bls.n	8000d72 <__udivmoddi4+0x29e>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	4463      	add	r3, ip
 8000d20:	1a5b      	subs	r3, r3, r1
 8000d22:	b2a4      	uxth	r4, r4
 8000d24:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d28:	fb08 3311 	mls	r3, r8, r1, r3
 8000d2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d30:	fb01 f307 	mul.w	r3, r1, r7
 8000d34:	42a3      	cmp	r3, r4
 8000d36:	d908      	bls.n	8000d4a <__udivmoddi4+0x276>
 8000d38:	eb1c 0404 	adds.w	r4, ip, r4
 8000d3c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d40:	d213      	bcs.n	8000d6a <__udivmoddi4+0x296>
 8000d42:	42a3      	cmp	r3, r4
 8000d44:	d911      	bls.n	8000d6a <__udivmoddi4+0x296>
 8000d46:	3902      	subs	r1, #2
 8000d48:	4464      	add	r4, ip
 8000d4a:	1ae4      	subs	r4, r4, r3
 8000d4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d50:	e739      	b.n	8000bc6 <__udivmoddi4+0xf2>
 8000d52:	4604      	mov	r4, r0
 8000d54:	e6f0      	b.n	8000b38 <__udivmoddi4+0x64>
 8000d56:	4608      	mov	r0, r1
 8000d58:	e706      	b.n	8000b68 <__udivmoddi4+0x94>
 8000d5a:	45c8      	cmp	r8, r9
 8000d5c:	d2ae      	bcs.n	8000cbc <__udivmoddi4+0x1e8>
 8000d5e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d62:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d66:	3801      	subs	r0, #1
 8000d68:	e7a8      	b.n	8000cbc <__udivmoddi4+0x1e8>
 8000d6a:	4631      	mov	r1, r6
 8000d6c:	e7ed      	b.n	8000d4a <__udivmoddi4+0x276>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	e799      	b.n	8000ca6 <__udivmoddi4+0x1d2>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e7d4      	b.n	8000d20 <__udivmoddi4+0x24c>
 8000d76:	46d6      	mov	lr, sl
 8000d78:	e77f      	b.n	8000c7a <__udivmoddi4+0x1a6>
 8000d7a:	4463      	add	r3, ip
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	e74d      	b.n	8000c1c <__udivmoddi4+0x148>
 8000d80:	4606      	mov	r6, r0
 8000d82:	4623      	mov	r3, r4
 8000d84:	4608      	mov	r0, r1
 8000d86:	e70f      	b.n	8000ba8 <__udivmoddi4+0xd4>
 8000d88:	3e02      	subs	r6, #2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	e730      	b.n	8000bf0 <__udivmoddi4+0x11c>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_idiv0>:
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
	if (hadc != &hadc1)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	4a08      	ldr	r2, [pc, #32]	@ (8000dc0 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d109      	bne.n	8000db8 <HAL_ADC_ConvCpltCallback+0x24>
		return;
	adc_ongoing = 0;
 8000da4:	4b07      	ldr	r3, [pc, #28]	@ (8000dc4 <HAL_ADC_ConvCpltCallback+0x30>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
	HAL_ADC_Stop_DMA(hadc);
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f003 f828 	bl	8003e00 <HAL_ADC_Stop_DMA>
	HAL_TIM_Base_Stop(&htim6);
 8000db0:	4805      	ldr	r0, [pc, #20]	@ (8000dc8 <HAL_ADC_ConvCpltCallback+0x34>)
 8000db2:	f007 fae9 	bl	8008388 <HAL_TIM_Base_Stop>
 8000db6:	e000      	b.n	8000dba <HAL_ADC_ConvCpltCallback+0x26>
		return;
 8000db8:	bf00      	nop
}
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000084 	.word	0x20000084
 8000dc4:	20001cec 	.word	0x20001cec
 8000dc8:	200002fc 	.word	0x200002fc

08000dcc <AFE_Offset_LDAC_Init>:
void AFE_Offset_LDAC_Init()
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
  uint8_t cmd[2]={144,0};
 8000dd2:	2390      	movs	r3, #144	@ 0x90
 8000dd4:	80bb      	strh	r3, [r7, #4]
  HAL_GPIO_WritePin(XDAC_CS_GPIO_Port, XDAC_CS_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ddc:	4809      	ldr	r0, [pc, #36]	@ (8000e04 <AFE_Offset_LDAC_Init+0x38>)
 8000dde:	f005 fcc7 	bl	8006770 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, cmd, 2, 1000);
 8000de2:	1d39      	adds	r1, r7, #4
 8000de4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000de8:	2202      	movs	r2, #2
 8000dea:	4807      	ldr	r0, [pc, #28]	@ (8000e08 <AFE_Offset_LDAC_Init+0x3c>)
 8000dec:	f006 ff2b 	bl	8007c46 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(XDAC_CS_GPIO_Port, XDAC_CS_Pin, GPIO_PIN_SET);
 8000df0:	2201      	movs	r2, #1
 8000df2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000df6:	4803      	ldr	r0, [pc, #12]	@ (8000e04 <AFE_Offset_LDAC_Init+0x38>)
 8000df8:	f005 fcba 	bl	8006770 <HAL_GPIO_WritePin>
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	48000400 	.word	0x48000400
 8000e08:	20000200 	.word	0x20000200

08000e0c <AFE_Gain>:
/**
  * @brief  set AFE gain
  * @param  gain_level uint8_t from 1 to 6, bigger number bigger gain, gain is 1/3, 1, 3, 9.5, 19, 39,
  *                    with a extra 1/5 decrease
  */
void AFE_Gain(uint8_t gain_level){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
    if (gain_level<=0 || gain_level>6){
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d02a      	beq.n	8000e72 <AFE_Gain+0x66>
 8000e1c:	79fb      	ldrb	r3, [r7, #7]
 8000e1e:	2b06      	cmp	r3, #6
 8000e20:	d827      	bhi.n	8000e72 <AFE_Gain+0x66>
        return;
    }
    else {
    uint8_t Gain_Levels[6]={
 8000e22:	4a16      	ldr	r2, [pc, #88]	@ (8000e7c <AFE_Gain+0x70>)
 8000e24:	f107 0308 	add.w	r3, r7, #8
 8000e28:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e2c:	6018      	str	r0, [r3, #0]
 8000e2e:	3304      	adds	r3, #4
 8000e30:	8019      	strh	r1, [r3, #0]
        AFE_GAIN_1, AFE_GAIN_2, AFE_GAIN_3,
        AFE_GAIN_4, AFE_GAIN_5, AFE_GAIN_6
    };
    gain_state |= Gain_Levels[gain_level-1];
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	3b01      	subs	r3, #1
 8000e36:	3310      	adds	r3, #16
 8000e38:	443b      	add	r3, r7
 8000e3a:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8000e3e:	4b10      	ldr	r3, [pc, #64]	@ (8000e80 <AFE_Gain+0x74>)
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	b2da      	uxtb	r2, r3
 8000e46:	4b0e      	ldr	r3, [pc, #56]	@ (8000e80 <AFE_Gain+0x74>)
 8000e48:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(SIPO_CS_GPIO_Port, SIPO_CS_Pin, GPIO_PIN_RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e50:	480c      	ldr	r0, [pc, #48]	@ (8000e84 <AFE_Gain+0x78>)
 8000e52:	f005 fc8d 	bl	8006770 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, &gain_state, 1, 1000);
 8000e56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	4908      	ldr	r1, [pc, #32]	@ (8000e80 <AFE_Gain+0x74>)
 8000e5e:	480a      	ldr	r0, [pc, #40]	@ (8000e88 <AFE_Gain+0x7c>)
 8000e60:	f006 fef1 	bl	8007c46 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SIPO_CS_GPIO_Port, SIPO_CS_Pin, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e6a:	4806      	ldr	r0, [pc, #24]	@ (8000e84 <AFE_Gain+0x78>)
 8000e6c:	f005 fc80 	bl	8006770 <HAL_GPIO_WritePin>
 8000e70:	e000      	b.n	8000e74 <AFE_Gain+0x68>
        return;
 8000e72:	bf00      	nop
    }
}
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	0800be68 	.word	0x0800be68
 8000e80:	20000cea 	.word	0x20000cea
 8000e84:	48000400 	.word	0x48000400
 8000e88:	20000200 	.word	0x20000200

08000e8c <AFE_Offset>:
/**
  * @brief  set AFE offset
  * @param  offset_level uint16_t from 0 to 4095, 12bit DAC with Vref is 5V
  */
void AFE_Offset(uint16_t offset_level){
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	80fb      	strh	r3, [r7, #6]
  if (offset_level <0 || offset_level >= 4096) {
 8000e96:	88fb      	ldrh	r3, [r7, #6]
 8000e98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000e9c:	d21e      	bcs.n	8000edc <AFE_Offset+0x50>
    return ;
  }
  else {
    uint8_t AFE_cmd[2];
    AFE_cmd[0]= DAC_AFE_OFF2*16+offset_level/256;
 8000e9e:	88fb      	ldrh	r3, [r7, #6]
 8000ea0:	0a1b      	lsrs	r3, r3, #8
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	3310      	adds	r3, #16
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	733b      	strb	r3, [r7, #12]
    AFE_cmd[1]= offset_level%256;
 8000eac:	88fb      	ldrh	r3, [r7, #6]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(XDAC_CS_GPIO_Port, XDAC_CS_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eb8:	480a      	ldr	r0, [pc, #40]	@ (8000ee4 <AFE_Offset+0x58>)
 8000eba:	f005 fc59 	bl	8006770 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, AFE_cmd, 2, 1000);
 8000ebe:	f107 010c 	add.w	r1, r7, #12
 8000ec2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	4807      	ldr	r0, [pc, #28]	@ (8000ee8 <AFE_Offset+0x5c>)
 8000eca:	f006 febc 	bl	8007c46 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(XDAC_CS_GPIO_Port, XDAC_CS_Pin, GPIO_PIN_SET);
 8000ece:	2201      	movs	r2, #1
 8000ed0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ed4:	4803      	ldr	r0, [pc, #12]	@ (8000ee4 <AFE_Offset+0x58>)
 8000ed6:	f005 fc4b 	bl	8006770 <HAL_GPIO_WritePin>
 8000eda:	e000      	b.n	8000ede <AFE_Offset+0x52>
    return ;
 8000edc:	bf00      	nop
  }
}
 8000ede:	3710      	adds	r7, #16
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	48000400 	.word	0x48000400
 8000ee8:	20000200 	.word	0x20000200
 8000eec:	00000000 	.word	0x00000000

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	f5ad 4d90 	sub.w	sp, sp, #18432	@ 0x4800
 8000ef6:	b09a      	sub	sp, #104	@ 0x68
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efa:	f002 fa14 	bl	8003326 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efe:	f000 fbed 	bl	80016dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f02:	f000 ff85 	bl	8001e10 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f06:	f000 ff3d 	bl	8001d84 <MX_DMA_Init>
  MX_CRC_Init();
 8000f0a:	f000 fcd7 	bl	80018bc <MX_CRC_Init>
  MX_USART2_UART_Init();
 8000f0e:	f000 feed 	bl	8001cec <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f12:	f000 fc35 	bl	8001780 <MX_ADC1_Init>
  MX_SPI3_Init();
 8000f16:	f000 fd77 	bl	8001a08 <MX_SPI3_Init>
  MX_TIM6_Init();
 8000f1a:	f000 fe7b 	bl	8001c14 <MX_TIM6_Init>
  MX_I2C1_Init();
 8000f1e:	f000 fd33 	bl	8001988 <MX_I2C1_Init>
  MX_DAC1_Init();
 8000f22:	f000 fcf7 	bl	8001914 <MX_DAC1_Init>
  MX_COMP3_Init();
 8000f26:	f000 fca3 	bl	8001870 <MX_COMP3_Init>
  MX_TIM3_Init();
 8000f2a:	f000 fe25 	bl	8001b78 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000f2e:	f000 fda9 	bl	8001a84 <MX_TIM2_Init>
  MX_TIM7_Init();
 8000f32:	f000 fea5 	bl	8001c80 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  for (int i = 0; i < N; ++i)
 8000f36:	2300      	movs	r3, #0
 8000f38:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8000f3c:	f102 0264 	add.w	r2, r2, #100	@ 0x64
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	e03c      	b.n	8000fbe <main+0xce>
  {
	  window[i] = 0.5 - 0.5 * arm_cos_f32(i * (2 * PI / (N - 1)));
 8000f44:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8000f48:	f103 0364 	add.w	r3, r3, #100	@ 0x64
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	ee07 3a90 	vmov	s15, r3
 8000f52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f56:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 8001278 <main+0x388>
 8000f5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f62:	f00a fa21 	bl	800b3a8 <arm_cos_f32>
 8000f66:	ee10 3a10 	vmov	r3, s0
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff fab8 	bl	80004e0 <__aeabi_f2d>
 8000f70:	f04f 0200 	mov.w	r2, #0
 8000f74:	4bc1      	ldr	r3, [pc, #772]	@ (800127c <main+0x38c>)
 8000f76:	f7ff fb0b 	bl	8000590 <__aeabi_dmul>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	f04f 0000 	mov.w	r0, #0
 8000f82:	49be      	ldr	r1, [pc, #760]	@ (800127c <main+0x38c>)
 8000f84:	f7ff f94c 	bl	8000220 <__aeabi_dsub>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	4619      	mov	r1, r3
 8000f90:	f7ff fd38 	bl	8000a04 <__aeabi_d2f>
 8000f94:	4602      	mov	r2, r0
 8000f96:	49ba      	ldr	r1, [pc, #744]	@ (8001280 <main+0x390>)
 8000f98:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8000f9c:	f103 0364 	add.w	r3, r3, #100	@ 0x64
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	440b      	add	r3, r1
 8000fa6:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < N; ++i)
 8000fa8:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8000fac:	f103 0364 	add.w	r3, r3, #100	@ 0x64
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8000fb8:	f102 0264 	add.w	r2, r2, #100	@ 0x64
 8000fbc:	6013      	str	r3, [r2, #0]
 8000fbe:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8000fc2:	f103 0364 	add.w	r3, r3, #100	@ 0x64
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fcc:	dbba      	blt.n	8000f44 <main+0x54>
  }

  AFE_Offset_LDAC_Init();
 8000fce:	f7ff fefd 	bl	8000dcc <AFE_Offset_LDAC_Init>
  AFE_Gain(3);
 8000fd2:	2003      	movs	r0, #3
 8000fd4:	f7ff ff1a 	bl	8000e0c <AFE_Gain>
  AFE_Offset(256);
 8000fd8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000fdc:	f7ff ff56 	bl	8000e8c <AFE_Offset>
  float fft_in[N] = {0};
 8000fe0:	f507 5361 	add.w	r3, r7, #14400	@ 0x3840
 8000fe4:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8000fe8:	3b30      	subs	r3, #48	@ 0x30
 8000fea:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fee:	2100      	movs	r1, #0
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f00a fe5b 	bl	800bcac <memset>
  float fft_out[N] = {0};
 8000ff6:	f507 5321 	add.w	r3, r7, #10304	@ 0x2840
 8000ffa:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8000ffe:	3b30      	subs	r3, #48	@ 0x30
 8001000:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001004:	2100      	movs	r1, #0
 8001006:	4618      	mov	r0, r3
 8001008:	f00a fe50 	bl	800bcac <memset>
  float fft_mag[N] = {0};
 800100c:	f507 53c3 	add.w	r3, r7, #6240	@ 0x1860
 8001010:	f103 0308 	add.w	r3, r3, #8
 8001014:	3b30      	subs	r3, #48	@ 0x30
 8001016:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800101a:	2100      	movs	r1, #0
 800101c:	4618      	mov	r0, r3
 800101e:	f00a fe45 	bl	800bcac <memset>
  uint32_t deal_mag[N] = {0};
 8001022:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 8001026:	3b30      	subs	r3, #48	@ 0x30
 8001028:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800102c:	2100      	movs	r1, #0
 800102e:	4618      	mov	r0, r3
 8001030:	f00a fe3c 	bl	800bcac <memset>
  uint32_t big_mag[6] = {0};
 8001034:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 8001038:	3b48      	subs	r3, #72	@ 0x48
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
 8001044:	611a      	str	r2, [r3, #16]
 8001046:	615a      	str	r2, [r3, #20]
  int index[6] = {0};
 8001048:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 800104c:	3b60      	subs	r3, #96	@ 0x60
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	609a      	str	r2, [r3, #8]
 8001056:	60da      	str	r2, [r3, #12]
 8001058:	611a      	str	r2, [r3, #16]
 800105a:	615a      	str	r2, [r3, #20]
  uint8_t k = 0;
 800105c:	2300      	movs	r3, #0
 800105e:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001062:	f102 0263 	add.w	r2, r2, #99	@ 0x63
 8001066:	7013      	strb	r3, [r2, #0]
  float max = 0;
 8001068:	f04f 0300 	mov.w	r3, #0
 800106c:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001070:	f102 025c 	add.w	r2, r2, #92	@ 0x5c
 8001074:	6013      	str	r3, [r2, #0]
  float sec = 0;
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 800107e:	f102 0258 	add.w	r2, r2, #88	@ 0x58
 8001082:	6013      	str	r3, [r2, #0]
  int max_num = 0;
 8001084:	2300      	movs	r3, #0
 8001086:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 800108a:	f102 0254 	add.w	r2, r2, #84	@ 0x54
 800108e:	6013      	str	r3, [r2, #0]
  int sec_num = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001096:	f102 0250 	add.w	r2, r2, #80	@ 0x50
 800109a:	6013      	str	r3, [r2, #0]
  int triang_1 = 0;
 800109c:	2300      	movs	r3, #0
 800109e:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80010a2:	f102 023c 	add.w	r2, r2, #60	@ 0x3c
 80010a6:	6013      	str	r3, [r2, #0]
  int triang_2 = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80010ae:	f102 0238 	add.w	r2, r2, #56	@ 0x38
 80010b2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	/* USER CODE BEGIN 3 */
	  set_sm_freq(1e6 , &htim6);
 80010b4:	4973      	ldr	r1, [pc, #460]	@ (8001284 <main+0x394>)
 80010b6:	4874      	ldr	r0, [pc, #464]	@ (8001288 <main+0x398>)
 80010b8:	f000 ffa8 	bl	800200c <set_sm_freq>
	  samp(adc_buffer, 1025, &htim6, &hadc1);
 80010bc:	4b73      	ldr	r3, [pc, #460]	@ (800128c <main+0x39c>)
 80010be:	4a71      	ldr	r2, [pc, #452]	@ (8001284 <main+0x394>)
 80010c0:	f240 4101 	movw	r1, #1025	@ 0x401
 80010c4:	4872      	ldr	r0, [pc, #456]	@ (8001290 <main+0x3a0>)
 80010c6:	f000 ff83 	bl	8001fd0 <samp>
	  uint16_t temp_buffer[1025];
	  make_8to16(adc_buffer, 2050, temp_buffer);
 80010ca:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80010ce:	3b64      	subs	r3, #100	@ 0x64
 80010d0:	461a      	mov	r2, r3
 80010d2:	f640 0102 	movw	r1, #2050	@ 0x802
 80010d6:	486e      	ldr	r0, [pc, #440]	@ (8001290 <main+0x3a0>)
 80010d8:	f000 ff44 	bl	8001f64 <make_8to16>
	  int_to_float(temp_buffer+1, fft_in);
 80010dc:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80010e0:	3b64      	subs	r3, #100	@ 0x64
 80010e2:	3302      	adds	r3, #2
 80010e4:	f507 5261 	add.w	r2, r7, #14400	@ 0x3840
 80010e8:	f102 0208 	add.w	r2, r2, #8
 80010ec:	3a10      	subs	r2, #16
 80010ee:	4611      	mov	r1, r2
 80010f0:	4618      	mov	r0, r3
 80010f2:	f000 ffa9 	bl	8002048 <int_to_float>
	  for (int i = 0; i < N; ++i)
 80010f6:	2300      	movs	r3, #0
 80010f8:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80010fc:	f102 024c 	add.w	r2, r2, #76	@ 0x4c
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	e034      	b.n	800116e <main+0x27e>
	  {
	  	  fft_in[i] *= window[i];
 8001104:	f507 5361 	add.w	r3, r7, #14400	@ 0x3840
 8001108:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 800110c:	461a      	mov	r2, r3
 800110e:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001112:	f103 034c 	add.w	r3, r3, #76	@ 0x4c
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	009b      	lsls	r3, r3, #2
 800111a:	4413      	add	r3, r2
 800111c:	3b30      	subs	r3, #48	@ 0x30
 800111e:	ed93 7a00 	vldr	s14, [r3]
 8001122:	4a57      	ldr	r2, [pc, #348]	@ (8001280 <main+0x390>)
 8001124:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001128:	f103 034c 	add.w	r3, r3, #76	@ 0x4c
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	4413      	add	r3, r2
 8001132:	edd3 7a00 	vldr	s15, [r3]
 8001136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800113a:	f507 5361 	add.w	r3, r7, #14400	@ 0x3840
 800113e:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8001142:	461a      	mov	r2, r3
 8001144:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001148:	f103 034c 	add.w	r3, r3, #76	@ 0x4c
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	3b30      	subs	r3, #48	@ 0x30
 8001154:	edc3 7a00 	vstr	s15, [r3]
	  for (int i = 0; i < N; ++i)
 8001158:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 800115c:	f103 034c 	add.w	r3, r3, #76	@ 0x4c
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	3301      	adds	r3, #1
 8001164:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001168:	f102 024c 	add.w	r2, r2, #76	@ 0x4c
 800116c:	6013      	str	r3, [r2, #0]
 800116e:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001172:	f103 034c 	add.w	r3, r3, #76	@ 0x4c
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800117c:	dbc2      	blt.n	8001104 <main+0x214>
	  }
	  fft_transfer(fft_in, fft_out, fft_mag);
 800117e:	f507 52c3 	add.w	r2, r7, #6240	@ 0x1860
 8001182:	f102 0208 	add.w	r2, r2, #8
 8001186:	3a30      	subs	r2, #48	@ 0x30
 8001188:	f507 5121 	add.w	r1, r7, #10304	@ 0x2840
 800118c:	f101 0128 	add.w	r1, r1, #40	@ 0x28
 8001190:	3930      	subs	r1, #48	@ 0x30
 8001192:	f507 5361 	add.w	r3, r7, #14400	@ 0x3840
 8001196:	f103 0308 	add.w	r3, r3, #8
 800119a:	3b10      	subs	r3, #16
 800119c:	4618      	mov	r0, r3
 800119e:	f000 ff78 	bl	8002092 <fft_transfer>

	  for(int i = 2; i < 512; ++i)
 80011a2:	2302      	movs	r3, #2
 80011a4:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80011a8:	f102 0248 	add.w	r2, r2, #72	@ 0x48
 80011ac:	6013      	str	r3, [r2, #0]
 80011ae:	e04d      	b.n	800124c <main+0x35c>
	  {
		  if(fft_mag[i] < 5000)
 80011b0:	f507 53c3 	add.w	r3, r7, #6240	@ 0x1860
 80011b4:	f103 0308 	add.w	r3, r3, #8
 80011b8:	461a      	mov	r2, r3
 80011ba:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80011be:	f103 0348 	add.w	r3, r3, #72	@ 0x48
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	4413      	add	r3, r2
 80011c8:	3b30      	subs	r3, #48	@ 0x30
 80011ca:	edd3 7a00 	vldr	s15, [r3]
 80011ce:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001294 <main+0x3a4>
 80011d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011da:	d50d      	bpl.n	80011f8 <main+0x308>
			  deal_mag[i] = 0;
 80011dc:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 80011e0:	461a      	mov	r2, r3
 80011e2:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80011e6:	f103 0348 	add.w	r3, r3, #72	@ 0x48
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	4413      	add	r3, r2
 80011f0:	2200      	movs	r2, #0
 80011f2:	f843 2c30 	str.w	r2, [r3, #-48]
 80011f6:	e01e      	b.n	8001236 <main+0x346>
		  else
			  deal_mag[i] = fft_mag[i];
 80011f8:	f507 53c3 	add.w	r3, r7, #6240	@ 0x1860
 80011fc:	f103 0308 	add.w	r3, r3, #8
 8001200:	461a      	mov	r2, r3
 8001202:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001206:	f103 0348 	add.w	r3, r3, #72	@ 0x48
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	3b30      	subs	r3, #48	@ 0x30
 8001212:	edd3 7a00 	vldr	s15, [r3]
 8001216:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800121a:	ee17 1a90 	vmov	r1, s15
 800121e:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 8001222:	461a      	mov	r2, r3
 8001224:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001228:	f103 0348 	add.w	r3, r3, #72	@ 0x48
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	f843 1c30 	str.w	r1, [r3, #-48]
	  for(int i = 2; i < 512; ++i)
 8001236:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 800123a:	f103 0348 	add.w	r3, r3, #72	@ 0x48
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	3301      	adds	r3, #1
 8001242:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001246:	f102 0248 	add.w	r2, r2, #72	@ 0x48
 800124a:	6013      	str	r3, [r2, #0]
 800124c:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001250:	f103 0348 	add.w	r3, r3, #72	@ 0x48
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800125a:	dba9      	blt.n	80011b0 <main+0x2c0>
	  }
      k = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001262:	f102 0263 	add.w	r2, r2, #99	@ 0x63
 8001266:	7013      	strb	r3, [r2, #0]
	  for(int i = 2; i < 510; ++i)
 8001268:	2302      	movs	r3, #2
 800126a:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 800126e:	f102 0244 	add.w	r2, r2, #68	@ 0x44
 8001272:	6013      	str	r3, [r2, #0]
 8001274:	e097      	b.n	80013a6 <main+0x4b6>
 8001276:	bf00      	nop
 8001278:	3bc9422c 	.word	0x3bc9422c
 800127c:	3fe00000 	.word	0x3fe00000
 8001280:	20000cec 	.word	0x20000cec
 8001284:	200002fc 	.word	0x200002fc
 8001288:	000f4240 	.word	0x000f4240
 800128c:	20000084 	.word	0x20000084
 8001290:	200004e8 	.word	0x200004e8
 8001294:	459c4000 	.word	0x459c4000
	  {
		  if(deal_mag[i] > 0)
 8001298:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 800129c:	461a      	mov	r2, r3
 800129e:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80012a2:	f103 0344 	add.w	r3, r3, #68	@ 0x44
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	4413      	add	r3, r2
 80012ac:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d066      	beq.n	8001382 <main+0x492>
		  {
			  if(deal_mag[i] > deal_mag[i-1] && deal_mag[i] > deal_mag[i+1])
 80012b4:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 80012b8:	461a      	mov	r2, r3
 80012ba:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80012be:	f103 0344 	add.w	r3, r3, #68	@ 0x44
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	4413      	add	r3, r2
 80012c8:	f853 2c30 	ldr.w	r2, [r3, #-48]
 80012cc:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80012d0:	f103 0344 	add.w	r3, r3, #68	@ 0x44
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	f607 0168 	addw	r1, r7, #2152	@ 0x868
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	440b      	add	r3, r1
 80012e0:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d94c      	bls.n	8001382 <main+0x492>
 80012e8:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 80012ec:	461a      	mov	r2, r3
 80012ee:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80012f2:	f103 0344 	add.w	r3, r3, #68	@ 0x44
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	009b      	lsls	r3, r3, #2
 80012fa:	4413      	add	r3, r2
 80012fc:	f853 2c30 	ldr.w	r2, [r3, #-48]
 8001300:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001304:	f103 0344 	add.w	r3, r3, #68	@ 0x44
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	3301      	adds	r3, #1
 800130c:	f607 0168 	addw	r1, r7, #2152	@ 0x868
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	440b      	add	r3, r1
 8001314:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001318:	429a      	cmp	r2, r3
 800131a:	d932      	bls.n	8001382 <main+0x492>
			  {
				  big_mag[k] = deal_mag[i];
 800131c:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001320:	f103 0363 	add.w	r3, r3, #99	@ 0x63
 8001324:	7819      	ldrb	r1, [r3, #0]
 8001326:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 800132a:	461a      	mov	r2, r3
 800132c:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001330:	f103 0344 	add.w	r3, r3, #68	@ 0x44
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	4413      	add	r3, r2
 800133a:	f853 2c30 	ldr.w	r2, [r3, #-48]
 800133e:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 8001342:	4618      	mov	r0, r3
 8001344:	008b      	lsls	r3, r1, #2
 8001346:	4403      	add	r3, r0
 8001348:	f843 2c48 	str.w	r2, [r3, #-72]
				  index[k] = i;
 800134c:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001350:	f103 0363 	add.w	r3, r3, #99	@ 0x63
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	f607 0268 	addw	r2, r7, #2152	@ 0x868
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	4413      	add	r3, r2
 800135e:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001362:	f102 0244 	add.w	r2, r2, #68	@ 0x44
 8001366:	6812      	ldr	r2, [r2, #0]
 8001368:	f843 2c60 	str.w	r2, [r3, #-96]
				  k++;
 800136c:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001370:	f103 0363 	add.w	r3, r3, #99	@ 0x63
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	3301      	adds	r3, #1
 8001378:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 800137c:	f102 0263 	add.w	r2, r2, #99	@ 0x63
 8001380:	7013      	strb	r3, [r2, #0]
			  }
		  }
		  if(k == 6) break;
 8001382:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001386:	f103 0363 	add.w	r3, r3, #99	@ 0x63
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b06      	cmp	r3, #6
 800138e:	d014      	beq.n	80013ba <main+0x4ca>
	  for(int i = 2; i < 510; ++i)
 8001390:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001394:	f103 0344 	add.w	r3, r3, #68	@ 0x44
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	3301      	adds	r3, #1
 800139c:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80013a0:	f102 0244 	add.w	r2, r2, #68	@ 0x44
 80013a4:	6013      	str	r3, [r2, #0]
 80013a6:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80013aa:	f103 0344 	add.w	r3, r3, #68	@ 0x44
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80013b4:	f6ff af70 	blt.w	8001298 <main+0x3a8>
 80013b8:	e000      	b.n	80013bc <main+0x4cc>
		  if(k == 6) break;
 80013ba:	bf00      	nop
	  }
	  for(int i = 0;i < 6; ++i)
 80013bc:	2300      	movs	r3, #0
 80013be:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80013c2:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 80013c6:	6013      	str	r3, [r2, #0]
 80013c8:	e0a3      	b.n	8001512 <main+0x622>
	  {
		  if(big_mag[i] > sec)
 80013ca:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 80013ce:	461a      	mov	r2, r3
 80013d0:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80013d4:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ea:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80013ee:	f103 0358 	add.w	r3, r3, #88	@ 0x58
 80013f2:	ed93 7a00 	vldr	s14, [r3]
 80013f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fe:	d57d      	bpl.n	80014fc <main+0x60c>
		  {
			  if(big_mag[i] > max)
 8001400:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 8001404:	461a      	mov	r2, r3
 8001406:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 800140a:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4413      	add	r3, r2
 8001414:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001418:	ee07 3a90 	vmov	s15, r3
 800141c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001420:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001424:	f103 035c 	add.w	r3, r3, #92	@ 0x5c
 8001428:	ed93 7a00 	vldr	s14, [r3]
 800142c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001434:	d53b      	bpl.n	80014ae <main+0x5be>
			  {
				  sec = max;
 8001436:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 800143a:	f103 035c 	add.w	r3, r3, #92	@ 0x5c
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001444:	f102 0258 	add.w	r2, r2, #88	@ 0x58
 8001448:	6013      	str	r3, [r2, #0]
				  sec_num = max_num;
 800144a:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 800144e:	f103 0354 	add.w	r3, r3, #84	@ 0x54
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001458:	f102 0250 	add.w	r2, r2, #80	@ 0x50
 800145c:	6013      	str	r3, [r2, #0]
				  max = big_mag[i];
 800145e:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 8001462:	461a      	mov	r2, r3
 8001464:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001468:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	4413      	add	r3, r2
 8001472:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001476:	ee07 3a90 	vmov	s15, r3
 800147a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800147e:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001482:	f103 035c 	add.w	r3, r3, #92	@ 0x5c
 8001486:	edc3 7a00 	vstr	s15, [r3]
				  max_num = index[i];
 800148a:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 800148e:	461a      	mov	r2, r3
 8001490:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001494:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	f853 3c60 	ldr.w	r3, [r3, #-96]
 80014a2:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80014a6:	f102 0254 	add.w	r2, r2, #84	@ 0x54
 80014aa:	6013      	str	r3, [r2, #0]
 80014ac:	e026      	b.n	80014fc <main+0x60c>

			  }
			  else
			  {
				  sec = big_mag[i];
 80014ae:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 80014b2:	461a      	mov	r2, r3
 80014b4:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80014b8:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4413      	add	r3, r2
 80014c2:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80014c6:	ee07 3a90 	vmov	s15, r3
 80014ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ce:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80014d2:	f103 0358 	add.w	r3, r3, #88	@ 0x58
 80014d6:	edc3 7a00 	vstr	s15, [r3]
				  sec_num = index[i];
 80014da:	f607 0368 	addw	r3, r7, #2152	@ 0x868
 80014de:	461a      	mov	r2, r3
 80014e0:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80014e4:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4413      	add	r3, r2
 80014ee:	f853 3c60 	ldr.w	r3, [r3, #-96]
 80014f2:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80014f6:	f102 0250 	add.w	r2, r2, #80	@ 0x50
 80014fa:	6013      	str	r3, [r2, #0]
	  for(int i = 0;i < 6; ++i)
 80014fc:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001500:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3301      	adds	r3, #1
 8001508:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 800150c:	f102 0240 	add.w	r2, r2, #64	@ 0x40
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001516:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b05      	cmp	r3, #5
 800151e:	f77f af54 	ble.w	80013ca <main+0x4da>
			  }
		  }
	  }

	  max_num = ((max_num * 0.97656) / 5) * 5;
 8001522:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001526:	f103 0354 	add.w	r3, r3, #84	@ 0x54
 800152a:	6818      	ldr	r0, [r3, #0]
 800152c:	f7fe ffc6 	bl	80004bc <__aeabi_i2d>
 8001530:	a365      	add	r3, pc, #404	@ (adr r3, 80016c8 <main+0x7d8>)
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	f7ff f82b 	bl	8000590 <__aeabi_dmul>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f04f 0200 	mov.w	r2, #0
 8001546:	4b64      	ldr	r3, [pc, #400]	@ (80016d8 <main+0x7e8>)
 8001548:	f7ff f94c 	bl	80007e4 <__aeabi_ddiv>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4610      	mov	r0, r2
 8001552:	4619      	mov	r1, r3
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	4b5f      	ldr	r3, [pc, #380]	@ (80016d8 <main+0x7e8>)
 800155a:	f7ff f819 	bl	8000590 <__aeabi_dmul>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	f7ff fa25 	bl	80009b4 <__aeabi_d2iz>
 800156a:	4603      	mov	r3, r0
 800156c:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 8001570:	f102 0254 	add.w	r2, r2, #84	@ 0x54
 8001574:	6013      	str	r3, [r2, #0]
	  sec_num = ((sec_num * 0.97656) / 5) * 5;
 8001576:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 800157a:	f103 0350 	add.w	r3, r3, #80	@ 0x50
 800157e:	6818      	ldr	r0, [r3, #0]
 8001580:	f7fe ff9c 	bl	80004bc <__aeabi_i2d>
 8001584:	a350      	add	r3, pc, #320	@ (adr r3, 80016c8 <main+0x7d8>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7ff f801 	bl	8000590 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4610      	mov	r0, r2
 8001594:	4619      	mov	r1, r3
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	4b4f      	ldr	r3, [pc, #316]	@ (80016d8 <main+0x7e8>)
 800159c:	f7ff f922 	bl	80007e4 <__aeabi_ddiv>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	f04f 0200 	mov.w	r2, #0
 80015ac:	4b4a      	ldr	r3, [pc, #296]	@ (80016d8 <main+0x7e8>)
 80015ae:	f7fe ffef 	bl	8000590 <__aeabi_dmul>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	f7ff f9fb 	bl	80009b4 <__aeabi_d2iz>
 80015be:	4603      	mov	r3, r0
 80015c0:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80015c4:	f102 0250 	add.w	r2, r2, #80	@ 0x50
 80015c8:	6013      	str	r3, [r2, #0]
	  if(deal_mag[(int)(max_num * 3.076)] > 0 || deal_mag[(int)(max_num * 3.076) + 1] > 0) triang_1 = 1;
 80015ca:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 80015ce:	f103 0354 	add.w	r3, r3, #84	@ 0x54
 80015d2:	6818      	ldr	r0, [r3, #0]
 80015d4:	f7fe ff72 	bl	80004bc <__aeabi_i2d>
 80015d8:	a33d      	add	r3, pc, #244	@ (adr r3, 80016d0 <main+0x7e0>)
 80015da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015de:	f7fe ffd7 	bl	8000590 <__aeabi_dmul>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	f7ff f9e3 	bl	80009b4 <__aeabi_d2iz>
 80015ee:	4603      	mov	r3, r0
 80015f0:	f607 0268 	addw	r2, r7, #2152	@ 0x868
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d11b      	bne.n	8001638 <main+0x748>
 8001600:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001604:	f103 0354 	add.w	r3, r3, #84	@ 0x54
 8001608:	6818      	ldr	r0, [r3, #0]
 800160a:	f7fe ff57 	bl	80004bc <__aeabi_i2d>
 800160e:	a330      	add	r3, pc, #192	@ (adr r3, 80016d0 <main+0x7e0>)
 8001610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001614:	f7fe ffbc 	bl	8000590 <__aeabi_dmul>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4610      	mov	r0, r2
 800161e:	4619      	mov	r1, r3
 8001620:	f7ff f9c8 	bl	80009b4 <__aeabi_d2iz>
 8001624:	4603      	mov	r3, r0
 8001626:	3301      	adds	r3, #1
 8001628:	f607 0268 	addw	r2, r7, #2152	@ 0x868
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d005      	beq.n	8001644 <main+0x754>
 8001638:	2301      	movs	r3, #1
 800163a:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 800163e:	f102 023c 	add.w	r2, r2, #60	@ 0x3c
 8001642:	6013      	str	r3, [r2, #0]
	  if(deal_mag[(int)(sec_num * 3.076)] > 0 || deal_mag[(int)(sec_num * 3.076) + 1] > 0) triang_2 = 1;
 8001644:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 8001648:	f103 0350 	add.w	r3, r3, #80	@ 0x50
 800164c:	6818      	ldr	r0, [r3, #0]
 800164e:	f7fe ff35 	bl	80004bc <__aeabi_i2d>
 8001652:	a31f      	add	r3, pc, #124	@ (adr r3, 80016d0 <main+0x7e0>)
 8001654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001658:	f7fe ff9a 	bl	8000590 <__aeabi_dmul>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4610      	mov	r0, r2
 8001662:	4619      	mov	r1, r3
 8001664:	f7ff f9a6 	bl	80009b4 <__aeabi_d2iz>
 8001668:	4603      	mov	r3, r0
 800166a:	f607 0268 	addw	r2, r7, #2152	@ 0x868
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d11c      	bne.n	80016b4 <main+0x7c4>
 800167a:	f507 4390 	add.w	r3, r7, #18432	@ 0x4800
 800167e:	f103 0350 	add.w	r3, r3, #80	@ 0x50
 8001682:	6818      	ldr	r0, [r3, #0]
 8001684:	f7fe ff1a 	bl	80004bc <__aeabi_i2d>
 8001688:	a311      	add	r3, pc, #68	@ (adr r3, 80016d0 <main+0x7e0>)
 800168a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168e:	f7fe ff7f 	bl	8000590 <__aeabi_dmul>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	4610      	mov	r0, r2
 8001698:	4619      	mov	r1, r3
 800169a:	f7ff f98b 	bl	80009b4 <__aeabi_d2iz>
 800169e:	4603      	mov	r3, r0
 80016a0:	3301      	adds	r3, #1
 80016a2:	f607 0268 	addw	r2, r7, #2152	@ 0x868
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f43f ad00 	beq.w	80010b4 <main+0x1c4>
 80016b4:	2301      	movs	r3, #1
 80016b6:	f507 4290 	add.w	r2, r7, #18432	@ 0x4800
 80016ba:	f102 0238 	add.w	r2, r2, #56	@ 0x38
 80016be:	6013      	str	r3, [r2, #0]
  {
 80016c0:	e4f8      	b.n	80010b4 <main+0x1c4>
 80016c2:	bf00      	nop
 80016c4:	f3af 8000 	nop.w
 80016c8:	c1d29dc7 	.word	0xc1d29dc7
 80016cc:	3fef3ffa 	.word	0x3fef3ffa
 80016d0:	e353f7cf 	.word	0xe353f7cf
 80016d4:	40089ba5 	.word	0x40089ba5
 80016d8:	40140000 	.word	0x40140000

080016dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b094      	sub	sp, #80	@ 0x50
 80016e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016e2:	f107 0318 	add.w	r3, r7, #24
 80016e6:	2238      	movs	r2, #56	@ 0x38
 80016e8:	2100      	movs	r1, #0
 80016ea:	4618      	mov	r0, r3
 80016ec:	f00a fade 	bl	800bcac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016f0:	1d3b      	adds	r3, r7, #4
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016fe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001702:	f005 f97f 	bl	8006a04 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001706:	2301      	movs	r3, #1
 8001708:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800170a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800170e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001710:	2302      	movs	r3, #2
 8001712:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001714:	2303      	movs	r3, #3
 8001716:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV5;
 8001718:	2305      	movs	r3, #5
 800171a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 60;
 800171c:	233c      	movs	r3, #60	@ 0x3c
 800171e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8001720:	2305      	movs	r3, #5
 8001722:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001724:	2302      	movs	r3, #2
 8001726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001728:	2302      	movs	r3, #2
 800172a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800172c:	f107 0318 	add.w	r3, r7, #24
 8001730:	4618      	mov	r0, r3
 8001732:	f005 fa1b 	bl	8006b6c <HAL_RCC_OscConfig>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800173c:	f000 fc0c 	bl	8001f58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001740:	230f      	movs	r3, #15
 8001742:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001744:	2303      	movs	r3, #3
 8001746:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800174c:	2300      	movs	r3, #0
 800174e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001750:	2300      	movs	r3, #0
 8001752:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	2104      	movs	r1, #4
 8001758:	4618      	mov	r0, r3
 800175a:	f005 fd19 	bl	8007190 <HAL_RCC_ClockConfig>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001764:	f000 fbf8 	bl	8001f58 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO_PG10, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001768:	2200      	movs	r2, #0
 800176a:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 800176e:	4803      	ldr	r0, [pc, #12]	@ (800177c <SystemClock_Config+0xa0>)
 8001770:	f005 fe4a 	bl	8007408 <HAL_RCC_MCOConfig>
}
 8001774:	bf00      	nop
 8001776:	3750      	adds	r7, #80	@ 0x50
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	00060400 	.word	0x00060400

08001780 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08c      	sub	sp, #48	@ 0x30
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001786:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	2220      	movs	r2, #32
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f00a fa87 	bl	800bcac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800179e:	4b32      	ldr	r3, [pc, #200]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017a0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80017a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80017a6:	4b30      	ldr	r3, [pc, #192]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80017b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017be:	4b2a      	ldr	r3, [pc, #168]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017c4:	4b28      	ldr	r3, [pc, #160]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017c6:	2204      	movs	r2, #4
 80017c8:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80017ca:	4b27      	ldr	r3, [pc, #156]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017d0:	4b25      	ldr	r3, [pc, #148]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80017d6:	4b24      	ldr	r3, [pc, #144]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017d8:	2201      	movs	r2, #1
 80017da:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017dc:	4b22      	ldr	r3, [pc, #136]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 80017e4:	4b20      	ldr	r3, [pc, #128]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017e6:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 80017ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80017ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80017fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001868 <MX_ADC1_Init+0xe8>)
 80017fe:	2200      	movs	r2, #0
 8001800:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001802:	4b19      	ldr	r3, [pc, #100]	@ (8001868 <MX_ADC1_Init+0xe8>)
 8001804:	2200      	movs	r2, #0
 8001806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800180a:	4817      	ldr	r0, [pc, #92]	@ (8001868 <MX_ADC1_Init+0xe8>)
 800180c:	f002 f868 	bl	80038e0 <HAL_ADC_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8001816:	f000 fb9f 	bl	8001f58 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800181a:	2300      	movs	r3, #0
 800181c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800181e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001822:	4619      	mov	r1, r3
 8001824:	4810      	ldr	r0, [pc, #64]	@ (8001868 <MX_ADC1_Init+0xe8>)
 8001826:	f003 fa0d 	bl	8004c44 <HAL_ADCEx_MultiModeConfigChannel>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001830:	f000 fb92 	bl	8001f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001834:	4b0d      	ldr	r3, [pc, #52]	@ (800186c <MX_ADC1_Init+0xec>)
 8001836:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001838:	2306      	movs	r3, #6
 800183a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001840:	237f      	movs	r3, #127	@ 0x7f
 8001842:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001844:	2304      	movs	r3, #4
 8001846:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800184c:	1d3b      	adds	r3, r7, #4
 800184e:	4619      	mov	r1, r3
 8001850:	4805      	ldr	r0, [pc, #20]	@ (8001868 <MX_ADC1_Init+0xe8>)
 8001852:	f002 fb4b 	bl	8003eec <HAL_ADC_ConfigChannel>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 800185c:	f000 fb7c 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001860:	bf00      	nop
 8001862:	3730      	adds	r7, #48	@ 0x30
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000084 	.word	0x20000084
 800186c:	04300002 	.word	0x04300002

08001870 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <MX_COMP3_Init+0x44>)
 8001876:	4a10      	ldr	r2, [pc, #64]	@ (80018b8 <MX_COMP3_Init+0x48>)
 8001878:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <MX_COMP3_Init+0x44>)
 800187c:	2200      	movs	r2, #0
 800187e:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8001880:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <MX_COMP3_Init+0x44>)
 8001882:	2250      	movs	r2, #80	@ 0x50
 8001884:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8001886:	4b0b      	ldr	r3, [pc, #44]	@ (80018b4 <MX_COMP3_Init+0x44>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_70MV;
 800188c:	4b09      	ldr	r3, [pc, #36]	@ (80018b4 <MX_COMP3_Init+0x44>)
 800188e:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8001892:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001894:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <MX_COMP3_Init+0x44>)
 8001896:	2200      	movs	r2, #0
 8001898:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800189a:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <MX_COMP3_Init+0x44>)
 800189c:	2200      	movs	r2, #0
 800189e:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 80018a0:	4804      	ldr	r0, [pc, #16]	@ (80018b4 <MX_COMP3_Init+0x44>)
 80018a2:	f003 fc27 	bl	80050f4 <HAL_COMP_Init>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_COMP3_Init+0x40>
  {
    Error_Handler();
 80018ac:	f000 fb54 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 80018b0:	bf00      	nop
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000150 	.word	0x20000150
 80018b8:	40010208 	.word	0x40010208

080018bc <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80018c0:	4b12      	ldr	r3, [pc, #72]	@ (800190c <MX_CRC_Init+0x50>)
 80018c2:	4a13      	ldr	r2, [pc, #76]	@ (8001910 <MX_CRC_Init+0x54>)
 80018c4:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 80018c6:	4b11      	ldr	r3, [pc, #68]	@ (800190c <MX_CRC_Init+0x50>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 80018cc:	4b0f      	ldr	r3, [pc, #60]	@ (800190c <MX_CRC_Init+0x50>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 4129;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <MX_CRC_Init+0x50>)
 80018d4:	f241 0221 	movw	r2, #4129	@ 0x1021
 80018d8:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
 80018da:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <MX_CRC_Init+0x50>)
 80018dc:	2208      	movs	r2, #8
 80018de:	60da      	str	r2, [r3, #12]
  hcrc.Init.InitValue = 0;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <MX_CRC_Init+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <MX_CRC_Init+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80018ec:	4b07      	ldr	r3, [pc, #28]	@ (800190c <MX_CRC_Init+0x50>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <MX_CRC_Init+0x50>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80018f8:	4804      	ldr	r0, [pc, #16]	@ (800190c <MX_CRC_Init+0x50>)
 80018fa:	f003 fea5 	bl	8005648 <HAL_CRC_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_CRC_Init+0x4c>
  {
    Error_Handler();
 8001904:	f000 fb28 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000174 	.word	0x20000174
 8001910:	40023000 	.word	0x40023000

08001914 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b08c      	sub	sp, #48	@ 0x30
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800191a:	463b      	mov	r3, r7
 800191c:	2230      	movs	r2, #48	@ 0x30
 800191e:	2100      	movs	r1, #0
 8001920:	4618      	mov	r0, r3
 8001922:	f00a f9c3 	bl	800bcac <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001926:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <MX_DAC1_Init+0x6c>)
 8001928:	4a16      	ldr	r2, [pc, #88]	@ (8001984 <MX_DAC1_Init+0x70>)
 800192a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800192c:	4814      	ldr	r0, [pc, #80]	@ (8001980 <MX_DAC1_Init+0x6c>)
 800192e:	f004 f891 	bl	8005a54 <HAL_DAC_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001938:	f000 fb0e 	bl	8001f58 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800193c:	2302      	movs	r3, #2
 800193e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001940:	2300      	movs	r3, #0
 8001942:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001948:	2300      	movs	r3, #0
 800194a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001954:	2302      	movs	r3, #2
 8001956:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001958:	2302      	movs	r3, #2
 800195a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800195c:	2300      	movs	r3, #0
 800195e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001960:	463b      	mov	r3, r7
 8001962:	2200      	movs	r2, #0
 8001964:	4619      	mov	r1, r3
 8001966:	4806      	ldr	r0, [pc, #24]	@ (8001980 <MX_DAC1_Init+0x6c>)
 8001968:	f004 f896 	bl	8005a98 <HAL_DAC_ConfigChannel>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001972:	f000 faf1 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001976:	bf00      	nop
 8001978:	3730      	adds	r7, #48	@ 0x30
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000198 	.word	0x20000198
 8001984:	50000800 	.word	0x50000800

08001988 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800198c:	4b1b      	ldr	r3, [pc, #108]	@ (80019fc <MX_I2C1_Init+0x74>)
 800198e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a00 <MX_I2C1_Init+0x78>)
 8001990:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10E32879;
 8001992:	4b1a      	ldr	r3, [pc, #104]	@ (80019fc <MX_I2C1_Init+0x74>)
 8001994:	4a1b      	ldr	r2, [pc, #108]	@ (8001a04 <MX_I2C1_Init+0x7c>)
 8001996:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001998:	4b18      	ldr	r3, [pc, #96]	@ (80019fc <MX_I2C1_Init+0x74>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800199e:	4b17      	ldr	r3, [pc, #92]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019a4:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019aa:	4b14      	ldr	r3, [pc, #80]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019b0:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b6:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019be:	2200      	movs	r2, #0
 80019c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c2:	480e      	ldr	r0, [pc, #56]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019c4:	f004 feec 	bl	80067a0 <HAL_I2C_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80019ce:	f000 fac3 	bl	8001f58 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019d2:	2100      	movs	r1, #0
 80019d4:	4809      	ldr	r0, [pc, #36]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019d6:	f004 ff7e 	bl	80068d6 <HAL_I2CEx_ConfigAnalogFilter>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80019e0:	f000 faba 	bl	8001f58 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80019e4:	2100      	movs	r1, #0
 80019e6:	4805      	ldr	r0, [pc, #20]	@ (80019fc <MX_I2C1_Init+0x74>)
 80019e8:	f004 ffc0 	bl	800696c <HAL_I2CEx_ConfigDigitalFilter>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019f2:	f000 fab1 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	200001ac 	.word	0x200001ac
 8001a00:	40005400 	.word	0x40005400
 8001a04:	10e32879 	.word	0x10e32879

08001a08 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a80 <MX_SPI3_Init+0x78>)
 8001a10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a12:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a20:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a22:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a26:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a28:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a3a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a3e:	2218      	movs	r2, #24
 8001a40:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a48:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001a54:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a56:	2207      	movs	r2, #7
 8001a58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a5a:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a62:	2208      	movs	r2, #8
 8001a64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a66:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a68:	f006 f842 	bl	8007af0 <HAL_SPI_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001a72:	f000 fa71 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000200 	.word	0x20000200
 8001a80:	40003c00 	.word	0x40003c00

08001a84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08c      	sub	sp, #48	@ 0x30
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a8a:	f107 0320 	add.w	r3, r7, #32
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	605a      	str	r2, [r3, #4]
 8001a94:	609a      	str	r2, [r3, #8]
 8001a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	609a      	str	r2, [r3, #8]
 8001aae:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ab0:	4b30      	ldr	r3, [pc, #192]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001ab2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ab6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001ab8:	4b2e      	ldr	r3, [pc, #184]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001abe:	4b2d      	ldr	r3, [pc, #180]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001ac6:	f04f 32ff 	mov.w	r2, #4294967295
 8001aca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001acc:	4b29      	ldr	r3, [pc, #164]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad2:	4b28      	ldr	r3, [pc, #160]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ad8:	4826      	ldr	r0, [pc, #152]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001ada:	f006 fb8d 	bl	80081f8 <HAL_TIM_Base_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001ae4:	f000 fa38 	bl	8001f58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aec:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aee:	f107 0320 	add.w	r3, r7, #32
 8001af2:	4619      	mov	r1, r3
 8001af4:	481f      	ldr	r0, [pc, #124]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001af6:	f006 fd6b 	bl	80085d0 <HAL_TIM_ConfigClockSource>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001b00:	f000 fa2a 	bl	8001f58 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b04:	481b      	ldr	r0, [pc, #108]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001b06:	f006 fc66 	bl	80083d6 <HAL_TIM_IC_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001b10:	f000 fa22 	bl	8001f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	4619      	mov	r1, r3
 8001b22:	4814      	ldr	r0, [pc, #80]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001b24:	f007 f8e4 	bl	8008cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8001b2e:	f000 fa13 	bl	8001f58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b32:	2300      	movs	r3, #0
 8001b34:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b36:	2301      	movs	r3, #1
 8001b38:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b42:	1d3b      	adds	r3, r7, #4
 8001b44:	2200      	movs	r2, #0
 8001b46:	4619      	mov	r1, r3
 8001b48:	480a      	ldr	r0, [pc, #40]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001b4a:	f006 fca5 	bl	8008498 <HAL_TIM_IC_ConfigChannel>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8001b54:	f000 fa00 	bl	8001f58 <Error_Handler>
  }
  if (HAL_TIMEx_TISelection(&htim2, TIM_TIM2_TI1_COMP3, TIM_CHANNEL_1) != HAL_OK)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2103      	movs	r1, #3
 8001b5c:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <MX_TIM2_Init+0xf0>)
 8001b5e:	f007 f95d 	bl	8008e1c <HAL_TIMEx_TISelection>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8001b68:	f000 f9f6 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b6c:	bf00      	nop
 8001b6e:	3730      	adds	r7, #48	@ 0x30
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20000264 	.word	0x20000264

08001b78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b088      	sub	sp, #32
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b7e:	f107 0310 	add.w	r3, r7, #16
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b96:	4b1d      	ldr	r3, [pc, #116]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001b98:	4a1d      	ldr	r2, [pc, #116]	@ (8001c10 <MX_TIM3_Init+0x98>)
 8001b9a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ba8:	4b18      	ldr	r3, [pc, #96]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001baa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bb0:	4b16      	ldr	r3, [pc, #88]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb6:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001bbc:	4813      	ldr	r0, [pc, #76]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bbe:	f006 fb1b 	bl	80081f8 <HAL_TIM_Base_Init>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001bc8:	f000 f9c6 	bl	8001f58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bd0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001bd2:	f107 0310 	add.w	r3, r7, #16
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	480c      	ldr	r0, [pc, #48]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bda:	f006 fcf9 	bl	80085d0 <HAL_TIM_ConfigClockSource>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001be4:	f000 f9b8 	bl	8001f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be8:	2300      	movs	r3, #0
 8001bea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4805      	ldr	r0, [pc, #20]	@ (8001c0c <MX_TIM3_Init+0x94>)
 8001bf6:	f007 f87b 	bl	8008cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001c00:	f000 f9aa 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c04:	bf00      	nop
 8001c06:	3720      	adds	r7, #32
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	200002b0 	.word	0x200002b0
 8001c10:	40000400 	.word	0x40000400

08001c14 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c24:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <MX_TIM6_Init+0x64>)
 8001c26:	4a15      	ldr	r2, [pc, #84]	@ (8001c7c <MX_TIM6_Init+0x68>)
 8001c28:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001c2a:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <MX_TIM6_Init+0x64>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <MX_TIM6_Init+0x64>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 149;
 8001c36:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <MX_TIM6_Init+0x64>)
 8001c38:	2295      	movs	r2, #149	@ 0x95
 8001c3a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c78 <MX_TIM6_Init+0x64>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c42:	480d      	ldr	r0, [pc, #52]	@ (8001c78 <MX_TIM6_Init+0x64>)
 8001c44:	f006 fad8 	bl	80081f8 <HAL_TIM_Base_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001c4e:	f000 f983 	bl	8001f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c52:	2320      	movs	r3, #32
 8001c54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c5a:	1d3b      	adds	r3, r7, #4
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4806      	ldr	r0, [pc, #24]	@ (8001c78 <MX_TIM6_Init+0x64>)
 8001c60:	f007 f846 	bl	8008cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001c6a:	f000 f975 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c6e:	bf00      	nop
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200002fc 	.word	0x200002fc
 8001c7c:	40001000 	.word	0x40001000

08001c80 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c86:	1d3b      	adds	r3, r7, #4
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001c90:	4b14      	ldr	r3, [pc, #80]	@ (8001ce4 <MX_TIM7_Init+0x64>)
 8001c92:	4a15      	ldr	r2, [pc, #84]	@ (8001ce8 <MX_TIM7_Init+0x68>)
 8001c94:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8001c96:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <MX_TIM7_Init+0x64>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <MX_TIM7_Init+0x64>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8001ca2:	4b10      	ldr	r3, [pc, #64]	@ (8001ce4 <MX_TIM7_Init+0x64>)
 8001ca4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ca8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001caa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce4 <MX_TIM7_Init+0x64>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001cb0:	480c      	ldr	r0, [pc, #48]	@ (8001ce4 <MX_TIM7_Init+0x64>)
 8001cb2:	f006 faa1 	bl	80081f8 <HAL_TIM_Base_Init>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001cbc:	f000 f94c 	bl	8001f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001cc8:	1d3b      	adds	r3, r7, #4
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4805      	ldr	r0, [pc, #20]	@ (8001ce4 <MX_TIM7_Init+0x64>)
 8001cce:	f007 f80f 	bl	8008cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001cd8:	f000 f93e 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001cdc:	bf00      	nop
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000348 	.word	0x20000348
 8001ce8:	40001400 	.word	0x40001400

08001cec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cf0:	4b22      	ldr	r3, [pc, #136]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001cf2:	4a23      	ldr	r2, [pc, #140]	@ (8001d80 <MX_USART2_UART_Init+0x94>)
 8001cf4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cf6:	4b21      	ldr	r3, [pc, #132]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001cf8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cfc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d04:	4b1d      	ldr	r3, [pc, #116]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d10:	4b1a      	ldr	r3, [pc, #104]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d12:	220c      	movs	r2, #12
 8001d14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d16:	4b19      	ldr	r3, [pc, #100]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d1c:	4b17      	ldr	r3, [pc, #92]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d22:	4b16      	ldr	r3, [pc, #88]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d28:	4b14      	ldr	r3, [pc, #80]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d2e:	4b13      	ldr	r3, [pc, #76]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d34:	4811      	ldr	r0, [pc, #68]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d36:	f007 f8ff 	bl	8008f38 <HAL_UART_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001d40:	f000 f90a 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d44:	2100      	movs	r1, #0
 8001d46:	480d      	ldr	r0, [pc, #52]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d48:	f008 fc40 	bl	800a5cc <HAL_UARTEx_SetTxFifoThreshold>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001d52:	f000 f901 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d56:	2100      	movs	r1, #0
 8001d58:	4808      	ldr	r0, [pc, #32]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d5a:	f008 fc75 	bl	800a648 <HAL_UARTEx_SetRxFifoThreshold>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001d64:	f000 f8f8 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001d68:	4804      	ldr	r0, [pc, #16]	@ (8001d7c <MX_USART2_UART_Init+0x90>)
 8001d6a:	f008 fbf6 	bl	800a55a <HAL_UARTEx_DisableFifoMode>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001d74:	f000 f8f0 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	200003f4 	.word	0x200003f4
 8001d80:	40004400 	.word	0x40004400

08001d84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001d8a:	4b20      	ldr	r3, [pc, #128]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001d90:	f043 0304 	orr.w	r3, r3, #4
 8001d94:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d96:	4b1d      	ldr	r3, [pc, #116]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d9a:	f003 0304 	and.w	r3, r3, #4
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001da2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001da6:	4a19      	ldr	r2, [pc, #100]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dae:	4b17      	ldr	r3, [pc, #92]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dba:	4b14      	ldr	r3, [pc, #80]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001dbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbe:	4a13      	ldr	r2, [pc, #76]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dc6:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <MX_DMA_Init+0x88>)
 8001dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	200b      	movs	r0, #11
 8001dd8:	f003 fc01 	bl	80055de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ddc:	200b      	movs	r0, #11
 8001dde:	f003 fc18 	bl	8005612 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001de2:	2200      	movs	r2, #0
 8001de4:	2100      	movs	r1, #0
 8001de6:	200c      	movs	r0, #12
 8001de8:	f003 fbf9 	bl	80055de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001dec:	200c      	movs	r0, #12
 8001dee:	f003 fc10 	bl	8005612 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel8_IRQn, 0, 0);
 8001df2:	2200      	movs	r2, #0
 8001df4:	2100      	movs	r1, #0
 8001df6:	2063      	movs	r0, #99	@ 0x63
 8001df8:	f003 fbf1 	bl	80055de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel8_IRQn);
 8001dfc:	2063      	movs	r0, #99	@ 0x63
 8001dfe:	f003 fc08 	bl	8005612 <HAL_NVIC_EnableIRQ>

}
 8001e02:	bf00      	nop
 8001e04:	3710      	adds	r7, #16
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40021000 	.word	0x40021000

08001e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	@ 0x28
 8001e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e16:	f107 0314 	add.w	r3, r7, #20
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]
 8001e22:	60da      	str	r2, [r3, #12]
 8001e24:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e26:	4b48      	ldr	r3, [pc, #288]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	4a47      	ldr	r2, [pc, #284]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e2c:	f043 0320 	orr.w	r3, r3, #32
 8001e30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e32:	4b45      	ldr	r3, [pc, #276]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e36:	f003 0320 	and.w	r3, r3, #32
 8001e3a:	613b      	str	r3, [r7, #16]
 8001e3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001e3e:	4b42      	ldr	r3, [pc, #264]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e42:	4a41      	ldr	r2, [pc, #260]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e56:	4b3c      	ldr	r3, [pc, #240]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e5c:	f043 0304 	orr.w	r3, r3, #4
 8001e60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e62:	4b39      	ldr	r3, [pc, #228]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e66:	f003 0304 	and.w	r3, r3, #4
 8001e6a:	60bb      	str	r3, [r7, #8]
 8001e6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6e:	4b36      	ldr	r3, [pc, #216]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	4a35      	ldr	r2, [pc, #212]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7a:	4b33      	ldr	r3, [pc, #204]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	607b      	str	r3, [r7, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e86:	4b30      	ldr	r3, [pc, #192]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8a:	4a2f      	ldr	r2, [pc, #188]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e8c:	f043 0302 	orr.w	r3, r3, #2
 8001e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e92:	4b2d      	ldr	r3, [pc, #180]	@ (8001f48 <MX_GPIO_Init+0x138>)
 8001e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(con_GPIO_Port, con_Pin, GPIO_PIN_RESET);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	482a      	ldr	r0, [pc, #168]	@ (8001f4c <MX_GPIO_Init+0x13c>)
 8001ea4:	f004 fc64 	bl	8006770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001eae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eb2:	f004 fc5d 	bl	8006770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SIPO_CS_Pin|XDAC_CS_Pin, GPIO_PIN_RESET);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001ebc:	4824      	ldr	r0, [pc, #144]	@ (8001f50 <MX_GPIO_Init+0x140>)
 8001ebe:	f004 fc57 	bl	8006770 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ec2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ec6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	4619      	mov	r1, r3
 8001ede:	481d      	ldr	r0, [pc, #116]	@ (8001f54 <MX_GPIO_Init+0x144>)
 8001ee0:	f004 fac4 	bl	800646c <HAL_GPIO_Init>

  /*Configure GPIO pin : con_Pin */
  GPIO_InitStruct.Pin = con_Pin;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(con_GPIO_Port, &GPIO_InitStruct);
 8001ef4:	f107 0314 	add.w	r3, r7, #20
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4814      	ldr	r0, [pc, #80]	@ (8001f4c <MX_GPIO_Init+0x13c>)
 8001efc:	f004 fab6 	bl	800646c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f06:	2301      	movs	r3, #1
 8001f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f12:	f107 0314 	add.w	r3, r7, #20
 8001f16:	4619      	mov	r1, r3
 8001f18:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f1c:	f004 faa6 	bl	800646c <HAL_GPIO_Init>

  /*Configure GPIO pins : SIPO_CS_Pin XDAC_CS_Pin */
  GPIO_InitStruct.Pin = SIPO_CS_Pin|XDAC_CS_Pin;
 8001f20:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f26:	2301      	movs	r3, #1
 8001f28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	f107 0314 	add.w	r3, r7, #20
 8001f36:	4619      	mov	r1, r3
 8001f38:	4805      	ldr	r0, [pc, #20]	@ (8001f50 <MX_GPIO_Init+0x140>)
 8001f3a:	f004 fa97 	bl	800646c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f3e:	bf00      	nop
 8001f40:	3728      	adds	r7, #40	@ 0x28
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	48000800 	.word	0x48000800
 8001f50:	48000400 	.word	0x48000400
 8001f54:	48001800 	.word	0x48001800

08001f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f5c:	b672      	cpsid	i
}
 8001f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <Error_Handler+0x8>

08001f64 <make_8to16>:
volatile uint32_t yichu_counter = 0;
uint32_t sys_clock = 150e6;
#define N 1024

uint16_t *make_8to16(uint8_t *buffer, size_t size , uint16_t *new_buffer)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b087      	sub	sp, #28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
	int i = 0;
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
	if (size % 2 != 0)
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d01b      	beq.n	8001fb6 <make_8to16+0x52>
		return 0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	e01f      	b.n	8001fc2 <make_8to16+0x5e>
	//uint16_t buffer_16[size / 2];
	while (i < size / 2)
	{
		new_buffer[i] = buffer[2*i] | buffer[2 * i + 1] << 8;
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	461a      	mov	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	b21a      	sxth	r2, r3
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	3301      	adds	r3, #1
 8001f96:	68f9      	ldr	r1, [r7, #12]
 8001f98:	440b      	add	r3, r1
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	021b      	lsls	r3, r3, #8
 8001f9e:	b21b      	sxth	r3, r3
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	b219      	sxth	r1, r3
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	4413      	add	r3, r2
 8001fac:	b28a      	uxth	r2, r1
 8001fae:	801a      	strh	r2, [r3, #0]
		++i;
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	617b      	str	r3, [r7, #20]
	while (i < size / 2)
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	085a      	lsrs	r2, r3, #1
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d8e0      	bhi.n	8001f82 <make_8to16+0x1e>
	}
	return new_buffer;
 8001fc0:	687b      	ldr	r3, [r7, #4]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	371c      	adds	r7, #28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
	...

08001fd0 <samp>:
	uint16_t ampl = max - min;
	return ampl;
}

void samp(uint8_t *buffer, size_t size, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
 8001fdc:	603b      	str	r3, [r7, #0]
	HAL_TIM_Base_Start(htim);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f006 f962 	bl	80082a8 <HAL_TIM_Base_Start>
	HAL_ADC_Start_DMA(hadc, (uint32_t *)buffer, size);
 8001fe4:	68ba      	ldr	r2, [r7, #8]
 8001fe6:	68f9      	ldr	r1, [r7, #12]
 8001fe8:	6838      	ldr	r0, [r7, #0]
 8001fea:	f001 fe35 	bl	8003c58 <HAL_ADC_Start_DMA>
    adc_ongoing = 1;
 8001fee:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <samp+0x38>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]
    while (1)
    {
    	if (adc_ongoing == 0)
 8001ff4:	4b04      	ldr	r3, [pc, #16]	@ (8002008 <samp+0x38>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d000      	beq.n	8001ffe <samp+0x2e>
 8001ffc:	e7fa      	b.n	8001ff4 <samp+0x24>
    		break;
 8001ffe:	bf00      	nop
    }
    return;
 8002000:	bf00      	nop
}
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20001cec 	.word	0x20001cec

0800200c <set_sm_freq>:

void set_sm_freq(uint32_t freq, TIM_HandleTypeDef *htim)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
	uint32_t set = sys_clock / freq - 1;
 8002016:	4b0b      	ldr	r3, [pc, #44]	@ (8002044 <set_sm_freq+0x38>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002020:	3b01      	subs	r3, #1
 8002022:	60fb      	str	r3, [r7, #12]
	if (set <38)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2b25      	cmp	r3, #37	@ 0x25
 8002028:	d801      	bhi.n	800202e <set_sm_freq+0x22>
		set = 38;
 800202a:	2326      	movs	r3, #38	@ 0x26
 800202c:	60fb      	str	r3, [r7, #12]
	htim->Instance->ARR = set;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002036:	bf00      	nop
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	20000000 	.word	0x20000000

08002048 <int_to_float>:
	uint32_t a = freq ;
	return a*1e3/4;
}

void int_to_float(uint16_t* buffer, float* fft_in)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
	for(int i = 0;i != N;i++){
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	e011      	b.n	800207c <int_to_float+0x34>
		fft_in[i] = buffer[i];
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	4413      	add	r3, r2
 8002060:	8819      	ldrh	r1, [r3, #0]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	4413      	add	r3, r2
 800206a:	ee07 1a90 	vmov	s15, r1
 800206e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002072:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0;i != N;i++){
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	3301      	adds	r3, #1
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002082:	d1e9      	bne.n	8002058 <int_to_float+0x10>
	}
}
 8002084:	bf00      	nop
 8002086:	bf00      	nop
 8002088:	3714      	adds	r7, #20
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <fft_transfer>:
void fft_transfer(float* fft_in, float* fft_out, float* fft_mag)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b08a      	sub	sp, #40	@ 0x28
 8002096:	af00      	add	r7, sp, #0
 8002098:	60f8      	str	r0, [r7, #12]
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	607a      	str	r2, [r7, #4]
	//float fft_in[N];
	//float fft_out[N];
	//float fft_mag[N];
	arm_rfft_fast_instance_f32 S;
	arm_rfft_1024_fast_init_f32(&S);
 800209e:	f107 0310 	add.w	r3, r7, #16
 80020a2:	4618      	mov	r0, r3
 80020a4:	f008 fbb0 	bl	800a808 <arm_rfft_1024_fast_init_f32>
	arm_rfft_fast_f32(&S, fft_in, fft_out, 0);
 80020a8:	f107 0010 	add.w	r0, r7, #16
 80020ac:	2300      	movs	r3, #0
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	68f9      	ldr	r1, [r7, #12]
 80020b2:	f008 fc77 	bl	800a9a4 <arm_rfft_fast_f32>
	arm_cmplx_mag_f32(fft_out, fft_mag, N);
 80020b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ba:	6879      	ldr	r1, [r7, #4]
 80020bc:	68b8      	ldr	r0, [r7, #8]
 80020be:	f009 f84f 	bl	800b160 <arm_cmplx_mag_f32>
}
 80020c2:	bf00      	nop
 80020c4:	3728      	adds	r7, #40	@ 0x28
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002110 <HAL_MspInit+0x44>)
 80020d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d6:	4a0e      	ldr	r2, [pc, #56]	@ (8002110 <HAL_MspInit+0x44>)
 80020d8:	f043 0301 	orr.w	r3, r3, #1
 80020dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80020de:	4b0c      	ldr	r3, [pc, #48]	@ (8002110 <HAL_MspInit+0x44>)
 80020e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	607b      	str	r3, [r7, #4]
 80020e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_MspInit+0x44>)
 80020ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ee:	4a08      	ldr	r2, [pc, #32]	@ (8002110 <HAL_MspInit+0x44>)
 80020f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80020f6:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <HAL_MspInit+0x44>)
 80020f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002102:	f004 fd23 	bl	8006b4c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002106:	bf00      	nop
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40021000 	.word	0x40021000

08002114 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b09e      	sub	sp, #120	@ 0x78
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800212c:	f107 0310 	add.w	r3, r7, #16
 8002130:	2254      	movs	r2, #84	@ 0x54
 8002132:	2100      	movs	r1, #0
 8002134:	4618      	mov	r0, r3
 8002136:	f009 fdb9 	bl	800bcac <memset>
  if(hadc->Instance==ADC1)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002142:	d15f      	bne.n	8002204 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002144:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002148:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800214a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800214e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002150:	f107 0310 	add.w	r3, r7, #16
 8002154:	4618      	mov	r0, r3
 8002156:	f005 fa7d 	bl	8007654 <HAL_RCCEx_PeriphCLKConfig>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002160:	f7ff fefa 	bl	8001f58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002164:	4b29      	ldr	r3, [pc, #164]	@ (800220c <HAL_ADC_MspInit+0xf8>)
 8002166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002168:	4a28      	ldr	r2, [pc, #160]	@ (800220c <HAL_ADC_MspInit+0xf8>)
 800216a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800216e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002170:	4b26      	ldr	r3, [pc, #152]	@ (800220c <HAL_ADC_MspInit+0xf8>)
 8002172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002174:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217c:	4b23      	ldr	r3, [pc, #140]	@ (800220c <HAL_ADC_MspInit+0xf8>)
 800217e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002180:	4a22      	ldr	r2, [pc, #136]	@ (800220c <HAL_ADC_MspInit+0xf8>)
 8002182:	f043 0301 	orr.w	r3, r3, #1
 8002186:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002188:	4b20      	ldr	r3, [pc, #128]	@ (800220c <HAL_ADC_MspInit+0xf8>)
 800218a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218c:	f003 0301 	and.w	r3, r3, #1
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002194:	2301      	movs	r3, #1
 8002196:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002198:	2303      	movs	r3, #3
 800219a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219c:	2300      	movs	r3, #0
 800219e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80021a4:	4619      	mov	r1, r3
 80021a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021aa:	f004 f95f 	bl	800646c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80021ae:	4b18      	ldr	r3, [pc, #96]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021b0:	4a18      	ldr	r2, [pc, #96]	@ (8002214 <HAL_ADC_MspInit+0x100>)
 80021b2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80021b4:	4b16      	ldr	r3, [pc, #88]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021b6:	2205      	movs	r2, #5
 80021b8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021ba:	4b15      	ldr	r3, [pc, #84]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021c0:	4b13      	ldr	r3, [pc, #76]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021c6:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021c8:	2280      	movs	r2, #128	@ 0x80
 80021ca:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021cc:	4b10      	ldr	r3, [pc, #64]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021d2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021da:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80021dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021de:	2200      	movs	r2, #0
 80021e0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80021e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021e8:	4809      	ldr	r0, [pc, #36]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021ea:	f003 fe0d 	bl	8005e08 <HAL_DMA_Init>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80021f4:	f7ff feb0 	bl	8001f58 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4a05      	ldr	r2, [pc, #20]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 80021fc:	655a      	str	r2, [r3, #84]	@ 0x54
 80021fe:	4a04      	ldr	r2, [pc, #16]	@ (8002210 <HAL_ADC_MspInit+0xfc>)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002204:	bf00      	nop
 8002206:	3778      	adds	r7, #120	@ 0x78
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40021000 	.word	0x40021000
 8002210:	200000f0 	.word	0x200000f0
 8002214:	40020008 	.word	0x40020008

08002218 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b08a      	sub	sp, #40	@ 0x28
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP3)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a1d      	ldr	r2, [pc, #116]	@ (80022ac <HAL_COMP_MspInit+0x94>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d134      	bne.n	80022a4 <HAL_COMP_MspInit+0x8c>
  {
  /* USER CODE BEGIN COMP3_MspInit 0 */

  /* USER CODE END COMP3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800223a:	4b1d      	ldr	r3, [pc, #116]	@ (80022b0 <HAL_COMP_MspInit+0x98>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	4a1c      	ldr	r2, [pc, #112]	@ (80022b0 <HAL_COMP_MspInit+0x98>)
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002246:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <HAL_COMP_MspInit+0x98>)
 8002248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002252:	4b17      	ldr	r3, [pc, #92]	@ (80022b0 <HAL_COMP_MspInit+0x98>)
 8002254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002256:	4a16      	ldr	r2, [pc, #88]	@ (80022b0 <HAL_COMP_MspInit+0x98>)
 8002258:	f043 0301 	orr.w	r3, r3, #1
 800225c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800225e:	4b14      	ldr	r3, [pc, #80]	@ (80022b0 <HAL_COMP_MspInit+0x98>)
 8002260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002262:	f003 0301 	and.w	r3, r3, #1
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
    /**COMP3 GPIO Configuration
    PC2     ------> COMP3_OUT
    PA0     ------> COMP3_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800226a:	2304      	movs	r3, #4
 800226c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226e:	2302      	movs	r3, #2
 8002270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002276:	2300      	movs	r3, #0
 8002278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_COMP3;
 800227a:	2303      	movs	r3, #3
 800227c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800227e:	f107 0314 	add.w	r3, r7, #20
 8002282:	4619      	mov	r1, r3
 8002284:	480b      	ldr	r0, [pc, #44]	@ (80022b4 <HAL_COMP_MspInit+0x9c>)
 8002286:	f004 f8f1 	bl	800646c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800228a:	2301      	movs	r3, #1
 800228c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800228e:	2303      	movs	r3, #3
 8002290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002296:	f107 0314 	add.w	r3, r7, #20
 800229a:	4619      	mov	r1, r3
 800229c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022a0:	f004 f8e4 	bl	800646c <HAL_GPIO_Init>

  /* USER CODE END COMP3_MspInit 1 */

  }

}
 80022a4:	bf00      	nop
 80022a6:	3728      	adds	r7, #40	@ 0x28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	40010208 	.word	0x40010208
 80022b0:	40021000 	.word	0x40021000
 80022b4:	48000800 	.word	0x48000800

080022b8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b085      	sub	sp, #20
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a0a      	ldr	r2, [pc, #40]	@ (80022f0 <HAL_CRC_MspInit+0x38>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d10b      	bne.n	80022e2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80022ca:	4b0a      	ldr	r3, [pc, #40]	@ (80022f4 <HAL_CRC_MspInit+0x3c>)
 80022cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ce:	4a09      	ldr	r2, [pc, #36]	@ (80022f4 <HAL_CRC_MspInit+0x3c>)
 80022d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022d4:	6493      	str	r3, [r2, #72]	@ 0x48
 80022d6:	4b07      	ldr	r3, [pc, #28]	@ (80022f4 <HAL_CRC_MspInit+0x3c>)
 80022d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40023000 	.word	0x40023000
 80022f4:	40021000 	.word	0x40021000

080022f8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <HAL_DAC_MspInit+0x38>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d10b      	bne.n	8002322 <HAL_DAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800230a:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <HAL_DAC_MspInit+0x3c>)
 800230c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230e:	4a09      	ldr	r2, [pc, #36]	@ (8002334 <HAL_DAC_MspInit+0x3c>)
 8002310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002314:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002316:	4b07      	ldr	r3, [pc, #28]	@ (8002334 <HAL_DAC_MspInit+0x3c>)
 8002318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800231a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800231e:	60fb      	str	r3, [r7, #12]
 8002320:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002322:	bf00      	nop
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	50000800 	.word	0x50000800
 8002334:	40021000 	.word	0x40021000

08002338 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b0a0      	sub	sp, #128	@ 0x80
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002344:	2200      	movs	r2, #0
 8002346:	601a      	str	r2, [r3, #0]
 8002348:	605a      	str	r2, [r3, #4]
 800234a:	609a      	str	r2, [r3, #8]
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002350:	f107 0318 	add.w	r3, r7, #24
 8002354:	2254      	movs	r2, #84	@ 0x54
 8002356:	2100      	movs	r1, #0
 8002358:	4618      	mov	r0, r3
 800235a:	f009 fca7 	bl	800bcac <memset>
  if(hi2c->Instance==I2C1)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a2d      	ldr	r2, [pc, #180]	@ (8002418 <HAL_I2C_MspInit+0xe0>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d153      	bne.n	8002410 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002368:	2340      	movs	r3, #64	@ 0x40
 800236a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800236c:	2300      	movs	r3, #0
 800236e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002370:	f107 0318 	add.w	r3, r7, #24
 8002374:	4618      	mov	r0, r3
 8002376:	f005 f96d 	bl	8007654 <HAL_RCCEx_PeriphCLKConfig>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002380:	f7ff fdea 	bl	8001f58 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002384:	4b25      	ldr	r3, [pc, #148]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 8002386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002388:	4a24      	ldr	r2, [pc, #144]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 800238a:	f043 0301 	orr.w	r3, r3, #1
 800238e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002390:	4b22      	ldr	r3, [pc, #136]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 8002392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002394:	f003 0301 	and.w	r3, r3, #1
 8002398:	617b      	str	r3, [r7, #20]
 800239a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800239c:	4b1f      	ldr	r3, [pc, #124]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 800239e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a0:	4a1e      	ldr	r2, [pc, #120]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 80023a2:	f043 0302 	orr.w	r3, r3, #2
 80023a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023a8:	4b1c      	ldr	r3, [pc, #112]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 80023aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80023b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80023b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023ba:	2312      	movs	r3, #18
 80023bc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c2:	2300      	movs	r3, #0
 80023c4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023c6:	2304      	movs	r3, #4
 80023c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ca:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80023ce:	4619      	mov	r1, r3
 80023d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023d4:	f004 f84a 	bl	800646c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80023d8:	2380      	movs	r3, #128	@ 0x80
 80023da:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023dc:	2312      	movs	r3, #18
 80023de:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e4:	2300      	movs	r3, #0
 80023e6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023e8:	2304      	movs	r3, #4
 80023ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80023f0:	4619      	mov	r1, r3
 80023f2:	480b      	ldr	r0, [pc, #44]	@ (8002420 <HAL_I2C_MspInit+0xe8>)
 80023f4:	f004 f83a 	bl	800646c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023f8:	4b08      	ldr	r3, [pc, #32]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 80023fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023fc:	4a07      	ldr	r2, [pc, #28]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 80023fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002402:	6593      	str	r3, [r2, #88]	@ 0x58
 8002404:	4b05      	ldr	r3, [pc, #20]	@ (800241c <HAL_I2C_MspInit+0xe4>)
 8002406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002408:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800240c:	60fb      	str	r3, [r7, #12]
 800240e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002410:	bf00      	nop
 8002412:	3780      	adds	r7, #128	@ 0x80
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40005400 	.word	0x40005400
 800241c:	40021000 	.word	0x40021000
 8002420:	48000400 	.word	0x48000400

08002424 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b08a      	sub	sp, #40	@ 0x28
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800242c:	f107 0314 	add.w	r3, r7, #20
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	60da      	str	r2, [r3, #12]
 800243a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a17      	ldr	r2, [pc, #92]	@ (80024a0 <HAL_SPI_MspInit+0x7c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d128      	bne.n	8002498 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002446:	4b17      	ldr	r3, [pc, #92]	@ (80024a4 <HAL_SPI_MspInit+0x80>)
 8002448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800244a:	4a16      	ldr	r2, [pc, #88]	@ (80024a4 <HAL_SPI_MspInit+0x80>)
 800244c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002450:	6593      	str	r3, [r2, #88]	@ 0x58
 8002452:	4b14      	ldr	r3, [pc, #80]	@ (80024a4 <HAL_SPI_MspInit+0x80>)
 8002454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002456:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800245e:	4b11      	ldr	r3, [pc, #68]	@ (80024a4 <HAL_SPI_MspInit+0x80>)
 8002460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002462:	4a10      	ldr	r2, [pc, #64]	@ (80024a4 <HAL_SPI_MspInit+0x80>)
 8002464:	f043 0304 	orr.w	r3, r3, #4
 8002468:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800246a:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <HAL_SPI_MspInit+0x80>)
 800246c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002476:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800247a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247c:	2302      	movs	r3, #2
 800247e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002480:	2300      	movs	r3, #0
 8002482:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002484:	2300      	movs	r3, #0
 8002486:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002488:	2306      	movs	r3, #6
 800248a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800248c:	f107 0314 	add.w	r3, r7, #20
 8002490:	4619      	mov	r1, r3
 8002492:	4805      	ldr	r0, [pc, #20]	@ (80024a8 <HAL_SPI_MspInit+0x84>)
 8002494:	f003 ffea 	bl	800646c <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002498:	bf00      	nop
 800249a:	3728      	adds	r7, #40	@ 0x28
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40003c00 	.word	0x40003c00
 80024a4:	40021000 	.word	0x40021000
 80024a8:	48000800 	.word	0x48000800

080024ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024bc:	d138      	bne.n	8002530 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024be:	4b39      	ldr	r3, [pc, #228]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 80024c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024c2:	4a38      	ldr	r2, [pc, #224]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 80024c4:	f043 0301 	orr.w	r3, r3, #1
 80024c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80024ca:	4b36      	ldr	r3, [pc, #216]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 80024cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	617b      	str	r3, [r7, #20]
 80024d4:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel2;
 80024d6:	4b34      	ldr	r3, [pc, #208]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 80024d8:	4a34      	ldr	r2, [pc, #208]	@ (80025ac <HAL_TIM_Base_MspInit+0x100>)
 80024da:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 80024dc:	4b32      	ldr	r3, [pc, #200]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 80024de:	2238      	movs	r2, #56	@ 0x38
 80024e0:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024e2:	4b31      	ldr	r3, [pc, #196]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024e8:	4b2f      	ldr	r3, [pc, #188]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80024ee:	4b2e      	ldr	r3, [pc, #184]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 80024f0:	2280      	movs	r2, #128	@ 0x80
 80024f2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024f4:	4b2c      	ldr	r3, [pc, #176]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 80024f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024fa:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024fc:	4b2a      	ldr	r3, [pc, #168]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 80024fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002502:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002504:	4b28      	ldr	r3, [pc, #160]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 8002506:	2200      	movs	r2, #0
 8002508:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800250a:	4b27      	ldr	r3, [pc, #156]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 800250c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002510:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002512:	4825      	ldr	r0, [pc, #148]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 8002514:	f003 fc78 	bl	8005e08 <HAL_DMA_Init>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 800251e:	f7ff fd1b 	bl	8001f58 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a20      	ldr	r2, [pc, #128]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 8002526:	625a      	str	r2, [r3, #36]	@ 0x24
 8002528:	4a1f      	ldr	r2, [pc, #124]	@ (80025a8 <HAL_TIM_Base_MspInit+0xfc>)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800252e:	e034      	b.n	800259a <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM3)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a1e      	ldr	r2, [pc, #120]	@ (80025b0 <HAL_TIM_Base_MspInit+0x104>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d10c      	bne.n	8002554 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800253a:	4b1a      	ldr	r3, [pc, #104]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 800253c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800253e:	4a19      	ldr	r2, [pc, #100]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 8002540:	f043 0302 	orr.w	r3, r3, #2
 8002544:	6593      	str	r3, [r2, #88]	@ 0x58
 8002546:	4b17      	ldr	r3, [pc, #92]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 8002548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	693b      	ldr	r3, [r7, #16]
}
 8002552:	e022      	b.n	800259a <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM6)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a16      	ldr	r2, [pc, #88]	@ (80025b4 <HAL_TIM_Base_MspInit+0x108>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d10c      	bne.n	8002578 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800255e:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 8002560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002562:	4a10      	ldr	r2, [pc, #64]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 8002564:	f043 0310 	orr.w	r3, r3, #16
 8002568:	6593      	str	r3, [r2, #88]	@ 0x58
 800256a:	4b0e      	ldr	r3, [pc, #56]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 800256c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800256e:	f003 0310 	and.w	r3, r3, #16
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
}
 8002576:	e010      	b.n	800259a <HAL_TIM_Base_MspInit+0xee>
  else if(htim_base->Instance==TIM7)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a0e      	ldr	r2, [pc, #56]	@ (80025b8 <HAL_TIM_Base_MspInit+0x10c>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d10b      	bne.n	800259a <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002582:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 8002584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002586:	4a07      	ldr	r2, [pc, #28]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 8002588:	f043 0320 	orr.w	r3, r3, #32
 800258c:	6593      	str	r3, [r2, #88]	@ 0x58
 800258e:	4b05      	ldr	r3, [pc, #20]	@ (80025a4 <HAL_TIM_Base_MspInit+0xf8>)
 8002590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002592:	f003 0320 	and.w	r3, r3, #32
 8002596:	60bb      	str	r3, [r7, #8]
 8002598:	68bb      	ldr	r3, [r7, #8]
}
 800259a:	bf00      	nop
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40021000 	.word	0x40021000
 80025a8:	20000394 	.word	0x20000394
 80025ac:	4002001c 	.word	0x4002001c
 80025b0:	40000400 	.word	0x40000400
 80025b4:	40001000 	.word	0x40001000
 80025b8:	40001400 	.word	0x40001400

080025bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b09e      	sub	sp, #120	@ 0x78
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025d4:	f107 0310 	add.w	r3, r7, #16
 80025d8:	2254      	movs	r2, #84	@ 0x54
 80025da:	2100      	movs	r1, #0
 80025dc:	4618      	mov	r0, r3
 80025de:	f009 fb65 	bl	800bcac <memset>
  if(huart->Instance==USART2)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a37      	ldr	r2, [pc, #220]	@ (80026c4 <HAL_UART_MspInit+0x108>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d167      	bne.n	80026bc <HAL_UART_MspInit+0x100>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80025ec:	2302      	movs	r3, #2
 80025ee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80025f0:	2304      	movs	r3, #4
 80025f2:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025f4:	f107 0310 	add.w	r3, r7, #16
 80025f8:	4618      	mov	r0, r3
 80025fa:	f005 f82b 	bl	8007654 <HAL_RCCEx_PeriphCLKConfig>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002604:	f7ff fca8 	bl	8001f58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002608:	4b2f      	ldr	r3, [pc, #188]	@ (80026c8 <HAL_UART_MspInit+0x10c>)
 800260a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800260c:	4a2e      	ldr	r2, [pc, #184]	@ (80026c8 <HAL_UART_MspInit+0x10c>)
 800260e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002612:	6593      	str	r3, [r2, #88]	@ 0x58
 8002614:	4b2c      	ldr	r3, [pc, #176]	@ (80026c8 <HAL_UART_MspInit+0x10c>)
 8002616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002618:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002620:	4b29      	ldr	r3, [pc, #164]	@ (80026c8 <HAL_UART_MspInit+0x10c>)
 8002622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002624:	4a28      	ldr	r2, [pc, #160]	@ (80026c8 <HAL_UART_MspInit+0x10c>)
 8002626:	f043 0302 	orr.w	r3, r3, #2
 800262a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800262c:	4b26      	ldr	r3, [pc, #152]	@ (80026c8 <HAL_UART_MspInit+0x10c>)
 800262e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002630:	f003 0302 	and.w	r3, r3, #2
 8002634:	60bb      	str	r3, [r7, #8]
 8002636:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002638:	2318      	movs	r3, #24
 800263a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263c:	2302      	movs	r3, #2
 800263e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002644:	2300      	movs	r3, #0
 8002646:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002648:	2307      	movs	r3, #7
 800264a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800264c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002650:	4619      	mov	r1, r3
 8002652:	481e      	ldr	r0, [pc, #120]	@ (80026cc <HAL_UART_MspInit+0x110>)
 8002654:	f003 ff0a 	bl	800646c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA2_Channel8;
 8002658:	4b1d      	ldr	r3, [pc, #116]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 800265a:	4a1e      	ldr	r2, [pc, #120]	@ (80026d4 <HAL_UART_MspInit+0x118>)
 800265c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800265e:	4b1c      	ldr	r3, [pc, #112]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 8002660:	221a      	movs	r2, #26
 8002662:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002664:	4b1a      	ldr	r3, [pc, #104]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 8002666:	2200      	movs	r2, #0
 8002668:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800266a:	4b19      	ldr	r3, [pc, #100]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 800266c:	2200      	movs	r2, #0
 800266e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002670:	4b17      	ldr	r3, [pc, #92]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 8002672:	2280      	movs	r2, #128	@ 0x80
 8002674:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002676:	4b16      	ldr	r3, [pc, #88]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 8002678:	2200      	movs	r2, #0
 800267a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800267c:	4b14      	ldr	r3, [pc, #80]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 800267e:	2200      	movs	r2, #0
 8002680:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002682:	4b13      	ldr	r3, [pc, #76]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 8002684:	2200      	movs	r2, #0
 8002686:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002688:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 800268a:	2200      	movs	r2, #0
 800268c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800268e:	4810      	ldr	r0, [pc, #64]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 8002690:	f003 fbba 	bl	8005e08 <HAL_DMA_Init>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 800269a:	f7ff fc5d 	bl	8001f58 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a0b      	ldr	r2, [pc, #44]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 80026a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80026a6:	4a0a      	ldr	r2, [pc, #40]	@ (80026d0 <HAL_UART_MspInit+0x114>)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 14, 0);
 80026ac:	2200      	movs	r2, #0
 80026ae:	210e      	movs	r1, #14
 80026b0:	2026      	movs	r0, #38	@ 0x26
 80026b2:	f002 ff94 	bl	80055de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80026b6:	2026      	movs	r0, #38	@ 0x26
 80026b8:	f002 ffab 	bl	8005612 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80026bc:	bf00      	nop
 80026be:	3778      	adds	r7, #120	@ 0x78
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40004400 	.word	0x40004400
 80026c8:	40021000 	.word	0x40021000
 80026cc:	48000400 	.word	0x48000400
 80026d0:	20000488 	.word	0x20000488
 80026d4:	40020494 	.word	0x40020494

080026d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026dc:	bf00      	nop
 80026de:	e7fd      	b.n	80026dc <NMI_Handler+0x4>

080026e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <HardFault_Handler+0x4>

080026e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026ec:	bf00      	nop
 80026ee:	e7fd      	b.n	80026ec <MemManage_Handler+0x4>

080026f0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026f4:	bf00      	nop
 80026f6:	e7fd      	b.n	80026f4 <BusFault_Handler+0x4>

080026f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026fc:	bf00      	nop
 80026fe:	e7fd      	b.n	80026fc <UsageFault_Handler+0x4>

08002700 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800270e:	b480      	push	{r7}
 8002710:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002712:	bf00      	nop
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800272e:	f000 fe4d 	bl	80033cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800273c:	4802      	ldr	r0, [pc, #8]	@ (8002748 <DMA1_Channel1_IRQHandler+0x10>)
 800273e:	f003 fd46 	bl	80061ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	200000f0 	.word	0x200000f0

0800274c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002750:	4802      	ldr	r0, [pc, #8]	@ (800275c <DMA1_Channel2_IRQHandler+0x10>)
 8002752:	f003 fd3c 	bl	80061ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000394 	.word	0x20000394

08002760 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002764:	4802      	ldr	r0, [pc, #8]	@ (8002770 <USART2_IRQHandler+0x10>)
 8002766:	f006 fc37 	bl	8008fd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800276a:	bf00      	nop
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	200003f4 	.word	0x200003f4

08002774 <DMA2_Channel8_IRQHandler>:

/**
  * @brief This function handles DMA2 channel8 global interrupt.
  */
void DMA2_Channel8_IRQHandler(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel8_IRQn 0 */

  /* USER CODE END DMA2_Channel8_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002778:	4802      	ldr	r0, [pc, #8]	@ (8002784 <DMA2_Channel8_IRQHandler+0x10>)
 800277a:	f003 fd28 	bl	80061ce <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel8_IRQn 1 */

  /* USER CODE END DMA2_Channel8_IRQn 1 */
}
 800277e:	bf00      	nop
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20000488 	.word	0x20000488

08002788 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  return 1;
 800278c:	2301      	movs	r3, #1
}
 800278e:	4618      	mov	r0, r3
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <_kill>:

int _kill(int pid, int sig)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027a2:	f009 fadf 	bl	800bd64 <__errno>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2216      	movs	r2, #22
 80027aa:	601a      	str	r2, [r3, #0]
  return -1;
 80027ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <_exit>:

void _exit (int status)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80027c0:	f04f 31ff 	mov.w	r1, #4294967295
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f7ff ffe7 	bl	8002798 <_kill>
  while (1) {}    /* Make sure we hang here */
 80027ca:	bf00      	nop
 80027cc:	e7fd      	b.n	80027ca <_exit+0x12>
	...

080027d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027d8:	4a14      	ldr	r2, [pc, #80]	@ (800282c <_sbrk+0x5c>)
 80027da:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <_sbrk+0x60>)
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027e4:	4b13      	ldr	r3, [pc, #76]	@ (8002834 <_sbrk+0x64>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d102      	bne.n	80027f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027ec:	4b11      	ldr	r3, [pc, #68]	@ (8002834 <_sbrk+0x64>)
 80027ee:	4a12      	ldr	r2, [pc, #72]	@ (8002838 <_sbrk+0x68>)
 80027f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027f2:	4b10      	ldr	r3, [pc, #64]	@ (8002834 <_sbrk+0x64>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d207      	bcs.n	8002810 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002800:	f009 fab0 	bl	800bd64 <__errno>
 8002804:	4603      	mov	r3, r0
 8002806:	220c      	movs	r2, #12
 8002808:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800280a:	f04f 33ff 	mov.w	r3, #4294967295
 800280e:	e009      	b.n	8002824 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002810:	4b08      	ldr	r3, [pc, #32]	@ (8002834 <_sbrk+0x64>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002816:	4b07      	ldr	r3, [pc, #28]	@ (8002834 <_sbrk+0x64>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4413      	add	r3, r2
 800281e:	4a05      	ldr	r2, [pc, #20]	@ (8002834 <_sbrk+0x64>)
 8002820:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002822:	68fb      	ldr	r3, [r7, #12]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3718      	adds	r7, #24
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20020000 	.word	0x20020000
 8002830:	00000400 	.word	0x00000400
 8002834:	20001cf0 	.word	0x20001cf0
 8002838:	20002068 	.word	0x20002068

0800283c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002840:	4b06      	ldr	r3, [pc, #24]	@ (800285c <SystemInit+0x20>)
 8002842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002846:	4a05      	ldr	r2, [pc, #20]	@ (800285c <SystemInit+0x20>)
 8002848:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800284c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	e000ed00 	.word	0xe000ed00

08002860 <_ZNSt11char_traitsIcE6assignERcRKc>:
#if __cpp_lib_three_way_comparison
      using comparison_category = strong_ordering;
#endif

      static _GLIBCXX17_CONSTEXPR void
      assign(char_type& __c1, const char_type& __c2) _GLIBCXX_NOEXCEPT
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
#if __cpp_constexpr_dynamic_alloc
	if (std::__is_constant_evaluated())
	  std::construct_at(__builtin_addressof(__c1), __c2);
	else
#endif
	__c1 = __c2;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	781a      	ldrb	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	701a      	strb	r2, [r3, #0]
      }
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr

0800287e <_ZNSt15_Rb_tree_headerC1Ev>:
  struct _Rb_tree_header
  {
    _Rb_tree_node_base	_M_header;
    size_t		_M_node_count; // Keeps track of size of tree.

    _Rb_tree_header() _GLIBCXX_NOEXCEPT
 800287e:	b580      	push	{r7, lr}
 8002880:	b082      	sub	sp, #8
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
    {
      _M_header._M_color = _S_red;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]
      _M_reset();
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f805 	bl	800289c <_ZNSt15_Rb_tree_header8_M_resetEv>
    }
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4618      	mov	r0, r3
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <_ZNSt15_Rb_tree_header8_M_resetEv>:

      __from._M_reset();
    }

    void
    _M_reset()
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
    {
      _M_header._M_parent = 0;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	605a      	str	r2, [r3, #4]
      _M_header._M_left = &_M_header;
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	609a      	str	r2, [r3, #8]
      _M_header._M_right = &_M_header;
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	60da      	str	r2, [r3, #12]
      _M_node_count = 0;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	611a      	str	r2, [r3, #16]
    }
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE13_Rb_tree_implISF_Lb1EED1Ev>:
#else
      // Unused _Is_pod_comparator is kept as it is part of mangled name.
      template<typename _Key_compare,
	       bool /* _Is_pod_comparator */ = __is_pod(_Key_compare)>
#endif
	struct _Rb_tree_impl
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f000 f940 	bl	8002b56 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEED1Ev>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4618      	mov	r0, r3
 80028da:	3708      	adds	r7, #8
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EEC1Ev>:
    public:
      // allocation/deallocation
#if __cplusplus < 201103L
      _Rb_tree() { }
#else
      _Rb_tree() = default;
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f000 f91e 	bl	8002b2c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE13_Rb_tree_implISF_Lb1EEC1Ev>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4618      	mov	r0, r3
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEEC1Ev>:
       *  @brief  Default constructor creates no elements.
       */
#if __cplusplus < 201103L
      map() : _M_t() { }
#else
      map() = default;
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b082      	sub	sp, #8
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ffeb 	bl	80028e0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EEC1Ev>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <_ZL12uart_managerPhS_>:
{
  handler_map[cmd] = cb;
}

static int uart_manager(uint8_t* begin, uint8_t* end)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b090      	sub	sp, #64	@ 0x40
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  if (end - begin < 8)
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b07      	cmp	r3, #7
 8002926:	dc02      	bgt.n	800292e <_ZL12uart_managerPhS_+0x1a>
    return -1;
 8002928:	f04f 33ff 	mov.w	r3, #4294967295
 800292c:	e0aa      	b.n	8002a84 <_ZL12uart_managerPhS_+0x170>

  if (*begin++ != 0x55)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	607a      	str	r2, [r7, #4]
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	2b55      	cmp	r3, #85	@ 0x55
 8002938:	bf14      	ite	ne
 800293a:	2301      	movne	r3, #1
 800293c:	2300      	moveq	r3, #0
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <_ZL12uart_managerPhS_+0x36>
    return -1;
 8002944:	f04f 33ff 	mov.w	r3, #4294967295
 8002948:	e09c      	b.n	8002a84 <_ZL12uart_managerPhS_+0x170>
  if (*begin++ != 0xA5)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	1c5a      	adds	r2, r3, #1
 800294e:	607a      	str	r2, [r7, #4]
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2ba5      	cmp	r3, #165	@ 0xa5
 8002954:	bf14      	ite	ne
 8002956:	2301      	movne	r3, #1
 8002958:	2300      	moveq	r3, #0
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b00      	cmp	r3, #0
 800295e:	d002      	beq.n	8002966 <_ZL12uart_managerPhS_+0x52>
    return -1;
 8002960:	f04f 33ff 	mov.w	r3, #4294967295
 8002964:	e08e      	b.n	8002a84 <_ZL12uart_managerPhS_+0x170>

  int size = *begin++;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	607a      	str	r2, [r7, #4]
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	63bb      	str	r3, [r7, #56]	@ 0x38
  size += *begin++ << 8;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	607a      	str	r2, [r7, #4]
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	021b      	lsls	r3, r3, #8
 800297a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800297c:	4413      	add	r3, r2
 800297e:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (size > end - begin + 2 || size < 2)
 8002980:	683a      	ldr	r2, [r7, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	3302      	adds	r3, #2
 8002988:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800298a:	429a      	cmp	r2, r3
 800298c:	dc02      	bgt.n	8002994 <_ZL12uart_managerPhS_+0x80>
 800298e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002990:	2b01      	cmp	r3, #1
 8002992:	dc02      	bgt.n	800299a <_ZL12uart_managerPhS_+0x86>
    return -1;
 8002994:	f04f 33ff 	mov.w	r3, #4294967295
 8002998:	e074      	b.n	8002a84 <_ZL12uart_managerPhS_+0x170>

  int crc = begin[size] + (begin[size+1] << 8);
 800299a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	4413      	add	r3, r2
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	4619      	mov	r1, r3
 80029a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a6:	3301      	adds	r3, #1
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	4413      	add	r3, r2
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	440b      	add	r3, r1
 80029b2:	637b      	str	r3, [r7, #52]	@ 0x34
  int calc = HAL_CRC_Calculate(&hcrc, (uint32_t*)begin, size);
 80029b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029b6:	461a      	mov	r2, r3
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	4834      	ldr	r0, [pc, #208]	@ (8002a8c <_ZL12uart_managerPhS_+0x178>)
 80029bc:	f002 fea8 	bl	8005710 <HAL_CRC_Calculate>
 80029c0:	4603      	mov	r3, r0
 80029c2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (calc != crc)
 80029c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80029c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d002      	beq.n	80029d2 <_ZL12uart_managerPhS_+0xbe>
    return -1;
 80029cc:	f04f 33ff 	mov.w	r3, #4294967295
 80029d0:	e058      	b.n	8002a84 <_ZL12uart_managerPhS_+0x170>

  end = begin + size;
 80029d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	4413      	add	r3, r2
 80029d8:	603b      	str	r3, [r7, #0]
  auto p = begin;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  for (; p != end; ++p)
 80029de:	e006      	b.n	80029ee <_ZL12uart_managerPhS_+0xda>
  {
    if (*p == ':')
 80029e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	2b3a      	cmp	r3, #58	@ 0x3a
 80029e6:	d007      	beq.n	80029f8 <_ZL12uart_managerPhS_+0xe4>
  for (; p != end; ++p)
 80029e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029ea:	3301      	adds	r3, #1
 80029ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d1f4      	bne.n	80029e0 <_ZL12uart_managerPhS_+0xcc>
 80029f6:	e000      	b.n	80029fa <_ZL12uart_managerPhS_+0xe6>
      break;
 80029f8:	bf00      	nop
  }

  if (p != end)
 80029fa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d03e      	beq.n	8002a80 <_ZL12uart_managerPhS_+0x16c>
  {
    std::string cmd(begin, p);
 8002a02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002a06:	4618      	mov	r0, r3
 8002a08:	f008 ffeb 	bl	800b9e2 <_ZNSaIcEC1Ev>
 8002a0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002a10:	f107 0010 	add.w	r0, r7, #16
 8002a14:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	f000 f8be 	bl	8002b98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPhvEET_S7_RKS3_>
 8002a1c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002a20:	4618      	mov	r0, r3
 8002a22:	f008 ffdf 	bl	800b9e4 <_ZNSaIcED1Ev>
    auto it = handler_map.find(cmd);
 8002a26:	f107 0310 	add.w	r3, r7, #16
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	4818      	ldr	r0, [pc, #96]	@ (8002a90 <_ZL12uart_managerPhS_+0x17c>)
 8002a2e:	f000 f8d8 	bl	8002be2 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEE4findERSC_>
 8002a32:	4603      	mov	r3, r0
 8002a34:	60fb      	str	r3, [r7, #12]
    if (it != handler_map.end())
 8002a36:	4816      	ldr	r0, [pc, #88]	@ (8002a90 <_ZL12uart_managerPhS_+0x17c>)
 8002a38:	f000 f8e2 	bl	8002c00 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEE3endEv>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a40:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002a44:	f107 030c 	add.w	r3, r7, #12
 8002a48:	4611      	mov	r1, r2
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 f8e5 	bl	8002c1a <_ZStneRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEESE_>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d00f      	beq.n	8002a76 <_ZL12uart_managerPhS_+0x162>
    {
      ++p;
 8002a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a58:	3301      	adds	r3, #1
 8002a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      it->second(p, end-p);
 8002a5c:	f107 030c 	add.w	r3, r7, #12
 8002a60:	4618      	mov	r0, r3
 8002a62:	f000 f8ee 	bl	8002c42 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEptEv>
 8002a66:	4603      	mov	r3, r0
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	6839      	ldr	r1, [r7, #0]
 8002a6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a6e:	1a8a      	subs	r2, r1, r2
 8002a70:	4611      	mov	r1, r2
 8002a72:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002a74:	4798      	blx	r3
    }
  }
 8002a76:	f107 0310 	add.w	r3, r7, #16
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f008 ffff 	bl	800ba7e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>

  return size + 6;
 8002a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a82:	3306      	adds	r3, #6
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3740      	adds	r7, #64	@ 0x40
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	20000174 	.word	0x20000174
 8002a90:	20001efc 	.word	0x20001efc

08002a94 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	807b      	strh	r3, [r7, #2]
  if (huart != huart_reg)
 8002aa0:	4b12      	ldr	r3, [pc, #72]	@ (8002aec <HAL_UARTEx_RxEventCallback+0x58>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d11b      	bne.n	8002ae2 <HAL_UARTEx_RxEventCallback+0x4e>
    return;

  auto end = rx_buf + Size;
 8002aaa:	887b      	ldrh	r3, [r7, #2]
 8002aac:	4a10      	ldr	r2, [pc, #64]	@ (8002af0 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002aae:	4413      	add	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
  for (auto* p = rx_buf; p < end; )
 8002ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8002af0 <HAL_UARTEx_RxEventCallback+0x5c>)
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	e00b      	b.n	8002ad0 <HAL_UARTEx_RxEventCallback+0x3c>
  {
    int res = uart_manager(p, end);
 8002ab8:	6939      	ldr	r1, [r7, #16]
 8002aba:	6978      	ldr	r0, [r7, #20]
 8002abc:	f7ff ff2a 	bl	8002914 <_ZL12uart_managerPhS_>
 8002ac0:	60f8      	str	r0, [r7, #12]
    if (res < 0)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	db08      	blt.n	8002ada <HAL_UARTEx_RxEventCallback+0x46>
      break;
    p += res;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	4413      	add	r3, r2
 8002ace:	617b      	str	r3, [r7, #20]
  for (auto* p = rx_buf; p < end; )
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d3ef      	bcc.n	8002ab8 <HAL_UARTEx_RxEventCallback+0x24>
 8002ad8:	e000      	b.n	8002adc <HAL_UARTEx_RxEventCallback+0x48>
      break;
 8002ada:	bf00      	nop
  }

  uart_receive_start();
 8002adc:	f000 f80a 	bl	8002af4 <_ZL18uart_receive_startv>
 8002ae0:	e000      	b.n	8002ae4 <HAL_UARTEx_RxEventCallback+0x50>
    return;
 8002ae2:	bf00      	nop
}
 8002ae4:	3718      	adds	r7, #24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20000008 	.word	0x20000008
 8002af0:	20001cf4 	.word	0x20001cf4

08002af4 <_ZL18uart_receive_startv>:

static void uart_receive_start()
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  HAL_UARTEx_ReceiveToIdle_DMA(huart_reg, rx_buf, sizeof(rx_buf)/sizeof(*rx_buf));
 8002af8:	4b09      	ldr	r3, [pc, #36]	@ (8002b20 <_ZL18uart_receive_startv+0x2c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f44f 7202 	mov.w	r2, #520	@ 0x208
 8002b00:	4908      	ldr	r1, [pc, #32]	@ (8002b24 <_ZL18uart_receive_startv+0x30>)
 8002b02:	4618      	mov	r0, r3
 8002b04:	f007 fdde 	bl	800a6c4 <HAL_UARTEx_ReceiveToIdle_DMA>
  hdma_rx->Instance->CCR &= ~DMA_CCR_HTIE;
 8002b08:	4b07      	ldr	r3, [pc, #28]	@ (8002b28 <_ZL18uart_receive_startv+0x34>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4b05      	ldr	r3, [pc, #20]	@ (8002b28 <_ZL18uart_receive_startv+0x34>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0204 	bic.w	r2, r2, #4
 8002b1a:	601a      	str	r2, [r3, #0]
}
 8002b1c:	bf00      	nop
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	20000008 	.word	0x20000008
 8002b24:	20001cf4 	.word	0x20001cf4
 8002b28:	2000000c 	.word	0x2000000c

08002b2c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE13_Rb_tree_implISF_Lb1EEC1Ev>:
	  _Rb_tree_impl()
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
	  : _Node_allocator()
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f892 	bl	8002c5e <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEC1Ev>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 f89a 	bl	8002c76 <_ZNSt20_Rb_tree_key_compareISt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	3304      	adds	r3, #4
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff fe99 	bl	800287e <_ZNSt15_Rb_tree_headerC1Ev>
	  { }
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3708      	adds	r7, #8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b082      	sub	sp, #8
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f894 	bl	8002c8c <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEED1Ev>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}

08002b6e <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EED1Ev>:
      : _Rb_tree(std::move(__x), std::move(__a),
		 typename _Alloc_traits::is_always_equal{})
      { }
#endif

      ~_Rb_tree() _GLIBCXX_NOEXCEPT
 8002b6e:	b580      	push	{r7, lr}
 8002b70:	b082      	sub	sp, #8
 8002b72:	af00      	add	r7, sp, #0
 8002b74:	6078      	str	r0, [r7, #4]
      { _M_erase(_M_begin()); }
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f8b3 	bl	8002ce2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_beginEv>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	4619      	mov	r1, r3
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f88e 	bl	8002ca2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff fe9d 	bl	80028c8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE13_Rb_tree_implISF_Lb1EED1Ev>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4618      	mov	r0, r3
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1IPhvEET_S7_RKS3_>:
	       typename = std::_RequireInputIter<_InputIterator>>
#else
      template<typename _InputIterator>
#endif
	_GLIBCXX20_CONSTEXPR
        basic_string(_InputIterator __beg, _InputIterator __end,
 8002b98:	b5b0      	push	{r4, r5, r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	603b      	str	r3, [r7, #0]
		     const _Alloc& __a = _Alloc())
	: _M_dataplus(_M_local_data(), __a), _M_string_length(0)
 8002ba6:	68fc      	ldr	r4, [r7, #12]
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f008 ff2b 	bl	800ba04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4620      	mov	r0, r4
 8002bb6:	f008 ff76 	bl	800baa6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	605a      	str	r2, [r3, #4]
	{
#if __cplusplus >= 201103L
	  _M_construct(__beg, __end, std::__iterator_category(__beg));
 8002bc0:	68bc      	ldr	r4, [r7, #8]
 8002bc2:	f107 0308 	add.w	r3, r7, #8
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f000 f8ba 	bl	8002d40 <_ZSt19__iterator_categoryIPhENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
 8002bcc:	462b      	mov	r3, r5
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	4621      	mov	r1, r4
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	f000 f8e0 	bl	8002d98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tag>
#else
	  typedef typename std::__is_integer<_InputIterator>::__type _Integral;
	  _M_construct_aux(__beg, __end, _Integral());
#endif
	}
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3718      	adds	r7, #24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bdb0      	pop	{r4, r5, r7, pc}

08002be2 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEE4findERSC_>:
       *  pointing to the sought after %pair.  If unsuccessful it returns the
       *  past-the-end ( @c end() ) iterator.
       */

      iterator
      find(const key_type& __x)
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b082      	sub	sp, #8
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	6039      	str	r1, [r7, #0]
      { return _M_t.find(__x); }
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6839      	ldr	r1, [r7, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 f917 	bl	8002e24 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
      { return _M_t.end(); }
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f000 f946 	bl	8002e9c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE3endEv>
 8002c10:	4603      	mov	r3, r0
 8002c12:	4618      	mov	r0, r3
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <_ZStneRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEESE_>:
      operator!=(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
 8002c22:	6039      	str	r1, [r7, #0]
      { return __x._M_node != __y._M_node; }
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	bf14      	ite	ne
 8002c30:	2301      	movne	r3, #1
 8002c32:	2300      	moveq	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEptEv>:
      operator->() const _GLIBCXX_NOEXCEPT
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b082      	sub	sp, #8
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
      { return static_cast<_Link_type> (_M_node)->_M_valptr(); }
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f935 	bl	8002ebe <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>
 8002c54:	4603      	mov	r3, r0
 8002c56:	4618      	mov	r0, r3
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b082      	sub	sp, #8
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 f937 	bl	8002eda <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEC1Ev>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <_ZNSt20_Rb_tree_key_compareISt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
      _Rb_tree_key_compare()
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
      { }
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4618      	mov	r0, r3
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	__new_allocator(const __new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4618      	mov	r0, r3
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E>:
      }

  template<typename _Key, typename _Val, typename _KeyOfValue,
	   typename _Compare, typename _Alloc>
    void
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b084      	sub	sp, #16
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
 8002caa:	6039      	str	r1, [r7, #0]
    _M_erase(_Link_type __x)
    {
      // Erase without rebalancing.
      while (__x != 0)
 8002cac:	e011      	b.n	8002cd2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E+0x30>
	{
	  _M_erase(_S_right(__x));
 8002cae:	6838      	ldr	r0, [r7, #0]
 8002cb0:	f000 f91e 	bl	8002ef0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_S_rightEPSt18_Rb_tree_node_base>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff fff2 	bl	8002ca2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E>
	  _Link_type __y = _S_left(__x);
 8002cbe:	6838      	ldr	r0, [r7, #0]
 8002cc0:	f000 f922 	bl	8002f08 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE7_S_leftEPSt18_Rb_tree_node_base>
 8002cc4:	60f8      	str	r0, [r7, #12]
	  _M_drop_node(__x);
 8002cc6:	6839      	ldr	r1, [r7, #0]
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f929 	bl	8002f20 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISB_E>
	  __x = __y;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	603b      	str	r3, [r7, #0]
      while (__x != 0)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1ea      	bne.n	8002cae <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_eraseEPSt13_Rb_tree_nodeISB_E+0xc>
	}
    }
 8002cd8:	bf00      	nop
 8002cda:	bf00      	nop
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_beginEv>:
      _M_begin() _GLIBCXX_NOEXCEPT
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b082      	sub	sp, #8
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
      { return _M_mbegin(); }
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 f929 	bl	8002f42 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE9_M_mbeginEv>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEESE_>:
      operator==(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	6039      	str	r1, [r7, #0]
      { return __x._M_node == __y._M_node; }
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	bf0c      	ite	eq
 8002d10:	2301      	moveq	r3, #1
 8002d12:	2300      	movne	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	4618      	mov	r0, r3
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>:
  template<typename _Tp>
    struct less : public binary_function<_Tp, _Tp, bool>
    {
      _GLIBCXX14_CONSTEXPR
      bool
      operator()(const _Tp& __x, const _Tp& __y) const
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b084      	sub	sp, #16
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	60f8      	str	r0, [r7, #12]
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
      { return __x < __y; }
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	68b8      	ldr	r0, [r7, #8]
 8002d32:	f000 f912 	bl	8002f5a <_ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>
 8002d36:	4603      	mov	r3, r0
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <_ZSt19__iterator_categoryIPhENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8002d48:	bf00      	nop
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardC1EPS4_>:

	// Check for out_of_range and length_error exceptions.
	struct _Guard
	{
	  _GLIBCXX20_CONSTEXPR
	  explicit _Guard(basic_string* __s) : _M_guarded(__s) { }
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
 8002d5e:	6039      	str	r1, [r7, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev>:

	  _GLIBCXX20_CONSTEXPR
	  ~_Guard() { if (_M_guarded) _M_guarded->_M_dispose(); }
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d004      	beq.n	8002d8e <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev+0x1a>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f008 fe6d 	bl	800ba68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4618      	mov	r0, r3
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tag>:
      basic_string<_CharT, _Traits, _Alloc>::
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b088      	sub	sp, #32
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
 8002da4:	703b      	strb	r3, [r7, #0]
	size_type __dnew = static_cast<size_type>(std::distance(__beg, __end));
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	68b8      	ldr	r0, [r7, #8]
 8002daa:	f000 f8f5 	bl	8002f98 <_ZSt8distanceIPhENSt15iterator_traitsIT_E15difference_typeES2_S2_>
 8002dae:	4603      	mov	r3, r0
 8002db0:	61bb      	str	r3, [r7, #24]
	if (__dnew > size_type(_S_local_capacity))
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	2b0f      	cmp	r3, #15
 8002db6:	d911      	bls.n	8002ddc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tag+0x44>
	    _M_data(_M_create(__dnew, size_type(0)));
 8002db8:	f107 0318 	add.w	r3, r7, #24
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f008 fe2f 	bl	800ba24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	4619      	mov	r1, r3
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f008 fe16 	bl	800b9fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
	    _M_capacity(__dnew);
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f008 fe17 	bl	800ba08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>
 8002dda:	e005      	b.n	8002de8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tag+0x50>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	61fb      	str	r3, [r7, #28]
	return _M_local_data();
 8002de0:	69f8      	ldr	r0, [r7, #28]
 8002de2:	f008 fe0f 	bl	800ba04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
 8002de6:	bf00      	nop

	  basic_string* _M_guarded;
	} __guard(this);
 8002de8:	f107 0314 	add.w	r3, r7, #20
 8002dec:	68f9      	ldr	r1, [r7, #12]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7ff ffb1 	bl	8002d56 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardC1EPS4_>

	this->_S_copy_chars(_M_data(), __beg, __end);
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f008 fe03 	bl	800ba00 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	68b9      	ldr	r1, [r7, #8]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 f8dd 	bl	8002fc0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsIPhEEvPcT_S8_>

	__guard._M_guarded = 0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	617b      	str	r3, [r7, #20]

	_M_set_length(__dnew);
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f008 fdfc 	bl	800ba0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>
      }
 8002e14:	f107 0314 	add.w	r3, r7, #20
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff ffab 	bl	8002d74 <_ZZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPhEEvT_S7_St20forward_iterator_tagEN6_GuardD1Ev>
 8002e1e:	3720      	adds	r7, #32
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_>:

  template<typename _Key, typename _Val, typename _KeyOfValue,
	   typename _Compare, typename _Alloc>
    typename _Rb_tree<_Key, _Val, _KeyOfValue,
		      _Compare, _Alloc>::iterator
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 8002e24:	b590      	push	{r4, r7, lr}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
    find(const _Key& __k)
    {
      iterator __j = _M_lower_bound(_M_begin(), _M_end(), __k);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff ff57 	bl	8002ce2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_M_beginEv>
 8002e34:	4604      	mov	r4, r0
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f8e1 	bl	8002ffe <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_M_endEv>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	4621      	mov	r1, r4
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 f8e7 	bl	8003016 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	60bb      	str	r3, [r7, #8]
      return (__j == end()
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f825 	bl	8002e9c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE3endEv>
 8002e52:	4603      	mov	r3, r0
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	f107 020c 	add.w	r2, r7, #12
 8002e5a:	f107 0308 	add.w	r3, r7, #8
 8002e5e:	4611      	mov	r1, r2
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff ff4a 	bl	8002cfa <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEESE_>
 8002e66:	4603      	mov	r3, r0
	      || _M_impl._M_key_compare(__k,
					_S_key(__j._M_node))) ? end() : __j;
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10d      	bne.n	8002e88 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_+0x64>
	      || _M_impl._M_key_compare(__k,
 8002e6c:	687c      	ldr	r4, [r7, #4]
					_S_key(__j._M_node))) ? end() : __j;
 8002e6e:	68bb      	ldr	r3, [r7, #8]
	      || _M_impl._M_key_compare(__k,
 8002e70:	4618      	mov	r0, r3
 8002e72:	f000 f901 	bl	8003078 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt18_Rb_tree_node_base>
 8002e76:	4603      	mov	r3, r0
 8002e78:	461a      	mov	r2, r3
 8002e7a:	6839      	ldr	r1, [r7, #0]
 8002e7c:	4620      	mov	r0, r4
 8002e7e:	f7ff ff50 	bl	8002d22 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d004      	beq.n	8002e92 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_+0x6e>
					_S_key(__j._M_node))) ? end() : __j;
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 f807 	bl	8002e9c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE3endEv>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	e000      	b.n	8002e94 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE4findERS7_+0x70>
 8002e92:	68bb      	ldr	r3, [r7, #8]
    }
 8002e94:	4618      	mov	r0, r3
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd90      	pop	{r4, r7, pc}

08002e9c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
      { return iterator(&this->_M_impl._M_header); }
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	1d1a      	adds	r2, r3, #4
 8002ea8:	f107 030c 	add.w	r3, r7, #12
 8002eac:	4611      	mov	r1, r2
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 f863 	bl	8002f7a <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEC1EPSt18_Rb_tree_node_base>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>:
      _M_valptr()
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b082      	sub	sp, #8
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3310      	adds	r3, #16
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f000 f8e0 	bl	8003090 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE6_M_ptrEv>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_S_rightEPSt18_Rb_tree_node_base>:
      _S_right(_Base_ptr __x) _GLIBCXX_NOEXCEPT
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
      { return static_cast<_Link_type>(__x->_M_right); }
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	4618      	mov	r0, r3
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE7_S_leftEPSt18_Rb_tree_node_base>:
      _S_left(_Base_ptr __x) _GLIBCXX_NOEXCEPT
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
      { return static_cast<_Link_type>(__x->_M_left); }
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	4618      	mov	r0, r3
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISB_E>:
      _M_drop_node(_Link_type __p) _GLIBCXX_NOEXCEPT
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
	_M_destroy_node(__p);
 8002f2a:	6839      	ldr	r1, [r7, #0]
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 f8bb 	bl	80030a8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeISB_E>
	_M_put_node(__p);
 8002f32:	6839      	ldr	r1, [r7, #0]
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f8cc 	bl	80030d2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE11_M_put_nodeEPSt13_Rb_tree_nodeISB_E>
      }
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE9_M_mbeginEv>:
      _M_mbegin() const _GLIBCXX_NOEXCEPT
 8002f42:	b480      	push	{r7}
 8002f44:	b083      	sub	sp, #12
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
      { return static_cast<_Link_type>(this->_M_impl._M_header._M_parent); }
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr

08002f5a <_ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>:
   *  @param __rhs  Second string.
   *  @return  True if @a __lhs precedes @a __rhs.  False otherwise.
   */
  template<typename _CharT, typename _Traits, typename _Alloc>
    inline bool
    operator<(const basic_string<_CharT, _Traits, _Alloc>& __lhs,
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
 8002f62:	6039      	str	r1, [r7, #0]
	      const basic_string<_CharT, _Traits, _Alloc>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.compare(__rhs) < 0; }
 8002f64:	6839      	ldr	r1, [r7, #0]
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f008 fd8f 	bl	800ba8a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	0fdb      	lsrs	r3, r3, #31
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	4618      	mov	r0, r3
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEC1EPSt18_Rb_tree_node_base>:
      _Rb_tree_iterator(_Base_ptr __x) _GLIBCXX_NOEXCEPT
 8002f7a:	b480      	push	{r7}
 8002f7c:	b083      	sub	sp, #12
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	6039      	str	r1, [r7, #0]
      : _M_node(__x) { }
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <_ZSt8distanceIPhENSt15iterator_traitsIT_E15difference_typeES2_S2_>:
  */
  template<typename _InputIterator>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8002f98:	b5b0      	push	{r4, r5, r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8002fa2:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8002fa4:	1d3b      	adds	r3, r7, #4
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff feca 	bl	8002d40 <_ZSt19__iterator_categoryIPhENSt15iterator_traitsIT_E17iterator_categoryERKS2_>
      return std::__distance(__first, __last,
 8002fac:	462a      	mov	r2, r5
 8002fae:	6839      	ldr	r1, [r7, #0]
 8002fb0:	4620      	mov	r0, r4
 8002fb2:	f000 f8b3 	bl	800311c <_ZSt10__distanceIPhENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>
 8002fb6:	4603      	mov	r3, r0
    }
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bdb0      	pop	{r4, r5, r7, pc}

08002fc0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsIPhEEvPcT_S8_>:
        _S_copy_chars(_CharT* __p, _Iterator __k1, _Iterator __k2)
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
	  for (; __k1 != __k2; ++__k1, (void)++__p)
 8002fcc:	e00e      	b.n	8002fec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsIPhEEvPcT_S8_+0x2c>
	    traits_type::assign(*__p, *__k1); // These types are off.
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	75fb      	strb	r3, [r7, #23]
 8002fd4:	f107 0317 	add.w	r3, r7, #23
 8002fd8:	4619      	mov	r1, r3
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f7ff fc40 	bl	8002860 <_ZNSt11char_traitsIcE6assignERcRKc>
	  for (; __k1 != __k2; ++__k1, (void)++__p)
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	60bb      	str	r3, [r7, #8]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	3301      	adds	r3, #1
 8002fea:	60fb      	str	r3, [r7, #12]
 8002fec:	68ba      	ldr	r2, [r7, #8]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d1ec      	bne.n	8002fce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsIPhEEvPcT_S8_+0xe>
	}
 8002ff4:	bf00      	nop
 8002ff6:	bf00      	nop
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_M_endEv>:
      _M_end() _GLIBCXX_NOEXCEPT
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
      { return &this->_M_impl._M_header; }
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	3304      	adds	r3, #4
 800300a:	4618      	mov	r0, r3
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_>:
    _Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::
 8003016:	b590      	push	{r4, r7, lr}
 8003018:	b087      	sub	sp, #28
 800301a:	af00      	add	r7, sp, #0
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
 8003022:	603b      	str	r3, [r7, #0]
      while (__x != 0)
 8003024:	e01a      	b.n	800305c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_+0x46>
	if (!_M_impl._M_key_compare(_S_key(__x), __k))
 8003026:	68fc      	ldr	r4, [r7, #12]
 8003028:	68b8      	ldr	r0, [r7, #8]
 800302a:	f000 f864 	bl	80030f6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt13_Rb_tree_nodeISB_E>
 800302e:	4603      	mov	r3, r0
 8003030:	683a      	ldr	r2, [r7, #0]
 8003032:	4619      	mov	r1, r3
 8003034:	4620      	mov	r0, r4
 8003036:	f7ff fe74 	bl	8002d22 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>
 800303a:	4603      	mov	r3, r0
 800303c:	f083 0301 	eor.w	r3, r3, #1
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d006      	beq.n	8003054 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_+0x3e>
	  __y = __x, __x = _S_left(__x);
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	607b      	str	r3, [r7, #4]
 800304a:	68b8      	ldr	r0, [r7, #8]
 800304c:	f7ff ff5c 	bl	8002f08 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE7_S_leftEPSt18_Rb_tree_node_base>
 8003050:	60b8      	str	r0, [r7, #8]
 8003052:	e003      	b.n	800305c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_+0x46>
	  __x = _S_right(__x);
 8003054:	68b8      	ldr	r0, [r7, #8]
 8003056:	f7ff ff4b 	bl	8002ef0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE8_S_rightEPSt18_Rb_tree_node_base>
 800305a:	60b8      	str	r0, [r7, #8]
      while (__x != 0)
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1e1      	bne.n	8003026 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE14_M_lower_boundEPSt13_Rb_tree_nodeISB_EPSt18_Rb_tree_node_baseRS7_+0x10>
      return iterator(__y);
 8003062:	f107 0314 	add.w	r3, r7, #20
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff ff86 	bl	8002f7a <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEC1EPSt18_Rb_tree_node_base>
 800306e:	697b      	ldr	r3, [r7, #20]
    }
 8003070:	4618      	mov	r0, r3
 8003072:	371c      	adds	r7, #28
 8003074:	46bd      	mov	sp, r7
 8003076:	bd90      	pop	{r4, r7, pc}

08003078 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt18_Rb_tree_node_base>:
      _S_key(_Const_Base_ptr __x)
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
      { return _S_key(static_cast<_Const_Link_type>(__x)); }
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f000 f838 	bl	80030f6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt13_Rb_tree_nodeISB_E>
 8003086:	4603      	mov	r3, r0
 8003088:	4618      	mov	r0, r3
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE6_M_ptrEv>:
      const void*
      _M_addr() const noexcept
      { return static_cast<const void*>(&_M_storage); }

      _Tp*
      _M_ptr() noexcept
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
      { return static_cast<_Tp*>(_M_addr()); }
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f84e 	bl	800313a <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE7_M_addrEv>
 800309e:	4603      	mov	r3, r0
 80030a0:	4618      	mov	r0, r3
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeISB_E>:
      _M_destroy_node(_Link_type __p) _GLIBCXX_NOEXCEPT
 80030a8:	b590      	push	{r4, r7, lr}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
	_Alloc_traits::destroy(_M_get_Node_allocator(), __p->_M_valptr());
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 f84c 	bl	8003150 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE21_M_get_Node_allocatorEv>
 80030b8:	4604      	mov	r4, r0
 80030ba:	6838      	ldr	r0, [r7, #0]
 80030bc:	f7ff feff 	bl	8002ebe <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>
 80030c0:	4603      	mov	r3, r0
 80030c2:	4619      	mov	r1, r3
 80030c4:	4620      	mov	r0, r4
 80030c6:	f000 f84e 	bl	8003166 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEE7destroyISC_EEvRSE_PT_>
      }
 80030ca:	bf00      	nop
 80030cc:	370c      	adds	r7, #12
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd90      	pop	{r4, r7, pc}

080030d2 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE11_M_put_nodeEPSt13_Rb_tree_nodeISB_E>:
      _M_put_node(_Link_type __p) _GLIBCXX_NOEXCEPT
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b082      	sub	sp, #8
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
 80030da:	6039      	str	r1, [r7, #0]
      { _Alloc_traits::deallocate(_M_get_Node_allocator(), __p, 1); }
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 f837 	bl	8003150 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE21_M_get_Node_allocatorEv>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2201      	movs	r2, #1
 80030e6:	6839      	ldr	r1, [r7, #0]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f000 f849 	bl	8003180 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEE10deallocateERSE_PSD_j>
 80030ee:	bf00      	nop
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE6_S_keyEPKSt13_Rb_tree_nodeISB_E>:
      _S_key(_Const_Link_type __x)
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b084      	sub	sp, #16
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
	return _KeyOfValue()(*__x->_M_valptr());
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 f84d 	bl	800319e <_ZNKSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>
 8003104:	4602      	mov	r2, r0
 8003106:	f107 030c 	add.w	r3, r7, #12
 800310a:	4611      	mov	r1, r2
 800310c:	4618      	mov	r0, r3
 800310e:	f000 f854 	bl	80031ba <_ZNKSt10_Select1stISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEclERKSB_>
 8003112:	4603      	mov	r3, r0
      }
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <_ZSt10__distanceIPhENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	1ad3      	subs	r3, r2, r3
    }
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr

0800313a <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE7_M_addrEv>:
      _M_addr() noexcept
 800313a:	b480      	push	{r7}
 800313c:	b083      	sub	sp, #12
 800313e:	af00      	add	r7, sp, #0
 8003140:	6078      	str	r0, [r7, #4]
      { return static_cast<void*>(&_M_storage); }
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EE21_M_get_Node_allocatorEv>:
      _M_get_Node_allocator() _GLIBCXX_NOEXCEPT
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4618      	mov	r0, r3
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr

08003166 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEE7destroyISC_EEvRSE_PT_>:
       *
       *  Calls @c __a.destroy(__p).
      */
      template<typename _Up>
	static _GLIBCXX20_CONSTEXPR void
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 8003166:	b580      	push	{r7, lr}
 8003168:	b082      	sub	sp, #8
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
 800316e:	6039      	str	r1, [r7, #0]
	noexcept(is_nothrow_destructible<_Up>::value)
	{
#if __cplusplus <= 201703L
	  __a.destroy(__p);
 8003170:	6839      	ldr	r1, [r7, #0]
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 f83a 	bl	80031ec <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEE7destroyISC_EEvPT_>
#else
	  std::destroy_at(__p);
#endif
	}
 8003178:	bf00      	nop
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEEE10deallocateERSE_PSD_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	68b9      	ldr	r1, [r7, #8]
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 f837 	bl	8003204 <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEE10deallocateEPSD_j>
 8003196:	bf00      	nop
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <_ZNKSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE9_M_valptrEv>:
      _M_valptr() const
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
      { return _M_storage._M_ptr(); }
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	3310      	adds	r3, #16
 80031aa:	4618      	mov	r0, r3
 80031ac:	f000 f83c 	bl	8003228 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE6_M_ptrEv>
 80031b0:	4603      	mov	r3, r0
 80031b2:	4618      	mov	r0, r3
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <_ZNKSt10_Select1stISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEclERKSB_>:
      typename _Pair::first_type&
      operator()(_Pair& __x) const
      { return __x.first; }

      const typename _Pair::first_type&
      operator()(const _Pair& __x) const
 80031ba:	b480      	push	{r7}
 80031bc:	b083      	sub	sp, #12
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
 80031c2:	6039      	str	r1, [r7, #0]
      { return __x.first; }
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr

080031d2 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEED1Ev>:
   *  @tparam _T2  Type of second object.
   *
   *  <https://gcc.gnu.org/onlinedocs/libstdc++/manual/utilities.html>
   */
  template<typename _T1, typename _T2>
    struct pair
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4618      	mov	r0, r3
 80031de:	f008 fc4e 	bl	800ba7e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4618      	mov	r0, r3
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEE7destroyISC_EEvPT_>:
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }

      template<typename _Up>
	void
	destroy(_Up* __p)
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
	noexcept(std::is_nothrow_destructible<_Up>::value)
	{ __p->~_Up(); }
 80031f6:	6838      	ldr	r0, [r7, #0]
 80031f8:	f7ff ffeb 	bl	80031d2 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEED1Ev>
 80031fc:	bf00      	nop
 80031fe:	3708      	adds	r7, #8
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <_ZNSt15__new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEEE10deallocateEPSD_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	222c      	movs	r2, #44	@ 0x2c
 8003214:	fb02 f303 	mul.w	r3, r2, r3
 8003218:	4619      	mov	r1, r3
 800321a:	68b8      	ldr	r0, [r7, #8]
 800321c:	f008 fbce 	bl	800b9bc <_ZdlPvj>
      }
 8003220:	bf00      	nop
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE6_M_ptrEv>:

      const _Tp*
      _M_ptr() const noexcept
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
      { return static_cast<const _Tp*>(_M_addr()); }
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f000 f805 	bl	8003240 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE7_M_addrEv>
 8003236:	4603      	mov	r3, r0
 8003238:	4618      	mov	r0, r3
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjEEE7_M_addrEv>:
      _M_addr() const noexcept
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
      { return static_cast<const void*>(&_M_storage); }
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEED1Ev>:
      ~map() = default;
 8003256:	b580      	push	{r7, lr}
 8003258:	b082      	sub	sp, #8
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff fc84 	bl	8002b6e <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_PFvPhjEESt10_Select1stISB_ESt4lessIS5_ESaISB_EED1Ev>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4618      	mov	r0, r3
 800326a:	3708      	adds	r7, #8
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <_Z41__static_initialization_and_destruction_0ii>:
  volatile uint32_t* reg = (volatile uint32_t*)addr;
  uint32_t value = *(uint32_t*)(data+4);
  uint32_t mask = *(uint32_t*)(data+8);

  *reg = (*reg & ~mask) | value;
}
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d107      	bne.n	8003290 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003286:	4293      	cmp	r3, r2
 8003288:	d102      	bne.n	8003290 <_Z41__static_initialization_and_destruction_0ii+0x20>
static std::map<std::string, void(*)(uint8_t*, size_t)> handler_map;
 800328a:	4809      	ldr	r0, [pc, #36]	@ (80032b0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800328c:	f7ff fb35 	bl	80028fa <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEEC1Ev>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d107      	bne.n	80032a6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800329c:	4293      	cmp	r3, r2
 800329e:	d102      	bne.n	80032a6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80032a0:	4803      	ldr	r0, [pc, #12]	@ (80032b0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80032a2:	f7ff ffd8 	bl	8003256 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEPFvPhjESt4lessIS5_ESaISt4pairIKS5_S8_EEED1Ev>
}
 80032a6:	bf00      	nop
 80032a8:	3708      	adds	r7, #8
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	20001efc 	.word	0x20001efc

080032b4 <_GLOBAL__sub_I_huart_reg>:
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80032bc:	2001      	movs	r0, #1
 80032be:	f7ff ffd7 	bl	8003270 <_Z41__static_initialization_and_destruction_0ii>
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <_GLOBAL__sub_D_huart_reg>:
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80032cc:	2000      	movs	r0, #0
 80032ce:	f7ff ffcf 	bl	8003270 <_Z41__static_initialization_and_destruction_0ii>
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <Reset_Handler>:
 80032d4:	480d      	ldr	r0, [pc, #52]	@ (800330c <LoopForever+0x2>)
 80032d6:	4685      	mov	sp, r0
 80032d8:	f7ff fab0 	bl	800283c <SystemInit>
 80032dc:	480c      	ldr	r0, [pc, #48]	@ (8003310 <LoopForever+0x6>)
 80032de:	490d      	ldr	r1, [pc, #52]	@ (8003314 <LoopForever+0xa>)
 80032e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003318 <LoopForever+0xe>)
 80032e2:	2300      	movs	r3, #0
 80032e4:	e002      	b.n	80032ec <LoopCopyDataInit>

080032e6 <CopyDataInit>:
 80032e6:	58d4      	ldr	r4, [r2, r3]
 80032e8:	50c4      	str	r4, [r0, r3]
 80032ea:	3304      	adds	r3, #4

080032ec <LoopCopyDataInit>:
 80032ec:	18c4      	adds	r4, r0, r3
 80032ee:	428c      	cmp	r4, r1
 80032f0:	d3f9      	bcc.n	80032e6 <CopyDataInit>
 80032f2:	4a0a      	ldr	r2, [pc, #40]	@ (800331c <LoopForever+0x12>)
 80032f4:	4c0a      	ldr	r4, [pc, #40]	@ (8003320 <LoopForever+0x16>)
 80032f6:	2300      	movs	r3, #0
 80032f8:	e001      	b.n	80032fe <LoopFillZerobss>

080032fa <FillZerobss>:
 80032fa:	6013      	str	r3, [r2, #0]
 80032fc:	3204      	adds	r2, #4

080032fe <LoopFillZerobss>:
 80032fe:	42a2      	cmp	r2, r4
 8003300:	d3fb      	bcc.n	80032fa <FillZerobss>
 8003302:	f008 fd35 	bl	800bd70 <__libc_init_array>
 8003306:	f7fd fdf3 	bl	8000ef0 <main>

0800330a <LoopForever>:
 800330a:	e7fe      	b.n	800330a <LoopForever>
 800330c:	20020000 	.word	0x20020000
 8003310:	20000000 	.word	0x20000000
 8003314:	20000068 	.word	0x20000068
 8003318:	0800ea64 	.word	0x0800ea64
 800331c:	20000068 	.word	0x20000068
 8003320:	20002064 	.word	0x20002064

08003324 <ADC1_2_IRQHandler>:
 8003324:	e7fe      	b.n	8003324 <ADC1_2_IRQHandler>

08003326 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	b082      	sub	sp, #8
 800332a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800332c:	2300      	movs	r3, #0
 800332e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003330:	2003      	movs	r0, #3
 8003332:	f002 f949 	bl	80055c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003336:	200f      	movs	r0, #15
 8003338:	f000 f80e 	bl	8003358 <HAL_InitTick>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	71fb      	strb	r3, [r7, #7]
 8003346:	e001      	b.n	800334c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003348:	f7fe fec0 	bl	80020cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800334c:	79fb      	ldrb	r3, [r7, #7]

}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003364:	4b16      	ldr	r3, [pc, #88]	@ (80033c0 <HAL_InitTick+0x68>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d022      	beq.n	80033b2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800336c:	4b15      	ldr	r3, [pc, #84]	@ (80033c4 <HAL_InitTick+0x6c>)
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	4b13      	ldr	r3, [pc, #76]	@ (80033c0 <HAL_InitTick+0x68>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003378:	fbb1 f3f3 	udiv	r3, r1, r3
 800337c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003380:	4618      	mov	r0, r3
 8003382:	f002 f954 	bl	800562e <HAL_SYSTICK_Config>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10f      	bne.n	80033ac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2b0f      	cmp	r3, #15
 8003390:	d809      	bhi.n	80033a6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003392:	2200      	movs	r2, #0
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	f04f 30ff 	mov.w	r0, #4294967295
 800339a:	f002 f920 	bl	80055de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800339e:	4a0a      	ldr	r2, [pc, #40]	@ (80033c8 <HAL_InitTick+0x70>)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6013      	str	r3, [r2, #0]
 80033a4:	e007      	b.n	80033b6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	73fb      	strb	r3, [r7, #15]
 80033aa:	e004      	b.n	80033b6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	73fb      	strb	r3, [r7, #15]
 80033b0:	e001      	b.n	80033b6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	20000014 	.word	0x20000014
 80033c4:	20000004 	.word	0x20000004
 80033c8:	20000010 	.word	0x20000010

080033cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033d0:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <HAL_IncTick+0x1c>)
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	4b05      	ldr	r3, [pc, #20]	@ (80033ec <HAL_IncTick+0x20>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4413      	add	r3, r2
 80033da:	4a03      	ldr	r2, [pc, #12]	@ (80033e8 <HAL_IncTick+0x1c>)
 80033dc:	6013      	str	r3, [r2, #0]
}
 80033de:	bf00      	nop
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	20001f14 	.word	0x20001f14
 80033ec:	20000014 	.word	0x20000014

080033f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
  return uwTick;
 80033f4:	4b03      	ldr	r3, [pc, #12]	@ (8003404 <HAL_GetTick+0x14>)
 80033f6:	681b      	ldr	r3, [r3, #0]
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	20001f14 	.word	0x20001f14

08003408 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	609a      	str	r2, [r3, #8]
}
 8003422:	bf00      	nop
 8003424:	370c      	adds	r7, #12
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr

0800342e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800342e:	b480      	push	{r7}
 8003430:	b083      	sub	sp, #12
 8003432:	af00      	add	r7, sp, #0
 8003434:	6078      	str	r0, [r7, #4]
 8003436:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	431a      	orrs	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	609a      	str	r2, [r3, #8]
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003454:	b480      	push	{r7}
 8003456:	b083      	sub	sp, #12
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003464:	4618      	mov	r0, r3
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003470:	b480      	push	{r7}
 8003472:	b087      	sub	sp, #28
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
 800347c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	3360      	adds	r3, #96	@ 0x60
 8003482:	461a      	mov	r2, r3
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	4413      	add	r3, r2
 800348a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	4b08      	ldr	r3, [pc, #32]	@ (80034b4 <LL_ADC_SetOffset+0x44>)
 8003492:	4013      	ands	r3, r2
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	4313      	orrs	r3, r2
 80034a0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80034a8:	bf00      	nop
 80034aa:	371c      	adds	r7, #28
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	03fff000 	.word	0x03fff000

080034b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	3360      	adds	r3, #96	@ 0x60
 80034c6:	461a      	mov	r2, r3
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4413      	add	r3, r2
 80034ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3714      	adds	r7, #20
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b087      	sub	sp, #28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	3360      	adds	r3, #96	@ 0x60
 80034f4:	461a      	mov	r2, r3
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4413      	add	r3, r2
 80034fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	431a      	orrs	r2, r3
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800350e:	bf00      	nop
 8003510:	371c      	adds	r7, #28
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800351a:	b480      	push	{r7}
 800351c:	b087      	sub	sp, #28
 800351e:	af00      	add	r7, sp, #0
 8003520:	60f8      	str	r0, [r7, #12]
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	3360      	adds	r3, #96	@ 0x60
 800352a:	461a      	mov	r2, r3
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	4413      	add	r3, r2
 8003532:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	431a      	orrs	r2, r3
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003544:	bf00      	nop
 8003546:	371c      	adds	r7, #28
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003550:	b480      	push	{r7}
 8003552:	b087      	sub	sp, #28
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	3360      	adds	r3, #96	@ 0x60
 8003560:	461a      	mov	r2, r3
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4413      	add	r3, r2
 8003568:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	431a      	orrs	r2, r3
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800357a:	bf00      	nop
 800357c:	371c      	adds	r7, #28
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003586:	b480      	push	{r7}
 8003588:	b083      	sub	sp, #12
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
 800358e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	615a      	str	r2, [r3, #20]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b083      	sub	sp, #12
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80035c0:	2301      	movs	r3, #1
 80035c2:	e000      	b.n	80035c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b087      	sub	sp, #28
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	60f8      	str	r0, [r7, #12]
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	3330      	adds	r3, #48	@ 0x30
 80035e2:	461a      	mov	r2, r3
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	0a1b      	lsrs	r3, r3, #8
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	f003 030c 	and.w	r3, r3, #12
 80035ee:	4413      	add	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	f003 031f 	and.w	r3, r3, #31
 80035fc:	211f      	movs	r1, #31
 80035fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003602:	43db      	mvns	r3, r3
 8003604:	401a      	ands	r2, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	0e9b      	lsrs	r3, r3, #26
 800360a:	f003 011f 	and.w	r1, r3, #31
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	f003 031f 	and.w	r3, r3, #31
 8003614:	fa01 f303 	lsl.w	r3, r1, r3
 8003618:	431a      	orrs	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800361e:	bf00      	nop
 8003620:	371c      	adds	r7, #28
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800362a:	b480      	push	{r7}
 800362c:	b087      	sub	sp, #28
 800362e:	af00      	add	r7, sp, #0
 8003630:	60f8      	str	r0, [r7, #12]
 8003632:	60b9      	str	r1, [r7, #8]
 8003634:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	3314      	adds	r3, #20
 800363a:	461a      	mov	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	0e5b      	lsrs	r3, r3, #25
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	4413      	add	r3, r2
 8003648:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	0d1b      	lsrs	r3, r3, #20
 8003652:	f003 031f 	and.w	r3, r3, #31
 8003656:	2107      	movs	r1, #7
 8003658:	fa01 f303 	lsl.w	r3, r1, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	401a      	ands	r2, r3
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	0d1b      	lsrs	r3, r3, #20
 8003664:	f003 031f 	and.w	r3, r3, #31
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	fa01 f303 	lsl.w	r3, r1, r3
 800366e:	431a      	orrs	r2, r3
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003674:	bf00      	nop
 8003676:	371c      	adds	r7, #28
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003698:	43db      	mvns	r3, r3
 800369a:	401a      	ands	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f003 0318 	and.w	r3, r3, #24
 80036a2:	4908      	ldr	r1, [pc, #32]	@ (80036c4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80036a4:	40d9      	lsrs	r1, r3
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	400b      	ands	r3, r1
 80036aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ae:	431a      	orrs	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80036b6:	bf00      	nop
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	0007ffff 	.word	0x0007ffff

080036c8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f003 031f 	and.w	r3, r3, #31
}
 80036d8:	4618      	mov	r0, r3
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80036f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6093      	str	r3, [r2, #8]
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr

08003708 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003718:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800371c:	d101      	bne.n	8003722 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003740:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003744:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003768:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800376c:	d101      	bne.n	8003772 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800376e:	2301      	movs	r3, #1
 8003770:	e000      	b.n	8003774 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003794:	f043 0201 	orr.w	r2, r3, #1
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037bc:	f043 0202 	orr.w	r2, r3, #2
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d101      	bne.n	80037e8 <LL_ADC_IsEnabled+0x18>
 80037e4:	2301      	movs	r3, #1
 80037e6:	e000      	b.n	80037ea <LL_ADC_IsEnabled+0x1a>
 80037e8:	2300      	movs	r3, #0
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr

080037f6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b02      	cmp	r3, #2
 8003808:	d101      	bne.n	800380e <LL_ADC_IsDisableOngoing+0x18>
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <LL_ADC_IsDisableOngoing+0x1a>
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800382c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003830:	f043 0204 	orr.w	r2, r3, #4
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003854:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003858:	f043 0210 	orr.w	r2, r3, #16
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003860:	bf00      	nop
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	f003 0304 	and.w	r3, r3, #4
 800387c:	2b04      	cmp	r3, #4
 800387e:	d101      	bne.n	8003884 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003880:	2301      	movs	r3, #1
 8003882:	e000      	b.n	8003886 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr

08003892 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003892:	b480      	push	{r7}
 8003894:	b083      	sub	sp, #12
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038a2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038a6:	f043 0220 	orr.w	r2, r3, #32
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80038ae:	bf00      	nop
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b083      	sub	sp, #12
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d101      	bne.n	80038d2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038e0:	b590      	push	{r4, r7, lr}
 80038e2:	b089      	sub	sp, #36	@ 0x24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80038ec:	2300      	movs	r3, #0
 80038ee:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d101      	bne.n	80038fa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e1a9      	b.n	8003c4e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003904:	2b00      	cmp	r3, #0
 8003906:	d109      	bne.n	800391c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7fe fc03 	bl	8002114 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff fef1 	bl	8003708 <LL_ADC_IsDeepPowerDownEnabled>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d004      	beq.n	8003936 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff fed7 	bl	80036e4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff ff0c 	bl	8003758 <LL_ADC_IsInternalRegulatorEnabled>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d115      	bne.n	8003972 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f7ff fef0 	bl	8003730 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003950:	4b9c      	ldr	r3, [pc, #624]	@ (8003bc4 <HAL_ADC_Init+0x2e4>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	099b      	lsrs	r3, r3, #6
 8003956:	4a9c      	ldr	r2, [pc, #624]	@ (8003bc8 <HAL_ADC_Init+0x2e8>)
 8003958:	fba2 2303 	umull	r2, r3, r2, r3
 800395c:	099b      	lsrs	r3, r3, #6
 800395e:	3301      	adds	r3, #1
 8003960:	005b      	lsls	r3, r3, #1
 8003962:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003964:	e002      	b.n	800396c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	3b01      	subs	r3, #1
 800396a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f9      	bne.n	8003966 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4618      	mov	r0, r3
 8003978:	f7ff feee 	bl	8003758 <LL_ADC_IsInternalRegulatorEnabled>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10d      	bne.n	800399e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003986:	f043 0210 	orr.w	r2, r3, #16
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003992:	f043 0201 	orr.w	r2, r3, #1
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7ff ff62 	bl	800386c <LL_ADC_REG_IsConversionOngoing>
 80039a8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f040 8142 	bne.w	8003c3c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	f040 813e 	bne.w	8003c3c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039c4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80039c8:	f043 0202 	orr.w	r2, r3, #2
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff fefb 	bl	80037d0 <LL_ADC_IsEnabled>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d141      	bne.n	8003a64 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039e8:	d004      	beq.n	80039f4 <HAL_ADC_Init+0x114>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a77      	ldr	r2, [pc, #476]	@ (8003bcc <HAL_ADC_Init+0x2ec>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d10f      	bne.n	8003a14 <HAL_ADC_Init+0x134>
 80039f4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80039f8:	f7ff feea 	bl	80037d0 <LL_ADC_IsEnabled>
 80039fc:	4604      	mov	r4, r0
 80039fe:	4873      	ldr	r0, [pc, #460]	@ (8003bcc <HAL_ADC_Init+0x2ec>)
 8003a00:	f7ff fee6 	bl	80037d0 <LL_ADC_IsEnabled>
 8003a04:	4603      	mov	r3, r0
 8003a06:	4323      	orrs	r3, r4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	e012      	b.n	8003a3a <HAL_ADC_Init+0x15a>
 8003a14:	486e      	ldr	r0, [pc, #440]	@ (8003bd0 <HAL_ADC_Init+0x2f0>)
 8003a16:	f7ff fedb 	bl	80037d0 <LL_ADC_IsEnabled>
 8003a1a:	4604      	mov	r4, r0
 8003a1c:	486d      	ldr	r0, [pc, #436]	@ (8003bd4 <HAL_ADC_Init+0x2f4>)
 8003a1e:	f7ff fed7 	bl	80037d0 <LL_ADC_IsEnabled>
 8003a22:	4603      	mov	r3, r0
 8003a24:	431c      	orrs	r4, r3
 8003a26:	486c      	ldr	r0, [pc, #432]	@ (8003bd8 <HAL_ADC_Init+0x2f8>)
 8003a28:	f7ff fed2 	bl	80037d0 <LL_ADC_IsEnabled>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	4323      	orrs	r3, r4
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	bf0c      	ite	eq
 8003a34:	2301      	moveq	r3, #1
 8003a36:	2300      	movne	r3, #0
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d012      	beq.n	8003a64 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a46:	d004      	beq.n	8003a52 <HAL_ADC_Init+0x172>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a5f      	ldr	r2, [pc, #380]	@ (8003bcc <HAL_ADC_Init+0x2ec>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d101      	bne.n	8003a56 <HAL_ADC_Init+0x176>
 8003a52:	4a62      	ldr	r2, [pc, #392]	@ (8003bdc <HAL_ADC_Init+0x2fc>)
 8003a54:	e000      	b.n	8003a58 <HAL_ADC_Init+0x178>
 8003a56:	4a62      	ldr	r2, [pc, #392]	@ (8003be0 <HAL_ADC_Init+0x300>)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	4610      	mov	r0, r2
 8003a60:	f7ff fcd2 	bl	8003408 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	7f5b      	ldrb	r3, [r3, #29]
 8003a68:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a6e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003a74:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003a7a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a82:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a84:	4313      	orrs	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d106      	bne.n	8003aa0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a96:	3b01      	subs	r3, #1
 8003a98:	045b      	lsls	r3, r3, #17
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d009      	beq.n	8003abc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aac:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68da      	ldr	r2, [r3, #12]
 8003ac2:	4b48      	ldr	r3, [pc, #288]	@ (8003be4 <HAL_ADC_Init+0x304>)
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	6812      	ldr	r2, [r2, #0]
 8003aca:	69b9      	ldr	r1, [r7, #24]
 8003acc:	430b      	orrs	r3, r1
 8003ace:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	430a      	orrs	r2, r1
 8003ae4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7ff fee5 	bl	80038ba <LL_ADC_INJ_IsConversionOngoing>
 8003af0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d17f      	bne.n	8003bf8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d17c      	bne.n	8003bf8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003b02:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b0a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b1a:	f023 0302 	bic.w	r3, r3, #2
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6812      	ldr	r2, [r2, #0]
 8003b22:	69b9      	ldr	r1, [r7, #24]
 8003b24:	430b      	orrs	r3, r1
 8003b26:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d017      	beq.n	8003b60 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	691a      	ldr	r2, [r3, #16]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003b3e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003b48:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003b4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6911      	ldr	r1, [r2, #16]
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6812      	ldr	r2, [r2, #0]
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003b5e:	e013      	b.n	8003b88 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	691a      	ldr	r2, [r3, #16]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003b6e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6812      	ldr	r2, [r2, #0]
 8003b7c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003b80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b84:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d12a      	bne.n	8003be8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003b9c:	f023 0304 	bic.w	r3, r3, #4
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003ba8:	4311      	orrs	r1, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003bae:	4311      	orrs	r1, r2
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f042 0201 	orr.w	r2, r2, #1
 8003bc0:	611a      	str	r2, [r3, #16]
 8003bc2:	e019      	b.n	8003bf8 <HAL_ADC_Init+0x318>
 8003bc4:	20000004 	.word	0x20000004
 8003bc8:	053e2d63 	.word	0x053e2d63
 8003bcc:	50000100 	.word	0x50000100
 8003bd0:	50000400 	.word	0x50000400
 8003bd4:	50000500 	.word	0x50000500
 8003bd8:	50000600 	.word	0x50000600
 8003bdc:	50000300 	.word	0x50000300
 8003be0:	50000700 	.word	0x50000700
 8003be4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691a      	ldr	r2, [r3, #16]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0201 	bic.w	r2, r2, #1
 8003bf6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d10c      	bne.n	8003c1a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c06:	f023 010f 	bic.w	r1, r3, #15
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	1e5a      	subs	r2, r3, #1
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	430a      	orrs	r2, r1
 8003c16:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c18:	e007      	b.n	8003c2a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 020f 	bic.w	r2, r2, #15
 8003c28:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c2e:	f023 0303 	bic.w	r3, r3, #3
 8003c32:	f043 0201 	orr.w	r2, r3, #1
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c3a:	e007      	b.n	8003c4c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c40:	f043 0210 	orr.w	r2, r3, #16
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c4e:	4618      	mov	r0, r3
 8003c50:	3724      	adds	r7, #36	@ 0x24
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd90      	pop	{r4, r7, pc}
 8003c56:	bf00      	nop

08003c58 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b086      	sub	sp, #24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c6c:	d004      	beq.n	8003c78 <HAL_ADC_Start_DMA+0x20>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a5a      	ldr	r2, [pc, #360]	@ (8003ddc <HAL_ADC_Start_DMA+0x184>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d101      	bne.n	8003c7c <HAL_ADC_Start_DMA+0x24>
 8003c78:	4b59      	ldr	r3, [pc, #356]	@ (8003de0 <HAL_ADC_Start_DMA+0x188>)
 8003c7a:	e000      	b.n	8003c7e <HAL_ADC_Start_DMA+0x26>
 8003c7c:	4b59      	ldr	r3, [pc, #356]	@ (8003de4 <HAL_ADC_Start_DMA+0x18c>)
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7ff fd22 	bl	80036c8 <LL_ADC_GetMultimode>
 8003c84:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7ff fdee 	bl	800386c <LL_ADC_REG_IsConversionOngoing>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f040 809b 	bne.w	8003dce <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d101      	bne.n	8003ca6 <HAL_ADC_Start_DMA+0x4e>
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	e096      	b.n	8003dd4 <HAL_ADC_Start_DMA+0x17c>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a4d      	ldr	r2, [pc, #308]	@ (8003de8 <HAL_ADC_Start_DMA+0x190>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d008      	beq.n	8003cca <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d005      	beq.n	8003cca <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	2b05      	cmp	r3, #5
 8003cc2:	d002      	beq.n	8003cca <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	2b09      	cmp	r3, #9
 8003cc8:	d17a      	bne.n	8003dc0 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 fe0a 	bl	80048e4 <ADC_Enable>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003cd4:	7dfb      	ldrb	r3, [r7, #23]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d16d      	bne.n	8003db6 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cde:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003ce2:	f023 0301 	bic.w	r3, r3, #1
 8003ce6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a3a      	ldr	r2, [pc, #232]	@ (8003ddc <HAL_ADC_Start_DMA+0x184>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d009      	beq.n	8003d0c <HAL_ADC_Start_DMA+0xb4>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a3b      	ldr	r2, [pc, #236]	@ (8003dec <HAL_ADC_Start_DMA+0x194>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d002      	beq.n	8003d08 <HAL_ADC_Start_DMA+0xb0>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	e003      	b.n	8003d10 <HAL_ADC_Start_DMA+0xb8>
 8003d08:	4b39      	ldr	r3, [pc, #228]	@ (8003df0 <HAL_ADC_Start_DMA+0x198>)
 8003d0a:	e001      	b.n	8003d10 <HAL_ADC_Start_DMA+0xb8>
 8003d0c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003d10:	68fa      	ldr	r2, [r7, #12]
 8003d12:	6812      	ldr	r2, [r2, #0]
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d002      	beq.n	8003d1e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d105      	bne.n	8003d2a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d22:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d006      	beq.n	8003d44 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d3a:	f023 0206 	bic.w	r2, r3, #6
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	661a      	str	r2, [r3, #96]	@ 0x60
 8003d42:	e002      	b.n	8003d4a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4e:	4a29      	ldr	r2, [pc, #164]	@ (8003df4 <HAL_ADC_Start_DMA+0x19c>)
 8003d50:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d56:	4a28      	ldr	r2, [pc, #160]	@ (8003df8 <HAL_ADC_Start_DMA+0x1a0>)
 8003d58:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d5e:	4a27      	ldr	r2, [pc, #156]	@ (8003dfc <HAL_ADC_Start_DMA+0x1a4>)
 8003d60:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	221c      	movs	r2, #28
 8003d68:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f042 0210 	orr.w	r2, r2, #16
 8003d80:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68da      	ldr	r2, [r3, #12]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f042 0201 	orr.w	r2, r2, #1
 8003d90:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	3340      	adds	r3, #64	@ 0x40
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	68ba      	ldr	r2, [r7, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f002 f8d9 	bl	8005f58 <HAL_DMA_Start_IT>
 8003da6:	4603      	mov	r3, r0
 8003da8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7ff fd34 	bl	800381c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003db4:	e00d      	b.n	8003dd2 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003dbe:	e008      	b.n	8003dd2 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003dcc:	e001      	b.n	8003dd2 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003dce:	2302      	movs	r3, #2
 8003dd0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3718      	adds	r7, #24
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	50000100 	.word	0x50000100
 8003de0:	50000300 	.word	0x50000300
 8003de4:	50000700 	.word	0x50000700
 8003de8:	50000600 	.word	0x50000600
 8003dec:	50000500 	.word	0x50000500
 8003df0:	50000400 	.word	0x50000400
 8003df4:	08004acf 	.word	0x08004acf
 8003df8:	08004ba7 	.word	0x08004ba7
 8003dfc:	08004bc3 	.word	0x08004bc3

08003e00 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_ADC_Stop_DMA+0x16>
 8003e12:	2302      	movs	r3, #2
 8003e14:	e051      	b.n	8003eba <HAL_ADC_Stop_DMA+0xba>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003e1e:	2103      	movs	r1, #3
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f000 fca3 	bl	800476c <ADC_ConversionStop>
 8003e26:	4603      	mov	r3, r0
 8003e28:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003e2a:	7bfb      	ldrb	r3, [r7, #15]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d13f      	bne.n	8003eb0 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68da      	ldr	r2, [r3, #12]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f022 0201 	bic.w	r2, r2, #1
 8003e3e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e44:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d10f      	bne.n	8003e6e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e52:	4618      	mov	r0, r3
 8003e54:	f002 f8fb 	bl	800604e <HAL_DMA_Abort>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003e5c:	7bfb      	ldrb	r3, [r7, #15]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d005      	beq.n	8003e6e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	685a      	ldr	r2, [r3, #4]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0210 	bic.w	r2, r2, #16
 8003e7c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8003e7e:	7bfb      	ldrb	r3, [r7, #15]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d105      	bne.n	8003e90 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 fdc3 	bl	8004a10 <ADC_Disable>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	73fb      	strb	r3, [r7, #15]
 8003e8e:	e002      	b.n	8003e96 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 fdbd 	bl	8004a10 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003e96:	7bfb      	ldrb	r3, [r7, #15]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d109      	bne.n	8003eb0 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ea0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	f043 0201 	orr.w	r2, r3, #1
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b083      	sub	sp, #12
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b083      	sub	sp, #12
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ede:	bf00      	nop
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
	...

08003eec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b0b6      	sub	sp, #216	@ 0xd8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003efc:	2300      	movs	r3, #0
 8003efe:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d102      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x24>
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	f000 bc13 	b.w	8004736 <HAL_ADC_ConfigChannel+0x84a>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff fca5 	bl	800386c <LL_ADC_REG_IsConversionOngoing>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f040 83f3 	bne.w	8004710 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6818      	ldr	r0, [r3, #0]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	6859      	ldr	r1, [r3, #4]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	461a      	mov	r2, r3
 8003f38:	f7ff fb4b 	bl	80035d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff fc93 	bl	800386c <LL_ADC_REG_IsConversionOngoing>
 8003f46:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7ff fcb3 	bl	80038ba <LL_ADC_INJ_IsConversionOngoing>
 8003f54:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f58:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f040 81d9 	bne.w	8004314 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003f62:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	f040 81d4 	bne.w	8004314 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f74:	d10f      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6818      	ldr	r0, [r3, #0]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	4619      	mov	r1, r3
 8003f82:	f7ff fb52 	bl	800362a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff faf9 	bl	8003586 <LL_ADC_SetSamplingTimeCommonConfig>
 8003f94:	e00e      	b.n	8003fb4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6818      	ldr	r0, [r3, #0]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	6819      	ldr	r1, [r3, #0]
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f7ff fb41 	bl	800362a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2100      	movs	r1, #0
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff fae9 	bl	8003586 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	695a      	ldr	r2, [r3, #20]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	08db      	lsrs	r3, r3, #3
 8003fc0:	f003 0303 	and.w	r3, r3, #3
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d022      	beq.n	800401c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6818      	ldr	r0, [r3, #0]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	6919      	ldr	r1, [r3, #16]
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003fe6:	f7ff fa43 	bl	8003470 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6818      	ldr	r0, [r3, #0]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	6919      	ldr	r1, [r3, #16]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	f7ff fa8f 	bl	800351a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6818      	ldr	r0, [r3, #0]
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004008:	2b01      	cmp	r3, #1
 800400a:	d102      	bne.n	8004012 <HAL_ADC_ConfigChannel+0x126>
 800400c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004010:	e000      	b.n	8004014 <HAL_ADC_ConfigChannel+0x128>
 8004012:	2300      	movs	r3, #0
 8004014:	461a      	mov	r2, r3
 8004016:	f7ff fa9b 	bl	8003550 <LL_ADC_SetOffsetSaturation>
 800401a:	e17b      	b.n	8004314 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2100      	movs	r1, #0
 8004022:	4618      	mov	r0, r3
 8004024:	f7ff fa48 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 8004028:	4603      	mov	r3, r0
 800402a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10a      	bne.n	8004048 <HAL_ADC_ConfigChannel+0x15c>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2100      	movs	r1, #0
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff fa3d 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 800403e:	4603      	mov	r3, r0
 8004040:	0e9b      	lsrs	r3, r3, #26
 8004042:	f003 021f 	and.w	r2, r3, #31
 8004046:	e01e      	b.n	8004086 <HAL_ADC_ConfigChannel+0x19a>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2100      	movs	r1, #0
 800404e:	4618      	mov	r0, r3
 8004050:	f7ff fa32 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 8004054:	4603      	mov	r3, r0
 8004056:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800405e:	fa93 f3a3 	rbit	r3, r3
 8004062:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004066:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800406a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800406e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d101      	bne.n	800407a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004076:	2320      	movs	r3, #32
 8004078:	e004      	b.n	8004084 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800407a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800407e:	fab3 f383 	clz	r3, r3
 8004082:	b2db      	uxtb	r3, r3
 8004084:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800408e:	2b00      	cmp	r3, #0
 8004090:	d105      	bne.n	800409e <HAL_ADC_ConfigChannel+0x1b2>
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	0e9b      	lsrs	r3, r3, #26
 8004098:	f003 031f 	and.w	r3, r3, #31
 800409c:	e018      	b.n	80040d0 <HAL_ADC_ConfigChannel+0x1e4>
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80040aa:	fa93 f3a3 	rbit	r3, r3
 80040ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80040b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80040ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80040c2:	2320      	movs	r3, #32
 80040c4:	e004      	b.n	80040d0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80040c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80040ca:	fab3 f383 	clz	r3, r3
 80040ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d106      	bne.n	80040e2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2200      	movs	r2, #0
 80040da:	2100      	movs	r1, #0
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff fa01 	bl	80034e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2101      	movs	r1, #1
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff f9e5 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 80040ee:	4603      	mov	r3, r0
 80040f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10a      	bne.n	800410e <HAL_ADC_ConfigChannel+0x222>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2101      	movs	r1, #1
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff f9da 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 8004104:	4603      	mov	r3, r0
 8004106:	0e9b      	lsrs	r3, r3, #26
 8004108:	f003 021f 	and.w	r2, r3, #31
 800410c:	e01e      	b.n	800414c <HAL_ADC_ConfigChannel+0x260>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2101      	movs	r1, #1
 8004114:	4618      	mov	r0, r3
 8004116:	f7ff f9cf 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 800411a:	4603      	mov	r3, r0
 800411c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004120:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004124:	fa93 f3a3 	rbit	r3, r3
 8004128:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800412c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004130:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004134:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800413c:	2320      	movs	r3, #32
 800413e:	e004      	b.n	800414a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004140:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004144:	fab3 f383 	clz	r3, r3
 8004148:	b2db      	uxtb	r3, r3
 800414a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004154:	2b00      	cmp	r3, #0
 8004156:	d105      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x278>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	0e9b      	lsrs	r3, r3, #26
 800415e:	f003 031f 	and.w	r3, r3, #31
 8004162:	e018      	b.n	8004196 <HAL_ADC_ConfigChannel+0x2aa>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004170:	fa93 f3a3 	rbit	r3, r3
 8004174:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004178:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800417c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004180:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004188:	2320      	movs	r3, #32
 800418a:	e004      	b.n	8004196 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800418c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004190:	fab3 f383 	clz	r3, r3
 8004194:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004196:	429a      	cmp	r2, r3
 8004198:	d106      	bne.n	80041a8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2200      	movs	r2, #0
 80041a0:	2101      	movs	r1, #1
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff f99e 	bl	80034e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2102      	movs	r1, #2
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7ff f982 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10a      	bne.n	80041d4 <HAL_ADC_ConfigChannel+0x2e8>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2102      	movs	r1, #2
 80041c4:	4618      	mov	r0, r3
 80041c6:	f7ff f977 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 80041ca:	4603      	mov	r3, r0
 80041cc:	0e9b      	lsrs	r3, r3, #26
 80041ce:	f003 021f 	and.w	r2, r3, #31
 80041d2:	e01e      	b.n	8004212 <HAL_ADC_ConfigChannel+0x326>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2102      	movs	r1, #2
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff f96c 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 80041e0:	4603      	mov	r3, r0
 80041e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041ea:	fa93 f3a3 	rbit	r3, r3
 80041ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80041f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80041fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004202:	2320      	movs	r3, #32
 8004204:	e004      	b.n	8004210 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004206:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800420a:	fab3 f383 	clz	r3, r3
 800420e:	b2db      	uxtb	r3, r3
 8004210:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800421a:	2b00      	cmp	r3, #0
 800421c:	d105      	bne.n	800422a <HAL_ADC_ConfigChannel+0x33e>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	0e9b      	lsrs	r3, r3, #26
 8004224:	f003 031f 	and.w	r3, r3, #31
 8004228:	e016      	b.n	8004258 <HAL_ADC_ConfigChannel+0x36c>
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004232:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004236:	fa93 f3a3 	rbit	r3, r3
 800423a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800423c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800423e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004242:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800424a:	2320      	movs	r3, #32
 800424c:	e004      	b.n	8004258 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800424e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004252:	fab3 f383 	clz	r3, r3
 8004256:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004258:	429a      	cmp	r2, r3
 800425a:	d106      	bne.n	800426a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2200      	movs	r2, #0
 8004262:	2102      	movs	r1, #2
 8004264:	4618      	mov	r0, r3
 8004266:	f7ff f93d 	bl	80034e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2103      	movs	r1, #3
 8004270:	4618      	mov	r0, r3
 8004272:	f7ff f921 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 8004276:	4603      	mov	r3, r0
 8004278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800427c:	2b00      	cmp	r3, #0
 800427e:	d10a      	bne.n	8004296 <HAL_ADC_ConfigChannel+0x3aa>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2103      	movs	r1, #3
 8004286:	4618      	mov	r0, r3
 8004288:	f7ff f916 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 800428c:	4603      	mov	r3, r0
 800428e:	0e9b      	lsrs	r3, r3, #26
 8004290:	f003 021f 	and.w	r2, r3, #31
 8004294:	e017      	b.n	80042c6 <HAL_ADC_ConfigChannel+0x3da>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2103      	movs	r1, #3
 800429c:	4618      	mov	r0, r3
 800429e:	f7ff f90b 	bl	80034b8 <LL_ADC_GetOffsetChannel>
 80042a2:	4603      	mov	r3, r0
 80042a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042a8:	fa93 f3a3 	rbit	r3, r3
 80042ac:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80042ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80042b0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80042b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d101      	bne.n	80042bc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80042b8:	2320      	movs	r3, #32
 80042ba:	e003      	b.n	80042c4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80042bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042be:	fab3 f383 	clz	r3, r3
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d105      	bne.n	80042de <HAL_ADC_ConfigChannel+0x3f2>
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	0e9b      	lsrs	r3, r3, #26
 80042d8:	f003 031f 	and.w	r3, r3, #31
 80042dc:	e011      	b.n	8004302 <HAL_ADC_ConfigChannel+0x416>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042e6:	fa93 f3a3 	rbit	r3, r3
 80042ea:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80042ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80042ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80042f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d101      	bne.n	80042fa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80042f6:	2320      	movs	r3, #32
 80042f8:	e003      	b.n	8004302 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80042fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042fc:	fab3 f383 	clz	r3, r3
 8004300:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004302:	429a      	cmp	r2, r3
 8004304:	d106      	bne.n	8004314 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2200      	movs	r2, #0
 800430c:	2103      	movs	r1, #3
 800430e:	4618      	mov	r0, r3
 8004310:	f7ff f8e8 	bl	80034e4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4618      	mov	r0, r3
 800431a:	f7ff fa59 	bl	80037d0 <LL_ADC_IsEnabled>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	f040 813d 	bne.w	80045a0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6818      	ldr	r0, [r3, #0]
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	6819      	ldr	r1, [r3, #0]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	461a      	mov	r2, r3
 8004334:	f7ff f9a4 	bl	8003680 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	4aa2      	ldr	r2, [pc, #648]	@ (80045c8 <HAL_ADC_ConfigChannel+0x6dc>)
 800433e:	4293      	cmp	r3, r2
 8004340:	f040 812e 	bne.w	80045a0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10b      	bne.n	800436c <HAL_ADC_ConfigChannel+0x480>
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	0e9b      	lsrs	r3, r3, #26
 800435a:	3301      	adds	r3, #1
 800435c:	f003 031f 	and.w	r3, r3, #31
 8004360:	2b09      	cmp	r3, #9
 8004362:	bf94      	ite	ls
 8004364:	2301      	movls	r3, #1
 8004366:	2300      	movhi	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	e019      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x4b4>
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004374:	fa93 f3a3 	rbit	r3, r3
 8004378:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800437a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800437c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800437e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004380:	2b00      	cmp	r3, #0
 8004382:	d101      	bne.n	8004388 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004384:	2320      	movs	r3, #32
 8004386:	e003      	b.n	8004390 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004388:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800438a:	fab3 f383 	clz	r3, r3
 800438e:	b2db      	uxtb	r3, r3
 8004390:	3301      	adds	r3, #1
 8004392:	f003 031f 	and.w	r3, r3, #31
 8004396:	2b09      	cmp	r3, #9
 8004398:	bf94      	ite	ls
 800439a:	2301      	movls	r3, #1
 800439c:	2300      	movhi	r3, #0
 800439e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d079      	beq.n	8004498 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d107      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x4d4>
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	0e9b      	lsrs	r3, r3, #26
 80043b6:	3301      	adds	r3, #1
 80043b8:	069b      	lsls	r3, r3, #26
 80043ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043be:	e015      	b.n	80043ec <HAL_ADC_ConfigChannel+0x500>
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043c8:	fa93 f3a3 	rbit	r3, r3
 80043cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80043ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043d0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80043d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d101      	bne.n	80043dc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80043d8:	2320      	movs	r3, #32
 80043da:	e003      	b.n	80043e4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80043dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043de:	fab3 f383 	clz	r3, r3
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	3301      	adds	r3, #1
 80043e6:	069b      	lsls	r3, r3, #26
 80043e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d109      	bne.n	800440c <HAL_ADC_ConfigChannel+0x520>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	0e9b      	lsrs	r3, r3, #26
 80043fe:	3301      	adds	r3, #1
 8004400:	f003 031f 	and.w	r3, r3, #31
 8004404:	2101      	movs	r1, #1
 8004406:	fa01 f303 	lsl.w	r3, r1, r3
 800440a:	e017      	b.n	800443c <HAL_ADC_ConfigChannel+0x550>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004412:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004414:	fa93 f3a3 	rbit	r3, r3
 8004418:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800441a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800441c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800441e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004424:	2320      	movs	r3, #32
 8004426:	e003      	b.n	8004430 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004428:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800442a:	fab3 f383 	clz	r3, r3
 800442e:	b2db      	uxtb	r3, r3
 8004430:	3301      	adds	r3, #1
 8004432:	f003 031f 	and.w	r3, r3, #31
 8004436:	2101      	movs	r1, #1
 8004438:	fa01 f303 	lsl.w	r3, r1, r3
 800443c:	ea42 0103 	orr.w	r1, r2, r3
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10a      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x576>
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	0e9b      	lsrs	r3, r3, #26
 8004452:	3301      	adds	r3, #1
 8004454:	f003 021f 	and.w	r2, r3, #31
 8004458:	4613      	mov	r3, r2
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	4413      	add	r3, r2
 800445e:	051b      	lsls	r3, r3, #20
 8004460:	e018      	b.n	8004494 <HAL_ADC_ConfigChannel+0x5a8>
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800446a:	fa93 f3a3 	rbit	r3, r3
 800446e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004472:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004476:	2b00      	cmp	r3, #0
 8004478:	d101      	bne.n	800447e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800447a:	2320      	movs	r3, #32
 800447c:	e003      	b.n	8004486 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800447e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004480:	fab3 f383 	clz	r3, r3
 8004484:	b2db      	uxtb	r3, r3
 8004486:	3301      	adds	r3, #1
 8004488:	f003 021f 	and.w	r2, r3, #31
 800448c:	4613      	mov	r3, r2
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	4413      	add	r3, r2
 8004492:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004494:	430b      	orrs	r3, r1
 8004496:	e07e      	b.n	8004596 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d107      	bne.n	80044b4 <HAL_ADC_ConfigChannel+0x5c8>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	0e9b      	lsrs	r3, r3, #26
 80044aa:	3301      	adds	r3, #1
 80044ac:	069b      	lsls	r3, r3, #26
 80044ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044b2:	e015      	b.n	80044e0 <HAL_ADC_ConfigChannel+0x5f4>
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044bc:	fa93 f3a3 	rbit	r3, r3
 80044c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80044c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80044c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d101      	bne.n	80044d0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80044cc:	2320      	movs	r3, #32
 80044ce:	e003      	b.n	80044d8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80044d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d2:	fab3 f383 	clz	r3, r3
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	3301      	adds	r3, #1
 80044da:	069b      	lsls	r3, r3, #26
 80044dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d109      	bne.n	8004500 <HAL_ADC_ConfigChannel+0x614>
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	0e9b      	lsrs	r3, r3, #26
 80044f2:	3301      	adds	r3, #1
 80044f4:	f003 031f 	and.w	r3, r3, #31
 80044f8:	2101      	movs	r1, #1
 80044fa:	fa01 f303 	lsl.w	r3, r1, r3
 80044fe:	e017      	b.n	8004530 <HAL_ADC_ConfigChannel+0x644>
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	fa93 f3a3 	rbit	r3, r3
 800450c:	61fb      	str	r3, [r7, #28]
  return result;
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004518:	2320      	movs	r3, #32
 800451a:	e003      	b.n	8004524 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	fab3 f383 	clz	r3, r3
 8004522:	b2db      	uxtb	r3, r3
 8004524:	3301      	adds	r3, #1
 8004526:	f003 031f 	and.w	r3, r3, #31
 800452a:	2101      	movs	r1, #1
 800452c:	fa01 f303 	lsl.w	r3, r1, r3
 8004530:	ea42 0103 	orr.w	r1, r2, r3
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10d      	bne.n	800455c <HAL_ADC_ConfigChannel+0x670>
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	0e9b      	lsrs	r3, r3, #26
 8004546:	3301      	adds	r3, #1
 8004548:	f003 021f 	and.w	r2, r3, #31
 800454c:	4613      	mov	r3, r2
 800454e:	005b      	lsls	r3, r3, #1
 8004550:	4413      	add	r3, r2
 8004552:	3b1e      	subs	r3, #30
 8004554:	051b      	lsls	r3, r3, #20
 8004556:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800455a:	e01b      	b.n	8004594 <HAL_ADC_ConfigChannel+0x6a8>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	fa93 f3a3 	rbit	r3, r3
 8004568:	613b      	str	r3, [r7, #16]
  return result;
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d101      	bne.n	8004578 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004574:	2320      	movs	r3, #32
 8004576:	e003      	b.n	8004580 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	fab3 f383 	clz	r3, r3
 800457e:	b2db      	uxtb	r3, r3
 8004580:	3301      	adds	r3, #1
 8004582:	f003 021f 	and.w	r2, r3, #31
 8004586:	4613      	mov	r3, r2
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	4413      	add	r3, r2
 800458c:	3b1e      	subs	r3, #30
 800458e:	051b      	lsls	r3, r3, #20
 8004590:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004594:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800459a:	4619      	mov	r1, r3
 800459c:	f7ff f845 	bl	800362a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	4b09      	ldr	r3, [pc, #36]	@ (80045cc <HAL_ADC_ConfigChannel+0x6e0>)
 80045a6:	4013      	ands	r3, r2
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 80be 	beq.w	800472a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045b6:	d004      	beq.n	80045c2 <HAL_ADC_ConfigChannel+0x6d6>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a04      	ldr	r2, [pc, #16]	@ (80045d0 <HAL_ADC_ConfigChannel+0x6e4>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d10a      	bne.n	80045d8 <HAL_ADC_ConfigChannel+0x6ec>
 80045c2:	4b04      	ldr	r3, [pc, #16]	@ (80045d4 <HAL_ADC_ConfigChannel+0x6e8>)
 80045c4:	e009      	b.n	80045da <HAL_ADC_ConfigChannel+0x6ee>
 80045c6:	bf00      	nop
 80045c8:	407f0000 	.word	0x407f0000
 80045cc:	80080000 	.word	0x80080000
 80045d0:	50000100 	.word	0x50000100
 80045d4:	50000300 	.word	0x50000300
 80045d8:	4b59      	ldr	r3, [pc, #356]	@ (8004740 <HAL_ADC_ConfigChannel+0x854>)
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fe ff3a 	bl	8003454 <LL_ADC_GetCommonPathInternalCh>
 80045e0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a56      	ldr	r2, [pc, #344]	@ (8004744 <HAL_ADC_ConfigChannel+0x858>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d004      	beq.n	80045f8 <HAL_ADC_ConfigChannel+0x70c>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a55      	ldr	r2, [pc, #340]	@ (8004748 <HAL_ADC_ConfigChannel+0x85c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d13a      	bne.n	800466e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80045f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80045fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d134      	bne.n	800466e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800460c:	d005      	beq.n	800461a <HAL_ADC_ConfigChannel+0x72e>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a4e      	ldr	r2, [pc, #312]	@ (800474c <HAL_ADC_ConfigChannel+0x860>)
 8004614:	4293      	cmp	r3, r2
 8004616:	f040 8085 	bne.w	8004724 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004622:	d004      	beq.n	800462e <HAL_ADC_ConfigChannel+0x742>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a49      	ldr	r2, [pc, #292]	@ (8004750 <HAL_ADC_ConfigChannel+0x864>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d101      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x746>
 800462e:	4a49      	ldr	r2, [pc, #292]	@ (8004754 <HAL_ADC_ConfigChannel+0x868>)
 8004630:	e000      	b.n	8004634 <HAL_ADC_ConfigChannel+0x748>
 8004632:	4a43      	ldr	r2, [pc, #268]	@ (8004740 <HAL_ADC_ConfigChannel+0x854>)
 8004634:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004638:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800463c:	4619      	mov	r1, r3
 800463e:	4610      	mov	r0, r2
 8004640:	f7fe fef5 	bl	800342e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004644:	4b44      	ldr	r3, [pc, #272]	@ (8004758 <HAL_ADC_ConfigChannel+0x86c>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	099b      	lsrs	r3, r3, #6
 800464a:	4a44      	ldr	r2, [pc, #272]	@ (800475c <HAL_ADC_ConfigChannel+0x870>)
 800464c:	fba2 2303 	umull	r2, r3, r2, r3
 8004650:	099b      	lsrs	r3, r3, #6
 8004652:	1c5a      	adds	r2, r3, #1
 8004654:	4613      	mov	r3, r2
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	4413      	add	r3, r2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800465e:	e002      	b.n	8004666 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	3b01      	subs	r3, #1
 8004664:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1f9      	bne.n	8004660 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800466c:	e05a      	b.n	8004724 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a3b      	ldr	r2, [pc, #236]	@ (8004760 <HAL_ADC_ConfigChannel+0x874>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d125      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004678:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800467c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d11f      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a31      	ldr	r2, [pc, #196]	@ (8004750 <HAL_ADC_ConfigChannel+0x864>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d104      	bne.n	8004698 <HAL_ADC_ConfigChannel+0x7ac>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a34      	ldr	r2, [pc, #208]	@ (8004764 <HAL_ADC_ConfigChannel+0x878>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d047      	beq.n	8004728 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046a0:	d004      	beq.n	80046ac <HAL_ADC_ConfigChannel+0x7c0>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a2a      	ldr	r2, [pc, #168]	@ (8004750 <HAL_ADC_ConfigChannel+0x864>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d101      	bne.n	80046b0 <HAL_ADC_ConfigChannel+0x7c4>
 80046ac:	4a29      	ldr	r2, [pc, #164]	@ (8004754 <HAL_ADC_ConfigChannel+0x868>)
 80046ae:	e000      	b.n	80046b2 <HAL_ADC_ConfigChannel+0x7c6>
 80046b0:	4a23      	ldr	r2, [pc, #140]	@ (8004740 <HAL_ADC_ConfigChannel+0x854>)
 80046b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046ba:	4619      	mov	r1, r3
 80046bc:	4610      	mov	r0, r2
 80046be:	f7fe feb6 	bl	800342e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046c2:	e031      	b.n	8004728 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a27      	ldr	r2, [pc, #156]	@ (8004768 <HAL_ADC_ConfigChannel+0x87c>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d12d      	bne.n	800472a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80046ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80046d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d127      	bne.n	800472a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a1c      	ldr	r2, [pc, #112]	@ (8004750 <HAL_ADC_ConfigChannel+0x864>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d022      	beq.n	800472a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80046ec:	d004      	beq.n	80046f8 <HAL_ADC_ConfigChannel+0x80c>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a17      	ldr	r2, [pc, #92]	@ (8004750 <HAL_ADC_ConfigChannel+0x864>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d101      	bne.n	80046fc <HAL_ADC_ConfigChannel+0x810>
 80046f8:	4a16      	ldr	r2, [pc, #88]	@ (8004754 <HAL_ADC_ConfigChannel+0x868>)
 80046fa:	e000      	b.n	80046fe <HAL_ADC_ConfigChannel+0x812>
 80046fc:	4a10      	ldr	r2, [pc, #64]	@ (8004740 <HAL_ADC_ConfigChannel+0x854>)
 80046fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004702:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004706:	4619      	mov	r1, r3
 8004708:	4610      	mov	r0, r2
 800470a:	f7fe fe90 	bl	800342e <LL_ADC_SetCommonPathInternalCh>
 800470e:	e00c      	b.n	800472a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004714:	f043 0220 	orr.w	r2, r3, #32
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004722:	e002      	b.n	800472a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004724:	bf00      	nop
 8004726:	e000      	b.n	800472a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004728:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004732:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004736:	4618      	mov	r0, r3
 8004738:	37d8      	adds	r7, #216	@ 0xd8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	50000700 	.word	0x50000700
 8004744:	c3210000 	.word	0xc3210000
 8004748:	90c00010 	.word	0x90c00010
 800474c:	50000600 	.word	0x50000600
 8004750:	50000100 	.word	0x50000100
 8004754:	50000300 	.word	0x50000300
 8004758:	20000004 	.word	0x20000004
 800475c:	053e2d63 	.word	0x053e2d63
 8004760:	c7520000 	.word	0xc7520000
 8004764:	50000500 	.word	0x50000500
 8004768:	cb840000 	.word	0xcb840000

0800476c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b088      	sub	sp, #32
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004776:	2300      	movs	r3, #0
 8004778:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff f872 	bl	800386c <LL_ADC_REG_IsConversionOngoing>
 8004788:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4618      	mov	r0, r3
 8004790:	f7ff f893 	bl	80038ba <LL_ADC_INJ_IsConversionOngoing>
 8004794:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d103      	bne.n	80047a4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	f000 8098 	beq.w	80048d4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d02a      	beq.n	8004808 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	7f5b      	ldrb	r3, [r3, #29]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d126      	bne.n	8004808 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	7f1b      	ldrb	r3, [r3, #28]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d122      	bne.n	8004808 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80047c2:	2301      	movs	r3, #1
 80047c4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80047c6:	e014      	b.n	80047f2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	4a45      	ldr	r2, [pc, #276]	@ (80048e0 <ADC_ConversionStop+0x174>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d90d      	bls.n	80047ec <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d4:	f043 0210 	orr.w	r2, r3, #16
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e0:	f043 0201 	orr.w	r2, r3, #1
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e074      	b.n	80048d6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	3301      	adds	r3, #1
 80047f0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047fc:	2b40      	cmp	r3, #64	@ 0x40
 80047fe:	d1e3      	bne.n	80047c8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2240      	movs	r2, #64	@ 0x40
 8004806:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d014      	beq.n	8004838 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff f82a 	bl	800386c <LL_ADC_REG_IsConversionOngoing>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00c      	beq.n	8004838 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f7fe ffe7 	bl	80037f6 <LL_ADC_IsDisableOngoing>
 8004828:	4603      	mov	r3, r0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d104      	bne.n	8004838 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4618      	mov	r0, r3
 8004834:	f7ff f806 	bl	8003844 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	2b01      	cmp	r3, #1
 800483c:	d014      	beq.n	8004868 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4618      	mov	r0, r3
 8004844:	f7ff f839 	bl	80038ba <LL_ADC_INJ_IsConversionOngoing>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00c      	beq.n	8004868 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f7fe ffcf 	bl	80037f6 <LL_ADC_IsDisableOngoing>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d104      	bne.n	8004868 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4618      	mov	r0, r3
 8004864:	f7ff f815 	bl	8003892 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	2b02      	cmp	r3, #2
 800486c:	d005      	beq.n	800487a <ADC_ConversionStop+0x10e>
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	2b03      	cmp	r3, #3
 8004872:	d105      	bne.n	8004880 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004874:	230c      	movs	r3, #12
 8004876:	617b      	str	r3, [r7, #20]
        break;
 8004878:	e005      	b.n	8004886 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800487a:	2308      	movs	r3, #8
 800487c:	617b      	str	r3, [r7, #20]
        break;
 800487e:	e002      	b.n	8004886 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004880:	2304      	movs	r3, #4
 8004882:	617b      	str	r3, [r7, #20]
        break;
 8004884:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004886:	f7fe fdb3 	bl	80033f0 <HAL_GetTick>
 800488a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800488c:	e01b      	b.n	80048c6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800488e:	f7fe fdaf 	bl	80033f0 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	2b05      	cmp	r3, #5
 800489a:	d914      	bls.n	80048c6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689a      	ldr	r2, [r3, #8]
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	4013      	ands	r3, r2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00d      	beq.n	80048c6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ae:	f043 0210 	orr.w	r2, r3, #16
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048ba:	f043 0201 	orr.w	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e007      	b.n	80048d6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	689a      	ldr	r2, [r3, #8]
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	4013      	ands	r3, r2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1dc      	bne.n	800488e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3720      	adds	r7, #32
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	a33fffff 	.word	0xa33fffff

080048e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80048ec:	2300      	movs	r3, #0
 80048ee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7fe ff6b 	bl	80037d0 <LL_ADC_IsEnabled>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d176      	bne.n	80049ee <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689a      	ldr	r2, [r3, #8]
 8004906:	4b3c      	ldr	r3, [pc, #240]	@ (80049f8 <ADC_Enable+0x114>)
 8004908:	4013      	ands	r3, r2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00d      	beq.n	800492a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004912:	f043 0210 	orr.w	r2, r3, #16
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800491e:	f043 0201 	orr.w	r2, r3, #1
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e062      	b.n	80049f0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4618      	mov	r0, r3
 8004930:	f7fe ff26 	bl	8003780 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800493c:	d004      	beq.n	8004948 <ADC_Enable+0x64>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a2e      	ldr	r2, [pc, #184]	@ (80049fc <ADC_Enable+0x118>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d101      	bne.n	800494c <ADC_Enable+0x68>
 8004948:	4b2d      	ldr	r3, [pc, #180]	@ (8004a00 <ADC_Enable+0x11c>)
 800494a:	e000      	b.n	800494e <ADC_Enable+0x6a>
 800494c:	4b2d      	ldr	r3, [pc, #180]	@ (8004a04 <ADC_Enable+0x120>)
 800494e:	4618      	mov	r0, r3
 8004950:	f7fe fd80 	bl	8003454 <LL_ADC_GetCommonPathInternalCh>
 8004954:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004956:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800495a:	2b00      	cmp	r3, #0
 800495c:	d013      	beq.n	8004986 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800495e:	4b2a      	ldr	r3, [pc, #168]	@ (8004a08 <ADC_Enable+0x124>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	099b      	lsrs	r3, r3, #6
 8004964:	4a29      	ldr	r2, [pc, #164]	@ (8004a0c <ADC_Enable+0x128>)
 8004966:	fba2 2303 	umull	r2, r3, r2, r3
 800496a:	099b      	lsrs	r3, r3, #6
 800496c:	1c5a      	adds	r2, r3, #1
 800496e:	4613      	mov	r3, r2
 8004970:	005b      	lsls	r3, r3, #1
 8004972:	4413      	add	r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004978:	e002      	b.n	8004980 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	3b01      	subs	r3, #1
 800497e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1f9      	bne.n	800497a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004986:	f7fe fd33 	bl	80033f0 <HAL_GetTick>
 800498a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800498c:	e028      	b.n	80049e0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4618      	mov	r0, r3
 8004994:	f7fe ff1c 	bl	80037d0 <LL_ADC_IsEnabled>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d104      	bne.n	80049a8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fe feec 	bl	8003780 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80049a8:	f7fe fd22 	bl	80033f0 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d914      	bls.n	80049e0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d00d      	beq.n	80049e0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c8:	f043 0210 	orr.w	r2, r3, #16
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049d4:	f043 0201 	orr.w	r2, r3, #1
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e007      	b.n	80049f0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d1cf      	bne.n	800498e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	8000003f 	.word	0x8000003f
 80049fc:	50000100 	.word	0x50000100
 8004a00:	50000300 	.word	0x50000300
 8004a04:	50000700 	.word	0x50000700
 8004a08:	20000004 	.word	0x20000004
 8004a0c:	053e2d63 	.word	0x053e2d63

08004a10 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7fe feea 	bl	80037f6 <LL_ADC_IsDisableOngoing>
 8004a22:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f7fe fed1 	bl	80037d0 <LL_ADC_IsEnabled>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d047      	beq.n	8004ac4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d144      	bne.n	8004ac4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f003 030d 	and.w	r3, r3, #13
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d10c      	bne.n	8004a62 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fe feab 	bl	80037a8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2203      	movs	r2, #3
 8004a58:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a5a:	f7fe fcc9 	bl	80033f0 <HAL_GetTick>
 8004a5e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004a60:	e029      	b.n	8004ab6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a66:	f043 0210 	orr.w	r2, r3, #16
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a72:	f043 0201 	orr.w	r2, r3, #1
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e023      	b.n	8004ac6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004a7e:	f7fe fcb7 	bl	80033f0 <HAL_GetTick>
 8004a82:	4602      	mov	r2, r0
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d914      	bls.n	8004ab6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00d      	beq.n	8004ab6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a9e:	f043 0210 	orr.w	r2, r3, #16
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aaa:	f043 0201 	orr.w	r2, r3, #1
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e007      	b.n	8004ac6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1dc      	bne.n	8004a7e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b084      	sub	sp, #16
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ada:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ae0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d14b      	bne.n	8004b80 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0308 	and.w	r3, r3, #8
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d021      	beq.n	8004b46 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4618      	mov	r0, r3
 8004b08:	f7fe fd50 	bl	80035ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d032      	beq.n	8004b78 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d12b      	bne.n	8004b78 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d11f      	bne.n	8004b78 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b3c:	f043 0201 	orr.w	r2, r3, #1
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b44:	e018      	b.n	8004b78 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d111      	bne.n	8004b78 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d105      	bne.n	8004b78 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b70:	f043 0201 	orr.w	r2, r3, #1
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	f7fc f90b 	bl	8000d94 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004b7e:	e00e      	b.n	8004b9e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d003      	beq.n	8004b94 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f7ff f9a2 	bl	8003ed6 <HAL_ADC_ErrorCallback>
}
 8004b92:	e004      	b.n	8004b9e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	4798      	blx	r3
}
 8004b9e:	bf00      	nop
 8004ba0:	3710      	adds	r7, #16
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}

08004ba6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b084      	sub	sp, #16
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004bb4:	68f8      	ldr	r0, [r7, #12]
 8004bb6:	f7ff f984 	bl	8003ec2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004bba:	bf00      	nop
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b084      	sub	sp, #16
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bd4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be0:	f043 0204 	orr.w	r2, r3, #4
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004be8:	68f8      	ldr	r0, [r7, #12]
 8004bea:	f7ff f974 	bl	8003ed6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004bee:	bf00      	nop
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <LL_ADC_IsEnabled>:
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b083      	sub	sp, #12
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d101      	bne.n	8004c0e <LL_ADC_IsEnabled+0x18>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e000      	b.n	8004c10 <LL_ADC_IsEnabled+0x1a>
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <LL_ADC_REG_IsConversionOngoing>:
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f003 0304 	and.w	r3, r3, #4
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d101      	bne.n	8004c34 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004c30:	2301      	movs	r3, #1
 8004c32:	e000      	b.n	8004c36 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	370c      	adds	r7, #12
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
	...

08004c44 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004c44:	b590      	push	{r4, r7, lr}
 8004c46:	b0a1      	sub	sp, #132	@ 0x84
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d101      	bne.n	8004c62 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004c5e:	2302      	movs	r3, #2
 8004c60:	e0e7      	b.n	8004e32 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004c6e:	2300      	movs	r3, #0
 8004c70:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c7a:	d102      	bne.n	8004c82 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004c7c:	4b6f      	ldr	r3, [pc, #444]	@ (8004e3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004c7e:	60bb      	str	r3, [r7, #8]
 8004c80:	e009      	b.n	8004c96 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a6e      	ldr	r2, [pc, #440]	@ (8004e40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d102      	bne.n	8004c92 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004c8c:	4b6d      	ldr	r3, [pc, #436]	@ (8004e44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004c8e:	60bb      	str	r3, [r7, #8]
 8004c90:	e001      	b.n	8004c96 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004c92:	2300      	movs	r3, #0
 8004c94:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10b      	bne.n	8004cb4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ca0:	f043 0220 	orr.w	r2, r3, #32
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e0be      	b.n	8004e32 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7ff ffb0 	bl	8004c1c <LL_ADC_REG_IsConversionOngoing>
 8004cbc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7ff ffaa 	bl	8004c1c <LL_ADC_REG_IsConversionOngoing>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f040 80a0 	bne.w	8004e10 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004cd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	f040 809c 	bne.w	8004e10 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ce0:	d004      	beq.n	8004cec <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a55      	ldr	r2, [pc, #340]	@ (8004e3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d101      	bne.n	8004cf0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004cec:	4b56      	ldr	r3, [pc, #344]	@ (8004e48 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004cee:	e000      	b.n	8004cf2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004cf0:	4b56      	ldr	r3, [pc, #344]	@ (8004e4c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004cf2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d04b      	beq.n	8004d94 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004cfc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	6859      	ldr	r1, [r3, #4]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004d0e:	035b      	lsls	r3, r3, #13
 8004d10:	430b      	orrs	r3, r1
 8004d12:	431a      	orrs	r2, r3
 8004d14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d16:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d20:	d004      	beq.n	8004d2c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a45      	ldr	r2, [pc, #276]	@ (8004e3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d10f      	bne.n	8004d4c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004d2c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004d30:	f7ff ff61 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004d34:	4604      	mov	r4, r0
 8004d36:	4841      	ldr	r0, [pc, #260]	@ (8004e3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004d38:	f7ff ff5d 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	4323      	orrs	r3, r4
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	bf0c      	ite	eq
 8004d44:	2301      	moveq	r3, #1
 8004d46:	2300      	movne	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	e012      	b.n	8004d72 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004d4c:	483c      	ldr	r0, [pc, #240]	@ (8004e40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004d4e:	f7ff ff52 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004d52:	4604      	mov	r4, r0
 8004d54:	483b      	ldr	r0, [pc, #236]	@ (8004e44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004d56:	f7ff ff4e 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	431c      	orrs	r4, r3
 8004d5e:	483c      	ldr	r0, [pc, #240]	@ (8004e50 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004d60:	f7ff ff49 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004d64:	4603      	mov	r3, r0
 8004d66:	4323      	orrs	r3, r4
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	bf0c      	ite	eq
 8004d6c:	2301      	moveq	r3, #1
 8004d6e:	2300      	movne	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d056      	beq.n	8004e24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004d76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004d7e:	f023 030f 	bic.w	r3, r3, #15
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	6811      	ldr	r1, [r2, #0]
 8004d86:	683a      	ldr	r2, [r7, #0]
 8004d88:	6892      	ldr	r2, [r2, #8]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d90:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004d92:	e047      	b.n	8004e24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004d94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d9e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004da8:	d004      	beq.n	8004db4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a23      	ldr	r2, [pc, #140]	@ (8004e3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d10f      	bne.n	8004dd4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004db4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004db8:	f7ff ff1d 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	481f      	ldr	r0, [pc, #124]	@ (8004e3c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004dc0:	f7ff ff19 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	4323      	orrs	r3, r4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	bf0c      	ite	eq
 8004dcc:	2301      	moveq	r3, #1
 8004dce:	2300      	movne	r3, #0
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	e012      	b.n	8004dfa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004dd4:	481a      	ldr	r0, [pc, #104]	@ (8004e40 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004dd6:	f7ff ff0e 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004dda:	4604      	mov	r4, r0
 8004ddc:	4819      	ldr	r0, [pc, #100]	@ (8004e44 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004dde:	f7ff ff0a 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004de2:	4603      	mov	r3, r0
 8004de4:	431c      	orrs	r4, r3
 8004de6:	481a      	ldr	r0, [pc, #104]	@ (8004e50 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004de8:	f7ff ff05 	bl	8004bf6 <LL_ADC_IsEnabled>
 8004dec:	4603      	mov	r3, r0
 8004dee:	4323      	orrs	r3, r4
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	bf0c      	ite	eq
 8004df4:	2301      	moveq	r3, #1
 8004df6:	2300      	movne	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d012      	beq.n	8004e24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004dfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004e06:	f023 030f 	bic.w	r3, r3, #15
 8004e0a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004e0c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004e0e:	e009      	b.n	8004e24 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e14:	f043 0220 	orr.w	r2, r3, #32
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004e22:	e000      	b.n	8004e26 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004e24:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004e2e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3784      	adds	r7, #132	@ 0x84
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd90      	pop	{r4, r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	50000100 	.word	0x50000100
 8004e40:	50000400 	.word	0x50000400
 8004e44:	50000500 	.word	0x50000500
 8004e48:	50000300 	.word	0x50000300
 8004e4c:	50000700 	.word	0x50000700
 8004e50:	50000600 	.word	0x50000600

08004e54 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004e5c:	4b05      	ldr	r3, [pc, #20]	@ (8004e74 <LL_EXTI_EnableIT_0_31+0x20>)
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	4904      	ldr	r1, [pc, #16]	@ (8004e74 <LL_EXTI_EnableIT_0_31+0x20>)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	600b      	str	r3, [r1, #0]
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr
 8004e74:	40010400 	.word	0x40010400

08004e78 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004e80:	4b05      	ldr	r3, [pc, #20]	@ (8004e98 <LL_EXTI_EnableIT_32_63+0x20>)
 8004e82:	6a1a      	ldr	r2, [r3, #32]
 8004e84:	4904      	ldr	r1, [pc, #16]	@ (8004e98 <LL_EXTI_EnableIT_32_63+0x20>)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	620b      	str	r3, [r1, #32]
}
 8004e8c:	bf00      	nop
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr
 8004e98:	40010400 	.word	0x40010400

08004e9c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8004ea4:	4b06      	ldr	r3, [pc, #24]	@ (8004ec0 <LL_EXTI_DisableIT_0_31+0x24>)
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	43db      	mvns	r3, r3
 8004eac:	4904      	ldr	r1, [pc, #16]	@ (8004ec0 <LL_EXTI_DisableIT_0_31+0x24>)
 8004eae:	4013      	ands	r3, r2
 8004eb0:	600b      	str	r3, [r1, #0]
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	40010400 	.word	0x40010400

08004ec4 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8004ecc:	4b06      	ldr	r3, [pc, #24]	@ (8004ee8 <LL_EXTI_DisableIT_32_63+0x24>)
 8004ece:	6a1a      	ldr	r2, [r3, #32]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	43db      	mvns	r3, r3
 8004ed4:	4904      	ldr	r1, [pc, #16]	@ (8004ee8 <LL_EXTI_DisableIT_32_63+0x24>)
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	620b      	str	r3, [r1, #32]
}
 8004eda:	bf00      	nop
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	40010400 	.word	0x40010400

08004eec <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004ef4:	4b05      	ldr	r3, [pc, #20]	@ (8004f0c <LL_EXTI_EnableEvent_0_31+0x20>)
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	4904      	ldr	r1, [pc, #16]	@ (8004f0c <LL_EXTI_EnableEvent_0_31+0x20>)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	604b      	str	r3, [r1, #4]

}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr
 8004f0c:	40010400 	.word	0x40010400

08004f10 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8004f18:	4b05      	ldr	r3, [pc, #20]	@ (8004f30 <LL_EXTI_EnableEvent_32_63+0x20>)
 8004f1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f1c:	4904      	ldr	r1, [pc, #16]	@ (8004f30 <LL_EXTI_EnableEvent_32_63+0x20>)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	40010400 	.word	0x40010400

08004f34 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004f3c:	4b06      	ldr	r3, [pc, #24]	@ (8004f58 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004f3e:	685a      	ldr	r2, [r3, #4]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	43db      	mvns	r3, r3
 8004f44:	4904      	ldr	r1, [pc, #16]	@ (8004f58 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004f46:	4013      	ands	r3, r2
 8004f48:	604b      	str	r3, [r1, #4]
}
 8004f4a:	bf00      	nop
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop
 8004f58:	40010400 	.word	0x40010400

08004f5c <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8004f64:	4b06      	ldr	r3, [pc, #24]	@ (8004f80 <LL_EXTI_DisableEvent_32_63+0x24>)
 8004f66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	43db      	mvns	r3, r3
 8004f6c:	4904      	ldr	r1, [pc, #16]	@ (8004f80 <LL_EXTI_DisableEvent_32_63+0x24>)
 8004f6e:	4013      	ands	r3, r2
 8004f70:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8004f72:	bf00      	nop
 8004f74:	370c      	adds	r7, #12
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	40010400 	.word	0x40010400

08004f84 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004f8c:	4b05      	ldr	r3, [pc, #20]	@ (8004fa4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	4904      	ldr	r1, [pc, #16]	@ (8004fa4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	608b      	str	r3, [r1, #8]

}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr
 8004fa4:	40010400 	.word	0x40010400

08004fa8 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8004fb0:	4b05      	ldr	r3, [pc, #20]	@ (8004fc8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004fb2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004fb4:	4904      	ldr	r1, [pc, #16]	@ (8004fc8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	40010400 	.word	0x40010400

08004fcc <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004fd4:	4b06      	ldr	r3, [pc, #24]	@ (8004ff0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8004fd6:	689a      	ldr	r2, [r3, #8]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	43db      	mvns	r3, r3
 8004fdc:	4904      	ldr	r1, [pc, #16]	@ (8004ff0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8004fde:	4013      	ands	r3, r2
 8004fe0:	608b      	str	r3, [r1, #8]

}
 8004fe2:	bf00      	nop
 8004fe4:	370c      	adds	r7, #12
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	40010400 	.word	0x40010400

08004ff4 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8004ffc:	4b06      	ldr	r3, [pc, #24]	@ (8005018 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8004ffe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	43db      	mvns	r3, r3
 8005004:	4904      	ldr	r1, [pc, #16]	@ (8005018 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8005006:	4013      	ands	r3, r2
 8005008:	628b      	str	r3, [r1, #40]	@ 0x28
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	40010400 	.word	0x40010400

0800501c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8005024:	4b05      	ldr	r3, [pc, #20]	@ (800503c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8005026:	68da      	ldr	r2, [r3, #12]
 8005028:	4904      	ldr	r1, [pc, #16]	@ (800503c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4313      	orrs	r3, r2
 800502e:	60cb      	str	r3, [r1, #12]
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	40010400 	.word	0x40010400

08005040 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8005048:	4b05      	ldr	r3, [pc, #20]	@ (8005060 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800504a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800504c:	4904      	ldr	r1, [pc, #16]	@ (8005060 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4313      	orrs	r3, r2
 8005052:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	40010400 	.word	0x40010400

08005064 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800506c:	4b06      	ldr	r3, [pc, #24]	@ (8005088 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800506e:	68da      	ldr	r2, [r3, #12]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	43db      	mvns	r3, r3
 8005074:	4904      	ldr	r1, [pc, #16]	@ (8005088 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8005076:	4013      	ands	r3, r2
 8005078:	60cb      	str	r3, [r1, #12]
}
 800507a:	bf00      	nop
 800507c:	370c      	adds	r7, #12
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40010400 	.word	0x40010400

0800508c <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8005094:	4b06      	ldr	r3, [pc, #24]	@ (80050b0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8005096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	43db      	mvns	r3, r3
 800509c:	4904      	ldr	r1, [pc, #16]	@ (80050b0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800509e:	4013      	ands	r3, r2
 80050a0:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80050a2:	bf00      	nop
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	40010400 	.word	0x40010400

080050b4 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80050bc:	4a04      	ldr	r2, [pc, #16]	@ (80050d0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6153      	str	r3, [r2, #20]
}
 80050c2:	bf00      	nop
 80050c4:	370c      	adds	r7, #12
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	40010400 	.word	0x40010400

080050d4 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80050dc:	4a04      	ldr	r2, [pc, #16]	@ (80050f0 <LL_EXTI_ClearFlag_32_63+0x1c>)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80050e2:	bf00      	nop
 80050e4:	370c      	adds	r7, #12
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	40010400 	.word	0x40010400

080050f4 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b088      	sub	sp, #32
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80050fc:	2300      	movs	r3, #0
 80050fe:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005100:	2300      	movs	r3, #0
 8005102:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d102      	bne.n	8005110 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	77fb      	strb	r3, [r7, #31]
 800510e:	e181      	b.n	8005414 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800511a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800511e:	d102      	bne.n	8005126 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	77fb      	strb	r3, [r7, #31]
 8005124:	e176      	b.n	8005414 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	7f5b      	ldrb	r3, [r3, #29]
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d108      	bne.n	8005142 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f7fd f86b 	bl	8002218 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800514c:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	695b      	ldr	r3, [r3, #20]
 800515c:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8005168:	4313      	orrs	r3, r2
 800516a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	4b90      	ldr	r3, [pc, #576]	@ (80053b4 <HAL_COMP_Init+0x2c0>)
 8005174:	4013      	ands	r3, r2
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6812      	ldr	r2, [r2, #0]
 800517a:	6979      	ldr	r1, [r7, #20]
 800517c:	430b      	orrs	r3, r1
 800517e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d016      	beq.n	80051bc <HAL_COMP_Init+0xc8>
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d113      	bne.n	80051bc <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005194:	4b88      	ldr	r3, [pc, #544]	@ (80053b8 <HAL_COMP_Init+0x2c4>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	099b      	lsrs	r3, r3, #6
 800519a:	4a88      	ldr	r2, [pc, #544]	@ (80053bc <HAL_COMP_Init+0x2c8>)
 800519c:	fba2 2303 	umull	r2, r3, r2, r3
 80051a0:	099b      	lsrs	r3, r3, #6
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	4613      	mov	r3, r2
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	4413      	add	r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80051ae:	e002      	b.n	80051b6 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	3b01      	subs	r3, #1
 80051b4:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1f9      	bne.n	80051b0 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a7f      	ldr	r2, [pc, #508]	@ (80053c0 <HAL_COMP_Init+0x2cc>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d028      	beq.n	8005218 <HAL_COMP_Init+0x124>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a7e      	ldr	r2, [pc, #504]	@ (80053c4 <HAL_COMP_Init+0x2d0>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d020      	beq.n	8005212 <HAL_COMP_Init+0x11e>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a7c      	ldr	r2, [pc, #496]	@ (80053c8 <HAL_COMP_Init+0x2d4>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d018      	beq.n	800520c <HAL_COMP_Init+0x118>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a7b      	ldr	r2, [pc, #492]	@ (80053cc <HAL_COMP_Init+0x2d8>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d010      	beq.n	8005206 <HAL_COMP_Init+0x112>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a79      	ldr	r2, [pc, #484]	@ (80053d0 <HAL_COMP_Init+0x2dc>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d008      	beq.n	8005200 <HAL_COMP_Init+0x10c>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a78      	ldr	r2, [pc, #480]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d101      	bne.n	80051fc <HAL_COMP_Init+0x108>
 80051f8:	2301      	movs	r3, #1
 80051fa:	e00f      	b.n	800521c <HAL_COMP_Init+0x128>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e00d      	b.n	800521c <HAL_COMP_Init+0x128>
 8005200:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005204:	e00a      	b.n	800521c <HAL_COMP_Init+0x128>
 8005206:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800520a:	e007      	b.n	800521c <HAL_COMP_Init+0x128>
 800520c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8005210:	e004      	b.n	800521c <HAL_COMP_Init+0x128>
 8005212:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005216:	e001      	b.n	800521c <HAL_COMP_Init+0x128>
 8005218:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800521c:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	f003 0303 	and.w	r3, r3, #3
 8005226:	2b00      	cmp	r3, #0
 8005228:	f000 80b6 	beq.w	8005398 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	f003 0310 	and.w	r3, r3, #16
 8005234:	2b00      	cmp	r3, #0
 8005236:	d011      	beq.n	800525c <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a65      	ldr	r2, [pc, #404]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d004      	beq.n	800524c <HAL_COMP_Init+0x158>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a64      	ldr	r2, [pc, #400]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d103      	bne.n	8005254 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 800524c:	6938      	ldr	r0, [r7, #16]
 800524e:	f7ff feab 	bl	8004fa8 <LL_EXTI_EnableRisingTrig_32_63>
 8005252:	e014      	b.n	800527e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8005254:	6938      	ldr	r0, [r7, #16]
 8005256:	f7ff fe95 	bl	8004f84 <LL_EXTI_EnableRisingTrig_0_31>
 800525a:	e010      	b.n	800527e <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a5c      	ldr	r2, [pc, #368]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d004      	beq.n	8005270 <HAL_COMP_Init+0x17c>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a5b      	ldr	r2, [pc, #364]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d103      	bne.n	8005278 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8005270:	6938      	ldr	r0, [r7, #16]
 8005272:	f7ff febf 	bl	8004ff4 <LL_EXTI_DisableRisingTrig_32_63>
 8005276:	e002      	b.n	800527e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8005278:	6938      	ldr	r0, [r7, #16]
 800527a:	f7ff fea7 	bl	8004fcc <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	f003 0320 	and.w	r3, r3, #32
 8005286:	2b00      	cmp	r3, #0
 8005288:	d011      	beq.n	80052ae <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a51      	ldr	r2, [pc, #324]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d004      	beq.n	800529e <HAL_COMP_Init+0x1aa>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a4f      	ldr	r2, [pc, #316]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d103      	bne.n	80052a6 <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800529e:	6938      	ldr	r0, [r7, #16]
 80052a0:	f7ff fece 	bl	8005040 <LL_EXTI_EnableFallingTrig_32_63>
 80052a4:	e014      	b.n	80052d0 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 80052a6:	6938      	ldr	r0, [r7, #16]
 80052a8:	f7ff feb8 	bl	800501c <LL_EXTI_EnableFallingTrig_0_31>
 80052ac:	e010      	b.n	80052d0 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a48      	ldr	r2, [pc, #288]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d004      	beq.n	80052c2 <HAL_COMP_Init+0x1ce>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a46      	ldr	r2, [pc, #280]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d103      	bne.n	80052ca <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 80052c2:	6938      	ldr	r0, [r7, #16]
 80052c4:	f7ff fee2 	bl	800508c <LL_EXTI_DisableFallingTrig_32_63>
 80052c8:	e002      	b.n	80052d0 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 80052ca:	6938      	ldr	r0, [r7, #16]
 80052cc:	f7ff feca 	bl	8005064 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a3f      	ldr	r2, [pc, #252]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d004      	beq.n	80052e4 <HAL_COMP_Init+0x1f0>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a3e      	ldr	r2, [pc, #248]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d103      	bne.n	80052ec <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80052e4:	6938      	ldr	r0, [r7, #16]
 80052e6:	f7ff fef5 	bl	80050d4 <LL_EXTI_ClearFlag_32_63>
 80052ea:	e002      	b.n	80052f2 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80052ec:	6938      	ldr	r0, [r7, #16]
 80052ee:	f7ff fee1 	bl	80050b4 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d011      	beq.n	8005322 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a34      	ldr	r2, [pc, #208]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d004      	beq.n	8005312 <HAL_COMP_Init+0x21e>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a32      	ldr	r2, [pc, #200]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d103      	bne.n	800531a <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8005312:	6938      	ldr	r0, [r7, #16]
 8005314:	f7ff fdfc 	bl	8004f10 <LL_EXTI_EnableEvent_32_63>
 8005318:	e014      	b.n	8005344 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 800531a:	6938      	ldr	r0, [r7, #16]
 800531c:	f7ff fde6 	bl	8004eec <LL_EXTI_EnableEvent_0_31>
 8005320:	e010      	b.n	8005344 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a2b      	ldr	r2, [pc, #172]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d004      	beq.n	8005336 <HAL_COMP_Init+0x242>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a29      	ldr	r2, [pc, #164]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d103      	bne.n	800533e <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8005336:	6938      	ldr	r0, [r7, #16]
 8005338:	f7ff fe10 	bl	8004f5c <LL_EXTI_DisableEvent_32_63>
 800533c:	e002      	b.n	8005344 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 800533e:	6938      	ldr	r0, [r7, #16]
 8005340:	f7ff fdf8 	bl	8004f34 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	f003 0301 	and.w	r3, r3, #1
 800534c:	2b00      	cmp	r3, #0
 800534e:	d011      	beq.n	8005374 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a1f      	ldr	r2, [pc, #124]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d004      	beq.n	8005364 <HAL_COMP_Init+0x270>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a1e      	ldr	r2, [pc, #120]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d103      	bne.n	800536c <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8005364:	6938      	ldr	r0, [r7, #16]
 8005366:	f7ff fd87 	bl	8004e78 <LL_EXTI_EnableIT_32_63>
 800536a:	e04b      	b.n	8005404 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800536c:	6938      	ldr	r0, [r7, #16]
 800536e:	f7ff fd71 	bl	8004e54 <LL_EXTI_EnableIT_0_31>
 8005372:	e047      	b.n	8005404 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a16      	ldr	r2, [pc, #88]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d004      	beq.n	8005388 <HAL_COMP_Init+0x294>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a15      	ldr	r2, [pc, #84]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d103      	bne.n	8005390 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8005388:	6938      	ldr	r0, [r7, #16]
 800538a:	f7ff fd9b 	bl	8004ec4 <LL_EXTI_DisableIT_32_63>
 800538e:	e039      	b.n	8005404 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8005390:	6938      	ldr	r0, [r7, #16]
 8005392:	f7ff fd83 	bl	8004e9c <LL_EXTI_DisableIT_0_31>
 8005396:	e035      	b.n	8005404 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a0d      	ldr	r2, [pc, #52]	@ (80053d4 <HAL_COMP_Init+0x2e0>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d004      	beq.n	80053ac <HAL_COMP_Init+0x2b8>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a0c      	ldr	r2, [pc, #48]	@ (80053d8 <HAL_COMP_Init+0x2e4>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d117      	bne.n	80053dc <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 80053ac:	6938      	ldr	r0, [r7, #16]
 80053ae:	f7ff fdd5 	bl	8004f5c <LL_EXTI_DisableEvent_32_63>
 80053b2:	e016      	b.n	80053e2 <HAL_COMP_Init+0x2ee>
 80053b4:	ff007e0f 	.word	0xff007e0f
 80053b8:	20000004 	.word	0x20000004
 80053bc:	053e2d63 	.word	0x053e2d63
 80053c0:	40010200 	.word	0x40010200
 80053c4:	40010204 	.word	0x40010204
 80053c8:	40010208 	.word	0x40010208
 80053cc:	4001020c 	.word	0x4001020c
 80053d0:	40010210 	.word	0x40010210
 80053d4:	40010214 	.word	0x40010214
 80053d8:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 80053dc:	6938      	ldr	r0, [r7, #16]
 80053de:	f7ff fda9 	bl	8004f34 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a0e      	ldr	r2, [pc, #56]	@ (8005420 <HAL_COMP_Init+0x32c>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d004      	beq.n	80053f6 <HAL_COMP_Init+0x302>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a0c      	ldr	r2, [pc, #48]	@ (8005424 <HAL_COMP_Init+0x330>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d103      	bne.n	80053fe <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 80053f6:	6938      	ldr	r0, [r7, #16]
 80053f8:	f7ff fd64 	bl	8004ec4 <LL_EXTI_DisableIT_32_63>
 80053fc:	e002      	b.n	8005404 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80053fe:	6938      	ldr	r0, [r7, #16]
 8005400:	f7ff fd4c 	bl	8004e9c <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	7f5b      	ldrb	r3, [r3, #29]
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d102      	bne.n	8005414 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2201      	movs	r2, #1
 8005412:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8005414:	7ffb      	ldrb	r3, [r7, #31]
}
 8005416:	4618      	mov	r0, r3
 8005418:	3720      	adds	r7, #32
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	40010214 	.word	0x40010214
 8005424:	40010218 	.word	0x40010218

08005428 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f003 0307 	and.w	r3, r3, #7
 8005436:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005438:	4b0c      	ldr	r3, [pc, #48]	@ (800546c <__NVIC_SetPriorityGrouping+0x44>)
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800543e:	68ba      	ldr	r2, [r7, #8]
 8005440:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005444:	4013      	ands	r3, r2
 8005446:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005450:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800545a:	4a04      	ldr	r2, [pc, #16]	@ (800546c <__NVIC_SetPriorityGrouping+0x44>)
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	60d3      	str	r3, [r2, #12]
}
 8005460:	bf00      	nop
 8005462:	3714      	adds	r7, #20
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr
 800546c:	e000ed00 	.word	0xe000ed00

08005470 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005474:	4b04      	ldr	r3, [pc, #16]	@ (8005488 <__NVIC_GetPriorityGrouping+0x18>)
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	0a1b      	lsrs	r3, r3, #8
 800547a:	f003 0307 	and.w	r3, r3, #7
}
 800547e:	4618      	mov	r0, r3
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr
 8005488:	e000ed00 	.word	0xe000ed00

0800548c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	4603      	mov	r3, r0
 8005494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800549a:	2b00      	cmp	r3, #0
 800549c:	db0b      	blt.n	80054b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800549e:	79fb      	ldrb	r3, [r7, #7]
 80054a0:	f003 021f 	and.w	r2, r3, #31
 80054a4:	4907      	ldr	r1, [pc, #28]	@ (80054c4 <__NVIC_EnableIRQ+0x38>)
 80054a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054aa:	095b      	lsrs	r3, r3, #5
 80054ac:	2001      	movs	r0, #1
 80054ae:	fa00 f202 	lsl.w	r2, r0, r2
 80054b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
 80054c2:	bf00      	nop
 80054c4:	e000e100 	.word	0xe000e100

080054c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	4603      	mov	r3, r0
 80054d0:	6039      	str	r1, [r7, #0]
 80054d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	db0a      	blt.n	80054f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	b2da      	uxtb	r2, r3
 80054e0:	490c      	ldr	r1, [pc, #48]	@ (8005514 <__NVIC_SetPriority+0x4c>)
 80054e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e6:	0112      	lsls	r2, r2, #4
 80054e8:	b2d2      	uxtb	r2, r2
 80054ea:	440b      	add	r3, r1
 80054ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054f0:	e00a      	b.n	8005508 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	b2da      	uxtb	r2, r3
 80054f6:	4908      	ldr	r1, [pc, #32]	@ (8005518 <__NVIC_SetPriority+0x50>)
 80054f8:	79fb      	ldrb	r3, [r7, #7]
 80054fa:	f003 030f 	and.w	r3, r3, #15
 80054fe:	3b04      	subs	r3, #4
 8005500:	0112      	lsls	r2, r2, #4
 8005502:	b2d2      	uxtb	r2, r2
 8005504:	440b      	add	r3, r1
 8005506:	761a      	strb	r2, [r3, #24]
}
 8005508:	bf00      	nop
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr
 8005514:	e000e100 	.word	0xe000e100
 8005518:	e000ed00 	.word	0xe000ed00

0800551c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800551c:	b480      	push	{r7}
 800551e:	b089      	sub	sp, #36	@ 0x24
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f003 0307 	and.w	r3, r3, #7
 800552e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	f1c3 0307 	rsb	r3, r3, #7
 8005536:	2b04      	cmp	r3, #4
 8005538:	bf28      	it	cs
 800553a:	2304      	movcs	r3, #4
 800553c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	3304      	adds	r3, #4
 8005542:	2b06      	cmp	r3, #6
 8005544:	d902      	bls.n	800554c <NVIC_EncodePriority+0x30>
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	3b03      	subs	r3, #3
 800554a:	e000      	b.n	800554e <NVIC_EncodePriority+0x32>
 800554c:	2300      	movs	r3, #0
 800554e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005550:	f04f 32ff 	mov.w	r2, #4294967295
 8005554:	69bb      	ldr	r3, [r7, #24]
 8005556:	fa02 f303 	lsl.w	r3, r2, r3
 800555a:	43da      	mvns	r2, r3
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	401a      	ands	r2, r3
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005564:	f04f 31ff 	mov.w	r1, #4294967295
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	fa01 f303 	lsl.w	r3, r1, r3
 800556e:	43d9      	mvns	r1, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005574:	4313      	orrs	r3, r2
         );
}
 8005576:	4618      	mov	r0, r3
 8005578:	3724      	adds	r7, #36	@ 0x24
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
	...

08005584 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	3b01      	subs	r3, #1
 8005590:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005594:	d301      	bcc.n	800559a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005596:	2301      	movs	r3, #1
 8005598:	e00f      	b.n	80055ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800559a:	4a0a      	ldr	r2, [pc, #40]	@ (80055c4 <SysTick_Config+0x40>)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	3b01      	subs	r3, #1
 80055a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055a2:	210f      	movs	r1, #15
 80055a4:	f04f 30ff 	mov.w	r0, #4294967295
 80055a8:	f7ff ff8e 	bl	80054c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055ac:	4b05      	ldr	r3, [pc, #20]	@ (80055c4 <SysTick_Config+0x40>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055b2:	4b04      	ldr	r3, [pc, #16]	@ (80055c4 <SysTick_Config+0x40>)
 80055b4:	2207      	movs	r2, #7
 80055b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3708      	adds	r7, #8
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	e000e010 	.word	0xe000e010

080055c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff ff29 	bl	8005428 <__NVIC_SetPriorityGrouping>
}
 80055d6:	bf00      	nop
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b086      	sub	sp, #24
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	4603      	mov	r3, r0
 80055e6:	60b9      	str	r1, [r7, #8]
 80055e8:	607a      	str	r2, [r7, #4]
 80055ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055ec:	f7ff ff40 	bl	8005470 <__NVIC_GetPriorityGrouping>
 80055f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	68b9      	ldr	r1, [r7, #8]
 80055f6:	6978      	ldr	r0, [r7, #20]
 80055f8:	f7ff ff90 	bl	800551c <NVIC_EncodePriority>
 80055fc:	4602      	mov	r2, r0
 80055fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005602:	4611      	mov	r1, r2
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff ff5f 	bl	80054c8 <__NVIC_SetPriority>
}
 800560a:	bf00      	nop
 800560c:	3718      	adds	r7, #24
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005612:	b580      	push	{r7, lr}
 8005614:	b082      	sub	sp, #8
 8005616:	af00      	add	r7, sp, #0
 8005618:	4603      	mov	r3, r0
 800561a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800561c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005620:	4618      	mov	r0, r3
 8005622:	f7ff ff33 	bl	800548c <__NVIC_EnableIRQ>
}
 8005626:	bf00      	nop
 8005628:	3708      	adds	r7, #8
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}

0800562e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800562e:	b580      	push	{r7, lr}
 8005630:	b082      	sub	sp, #8
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7ff ffa4 	bl	8005584 <SysTick_Config>
 800563c:	4603      	mov	r3, r0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3708      	adds	r7, #8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
	...

08005648 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e054      	b.n	8005704 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	7f5b      	ldrb	r3, [r3, #29]
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d105      	bne.n	8005670 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f7fc fe24 	bl	80022b8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	791b      	ldrb	r3, [r3, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d10c      	bne.n	8005698 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a22      	ldr	r2, [pc, #136]	@ (800570c <HAL_CRC_Init+0xc4>)
 8005684:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689a      	ldr	r2, [r3, #8]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f022 0218 	bic.w	r2, r2, #24
 8005694:	609a      	str	r2, [r3, #8]
 8005696:	e00c      	b.n	80056b2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6899      	ldr	r1, [r3, #8]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	461a      	mov	r2, r3
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f948 	bl	8005938 <HAL_CRCEx_Polynomial_Set>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e028      	b.n	8005704 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	795b      	ldrb	r3, [r3, #5]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d105      	bne.n	80056c6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f04f 32ff 	mov.w	r2, #4294967295
 80056c2:	611a      	str	r2, [r3, #16]
 80056c4:	e004      	b.n	80056d0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	6912      	ldr	r2, [r2, #16]
 80056ce:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	695a      	ldr	r2, [r3, #20]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	699a      	ldr	r2, [r3, #24]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	430a      	orrs	r2, r1
 80056fa:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005702:	2300      	movs	r3, #0
}
 8005704:	4618      	mov	r0, r3
 8005706:	3708      	adds	r7, #8
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	04c11db7 	.word	0x04c11db7

08005710 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800571c:	2300      	movs	r3, #0
 800571e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2202      	movs	r2, #2
 8005724:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f042 0201 	orr.w	r2, r2, #1
 8005734:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6a1b      	ldr	r3, [r3, #32]
 800573a:	2b03      	cmp	r3, #3
 800573c:	d006      	beq.n	800574c <HAL_CRC_Calculate+0x3c>
 800573e:	2b03      	cmp	r3, #3
 8005740:	d829      	bhi.n	8005796 <HAL_CRC_Calculate+0x86>
 8005742:	2b01      	cmp	r3, #1
 8005744:	d019      	beq.n	800577a <HAL_CRC_Calculate+0x6a>
 8005746:	2b02      	cmp	r3, #2
 8005748:	d01e      	beq.n	8005788 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800574a:	e024      	b.n	8005796 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800574c:	2300      	movs	r3, #0
 800574e:	617b      	str	r3, [r7, #20]
 8005750:	e00a      	b.n	8005768 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	441a      	add	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	6812      	ldr	r2, [r2, #0]
 8005760:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	3301      	adds	r3, #1
 8005766:	617b      	str	r3, [r7, #20]
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	429a      	cmp	r2, r3
 800576e:	d3f0      	bcc.n	8005752 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	613b      	str	r3, [r7, #16]
      break;
 8005778:	e00e      	b.n	8005798 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	68b9      	ldr	r1, [r7, #8]
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 f812 	bl	80057a8 <CRC_Handle_8>
 8005784:	6138      	str	r0, [r7, #16]
      break;
 8005786:	e007      	b.n	8005798 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	68b9      	ldr	r1, [r7, #8]
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f000 f899 	bl	80058c4 <CRC_Handle_16>
 8005792:	6138      	str	r0, [r7, #16]
      break;
 8005794:	e000      	b.n	8005798 <HAL_CRC_Calculate+0x88>
      break;
 8005796:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2201      	movs	r2, #1
 800579c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800579e:	693b      	ldr	r3, [r7, #16]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3718      	adds	r7, #24
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b089      	sub	sp, #36	@ 0x24
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80057b4:	2300      	movs	r3, #0
 80057b6:	61fb      	str	r3, [r7, #28]
 80057b8:	e023      	b.n	8005802 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	4413      	add	r3, r2
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	3301      	adds	r3, #1
 80057cc:	68b9      	ldr	r1, [r7, #8]
 80057ce:	440b      	add	r3, r1
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80057d4:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	3302      	adds	r3, #2
 80057dc:	68b9      	ldr	r1, [r7, #8]
 80057de:	440b      	add	r3, r1
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80057e4:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	3303      	adds	r3, #3
 80057ec:	68b9      	ldr	r1, [r7, #8]
 80057ee:	440b      	add	r3, r1
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80057f8:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80057fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	3301      	adds	r3, #1
 8005800:	61fb      	str	r3, [r7, #28]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	089b      	lsrs	r3, r3, #2
 8005806:	69fa      	ldr	r2, [r7, #28]
 8005808:	429a      	cmp	r2, r3
 800580a:	d3d6      	bcc.n	80057ba <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f003 0303 	and.w	r3, r3, #3
 8005812:	2b00      	cmp	r3, #0
 8005814:	d04d      	beq.n	80058b2 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f003 0303 	and.w	r3, r3, #3
 800581c:	2b01      	cmp	r3, #1
 800581e:	d107      	bne.n	8005830 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	68ba      	ldr	r2, [r7, #8]
 8005826:	4413      	add	r3, r2
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	6812      	ldr	r2, [r2, #0]
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f003 0303 	and.w	r3, r3, #3
 8005836:	2b02      	cmp	r3, #2
 8005838:	d116      	bne.n	8005868 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	4413      	add	r3, r2
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	021b      	lsls	r3, r3, #8
 8005846:	b21a      	sxth	r2, r3
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	3301      	adds	r3, #1
 800584e:	68b9      	ldr	r1, [r7, #8]
 8005850:	440b      	add	r3, r1
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	b21b      	sxth	r3, r3
 8005856:	4313      	orrs	r3, r2
 8005858:	b21b      	sxth	r3, r3
 800585a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	8b7a      	ldrh	r2, [r7, #26]
 8005866:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	2b03      	cmp	r3, #3
 8005870:	d11f      	bne.n	80058b2 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	4413      	add	r3, r2
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	021b      	lsls	r3, r3, #8
 800587e:	b21a      	sxth	r2, r3
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	3301      	adds	r3, #1
 8005886:	68b9      	ldr	r1, [r7, #8]
 8005888:	440b      	add	r3, r1
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	b21b      	sxth	r3, r3
 800588e:	4313      	orrs	r3, r2
 8005890:	b21b      	sxth	r3, r3
 8005892:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	8b7a      	ldrh	r2, [r7, #26]
 800589e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	3302      	adds	r3, #2
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	4413      	add	r3, r2
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	6812      	ldr	r2, [r2, #0]
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3724      	adds	r7, #36	@ 0x24
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b087      	sub	sp, #28
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80058d0:	2300      	movs	r3, #0
 80058d2:	617b      	str	r3, [r7, #20]
 80058d4:	e013      	b.n	80058fe <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	4413      	add	r3, r2
 80058de:	881b      	ldrh	r3, [r3, #0]
 80058e0:	041a      	lsls	r2, r3, #16
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	3302      	adds	r3, #2
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	440b      	add	r3, r1
 80058ec:	881b      	ldrh	r3, [r3, #0]
 80058ee:	4619      	mov	r1, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	430a      	orrs	r2, r1
 80058f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	3301      	adds	r3, #1
 80058fc:	617b      	str	r3, [r7, #20]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	085b      	lsrs	r3, r3, #1
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	429a      	cmp	r2, r3
 8005906:	d3e6      	bcc.n	80058d6 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f003 0301 	and.w	r3, r3, #1
 800590e:	2b00      	cmp	r3, #0
 8005910:	d009      	beq.n	8005926 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	68ba      	ldr	r2, [r7, #8]
 800591e:	4413      	add	r3, r2
 8005920:	881a      	ldrh	r2, [r3, #0]
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
}
 800592c:	4618      	mov	r0, r3
 800592e:	371c      	adds	r7, #28
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005938:	b480      	push	{r7}
 800593a:	b087      	sub	sp, #28
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005944:	2300      	movs	r3, #0
 8005946:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005948:	231f      	movs	r3, #31
 800594a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d102      	bne.n	800595c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	75fb      	strb	r3, [r7, #23]
 800595a:	e063      	b.n	8005a24 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800595c:	bf00      	nop
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1e5a      	subs	r2, r3, #1
 8005962:	613a      	str	r2, [r7, #16]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d009      	beq.n	800597c <HAL_CRCEx_Polynomial_Set+0x44>
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	f003 031f 	and.w	r3, r3, #31
 800596e:	68ba      	ldr	r2, [r7, #8]
 8005970:	fa22 f303 	lsr.w	r3, r2, r3
 8005974:	f003 0301 	and.w	r3, r3, #1
 8005978:	2b00      	cmp	r3, #0
 800597a:	d0f0      	beq.n	800595e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b18      	cmp	r3, #24
 8005980:	d846      	bhi.n	8005a10 <HAL_CRCEx_Polynomial_Set+0xd8>
 8005982:	a201      	add	r2, pc, #4	@ (adr r2, 8005988 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005988:	08005a17 	.word	0x08005a17
 800598c:	08005a11 	.word	0x08005a11
 8005990:	08005a11 	.word	0x08005a11
 8005994:	08005a11 	.word	0x08005a11
 8005998:	08005a11 	.word	0x08005a11
 800599c:	08005a11 	.word	0x08005a11
 80059a0:	08005a11 	.word	0x08005a11
 80059a4:	08005a11 	.word	0x08005a11
 80059a8:	08005a05 	.word	0x08005a05
 80059ac:	08005a11 	.word	0x08005a11
 80059b0:	08005a11 	.word	0x08005a11
 80059b4:	08005a11 	.word	0x08005a11
 80059b8:	08005a11 	.word	0x08005a11
 80059bc:	08005a11 	.word	0x08005a11
 80059c0:	08005a11 	.word	0x08005a11
 80059c4:	08005a11 	.word	0x08005a11
 80059c8:	080059f9 	.word	0x080059f9
 80059cc:	08005a11 	.word	0x08005a11
 80059d0:	08005a11 	.word	0x08005a11
 80059d4:	08005a11 	.word	0x08005a11
 80059d8:	08005a11 	.word	0x08005a11
 80059dc:	08005a11 	.word	0x08005a11
 80059e0:	08005a11 	.word	0x08005a11
 80059e4:	08005a11 	.word	0x08005a11
 80059e8:	080059ed 	.word	0x080059ed
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	2b06      	cmp	r3, #6
 80059f0:	d913      	bls.n	8005a1a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80059f6:	e010      	b.n	8005a1a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	2b07      	cmp	r3, #7
 80059fc:	d90f      	bls.n	8005a1e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005a02:	e00c      	b.n	8005a1e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	2b0f      	cmp	r3, #15
 8005a08:	d90b      	bls.n	8005a22 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005a0e:	e008      	b.n	8005a22 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	75fb      	strb	r3, [r7, #23]
        break;
 8005a14:	e006      	b.n	8005a24 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005a16:	bf00      	nop
 8005a18:	e004      	b.n	8005a24 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005a1a:	bf00      	nop
 8005a1c:	e002      	b.n	8005a24 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005a1e:	bf00      	nop
 8005a20:	e000      	b.n	8005a24 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005a22:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005a24:	7dfb      	ldrb	r3, [r7, #23]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d10d      	bne.n	8005a46 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68ba      	ldr	r2, [r7, #8]
 8005a30:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f023 0118 	bic.w	r1, r3, #24
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	371c      	adds	r7, #28
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e014      	b.n	8005a90 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	791b      	ldrb	r3, [r3, #4]
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d105      	bne.n	8005a7c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2200      	movs	r2, #0
 8005a74:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7fc fc3e 	bl	80022f8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2202      	movs	r2, #2
 8005a80:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3708      	adds	r7, #8
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b08a      	sub	sp, #40	@ 0x28
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d002      	beq.n	8005ab4 <HAL_DAC_ConfigChannel+0x1c>
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e19e      	b.n	8005df6 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	795b      	ldrb	r3, [r3, #5]
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d101      	bne.n	8005ac4 <HAL_DAC_ConfigChannel+0x2c>
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	e198      	b.n	8005df6 <HAL_DAC_ConfigChannel+0x35e>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2202      	movs	r2, #2
 8005ace:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	2b04      	cmp	r3, #4
 8005ad6:	d17a      	bne.n	8005bce <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005ad8:	f7fd fc8a 	bl	80033f0 <HAL_GetTick>
 8005adc:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d13d      	bne.n	8005b60 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005ae4:	e018      	b.n	8005b18 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005ae6:	f7fd fc83 	bl	80033f0 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d911      	bls.n	8005b18 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005afa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00a      	beq.n	8005b18 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	f043 0208 	orr.w	r2, r3, #8
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2203      	movs	r2, #3
 8005b12:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e16e      	b.n	8005df6 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d1df      	bne.n	8005ae6 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b2e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005b30:	e020      	b.n	8005b74 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b32:	f7fd fc5d 	bl	80033f0 <HAL_GetTick>
 8005b36:	4602      	mov	r2, r0
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d90f      	bls.n	8005b60 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	da0a      	bge.n	8005b60 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	f043 0208 	orr.w	r2, r3, #8
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2203      	movs	r2, #3
 8005b5a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e14a      	b.n	8005df6 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	dbe3      	blt.n	8005b32 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b72:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f003 0310 	and.w	r3, r3, #16
 8005b80:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005b84:	fa01 f303 	lsl.w	r3, r1, r3
 8005b88:	43db      	mvns	r3, r3
 8005b8a:	ea02 0103 	and.w	r1, r2, r3
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	409a      	lsls	r2, r3
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f003 0310 	and.w	r3, r3, #16
 8005bae:	21ff      	movs	r1, #255	@ 0xff
 8005bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb4:	43db      	mvns	r3, r3
 8005bb6:	ea02 0103 	and.w	r1, r2, r3
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f003 0310 	and.w	r3, r3, #16
 8005bc4:	409a      	lsls	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d11d      	bne.n	8005c12 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bdc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f003 0310 	and.w	r3, r3, #16
 8005be4:	221f      	movs	r2, #31
 8005be6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bea:	43db      	mvns	r3, r3
 8005bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bee:	4013      	ands	r3, r2
 8005bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	f003 0310 	and.w	r3, r3, #16
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	fa02 f303 	lsl.w	r3, r2, r3
 8005c04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c06:	4313      	orrs	r3, r2
 8005c08:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c10:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f003 0310 	and.w	r3, r3, #16
 8005c20:	2207      	movs	r2, #7
 8005c22:	fa02 f303 	lsl.w	r3, r2, r3
 8005c26:	43db      	mvns	r3, r3
 8005c28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d102      	bne.n	8005c3c <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8005c36:	2300      	movs	r3, #0
 8005c38:	623b      	str	r3, [r7, #32]
 8005c3a:	e00f      	b.n	8005c5c <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	699b      	ldr	r3, [r3, #24]
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d102      	bne.n	8005c4a <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005c44:	2301      	movs	r3, #1
 8005c46:	623b      	str	r3, [r7, #32]
 8005c48:	e008      	b.n	8005c5c <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	695b      	ldr	r3, [r3, #20]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d102      	bne.n	8005c58 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005c52:	2301      	movs	r3, #1
 8005c54:	623b      	str	r3, [r7, #32]
 8005c56:	e001      	b.n	8005c5c <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	689a      	ldr	r2, [r3, #8]
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	695b      	ldr	r3, [r3, #20]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	6a3a      	ldr	r2, [r7, #32]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f003 0310 	and.w	r3, r3, #16
 8005c72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c76:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7a:	43db      	mvns	r3, r3
 8005c7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c7e:	4013      	ands	r3, r2
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	791b      	ldrb	r3, [r3, #4]
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d102      	bne.n	8005c90 <HAL_DAC_ConfigChannel+0x1f8>
 8005c8a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005c8e:	e000      	b.n	8005c92 <HAL_DAC_ConfigChannel+0x1fa>
 8005c90:	2300      	movs	r3, #0
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f003 0310 	and.w	r3, r3, #16
 8005c9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca6:	43db      	mvns	r3, r3
 8005ca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005caa:	4013      	ands	r3, r2
 8005cac:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	795b      	ldrb	r3, [r3, #5]
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d102      	bne.n	8005cbc <HAL_DAC_ConfigChannel+0x224>
 8005cb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005cba:	e000      	b.n	8005cbe <HAL_DAC_ConfigChannel+0x226>
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cc6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005cca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d114      	bne.n	8005cfe <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005cd4:	f001 fc40 	bl	8007558 <HAL_RCC_GetHCLKFreq>
 8005cd8:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	4a48      	ldr	r2, [pc, #288]	@ (8005e00 <HAL_DAC_ConfigChannel+0x368>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d904      	bls.n	8005cec <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ce8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cea:	e00f      	b.n	8005d0c <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	4a45      	ldr	r2, [pc, #276]	@ (8005e04 <HAL_DAC_ConfigChannel+0x36c>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d90a      	bls.n	8005d0a <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005cfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cfc:	e006      	b.n	8005d0c <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d04:	4313      	orrs	r3, r2
 8005d06:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d08:	e000      	b.n	8005d0c <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005d0a:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	f003 0310 	and.w	r3, r3, #16
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	fa02 f303 	lsl.w	r3, r2, r3
 8005d18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	6819      	ldr	r1, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f003 0310 	and.w	r3, r3, #16
 8005d32:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005d36:	fa02 f303 	lsl.w	r3, r2, r3
 8005d3a:	43da      	mvns	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	400a      	ands	r2, r1
 8005d42:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f003 0310 	and.w	r3, r3, #16
 8005d52:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005d56:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5a:	43db      	mvns	r3, r3
 8005d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d5e:	4013      	ands	r3, r2
 8005d60:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f003 0310 	and.w	r3, r3, #16
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	fa02 f303 	lsl.w	r3, r2, r3
 8005d74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d76:	4313      	orrs	r3, r2
 8005d78:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d80:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6819      	ldr	r1, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f003 0310 	and.w	r3, r3, #16
 8005d8e:	22c0      	movs	r2, #192	@ 0xc0
 8005d90:	fa02 f303 	lsl.w	r3, r2, r3
 8005d94:	43da      	mvns	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	400a      	ands	r2, r1
 8005d9c:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	089b      	lsrs	r3, r3, #2
 8005da4:	f003 030f 	and.w	r3, r3, #15
 8005da8:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	089b      	lsrs	r3, r3, #2
 8005db0:	021b      	lsls	r3, r3, #8
 8005db2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f003 0310 	and.w	r3, r3, #16
 8005dc8:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8005dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8005dd0:	43db      	mvns	r3, r3
 8005dd2:	ea02 0103 	and.w	r1, r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f003 0310 	and.w	r3, r3, #16
 8005ddc:	697a      	ldr	r2, [r7, #20]
 8005dde:	409a      	lsls	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	430a      	orrs	r2, r1
 8005de6:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2201      	movs	r2, #1
 8005dec:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005df4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3728      	adds	r7, #40	@ 0x28
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	09896800 	.word	0x09896800
 8005e04:	04c4b400 	.word	0x04c4b400

08005e08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d101      	bne.n	8005e1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e08d      	b.n	8005f36 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	461a      	mov	r2, r3
 8005e20:	4b47      	ldr	r3, [pc, #284]	@ (8005f40 <HAL_DMA_Init+0x138>)
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d80f      	bhi.n	8005e46 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	4b45      	ldr	r3, [pc, #276]	@ (8005f44 <HAL_DMA_Init+0x13c>)
 8005e2e:	4413      	add	r3, r2
 8005e30:	4a45      	ldr	r2, [pc, #276]	@ (8005f48 <HAL_DMA_Init+0x140>)
 8005e32:	fba2 2303 	umull	r2, r3, r2, r3
 8005e36:	091b      	lsrs	r3, r3, #4
 8005e38:	009a      	lsls	r2, r3, #2
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a42      	ldr	r2, [pc, #264]	@ (8005f4c <HAL_DMA_Init+0x144>)
 8005e42:	641a      	str	r2, [r3, #64]	@ 0x40
 8005e44:	e00e      	b.n	8005e64 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	4b40      	ldr	r3, [pc, #256]	@ (8005f50 <HAL_DMA_Init+0x148>)
 8005e4e:	4413      	add	r3, r2
 8005e50:	4a3d      	ldr	r2, [pc, #244]	@ (8005f48 <HAL_DMA_Init+0x140>)
 8005e52:	fba2 2303 	umull	r2, r3, r2, r3
 8005e56:	091b      	lsrs	r3, r3, #4
 8005e58:	009a      	lsls	r2, r3, #2
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a3c      	ldr	r2, [pc, #240]	@ (8005f54 <HAL_DMA_Init+0x14c>)
 8005e62:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005e88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ea0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 fa76 	bl	80063a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ec4:	d102      	bne.n	8005ecc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685a      	ldr	r2, [r3, #4]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ed4:	b2d2      	uxtb	r2, r2
 8005ed6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ee0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d010      	beq.n	8005f0c <HAL_DMA_Init+0x104>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	d80c      	bhi.n	8005f0c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 fa96 	bl	8006424 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005efc:	2200      	movs	r2, #0
 8005efe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005f08:	605a      	str	r2, [r3, #4]
 8005f0a:	e008      	b.n	8005f1e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	40020407 	.word	0x40020407
 8005f44:	bffdfff8 	.word	0xbffdfff8
 8005f48:	cccccccd 	.word	0xcccccccd
 8005f4c:	40020000 	.word	0x40020000
 8005f50:	bffdfbf8 	.word	0xbffdfbf8
 8005f54:	40020400 	.word	0x40020400

08005f58 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	60f8      	str	r0, [r7, #12]
 8005f60:	60b9      	str	r1, [r7, #8]
 8005f62:	607a      	str	r2, [r7, #4]
 8005f64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f66:	2300      	movs	r3, #0
 8005f68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d101      	bne.n	8005f78 <HAL_DMA_Start_IT+0x20>
 8005f74:	2302      	movs	r3, #2
 8005f76:	e066      	b.n	8006046 <HAL_DMA_Start_IT+0xee>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d155      	bne.n	8006038 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f022 0201 	bic.w	r2, r2, #1
 8005fa8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	68b9      	ldr	r1, [r7, #8]
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f000 f9bb 	bl	800632c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d008      	beq.n	8005fd0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f042 020e 	orr.w	r2, r2, #14
 8005fcc:	601a      	str	r2, [r3, #0]
 8005fce:	e00f      	b.n	8005ff0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 0204 	bic.w	r2, r2, #4
 8005fde:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 020a 	orr.w	r2, r2, #10
 8005fee:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d007      	beq.n	800600e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006008:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800600c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006012:	2b00      	cmp	r3, #0
 8006014:	d007      	beq.n	8006026 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006020:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006024:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f042 0201 	orr.w	r2, r2, #1
 8006034:	601a      	str	r2, [r3, #0]
 8006036:	e005      	b.n	8006044 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006040:	2302      	movs	r3, #2
 8006042:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006044:	7dfb      	ldrb	r3, [r7, #23]
}
 8006046:	4618      	mov	r0, r3
 8006048:	3718      	adds	r7, #24
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800604e:	b480      	push	{r7}
 8006050:	b085      	sub	sp, #20
 8006052:	af00      	add	r7, sp, #0
 8006054:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006056:	2300      	movs	r3, #0
 8006058:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d005      	beq.n	8006072 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2204      	movs	r2, #4
 800606a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	73fb      	strb	r3, [r7, #15]
 8006070:	e037      	b.n	80060e2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f022 020e 	bic.w	r2, r2, #14
 8006080:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800608c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006090:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 0201 	bic.w	r2, r2, #1
 80060a0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a6:	f003 021f 	and.w	r2, r3, #31
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ae:	2101      	movs	r1, #1
 80060b0:	fa01 f202 	lsl.w	r2, r1, r2
 80060b4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80060be:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00c      	beq.n	80060e2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060d6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80060e0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80060f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3714      	adds	r7, #20
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006108:	2300      	movs	r3, #0
 800610a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006112:	b2db      	uxtb	r3, r3
 8006114:	2b02      	cmp	r3, #2
 8006116:	d00d      	beq.n	8006134 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2204      	movs	r2, #4
 800611c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	73fb      	strb	r3, [r7, #15]
 8006132:	e047      	b.n	80061c4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 020e 	bic.w	r2, r2, #14
 8006142:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f022 0201 	bic.w	r2, r2, #1
 8006152:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800615e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006162:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006168:	f003 021f 	and.w	r2, r3, #31
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006170:	2101      	movs	r1, #1
 8006172:	fa01 f202 	lsl.w	r2, r1, r2
 8006176:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006180:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00c      	beq.n	80061a4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006194:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006198:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80061a2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d003      	beq.n	80061c4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	4798      	blx	r3
    }
  }
  return status;
 80061c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}

080061ce <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061ce:	b580      	push	{r7, lr}
 80061d0:	b084      	sub	sp, #16
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ea:	f003 031f 	and.w	r3, r3, #31
 80061ee:	2204      	movs	r2, #4
 80061f0:	409a      	lsls	r2, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	4013      	ands	r3, r2
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d026      	beq.n	8006248 <HAL_DMA_IRQHandler+0x7a>
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	f003 0304 	and.w	r3, r3, #4
 8006200:	2b00      	cmp	r3, #0
 8006202:	d021      	beq.n	8006248 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 0320 	and.w	r3, r3, #32
 800620e:	2b00      	cmp	r3, #0
 8006210:	d107      	bne.n	8006222 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0204 	bic.w	r2, r2, #4
 8006220:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006226:	f003 021f 	and.w	r2, r3, #31
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622e:	2104      	movs	r1, #4
 8006230:	fa01 f202 	lsl.w	r2, r1, r2
 8006234:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623a:	2b00      	cmp	r3, #0
 800623c:	d071      	beq.n	8006322 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006246:	e06c      	b.n	8006322 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800624c:	f003 031f 	and.w	r3, r3, #31
 8006250:	2202      	movs	r2, #2
 8006252:	409a      	lsls	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	4013      	ands	r3, r2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d02e      	beq.n	80062ba <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d029      	beq.n	80062ba <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0320 	and.w	r3, r3, #32
 8006270:	2b00      	cmp	r3, #0
 8006272:	d10b      	bne.n	800628c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f022 020a 	bic.w	r2, r2, #10
 8006282:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006290:	f003 021f 	and.w	r2, r3, #31
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006298:	2102      	movs	r1, #2
 800629a:	fa01 f202 	lsl.w	r2, r1, r2
 800629e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d038      	beq.n	8006322 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80062b8:	e033      	b.n	8006322 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062be:	f003 031f 	and.w	r3, r3, #31
 80062c2:	2208      	movs	r2, #8
 80062c4:	409a      	lsls	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	4013      	ands	r3, r2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d02a      	beq.n	8006324 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	f003 0308 	and.w	r3, r3, #8
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d025      	beq.n	8006324 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f022 020e 	bic.w	r2, r2, #14
 80062e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062ec:	f003 021f 	and.w	r2, r3, #31
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f4:	2101      	movs	r1, #1
 80062f6:	fa01 f202 	lsl.w	r2, r1, r2
 80062fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2201      	movs	r2, #1
 8006306:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006316:	2b00      	cmp	r3, #0
 8006318:	d004      	beq.n	8006324 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006322:	bf00      	nop
 8006324:	bf00      	nop
}
 8006326:	3710      	adds	r7, #16
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800632c:	b480      	push	{r7}
 800632e:	b085      	sub	sp, #20
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	607a      	str	r2, [r7, #4]
 8006338:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006342:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006348:	2b00      	cmp	r3, #0
 800634a:	d004      	beq.n	8006356 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006354:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800635a:	f003 021f 	and.w	r2, r3, #31
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006362:	2101      	movs	r1, #1
 8006364:	fa01 f202 	lsl.w	r2, r1, r2
 8006368:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	683a      	ldr	r2, [r7, #0]
 8006370:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	2b10      	cmp	r3, #16
 8006378:	d108      	bne.n	800638c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68ba      	ldr	r2, [r7, #8]
 8006388:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800638a:	e007      	b.n	800639c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	60da      	str	r2, [r3, #12]
}
 800639c:	bf00      	nop
 800639e:	3714      	adds	r7, #20
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	461a      	mov	r2, r3
 80063b6:	4b16      	ldr	r3, [pc, #88]	@ (8006410 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d802      	bhi.n	80063c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80063bc:	4b15      	ldr	r3, [pc, #84]	@ (8006414 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80063be:	617b      	str	r3, [r7, #20]
 80063c0:	e001      	b.n	80063c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80063c2:	4b15      	ldr	r3, [pc, #84]	@ (8006418 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80063c4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	3b08      	subs	r3, #8
 80063d2:	4a12      	ldr	r2, [pc, #72]	@ (800641c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80063d4:	fba2 2303 	umull	r2, r3, r2, r3
 80063d8:	091b      	lsrs	r3, r3, #4
 80063da:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e0:	089b      	lsrs	r3, r3, #2
 80063e2:	009a      	lsls	r2, r3, #2
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	4413      	add	r3, r2
 80063e8:	461a      	mov	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	4a0b      	ldr	r2, [pc, #44]	@ (8006420 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80063f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f003 031f 	and.w	r3, r3, #31
 80063fa:	2201      	movs	r2, #1
 80063fc:	409a      	lsls	r2, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006402:	bf00      	nop
 8006404:	371c      	adds	r7, #28
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	40020407 	.word	0x40020407
 8006414:	40020800 	.word	0x40020800
 8006418:	40020820 	.word	0x40020820
 800641c:	cccccccd 	.word	0xcccccccd
 8006420:	40020880 	.word	0x40020880

08006424 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	b2db      	uxtb	r3, r3
 8006432:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	4b0b      	ldr	r3, [pc, #44]	@ (8006464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006438:	4413      	add	r3, r2
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	461a      	mov	r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a08      	ldr	r2, [pc, #32]	@ (8006468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006446:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	3b01      	subs	r3, #1
 800644c:	f003 031f 	and.w	r3, r3, #31
 8006450:	2201      	movs	r2, #1
 8006452:	409a      	lsls	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006458:	bf00      	nop
 800645a:	3714      	adds	r7, #20
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr
 8006464:	1000823f 	.word	0x1000823f
 8006468:	40020940 	.word	0x40020940

0800646c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800646c:	b480      	push	{r7}
 800646e:	b087      	sub	sp, #28
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006476:	2300      	movs	r3, #0
 8006478:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800647a:	e15a      	b.n	8006732 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	2101      	movs	r1, #1
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	fa01 f303 	lsl.w	r3, r1, r3
 8006488:	4013      	ands	r3, r2
 800648a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2b00      	cmp	r3, #0
 8006490:	f000 814c 	beq.w	800672c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f003 0303 	and.w	r3, r3, #3
 800649c:	2b01      	cmp	r3, #1
 800649e:	d005      	beq.n	80064ac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d130      	bne.n	800650e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	005b      	lsls	r3, r3, #1
 80064b6:	2203      	movs	r2, #3
 80064b8:	fa02 f303 	lsl.w	r3, r2, r3
 80064bc:	43db      	mvns	r3, r3
 80064be:	693a      	ldr	r2, [r7, #16]
 80064c0:	4013      	ands	r3, r2
 80064c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	68da      	ldr	r2, [r3, #12]
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	005b      	lsls	r3, r3, #1
 80064cc:	fa02 f303 	lsl.w	r3, r2, r3
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80064e2:	2201      	movs	r2, #1
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	fa02 f303 	lsl.w	r3, r2, r3
 80064ea:	43db      	mvns	r3, r3
 80064ec:	693a      	ldr	r2, [r7, #16]
 80064ee:	4013      	ands	r3, r2
 80064f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	091b      	lsrs	r3, r3, #4
 80064f8:	f003 0201 	and.w	r2, r3, #1
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006502:	693a      	ldr	r2, [r7, #16]
 8006504:	4313      	orrs	r3, r2
 8006506:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	f003 0303 	and.w	r3, r3, #3
 8006516:	2b03      	cmp	r3, #3
 8006518:	d017      	beq.n	800654a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	005b      	lsls	r3, r3, #1
 8006524:	2203      	movs	r2, #3
 8006526:	fa02 f303 	lsl.w	r3, r2, r3
 800652a:	43db      	mvns	r3, r3
 800652c:	693a      	ldr	r2, [r7, #16]
 800652e:	4013      	ands	r3, r2
 8006530:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	689a      	ldr	r2, [r3, #8]
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	005b      	lsls	r3, r3, #1
 800653a:	fa02 f303 	lsl.w	r3, r2, r3
 800653e:	693a      	ldr	r2, [r7, #16]
 8006540:	4313      	orrs	r3, r2
 8006542:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	f003 0303 	and.w	r3, r3, #3
 8006552:	2b02      	cmp	r3, #2
 8006554:	d123      	bne.n	800659e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	08da      	lsrs	r2, r3, #3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	3208      	adds	r2, #8
 800655e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006562:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	f003 0307 	and.w	r3, r3, #7
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	220f      	movs	r2, #15
 800656e:	fa02 f303 	lsl.w	r3, r2, r3
 8006572:	43db      	mvns	r3, r3
 8006574:	693a      	ldr	r2, [r7, #16]
 8006576:	4013      	ands	r3, r2
 8006578:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	691a      	ldr	r2, [r3, #16]
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f003 0307 	and.w	r3, r3, #7
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	fa02 f303 	lsl.w	r3, r2, r3
 800658a:	693a      	ldr	r2, [r7, #16]
 800658c:	4313      	orrs	r3, r2
 800658e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	08da      	lsrs	r2, r3, #3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	3208      	adds	r2, #8
 8006598:	6939      	ldr	r1, [r7, #16]
 800659a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	2203      	movs	r2, #3
 80065aa:	fa02 f303 	lsl.w	r3, r2, r3
 80065ae:	43db      	mvns	r3, r3
 80065b0:	693a      	ldr	r2, [r7, #16]
 80065b2:	4013      	ands	r3, r2
 80065b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	f003 0203 	and.w	r2, r3, #3
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	005b      	lsls	r3, r3, #1
 80065c2:	fa02 f303 	lsl.w	r3, r2, r3
 80065c6:	693a      	ldr	r2, [r7, #16]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	f000 80a6 	beq.w	800672c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80065e0:	4b5b      	ldr	r3, [pc, #364]	@ (8006750 <HAL_GPIO_Init+0x2e4>)
 80065e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065e4:	4a5a      	ldr	r2, [pc, #360]	@ (8006750 <HAL_GPIO_Init+0x2e4>)
 80065e6:	f043 0301 	orr.w	r3, r3, #1
 80065ea:	6613      	str	r3, [r2, #96]	@ 0x60
 80065ec:	4b58      	ldr	r3, [pc, #352]	@ (8006750 <HAL_GPIO_Init+0x2e4>)
 80065ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065f0:	f003 0301 	and.w	r3, r3, #1
 80065f4:	60bb      	str	r3, [r7, #8]
 80065f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80065f8:	4a56      	ldr	r2, [pc, #344]	@ (8006754 <HAL_GPIO_Init+0x2e8>)
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	089b      	lsrs	r3, r3, #2
 80065fe:	3302      	adds	r3, #2
 8006600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006604:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f003 0303 	and.w	r3, r3, #3
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	220f      	movs	r2, #15
 8006610:	fa02 f303 	lsl.w	r3, r2, r3
 8006614:	43db      	mvns	r3, r3
 8006616:	693a      	ldr	r2, [r7, #16]
 8006618:	4013      	ands	r3, r2
 800661a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006622:	d01f      	beq.n	8006664 <HAL_GPIO_Init+0x1f8>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a4c      	ldr	r2, [pc, #304]	@ (8006758 <HAL_GPIO_Init+0x2ec>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d019      	beq.n	8006660 <HAL_GPIO_Init+0x1f4>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a4b      	ldr	r2, [pc, #300]	@ (800675c <HAL_GPIO_Init+0x2f0>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d013      	beq.n	800665c <HAL_GPIO_Init+0x1f0>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a4a      	ldr	r2, [pc, #296]	@ (8006760 <HAL_GPIO_Init+0x2f4>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d00d      	beq.n	8006658 <HAL_GPIO_Init+0x1ec>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a49      	ldr	r2, [pc, #292]	@ (8006764 <HAL_GPIO_Init+0x2f8>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d007      	beq.n	8006654 <HAL_GPIO_Init+0x1e8>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a48      	ldr	r2, [pc, #288]	@ (8006768 <HAL_GPIO_Init+0x2fc>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d101      	bne.n	8006650 <HAL_GPIO_Init+0x1e4>
 800664c:	2305      	movs	r3, #5
 800664e:	e00a      	b.n	8006666 <HAL_GPIO_Init+0x1fa>
 8006650:	2306      	movs	r3, #6
 8006652:	e008      	b.n	8006666 <HAL_GPIO_Init+0x1fa>
 8006654:	2304      	movs	r3, #4
 8006656:	e006      	b.n	8006666 <HAL_GPIO_Init+0x1fa>
 8006658:	2303      	movs	r3, #3
 800665a:	e004      	b.n	8006666 <HAL_GPIO_Init+0x1fa>
 800665c:	2302      	movs	r3, #2
 800665e:	e002      	b.n	8006666 <HAL_GPIO_Init+0x1fa>
 8006660:	2301      	movs	r3, #1
 8006662:	e000      	b.n	8006666 <HAL_GPIO_Init+0x1fa>
 8006664:	2300      	movs	r3, #0
 8006666:	697a      	ldr	r2, [r7, #20]
 8006668:	f002 0203 	and.w	r2, r2, #3
 800666c:	0092      	lsls	r2, r2, #2
 800666e:	4093      	lsls	r3, r2
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	4313      	orrs	r3, r2
 8006674:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006676:	4937      	ldr	r1, [pc, #220]	@ (8006754 <HAL_GPIO_Init+0x2e8>)
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	089b      	lsrs	r3, r3, #2
 800667c:	3302      	adds	r3, #2
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006684:	4b39      	ldr	r3, [pc, #228]	@ (800676c <HAL_GPIO_Init+0x300>)
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	43db      	mvns	r3, r3
 800668e:	693a      	ldr	r2, [r7, #16]
 8006690:	4013      	ands	r3, r2
 8006692:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800669c:	2b00      	cmp	r3, #0
 800669e:	d003      	beq.n	80066a8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80066a8:	4a30      	ldr	r2, [pc, #192]	@ (800676c <HAL_GPIO_Init+0x300>)
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80066ae:	4b2f      	ldr	r3, [pc, #188]	@ (800676c <HAL_GPIO_Init+0x300>)
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	43db      	mvns	r3, r3
 80066b8:	693a      	ldr	r2, [r7, #16]
 80066ba:	4013      	ands	r3, r2
 80066bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d003      	beq.n	80066d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80066d2:	4a26      	ldr	r2, [pc, #152]	@ (800676c <HAL_GPIO_Init+0x300>)
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80066d8:	4b24      	ldr	r3, [pc, #144]	@ (800676c <HAL_GPIO_Init+0x300>)
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	43db      	mvns	r3, r3
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	4013      	ands	r3, r2
 80066e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d003      	beq.n	80066fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80066f4:	693a      	ldr	r2, [r7, #16]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80066fc:	4a1b      	ldr	r2, [pc, #108]	@ (800676c <HAL_GPIO_Init+0x300>)
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006702:	4b1a      	ldr	r3, [pc, #104]	@ (800676c <HAL_GPIO_Init+0x300>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	43db      	mvns	r3, r3
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	4013      	ands	r3, r2
 8006710:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d003      	beq.n	8006726 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	4313      	orrs	r3, r2
 8006724:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006726:	4a11      	ldr	r2, [pc, #68]	@ (800676c <HAL_GPIO_Init+0x300>)
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	3301      	adds	r3, #1
 8006730:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	fa22 f303 	lsr.w	r3, r2, r3
 800673c:	2b00      	cmp	r3, #0
 800673e:	f47f ae9d 	bne.w	800647c <HAL_GPIO_Init+0x10>
  }
}
 8006742:	bf00      	nop
 8006744:	bf00      	nop
 8006746:	371c      	adds	r7, #28
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	40021000 	.word	0x40021000
 8006754:	40010000 	.word	0x40010000
 8006758:	48000400 	.word	0x48000400
 800675c:	48000800 	.word	0x48000800
 8006760:	48000c00 	.word	0x48000c00
 8006764:	48001000 	.word	0x48001000
 8006768:	48001400 	.word	0x48001400
 800676c:	40010400 	.word	0x40010400

08006770 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	460b      	mov	r3, r1
 800677a:	807b      	strh	r3, [r7, #2]
 800677c:	4613      	mov	r3, r2
 800677e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006780:	787b      	ldrb	r3, [r7, #1]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d003      	beq.n	800678e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006786:	887a      	ldrh	r2, [r7, #2]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800678c:	e002      	b.n	8006794 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800678e:	887a      	ldrh	r2, [r7, #2]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e08d      	b.n	80068ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d106      	bne.n	80067cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f7fb fdb6 	bl	8002338 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2224      	movs	r2, #36	@ 0x24
 80067d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f022 0201 	bic.w	r2, r2, #1
 80067e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685a      	ldr	r2, [r3, #4]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80067f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006800:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	2b01      	cmp	r3, #1
 8006808:	d107      	bne.n	800681a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	689a      	ldr	r2, [r3, #8]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006816:	609a      	str	r2, [r3, #8]
 8006818:	e006      	b.n	8006828 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	689a      	ldr	r2, [r3, #8]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006826:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	2b02      	cmp	r3, #2
 800682e:	d108      	bne.n	8006842 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	685a      	ldr	r2, [r3, #4]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800683e:	605a      	str	r2, [r3, #4]
 8006840:	e007      	b.n	8006852 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006850:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	6812      	ldr	r2, [r2, #0]
 800685c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006860:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006864:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68da      	ldr	r2, [r3, #12]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006874:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	691a      	ldr	r2, [r3, #16]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	430a      	orrs	r2, r1
 800688e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	69d9      	ldr	r1, [r3, #28]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6a1a      	ldr	r2, [r3, #32]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	430a      	orrs	r2, r1
 800689e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f042 0201 	orr.w	r2, r2, #1
 80068ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2220      	movs	r2, #32
 80068ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3708      	adds	r7, #8
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}

080068d6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80068d6:	b480      	push	{r7}
 80068d8:	b083      	sub	sp, #12
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
 80068de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	2b20      	cmp	r3, #32
 80068ea:	d138      	bne.n	800695e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d101      	bne.n	80068fa <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80068f6:	2302      	movs	r3, #2
 80068f8:	e032      	b.n	8006960 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2224      	movs	r2, #36	@ 0x24
 8006906:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f022 0201 	bic.w	r2, r2, #1
 8006918:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006928:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6819      	ldr	r1, [r3, #0]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	430a      	orrs	r2, r1
 8006938:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f042 0201 	orr.w	r2, r2, #1
 8006948:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2220      	movs	r2, #32
 800694e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800695a:	2300      	movs	r3, #0
 800695c:	e000      	b.n	8006960 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800695e:	2302      	movs	r3, #2
  }
}
 8006960:	4618      	mov	r0, r3
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800697c:	b2db      	uxtb	r3, r3
 800697e:	2b20      	cmp	r3, #32
 8006980:	d139      	bne.n	80069f6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006988:	2b01      	cmp	r3, #1
 800698a:	d101      	bne.n	8006990 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800698c:	2302      	movs	r3, #2
 800698e:	e033      	b.n	80069f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2224      	movs	r2, #36	@ 0x24
 800699c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f022 0201 	bic.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80069be:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	021b      	lsls	r3, r3, #8
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f042 0201 	orr.w	r2, r2, #1
 80069e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2220      	movs	r2, #32
 80069e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80069f2:	2300      	movs	r3, #0
 80069f4:	e000      	b.n	80069f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80069f6:	2302      	movs	r3, #2
  }
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3714      	adds	r7, #20
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d141      	bne.n	8006a96 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a12:	4b4b      	ldr	r3, [pc, #300]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a1e:	d131      	bne.n	8006a84 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a20:	4b47      	ldr	r3, [pc, #284]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a26:	4a46      	ldr	r2, [pc, #280]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006a30:	4b43      	ldr	r3, [pc, #268]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006a38:	4a41      	ldr	r2, [pc, #260]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006a40:	4b40      	ldr	r3, [pc, #256]	@ (8006b44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	2232      	movs	r2, #50	@ 0x32
 8006a46:	fb02 f303 	mul.w	r3, r2, r3
 8006a4a:	4a3f      	ldr	r2, [pc, #252]	@ (8006b48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a50:	0c9b      	lsrs	r3, r3, #18
 8006a52:	3301      	adds	r3, #1
 8006a54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a56:	e002      	b.n	8006a5e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006a5e:	4b38      	ldr	r3, [pc, #224]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a6a:	d102      	bne.n	8006a72 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1f2      	bne.n	8006a58 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006a72:	4b33      	ldr	r3, [pc, #204]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a74:	695b      	ldr	r3, [r3, #20]
 8006a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a7e:	d158      	bne.n	8006b32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e057      	b.n	8006b34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006a84:	4b2e      	ldr	r3, [pc, #184]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a8a:	4a2d      	ldr	r2, [pc, #180]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006a8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006a94:	e04d      	b.n	8006b32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a9c:	d141      	bne.n	8006b22 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006a9e:	4b28      	ldr	r3, [pc, #160]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006aaa:	d131      	bne.n	8006b10 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006aac:	4b24      	ldr	r3, [pc, #144]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab2:	4a23      	ldr	r2, [pc, #140]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ab4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ab8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006abc:	4b20      	ldr	r3, [pc, #128]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006ac4:	4a1e      	ldr	r2, [pc, #120]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ac6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006aca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006acc:	4b1d      	ldr	r3, [pc, #116]	@ (8006b44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2232      	movs	r2, #50	@ 0x32
 8006ad2:	fb02 f303 	mul.w	r3, r2, r3
 8006ad6:	4a1c      	ldr	r2, [pc, #112]	@ (8006b48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8006adc:	0c9b      	lsrs	r3, r3, #18
 8006ade:	3301      	adds	r3, #1
 8006ae0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006ae2:	e002      	b.n	8006aea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006aea:	4b15      	ldr	r3, [pc, #84]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006af2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006af6:	d102      	bne.n	8006afe <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1f2      	bne.n	8006ae4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006afe:	4b10      	ldr	r3, [pc, #64]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b0a:	d112      	bne.n	8006b32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	e011      	b.n	8006b34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006b10:	4b0b      	ldr	r3, [pc, #44]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b16:	4a0a      	ldr	r2, [pc, #40]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006b20:	e007      	b.n	8006b32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006b22:	4b07      	ldr	r3, [pc, #28]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006b2a:	4a05      	ldr	r2, [pc, #20]	@ (8006b40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006b2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006b30:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3714      	adds	r7, #20
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr
 8006b40:	40007000 	.word	0x40007000
 8006b44:	20000004 	.word	0x20000004
 8006b48:	431bde83 	.word	0x431bde83

08006b4c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006b50:	4b05      	ldr	r3, [pc, #20]	@ (8006b68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	4a04      	ldr	r2, [pc, #16]	@ (8006b68 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006b56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b5a:	6093      	str	r3, [r2, #8]
}
 8006b5c:	bf00      	nop
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	40007000 	.word	0x40007000

08006b6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b088      	sub	sp, #32
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e2fe      	b.n	800717c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 0301 	and.w	r3, r3, #1
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d075      	beq.n	8006c76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b8a:	4b97      	ldr	r3, [pc, #604]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	f003 030c 	and.w	r3, r3, #12
 8006b92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b94:	4b94      	ldr	r3, [pc, #592]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	f003 0303 	and.w	r3, r3, #3
 8006b9c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	2b0c      	cmp	r3, #12
 8006ba2:	d102      	bne.n	8006baa <HAL_RCC_OscConfig+0x3e>
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	2b03      	cmp	r3, #3
 8006ba8:	d002      	beq.n	8006bb0 <HAL_RCC_OscConfig+0x44>
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	2b08      	cmp	r3, #8
 8006bae:	d10b      	bne.n	8006bc8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bb0:	4b8d      	ldr	r3, [pc, #564]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d05b      	beq.n	8006c74 <HAL_RCC_OscConfig+0x108>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d157      	bne.n	8006c74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e2d9      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bd0:	d106      	bne.n	8006be0 <HAL_RCC_OscConfig+0x74>
 8006bd2:	4b85      	ldr	r3, [pc, #532]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a84      	ldr	r2, [pc, #528]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006bd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bdc:	6013      	str	r3, [r2, #0]
 8006bde:	e01d      	b.n	8006c1c <HAL_RCC_OscConfig+0xb0>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006be8:	d10c      	bne.n	8006c04 <HAL_RCC_OscConfig+0x98>
 8006bea:	4b7f      	ldr	r3, [pc, #508]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	4a7e      	ldr	r2, [pc, #504]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006bf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006bf4:	6013      	str	r3, [r2, #0]
 8006bf6:	4b7c      	ldr	r3, [pc, #496]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a7b      	ldr	r2, [pc, #492]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006bfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c00:	6013      	str	r3, [r2, #0]
 8006c02:	e00b      	b.n	8006c1c <HAL_RCC_OscConfig+0xb0>
 8006c04:	4b78      	ldr	r3, [pc, #480]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a77      	ldr	r2, [pc, #476]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006c0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c0e:	6013      	str	r3, [r2, #0]
 8006c10:	4b75      	ldr	r3, [pc, #468]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a74      	ldr	r2, [pc, #464]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006c16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d013      	beq.n	8006c4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c24:	f7fc fbe4 	bl	80033f0 <HAL_GetTick>
 8006c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c2a:	e008      	b.n	8006c3e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c2c:	f7fc fbe0 	bl	80033f0 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	2b64      	cmp	r3, #100	@ 0x64
 8006c38:	d901      	bls.n	8006c3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e29e      	b.n	800717c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d0f0      	beq.n	8006c2c <HAL_RCC_OscConfig+0xc0>
 8006c4a:	e014      	b.n	8006c76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c4c:	f7fc fbd0 	bl	80033f0 <HAL_GetTick>
 8006c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c52:	e008      	b.n	8006c66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c54:	f7fc fbcc 	bl	80033f0 <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	2b64      	cmp	r3, #100	@ 0x64
 8006c60:	d901      	bls.n	8006c66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e28a      	b.n	800717c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c66:	4b60      	ldr	r3, [pc, #384]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1f0      	bne.n	8006c54 <HAL_RCC_OscConfig+0xe8>
 8006c72:	e000      	b.n	8006c76 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0302 	and.w	r3, r3, #2
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d075      	beq.n	8006d6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c82:	4b59      	ldr	r3, [pc, #356]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	f003 030c 	and.w	r3, r3, #12
 8006c8a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c8c:	4b56      	ldr	r3, [pc, #344]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	f003 0303 	and.w	r3, r3, #3
 8006c94:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	2b0c      	cmp	r3, #12
 8006c9a:	d102      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x136>
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d002      	beq.n	8006ca8 <HAL_RCC_OscConfig+0x13c>
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	2b04      	cmp	r3, #4
 8006ca6:	d11f      	bne.n	8006ce8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ca8:	4b4f      	ldr	r3, [pc, #316]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d005      	beq.n	8006cc0 <HAL_RCC_OscConfig+0x154>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d101      	bne.n	8006cc0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e25d      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cc0:	4b49      	ldr	r3, [pc, #292]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	061b      	lsls	r3, r3, #24
 8006cce:	4946      	ldr	r1, [pc, #280]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006cd4:	4b45      	ldr	r3, [pc, #276]	@ (8006dec <HAL_RCC_OscConfig+0x280>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7fc fb3d 	bl	8003358 <HAL_InitTick>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d043      	beq.n	8006d6c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e249      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d023      	beq.n	8006d38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006cf0:	4b3d      	ldr	r3, [pc, #244]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a3c      	ldr	r2, [pc, #240]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006cf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cfc:	f7fc fb78 	bl	80033f0 <HAL_GetTick>
 8006d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d02:	e008      	b.n	8006d16 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d04:	f7fc fb74 	bl	80033f0 <HAL_GetTick>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d901      	bls.n	8006d16 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e232      	b.n	800717c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006d16:	4b34      	ldr	r3, [pc, #208]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d0f0      	beq.n	8006d04 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d22:	4b31      	ldr	r3, [pc, #196]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	061b      	lsls	r3, r3, #24
 8006d30:	492d      	ldr	r1, [pc, #180]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006d32:	4313      	orrs	r3, r2
 8006d34:	604b      	str	r3, [r1, #4]
 8006d36:	e01a      	b.n	8006d6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d38:	4b2b      	ldr	r3, [pc, #172]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a2a      	ldr	r2, [pc, #168]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006d3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d44:	f7fc fb54 	bl	80033f0 <HAL_GetTick>
 8006d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d4a:	e008      	b.n	8006d5e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d4c:	f7fc fb50 	bl	80033f0 <HAL_GetTick>
 8006d50:	4602      	mov	r2, r0
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	1ad3      	subs	r3, r2, r3
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d901      	bls.n	8006d5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006d5a:	2303      	movs	r3, #3
 8006d5c:	e20e      	b.n	800717c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d5e:	4b22      	ldr	r3, [pc, #136]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d1f0      	bne.n	8006d4c <HAL_RCC_OscConfig+0x1e0>
 8006d6a:	e000      	b.n	8006d6e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0308 	and.w	r3, r3, #8
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d041      	beq.n	8006dfe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d01c      	beq.n	8006dbc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d82:	4b19      	ldr	r3, [pc, #100]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d88:	4a17      	ldr	r2, [pc, #92]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006d8a:	f043 0301 	orr.w	r3, r3, #1
 8006d8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d92:	f7fc fb2d 	bl	80033f0 <HAL_GetTick>
 8006d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006d98:	e008      	b.n	8006dac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d9a:	f7fc fb29 	bl	80033f0 <HAL_GetTick>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d901      	bls.n	8006dac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	e1e7      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006dac:	4b0e      	ldr	r3, [pc, #56]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d0ef      	beq.n	8006d9a <HAL_RCC_OscConfig+0x22e>
 8006dba:	e020      	b.n	8006dfe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006dbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dc2:	4a09      	ldr	r2, [pc, #36]	@ (8006de8 <HAL_RCC_OscConfig+0x27c>)
 8006dc4:	f023 0301 	bic.w	r3, r3, #1
 8006dc8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dcc:	f7fc fb10 	bl	80033f0 <HAL_GetTick>
 8006dd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006dd2:	e00d      	b.n	8006df0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006dd4:	f7fc fb0c 	bl	80033f0 <HAL_GetTick>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	1ad3      	subs	r3, r2, r3
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d906      	bls.n	8006df0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e1ca      	b.n	800717c <HAL_RCC_OscConfig+0x610>
 8006de6:	bf00      	nop
 8006de8:	40021000 	.word	0x40021000
 8006dec:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006df0:	4b8c      	ldr	r3, [pc, #560]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006df6:	f003 0302 	and.w	r3, r3, #2
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1ea      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f003 0304 	and.w	r3, r3, #4
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f000 80a6 	beq.w	8006f58 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006e10:	4b84      	ldr	r3, [pc, #528]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d101      	bne.n	8006e20 <HAL_RCC_OscConfig+0x2b4>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e000      	b.n	8006e22 <HAL_RCC_OscConfig+0x2b6>
 8006e20:	2300      	movs	r3, #0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d00d      	beq.n	8006e42 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e26:	4b7f      	ldr	r3, [pc, #508]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e2a:	4a7e      	ldr	r2, [pc, #504]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006e2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e30:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e32:	4b7c      	ldr	r3, [pc, #496]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e3a:	60fb      	str	r3, [r7, #12]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e42:	4b79      	ldr	r3, [pc, #484]	@ (8007028 <HAL_RCC_OscConfig+0x4bc>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d118      	bne.n	8006e80 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e4e:	4b76      	ldr	r3, [pc, #472]	@ (8007028 <HAL_RCC_OscConfig+0x4bc>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a75      	ldr	r2, [pc, #468]	@ (8007028 <HAL_RCC_OscConfig+0x4bc>)
 8006e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006e5a:	f7fc fac9 	bl	80033f0 <HAL_GetTick>
 8006e5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e60:	e008      	b.n	8006e74 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e62:	f7fc fac5 	bl	80033f0 <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d901      	bls.n	8006e74 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006e70:	2303      	movs	r3, #3
 8006e72:	e183      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e74:	4b6c      	ldr	r3, [pc, #432]	@ (8007028 <HAL_RCC_OscConfig+0x4bc>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d0f0      	beq.n	8006e62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d108      	bne.n	8006e9a <HAL_RCC_OscConfig+0x32e>
 8006e88:	4b66      	ldr	r3, [pc, #408]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e8e:	4a65      	ldr	r2, [pc, #404]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006e90:	f043 0301 	orr.w	r3, r3, #1
 8006e94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e98:	e024      	b.n	8006ee4 <HAL_RCC_OscConfig+0x378>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	2b05      	cmp	r3, #5
 8006ea0:	d110      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x358>
 8006ea2:	4b60      	ldr	r3, [pc, #384]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea8:	4a5e      	ldr	r2, [pc, #376]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006eaa:	f043 0304 	orr.w	r3, r3, #4
 8006eae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006eb2:	4b5c      	ldr	r3, [pc, #368]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eb8:	4a5a      	ldr	r2, [pc, #360]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006eba:	f043 0301 	orr.w	r3, r3, #1
 8006ebe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006ec2:	e00f      	b.n	8006ee4 <HAL_RCC_OscConfig+0x378>
 8006ec4:	4b57      	ldr	r3, [pc, #348]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eca:	4a56      	ldr	r2, [pc, #344]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006ecc:	f023 0301 	bic.w	r3, r3, #1
 8006ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006ed4:	4b53      	ldr	r3, [pc, #332]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eda:	4a52      	ldr	r2, [pc, #328]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006edc:	f023 0304 	bic.w	r3, r3, #4
 8006ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d016      	beq.n	8006f1a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006eec:	f7fc fa80 	bl	80033f0 <HAL_GetTick>
 8006ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ef2:	e00a      	b.n	8006f0a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ef4:	f7fc fa7c 	bl	80033f0 <HAL_GetTick>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d901      	bls.n	8006f0a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006f06:	2303      	movs	r3, #3
 8006f08:	e138      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006f0a:	4b46      	ldr	r3, [pc, #280]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f10:	f003 0302 	and.w	r3, r3, #2
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d0ed      	beq.n	8006ef4 <HAL_RCC_OscConfig+0x388>
 8006f18:	e015      	b.n	8006f46 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f1a:	f7fc fa69 	bl	80033f0 <HAL_GetTick>
 8006f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f20:	e00a      	b.n	8006f38 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f22:	f7fc fa65 	bl	80033f0 <HAL_GetTick>
 8006f26:	4602      	mov	r2, r0
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	1ad3      	subs	r3, r2, r3
 8006f2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d901      	bls.n	8006f38 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e121      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006f38:	4b3a      	ldr	r3, [pc, #232]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1ed      	bne.n	8006f22 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006f46:	7ffb      	ldrb	r3, [r7, #31]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d105      	bne.n	8006f58 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f4c:	4b35      	ldr	r3, [pc, #212]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f50:	4a34      	ldr	r2, [pc, #208]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006f52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f56:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f003 0320 	and.w	r3, r3, #32
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d03c      	beq.n	8006fde <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d01c      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006f6c:	4b2d      	ldr	r3, [pc, #180]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006f6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f72:	4a2c      	ldr	r2, [pc, #176]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006f74:	f043 0301 	orr.w	r3, r3, #1
 8006f78:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f7c:	f7fc fa38 	bl	80033f0 <HAL_GetTick>
 8006f80:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006f82:	e008      	b.n	8006f96 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006f84:	f7fc fa34 	bl	80033f0 <HAL_GetTick>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d901      	bls.n	8006f96 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006f92:	2303      	movs	r3, #3
 8006f94:	e0f2      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006f96:	4b23      	ldr	r3, [pc, #140]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006f98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f9c:	f003 0302 	and.w	r3, r3, #2
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d0ef      	beq.n	8006f84 <HAL_RCC_OscConfig+0x418>
 8006fa4:	e01b      	b.n	8006fde <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006fa8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fac:	4a1d      	ldr	r2, [pc, #116]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006fae:	f023 0301 	bic.w	r3, r3, #1
 8006fb2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fb6:	f7fc fa1b 	bl	80033f0 <HAL_GetTick>
 8006fba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006fbc:	e008      	b.n	8006fd0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006fbe:	f7fc fa17 	bl	80033f0 <HAL_GetTick>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	1ad3      	subs	r3, r2, r3
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	d901      	bls.n	8006fd0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006fcc:	2303      	movs	r3, #3
 8006fce:	e0d5      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006fd0:	4b14      	ldr	r3, [pc, #80]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006fd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006fd6:	f003 0302 	and.w	r3, r3, #2
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1ef      	bne.n	8006fbe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f000 80c9 	beq.w	800717a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f003 030c 	and.w	r3, r3, #12
 8006ff0:	2b0c      	cmp	r3, #12
 8006ff2:	f000 8083 	beq.w	80070fc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	69db      	ldr	r3, [r3, #28]
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d15e      	bne.n	80070bc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ffe:	4b09      	ldr	r3, [pc, #36]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a08      	ldr	r2, [pc, #32]	@ (8007024 <HAL_RCC_OscConfig+0x4b8>)
 8007004:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007008:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800700a:	f7fc f9f1 	bl	80033f0 <HAL_GetTick>
 800700e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007010:	e00c      	b.n	800702c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007012:	f7fc f9ed 	bl	80033f0 <HAL_GetTick>
 8007016:	4602      	mov	r2, r0
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	2b02      	cmp	r3, #2
 800701e:	d905      	bls.n	800702c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e0ab      	b.n	800717c <HAL_RCC_OscConfig+0x610>
 8007024:	40021000 	.word	0x40021000
 8007028:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800702c:	4b55      	ldr	r3, [pc, #340]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007034:	2b00      	cmp	r3, #0
 8007036:	d1ec      	bne.n	8007012 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007038:	4b52      	ldr	r3, [pc, #328]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 800703a:	68da      	ldr	r2, [r3, #12]
 800703c:	4b52      	ldr	r3, [pc, #328]	@ (8007188 <HAL_RCC_OscConfig+0x61c>)
 800703e:	4013      	ands	r3, r2
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	6a11      	ldr	r1, [r2, #32]
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007048:	3a01      	subs	r2, #1
 800704a:	0112      	lsls	r2, r2, #4
 800704c:	4311      	orrs	r1, r2
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007052:	0212      	lsls	r2, r2, #8
 8007054:	4311      	orrs	r1, r2
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800705a:	0852      	lsrs	r2, r2, #1
 800705c:	3a01      	subs	r2, #1
 800705e:	0552      	lsls	r2, r2, #21
 8007060:	4311      	orrs	r1, r2
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007066:	0852      	lsrs	r2, r2, #1
 8007068:	3a01      	subs	r2, #1
 800706a:	0652      	lsls	r2, r2, #25
 800706c:	4311      	orrs	r1, r2
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007072:	06d2      	lsls	r2, r2, #27
 8007074:	430a      	orrs	r2, r1
 8007076:	4943      	ldr	r1, [pc, #268]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 8007078:	4313      	orrs	r3, r2
 800707a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800707c:	4b41      	ldr	r3, [pc, #260]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a40      	ldr	r2, [pc, #256]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 8007082:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007086:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007088:	4b3e      	ldr	r3, [pc, #248]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	4a3d      	ldr	r2, [pc, #244]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 800708e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007092:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007094:	f7fc f9ac 	bl	80033f0 <HAL_GetTick>
 8007098:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800709a:	e008      	b.n	80070ae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800709c:	f7fc f9a8 	bl	80033f0 <HAL_GetTick>
 80070a0:	4602      	mov	r2, r0
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	1ad3      	subs	r3, r2, r3
 80070a6:	2b02      	cmp	r3, #2
 80070a8:	d901      	bls.n	80070ae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	e066      	b.n	800717c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070ae:	4b35      	ldr	r3, [pc, #212]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d0f0      	beq.n	800709c <HAL_RCC_OscConfig+0x530>
 80070ba:	e05e      	b.n	800717a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070bc:	4b31      	ldr	r3, [pc, #196]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a30      	ldr	r2, [pc, #192]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 80070c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80070c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070c8:	f7fc f992 	bl	80033f0 <HAL_GetTick>
 80070cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070ce:	e008      	b.n	80070e2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070d0:	f7fc f98e 	bl	80033f0 <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	2b02      	cmp	r3, #2
 80070dc:	d901      	bls.n	80070e2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e04c      	b.n	800717c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070e2:	4b28      	ldr	r3, [pc, #160]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1f0      	bne.n	80070d0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80070ee:	4b25      	ldr	r3, [pc, #148]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	4924      	ldr	r1, [pc, #144]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 80070f4:	4b25      	ldr	r3, [pc, #148]	@ (800718c <HAL_RCC_OscConfig+0x620>)
 80070f6:	4013      	ands	r3, r2
 80070f8:	60cb      	str	r3, [r1, #12]
 80070fa:	e03e      	b.n	800717a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	69db      	ldr	r3, [r3, #28]
 8007100:	2b01      	cmp	r3, #1
 8007102:	d101      	bne.n	8007108 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e039      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007108:	4b1e      	ldr	r3, [pc, #120]	@ (8007184 <HAL_RCC_OscConfig+0x618>)
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	f003 0203 	and.w	r2, r3, #3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6a1b      	ldr	r3, [r3, #32]
 8007118:	429a      	cmp	r2, r3
 800711a:	d12c      	bne.n	8007176 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007126:	3b01      	subs	r3, #1
 8007128:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800712a:	429a      	cmp	r2, r3
 800712c:	d123      	bne.n	8007176 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007138:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800713a:	429a      	cmp	r2, r3
 800713c:	d11b      	bne.n	8007176 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007148:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800714a:	429a      	cmp	r2, r3
 800714c:	d113      	bne.n	8007176 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007158:	085b      	lsrs	r3, r3, #1
 800715a:	3b01      	subs	r3, #1
 800715c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800715e:	429a      	cmp	r2, r3
 8007160:	d109      	bne.n	8007176 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800716c:	085b      	lsrs	r3, r3, #1
 800716e:	3b01      	subs	r3, #1
 8007170:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007172:	429a      	cmp	r2, r3
 8007174:	d001      	beq.n	800717a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007176:	2301      	movs	r3, #1
 8007178:	e000      	b.n	800717c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3720      	adds	r7, #32
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	40021000 	.word	0x40021000
 8007188:	019f800c 	.word	0x019f800c
 800718c:	feeefffc 	.word	0xfeeefffc

08007190 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b086      	sub	sp, #24
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800719a:	2300      	movs	r3, #0
 800719c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d101      	bne.n	80071a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	e11e      	b.n	80073e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071a8:	4b91      	ldr	r3, [pc, #580]	@ (80073f0 <HAL_RCC_ClockConfig+0x260>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 030f 	and.w	r3, r3, #15
 80071b0:	683a      	ldr	r2, [r7, #0]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d910      	bls.n	80071d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071b6:	4b8e      	ldr	r3, [pc, #568]	@ (80073f0 <HAL_RCC_ClockConfig+0x260>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f023 020f 	bic.w	r2, r3, #15
 80071be:	498c      	ldr	r1, [pc, #560]	@ (80073f0 <HAL_RCC_ClockConfig+0x260>)
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071c6:	4b8a      	ldr	r3, [pc, #552]	@ (80073f0 <HAL_RCC_ClockConfig+0x260>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 030f 	and.w	r3, r3, #15
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d001      	beq.n	80071d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e106      	b.n	80073e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 0301 	and.w	r3, r3, #1
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d073      	beq.n	80072cc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	2b03      	cmp	r3, #3
 80071ea:	d129      	bne.n	8007240 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071ec:	4b81      	ldr	r3, [pc, #516]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e0f4      	b.n	80073e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80071fc:	f000 f9e4 	bl	80075c8 <RCC_GetSysClockFreqFromPLLSource>
 8007200:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	4a7c      	ldr	r2, [pc, #496]	@ (80073f8 <HAL_RCC_ClockConfig+0x268>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d93f      	bls.n	800728a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800720a:	4b7a      	ldr	r3, [pc, #488]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d009      	beq.n	800722a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800721e:	2b00      	cmp	r3, #0
 8007220:	d033      	beq.n	800728a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007226:	2b00      	cmp	r3, #0
 8007228:	d12f      	bne.n	800728a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800722a:	4b72      	ldr	r3, [pc, #456]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007232:	4a70      	ldr	r2, [pc, #448]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 8007234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007238:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800723a:	2380      	movs	r3, #128	@ 0x80
 800723c:	617b      	str	r3, [r7, #20]
 800723e:	e024      	b.n	800728a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	2b02      	cmp	r3, #2
 8007246:	d107      	bne.n	8007258 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007248:	4b6a      	ldr	r3, [pc, #424]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d109      	bne.n	8007268 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	e0c6      	b.n	80073e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007258:	4b66      	ldr	r3, [pc, #408]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007260:	2b00      	cmp	r3, #0
 8007262:	d101      	bne.n	8007268 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007264:	2301      	movs	r3, #1
 8007266:	e0be      	b.n	80073e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007268:	f000 f914 	bl	8007494 <HAL_RCC_GetSysClockFreq>
 800726c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	4a61      	ldr	r2, [pc, #388]	@ (80073f8 <HAL_RCC_ClockConfig+0x268>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d909      	bls.n	800728a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007276:	4b5f      	ldr	r3, [pc, #380]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800727e:	4a5d      	ldr	r2, [pc, #372]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 8007280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007284:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007286:	2380      	movs	r3, #128	@ 0x80
 8007288:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800728a:	4b5a      	ldr	r3, [pc, #360]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	f023 0203 	bic.w	r2, r3, #3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	4957      	ldr	r1, [pc, #348]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 8007298:	4313      	orrs	r3, r2
 800729a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800729c:	f7fc f8a8 	bl	80033f0 <HAL_GetTick>
 80072a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072a2:	e00a      	b.n	80072ba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80072a4:	f7fc f8a4 	bl	80033f0 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d901      	bls.n	80072ba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80072b6:	2303      	movs	r3, #3
 80072b8:	e095      	b.n	80073e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80072ba:	4b4e      	ldr	r3, [pc, #312]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	f003 020c 	and.w	r2, r3, #12
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	009b      	lsls	r3, r3, #2
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d1eb      	bne.n	80072a4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f003 0302 	and.w	r3, r3, #2
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d023      	beq.n	8007320 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 0304 	and.w	r3, r3, #4
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d005      	beq.n	80072f0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072e4:	4b43      	ldr	r3, [pc, #268]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	4a42      	ldr	r2, [pc, #264]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 80072ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80072ee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f003 0308 	and.w	r3, r3, #8
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d007      	beq.n	800730c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80072fc:	4b3d      	ldr	r3, [pc, #244]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007304:	4a3b      	ldr	r2, [pc, #236]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 8007306:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800730a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800730c:	4b39      	ldr	r3, [pc, #228]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	4936      	ldr	r1, [pc, #216]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800731a:	4313      	orrs	r3, r2
 800731c:	608b      	str	r3, [r1, #8]
 800731e:	e008      	b.n	8007332 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	2b80      	cmp	r3, #128	@ 0x80
 8007324:	d105      	bne.n	8007332 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007326:	4b33      	ldr	r3, [pc, #204]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	4a32      	ldr	r2, [pc, #200]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800732c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007330:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007332:	4b2f      	ldr	r3, [pc, #188]	@ (80073f0 <HAL_RCC_ClockConfig+0x260>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 030f 	and.w	r3, r3, #15
 800733a:	683a      	ldr	r2, [r7, #0]
 800733c:	429a      	cmp	r2, r3
 800733e:	d21d      	bcs.n	800737c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007340:	4b2b      	ldr	r3, [pc, #172]	@ (80073f0 <HAL_RCC_ClockConfig+0x260>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f023 020f 	bic.w	r2, r3, #15
 8007348:	4929      	ldr	r1, [pc, #164]	@ (80073f0 <HAL_RCC_ClockConfig+0x260>)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	4313      	orrs	r3, r2
 800734e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007350:	f7fc f84e 	bl	80033f0 <HAL_GetTick>
 8007354:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007356:	e00a      	b.n	800736e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007358:	f7fc f84a 	bl	80033f0 <HAL_GetTick>
 800735c:	4602      	mov	r2, r0
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007366:	4293      	cmp	r3, r2
 8007368:	d901      	bls.n	800736e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	e03b      	b.n	80073e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800736e:	4b20      	ldr	r3, [pc, #128]	@ (80073f0 <HAL_RCC_ClockConfig+0x260>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	683a      	ldr	r2, [r7, #0]
 8007378:	429a      	cmp	r2, r3
 800737a:	d1ed      	bne.n	8007358 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f003 0304 	and.w	r3, r3, #4
 8007384:	2b00      	cmp	r3, #0
 8007386:	d008      	beq.n	800739a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007388:	4b1a      	ldr	r3, [pc, #104]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	4917      	ldr	r1, [pc, #92]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 8007396:	4313      	orrs	r3, r2
 8007398:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 0308 	and.w	r3, r3, #8
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d009      	beq.n	80073ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073a6:	4b13      	ldr	r3, [pc, #76]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 80073a8:	689b      	ldr	r3, [r3, #8]
 80073aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	00db      	lsls	r3, r3, #3
 80073b4:	490f      	ldr	r1, [pc, #60]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 80073b6:	4313      	orrs	r3, r2
 80073b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80073ba:	f000 f86b 	bl	8007494 <HAL_RCC_GetSysClockFreq>
 80073be:	4602      	mov	r2, r0
 80073c0:	4b0c      	ldr	r3, [pc, #48]	@ (80073f4 <HAL_RCC_ClockConfig+0x264>)
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	091b      	lsrs	r3, r3, #4
 80073c6:	f003 030f 	and.w	r3, r3, #15
 80073ca:	490c      	ldr	r1, [pc, #48]	@ (80073fc <HAL_RCC_ClockConfig+0x26c>)
 80073cc:	5ccb      	ldrb	r3, [r1, r3]
 80073ce:	f003 031f 	and.w	r3, r3, #31
 80073d2:	fa22 f303 	lsr.w	r3, r2, r3
 80073d6:	4a0a      	ldr	r2, [pc, #40]	@ (8007400 <HAL_RCC_ClockConfig+0x270>)
 80073d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80073da:	4b0a      	ldr	r3, [pc, #40]	@ (8007404 <HAL_RCC_ClockConfig+0x274>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4618      	mov	r0, r3
 80073e0:	f7fb ffba 	bl	8003358 <HAL_InitTick>
 80073e4:	4603      	mov	r3, r0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3718      	adds	r7, #24
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	40022000 	.word	0x40022000
 80073f4:	40021000 	.word	0x40021000
 80073f8:	04c4b400 	.word	0x04c4b400
 80073fc:	0800be70 	.word	0x0800be70
 8007400:	20000004 	.word	0x20000004
 8007404:	20000010 	.word	0x20000010

08007408 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b08c      	sub	sp, #48	@ 0x30
 800740c:	af00      	add	r7, sp, #0
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8007414:	2302      	movs	r3, #2
 8007416:	617b      	str	r3, [r7, #20]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8007418:	2303      	movs	r3, #3
 800741a:	61fb      	str	r3, [r7, #28]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 800741c:	2300      	movs	r3, #0
 800741e:	61bb      	str	r3, [r7, #24]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007426:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	0c1b      	lsrs	r3, r3, #16
 800742c:	f003 030f 	and.w	r3, r3, #15
 8007430:	f503 1390 	add.w	r3, r3, #1179648	@ 0x120000
 8007434:	029b      	lsls	r3, r3, #10
 8007436:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	0c1b      	lsrs	r3, r3, #16
 800743c:	f003 030f 	and.w	r3, r3, #15
 8007440:	627b      	str	r3, [r7, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));
 8007442:	4b13      	ldr	r3, [pc, #76]	@ (8007490 <HAL_RCC_MCOConfig+0x88>)
 8007444:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007446:	2101      	movs	r1, #1
 8007448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744a:	fa01 f303 	lsl.w	r3, r1, r3
 800744e:	4910      	ldr	r1, [pc, #64]	@ (8007490 <HAL_RCC_MCOConfig+0x88>)
 8007450:	4313      	orrs	r3, r2
 8007452:	64cb      	str	r3, [r1, #76]	@ 0x4c

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	b29b      	uxth	r3, r3
 8007458:	613b      	str	r3, [r7, #16]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	0d1b      	lsrs	r3, r3, #20
 800745e:	b2db      	uxtb	r3, r3
 8007460:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8007462:	f107 0310 	add.w	r3, r7, #16
 8007466:	4619      	mov	r1, r3
 8007468:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800746a:	f7fe ffff 	bl	800646c <HAL_GPIO_Init>

   if (mcoindex == RCC_MCO1_INDEX)
 800746e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007470:	2b00      	cmp	r3, #0
 8007472:	d109      	bne.n	8007488 <HAL_RCC_MCOConfig+0x80>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8007474:	4b06      	ldr	r3, [pc, #24]	@ (8007490 <HAL_RCC_MCOConfig+0x88>)
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800747c:	68b9      	ldr	r1, [r7, #8]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	430b      	orrs	r3, r1
 8007482:	4903      	ldr	r1, [pc, #12]	@ (8007490 <HAL_RCC_MCOConfig+0x88>)
 8007484:	4313      	orrs	r3, r2
 8007486:	608b      	str	r3, [r1, #8]
  }
}
 8007488:	bf00      	nop
 800748a:	3730      	adds	r7, #48	@ 0x30
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	40021000 	.word	0x40021000

08007494 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800749a:	4b2c      	ldr	r3, [pc, #176]	@ (800754c <HAL_RCC_GetSysClockFreq+0xb8>)
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	f003 030c 	and.w	r3, r3, #12
 80074a2:	2b04      	cmp	r3, #4
 80074a4:	d102      	bne.n	80074ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80074a6:	4b2a      	ldr	r3, [pc, #168]	@ (8007550 <HAL_RCC_GetSysClockFreq+0xbc>)
 80074a8:	613b      	str	r3, [r7, #16]
 80074aa:	e047      	b.n	800753c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80074ac:	4b27      	ldr	r3, [pc, #156]	@ (800754c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	f003 030c 	and.w	r3, r3, #12
 80074b4:	2b08      	cmp	r3, #8
 80074b6:	d102      	bne.n	80074be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80074b8:	4b26      	ldr	r3, [pc, #152]	@ (8007554 <HAL_RCC_GetSysClockFreq+0xc0>)
 80074ba:	613b      	str	r3, [r7, #16]
 80074bc:	e03e      	b.n	800753c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80074be:	4b23      	ldr	r3, [pc, #140]	@ (800754c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	f003 030c 	and.w	r3, r3, #12
 80074c6:	2b0c      	cmp	r3, #12
 80074c8:	d136      	bne.n	8007538 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80074ca:	4b20      	ldr	r3, [pc, #128]	@ (800754c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	f003 0303 	and.w	r3, r3, #3
 80074d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80074d4:	4b1d      	ldr	r3, [pc, #116]	@ (800754c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	091b      	lsrs	r3, r3, #4
 80074da:	f003 030f 	and.w	r3, r3, #15
 80074de:	3301      	adds	r3, #1
 80074e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2b03      	cmp	r3, #3
 80074e6:	d10c      	bne.n	8007502 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80074e8:	4a1a      	ldr	r2, [pc, #104]	@ (8007554 <HAL_RCC_GetSysClockFreq+0xc0>)
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80074f0:	4a16      	ldr	r2, [pc, #88]	@ (800754c <HAL_RCC_GetSysClockFreq+0xb8>)
 80074f2:	68d2      	ldr	r2, [r2, #12]
 80074f4:	0a12      	lsrs	r2, r2, #8
 80074f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80074fa:	fb02 f303 	mul.w	r3, r2, r3
 80074fe:	617b      	str	r3, [r7, #20]
      break;
 8007500:	e00c      	b.n	800751c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007502:	4a13      	ldr	r2, [pc, #76]	@ (8007550 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	fbb2 f3f3 	udiv	r3, r2, r3
 800750a:	4a10      	ldr	r2, [pc, #64]	@ (800754c <HAL_RCC_GetSysClockFreq+0xb8>)
 800750c:	68d2      	ldr	r2, [r2, #12]
 800750e:	0a12      	lsrs	r2, r2, #8
 8007510:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007514:	fb02 f303 	mul.w	r3, r2, r3
 8007518:	617b      	str	r3, [r7, #20]
      break;
 800751a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800751c:	4b0b      	ldr	r3, [pc, #44]	@ (800754c <HAL_RCC_GetSysClockFreq+0xb8>)
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	0e5b      	lsrs	r3, r3, #25
 8007522:	f003 0303 	and.w	r3, r3, #3
 8007526:	3301      	adds	r3, #1
 8007528:	005b      	lsls	r3, r3, #1
 800752a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800752c:	697a      	ldr	r2, [r7, #20]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	fbb2 f3f3 	udiv	r3, r2, r3
 8007534:	613b      	str	r3, [r7, #16]
 8007536:	e001      	b.n	800753c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007538:	2300      	movs	r3, #0
 800753a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800753c:	693b      	ldr	r3, [r7, #16]
}
 800753e:	4618      	mov	r0, r3
 8007540:	371c      	adds	r7, #28
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	40021000 	.word	0x40021000
 8007550:	00f42400 	.word	0x00f42400
 8007554:	017d7840 	.word	0x017d7840

08007558 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007558:	b480      	push	{r7}
 800755a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800755c:	4b03      	ldr	r3, [pc, #12]	@ (800756c <HAL_RCC_GetHCLKFreq+0x14>)
 800755e:	681b      	ldr	r3, [r3, #0]
}
 8007560:	4618      	mov	r0, r3
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	20000004 	.word	0x20000004

08007570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007574:	f7ff fff0 	bl	8007558 <HAL_RCC_GetHCLKFreq>
 8007578:	4602      	mov	r2, r0
 800757a:	4b06      	ldr	r3, [pc, #24]	@ (8007594 <HAL_RCC_GetPCLK1Freq+0x24>)
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	0a1b      	lsrs	r3, r3, #8
 8007580:	f003 0307 	and.w	r3, r3, #7
 8007584:	4904      	ldr	r1, [pc, #16]	@ (8007598 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007586:	5ccb      	ldrb	r3, [r1, r3]
 8007588:	f003 031f 	and.w	r3, r3, #31
 800758c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007590:	4618      	mov	r0, r3
 8007592:	bd80      	pop	{r7, pc}
 8007594:	40021000 	.word	0x40021000
 8007598:	0800be80 	.word	0x0800be80

0800759c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80075a0:	f7ff ffda 	bl	8007558 <HAL_RCC_GetHCLKFreq>
 80075a4:	4602      	mov	r2, r0
 80075a6:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	0adb      	lsrs	r3, r3, #11
 80075ac:	f003 0307 	and.w	r3, r3, #7
 80075b0:	4904      	ldr	r1, [pc, #16]	@ (80075c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80075b2:	5ccb      	ldrb	r3, [r1, r3]
 80075b4:	f003 031f 	and.w	r3, r3, #31
 80075b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075bc:	4618      	mov	r0, r3
 80075be:	bd80      	pop	{r7, pc}
 80075c0:	40021000 	.word	0x40021000
 80075c4:	0800be80 	.word	0x0800be80

080075c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b087      	sub	sp, #28
 80075cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80075ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	f003 0303 	and.w	r3, r3, #3
 80075d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80075d8:	4b1b      	ldr	r3, [pc, #108]	@ (8007648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	091b      	lsrs	r3, r3, #4
 80075de:	f003 030f 	and.w	r3, r3, #15
 80075e2:	3301      	adds	r3, #1
 80075e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	2b03      	cmp	r3, #3
 80075ea:	d10c      	bne.n	8007606 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80075ec:	4a17      	ldr	r2, [pc, #92]	@ (800764c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80075f4:	4a14      	ldr	r2, [pc, #80]	@ (8007648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80075f6:	68d2      	ldr	r2, [r2, #12]
 80075f8:	0a12      	lsrs	r2, r2, #8
 80075fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80075fe:	fb02 f303 	mul.w	r3, r2, r3
 8007602:	617b      	str	r3, [r7, #20]
    break;
 8007604:	e00c      	b.n	8007620 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007606:	4a12      	ldr	r2, [pc, #72]	@ (8007650 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	fbb2 f3f3 	udiv	r3, r2, r3
 800760e:	4a0e      	ldr	r2, [pc, #56]	@ (8007648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007610:	68d2      	ldr	r2, [r2, #12]
 8007612:	0a12      	lsrs	r2, r2, #8
 8007614:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007618:	fb02 f303 	mul.w	r3, r2, r3
 800761c:	617b      	str	r3, [r7, #20]
    break;
 800761e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007620:	4b09      	ldr	r3, [pc, #36]	@ (8007648 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	0e5b      	lsrs	r3, r3, #25
 8007626:	f003 0303 	and.w	r3, r3, #3
 800762a:	3301      	adds	r3, #1
 800762c:	005b      	lsls	r3, r3, #1
 800762e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007630:	697a      	ldr	r2, [r7, #20]
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	fbb2 f3f3 	udiv	r3, r2, r3
 8007638:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800763a:	687b      	ldr	r3, [r7, #4]
}
 800763c:	4618      	mov	r0, r3
 800763e:	371c      	adds	r7, #28
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr
 8007648:	40021000 	.word	0x40021000
 800764c:	017d7840 	.word	0x017d7840
 8007650:	00f42400 	.word	0x00f42400

08007654 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800765c:	2300      	movs	r3, #0
 800765e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007660:	2300      	movs	r3, #0
 8007662:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800766c:	2b00      	cmp	r3, #0
 800766e:	f000 8098 	beq.w	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007672:	2300      	movs	r3, #0
 8007674:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007676:	4b43      	ldr	r3, [pc, #268]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800767a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10d      	bne.n	800769e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007682:	4b40      	ldr	r3, [pc, #256]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007686:	4a3f      	ldr	r2, [pc, #252]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800768c:	6593      	str	r3, [r2, #88]	@ 0x58
 800768e:	4b3d      	ldr	r3, [pc, #244]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007696:	60bb      	str	r3, [r7, #8]
 8007698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800769a:	2301      	movs	r3, #1
 800769c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800769e:	4b3a      	ldr	r3, [pc, #232]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a39      	ldr	r2, [pc, #228]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80076a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80076aa:	f7fb fea1 	bl	80033f0 <HAL_GetTick>
 80076ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076b0:	e009      	b.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076b2:	f7fb fe9d 	bl	80033f0 <HAL_GetTick>
 80076b6:	4602      	mov	r2, r0
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	2b02      	cmp	r3, #2
 80076be:	d902      	bls.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	74fb      	strb	r3, [r7, #19]
        break;
 80076c4:	e005      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076c6:	4b30      	ldr	r3, [pc, #192]	@ (8007788 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d0ef      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80076d2:	7cfb      	ldrb	r3, [r7, #19]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d159      	bne.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80076d8:	4b2a      	ldr	r3, [pc, #168]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d01e      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076ee:	697a      	ldr	r2, [r7, #20]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d019      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80076f4:	4b23      	ldr	r3, [pc, #140]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80076f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007700:	4b20      	ldr	r3, [pc, #128]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007706:	4a1f      	ldr	r2, [pc, #124]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007708:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800770c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007710:	4b1c      	ldr	r3, [pc, #112]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007716:	4a1b      	ldr	r2, [pc, #108]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800771c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007720:	4a18      	ldr	r2, [pc, #96]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	f003 0301 	and.w	r3, r3, #1
 800772e:	2b00      	cmp	r3, #0
 8007730:	d016      	beq.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007732:	f7fb fe5d 	bl	80033f0 <HAL_GetTick>
 8007736:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007738:	e00b      	b.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800773a:	f7fb fe59 	bl	80033f0 <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007748:	4293      	cmp	r3, r2
 800774a:	d902      	bls.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800774c:	2303      	movs	r3, #3
 800774e:	74fb      	strb	r3, [r7, #19]
            break;
 8007750:	e006      	b.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007752:	4b0c      	ldr	r3, [pc, #48]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007758:	f003 0302 	and.w	r3, r3, #2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d0ec      	beq.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007760:	7cfb      	ldrb	r3, [r7, #19]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d10b      	bne.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007766:	4b07      	ldr	r3, [pc, #28]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800776c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007774:	4903      	ldr	r1, [pc, #12]	@ (8007784 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007776:	4313      	orrs	r3, r2
 8007778:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800777c:	e008      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800777e:	7cfb      	ldrb	r3, [r7, #19]
 8007780:	74bb      	strb	r3, [r7, #18]
 8007782:	e005      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007784:	40021000 	.word	0x40021000
 8007788:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800778c:	7cfb      	ldrb	r3, [r7, #19]
 800778e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007790:	7c7b      	ldrb	r3, [r7, #17]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d105      	bne.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007796:	4ba7      	ldr	r3, [pc, #668]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800779a:	4aa6      	ldr	r2, [pc, #664]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800779c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d00a      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80077ae:	4ba1      	ldr	r3, [pc, #644]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077b4:	f023 0203 	bic.w	r2, r3, #3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	499d      	ldr	r1, [pc, #628]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077be:	4313      	orrs	r3, r2
 80077c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0302 	and.w	r3, r3, #2
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d00a      	beq.n	80077e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80077d0:	4b98      	ldr	r3, [pc, #608]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077d6:	f023 020c 	bic.w	r2, r3, #12
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	4995      	ldr	r1, [pc, #596]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077e0:	4313      	orrs	r3, r2
 80077e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f003 0304 	and.w	r3, r3, #4
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d00a      	beq.n	8007808 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80077f2:	4b90      	ldr	r3, [pc, #576]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80077f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	498c      	ldr	r1, [pc, #560]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007802:	4313      	orrs	r3, r2
 8007804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0308 	and.w	r3, r3, #8
 8007810:	2b00      	cmp	r3, #0
 8007812:	d00a      	beq.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007814:	4b87      	ldr	r3, [pc, #540]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800781a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	4984      	ldr	r1, [pc, #528]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007824:	4313      	orrs	r3, r2
 8007826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0310 	and.w	r3, r3, #16
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00a      	beq.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007836:	4b7f      	ldr	r3, [pc, #508]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800783c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	695b      	ldr	r3, [r3, #20]
 8007844:	497b      	ldr	r1, [pc, #492]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007846:	4313      	orrs	r3, r2
 8007848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 0320 	and.w	r3, r3, #32
 8007854:	2b00      	cmp	r3, #0
 8007856:	d00a      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007858:	4b76      	ldr	r3, [pc, #472]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800785a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800785e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	699b      	ldr	r3, [r3, #24]
 8007866:	4973      	ldr	r1, [pc, #460]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007868:	4313      	orrs	r3, r2
 800786a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007876:	2b00      	cmp	r3, #0
 8007878:	d00a      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800787a:	4b6e      	ldr	r3, [pc, #440]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800787c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007880:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	69db      	ldr	r3, [r3, #28]
 8007888:	496a      	ldr	r1, [pc, #424]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800788a:	4313      	orrs	r3, r2
 800788c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00a      	beq.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800789c:	4b65      	ldr	r3, [pc, #404]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800789e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	4962      	ldr	r1, [pc, #392]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078ac:	4313      	orrs	r3, r2
 80078ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d00a      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80078be:	4b5d      	ldr	r3, [pc, #372]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078cc:	4959      	ldr	r1, [pc, #356]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078ce:	4313      	orrs	r3, r2
 80078d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00a      	beq.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80078e0:	4b54      	ldr	r3, [pc, #336]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80078e6:	f023 0203 	bic.w	r2, r3, #3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ee:	4951      	ldr	r1, [pc, #324]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80078f0:	4313      	orrs	r3, r2
 80078f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007902:	4b4c      	ldr	r3, [pc, #304]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007904:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007908:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007910:	4948      	ldr	r1, [pc, #288]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007912:	4313      	orrs	r3, r2
 8007914:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007920:	2b00      	cmp	r3, #0
 8007922:	d015      	beq.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007924:	4b43      	ldr	r3, [pc, #268]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800792a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007932:	4940      	ldr	r1, [pc, #256]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007934:	4313      	orrs	r3, r2
 8007936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800793e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007942:	d105      	bne.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007944:	4b3b      	ldr	r3, [pc, #236]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	4a3a      	ldr	r2, [pc, #232]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800794a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800794e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007958:	2b00      	cmp	r3, #0
 800795a:	d015      	beq.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800795c:	4b35      	ldr	r3, [pc, #212]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800795e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007962:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800796a:	4932      	ldr	r1, [pc, #200]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800796c:	4313      	orrs	r3, r2
 800796e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007976:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800797a:	d105      	bne.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800797c:	4b2d      	ldr	r3, [pc, #180]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	4a2c      	ldr	r2, [pc, #176]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007986:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007990:	2b00      	cmp	r3, #0
 8007992:	d015      	beq.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007994:	4b27      	ldr	r3, [pc, #156]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800799a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a2:	4924      	ldr	r1, [pc, #144]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079a4:	4313      	orrs	r3, r2
 80079a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80079b2:	d105      	bne.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80079b4:	4b1f      	ldr	r3, [pc, #124]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80079be:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d015      	beq.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80079cc:	4b19      	ldr	r3, [pc, #100]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079da:	4916      	ldr	r1, [pc, #88]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079dc:	4313      	orrs	r3, r2
 80079de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079ea:	d105      	bne.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80079ec:	4b11      	ldr	r3, [pc, #68]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	4a10      	ldr	r2, [pc, #64]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80079f6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d019      	beq.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007a04:	4b0b      	ldr	r3, [pc, #44]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a12:	4908      	ldr	r1, [pc, #32]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a14:	4313      	orrs	r3, r2
 8007a16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a22:	d109      	bne.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007a24:	4b03      	ldr	r3, [pc, #12]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	4a02      	ldr	r2, [pc, #8]	@ (8007a34 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a2e:	60d3      	str	r3, [r2, #12]
 8007a30:	e002      	b.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007a32:	bf00      	nop
 8007a34:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d015      	beq.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007a44:	4b29      	ldr	r3, [pc, #164]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a4a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a52:	4926      	ldr	r1, [pc, #152]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a54:	4313      	orrs	r3, r2
 8007a56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a62:	d105      	bne.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007a64:	4b21      	ldr	r3, [pc, #132]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a66:	68db      	ldr	r3, [r3, #12]
 8007a68:	4a20      	ldr	r2, [pc, #128]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a6e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d015      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a82:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a8a:	4918      	ldr	r1, [pc, #96]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a9a:	d105      	bne.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007a9c:	4b13      	ldr	r3, [pc, #76]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	4a12      	ldr	r2, [pc, #72]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007aa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007aa6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d015      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007ab4:	4b0d      	ldr	r3, [pc, #52]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ab6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007aba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ac2:	490a      	ldr	r1, [pc, #40]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ace:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ad2:	d105      	bne.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ad4:	4b05      	ldr	r3, [pc, #20]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	4a04      	ldr	r2, [pc, #16]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ada:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ade:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007ae0:	7cbb      	ldrb	r3, [r7, #18]
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3718      	adds	r7, #24
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	40021000 	.word	0x40021000

08007af0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e09d      	b.n	8007c3e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d108      	bne.n	8007b1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b12:	d009      	beq.n	8007b28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	61da      	str	r2, [r3, #28]
 8007b1a:	e005      	b.n	8007b28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d106      	bne.n	8007b48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7fa fc6e 	bl	8002424 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007b68:	d902      	bls.n	8007b70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	60fb      	str	r3, [r7, #12]
 8007b6e:	e002      	b.n	8007b76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007b70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007b74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007b7e:	d007      	beq.n	8007b90 <HAL_SPI_Init+0xa0>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007b88:	d002      	beq.n	8007b90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007ba0:	431a      	orrs	r2, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	f003 0302 	and.w	r3, r3, #2
 8007baa:	431a      	orrs	r2, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	695b      	ldr	r3, [r3, #20]
 8007bb0:	f003 0301 	and.w	r3, r3, #1
 8007bb4:	431a      	orrs	r2, r3
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	699b      	ldr	r3, [r3, #24]
 8007bba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007bbe:	431a      	orrs	r2, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	69db      	ldr	r3, [r3, #28]
 8007bc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bc8:	431a      	orrs	r2, r3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bd2:	ea42 0103 	orr.w	r1, r2, r3
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bda:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	430a      	orrs	r2, r1
 8007be4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	699b      	ldr	r3, [r3, #24]
 8007bea:	0c1b      	lsrs	r3, r3, #16
 8007bec:	f003 0204 	and.w	r2, r3, #4
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bf4:	f003 0310 	and.w	r3, r3, #16
 8007bf8:	431a      	orrs	r2, r3
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bfe:	f003 0308 	and.w	r3, r3, #8
 8007c02:	431a      	orrs	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007c0c:	ea42 0103 	orr.w	r1, r2, r3
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	430a      	orrs	r2, r1
 8007c1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	69da      	ldr	r2, [r3, #28]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c46:	b580      	push	{r7, lr}
 8007c48:	b088      	sub	sp, #32
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	60f8      	str	r0, [r7, #12]
 8007c4e:	60b9      	str	r1, [r7, #8]
 8007c50:	603b      	str	r3, [r7, #0]
 8007c52:	4613      	mov	r3, r2
 8007c54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d101      	bne.n	8007c68 <HAL_SPI_Transmit+0x22>
 8007c64:	2302      	movs	r3, #2
 8007c66:	e15f      	b.n	8007f28 <HAL_SPI_Transmit+0x2e2>
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c70:	f7fb fbbe 	bl	80033f0 <HAL_GetTick>
 8007c74:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007c76:	88fb      	ldrh	r3, [r7, #6]
 8007c78:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d002      	beq.n	8007c8c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007c86:	2302      	movs	r3, #2
 8007c88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c8a:	e148      	b.n	8007f1e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d002      	beq.n	8007c98 <HAL_SPI_Transmit+0x52>
 8007c92:	88fb      	ldrh	r3, [r7, #6]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d102      	bne.n	8007c9e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c9c:	e13f      	b.n	8007f1e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2203      	movs	r2, #3
 8007ca2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	88fa      	ldrh	r2, [r7, #6]
 8007cb6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	88fa      	ldrh	r2, [r7, #6]
 8007cbc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ce8:	d10f      	bne.n	8007d0a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cf8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d08:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d14:	2b40      	cmp	r3, #64	@ 0x40
 8007d16:	d007      	beq.n	8007d28 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d26:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007d30:	d94f      	bls.n	8007dd2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d002      	beq.n	8007d40 <HAL_SPI_Transmit+0xfa>
 8007d3a:	8afb      	ldrh	r3, [r7, #22]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d142      	bne.n	8007dc6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d44:	881a      	ldrh	r2, [r3, #0]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d50:	1c9a      	adds	r2, r3, #2
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	b29a      	uxth	r2, r3
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007d64:	e02f      	b.n	8007dc6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f003 0302 	and.w	r3, r3, #2
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	d112      	bne.n	8007d9a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d78:	881a      	ldrh	r2, [r3, #0]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d84:	1c9a      	adds	r2, r3, #2
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007d98:	e015      	b.n	8007dc6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d9a:	f7fb fb29 	bl	80033f0 <HAL_GetTick>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	69bb      	ldr	r3, [r7, #24]
 8007da2:	1ad3      	subs	r3, r2, r3
 8007da4:	683a      	ldr	r2, [r7, #0]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d803      	bhi.n	8007db2 <HAL_SPI_Transmit+0x16c>
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db0:	d102      	bne.n	8007db8 <HAL_SPI_Transmit+0x172>
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d106      	bne.n	8007dc6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8007db8:	2303      	movs	r3, #3
 8007dba:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8007dc4:	e0ab      	b.n	8007f1e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d1ca      	bne.n	8007d66 <HAL_SPI_Transmit+0x120>
 8007dd0:	e080      	b.n	8007ed4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d002      	beq.n	8007de0 <HAL_SPI_Transmit+0x19a>
 8007dda:	8afb      	ldrh	r3, [r7, #22]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d174      	bne.n	8007eca <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d912      	bls.n	8007e10 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dee:	881a      	ldrh	r2, [r3, #0]
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfa:	1c9a      	adds	r2, r3, #2
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	3b02      	subs	r3, #2
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007e0e:	e05c      	b.n	8007eca <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	330c      	adds	r3, #12
 8007e1a:	7812      	ldrb	r2, [r2, #0]
 8007e1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e22:	1c5a      	adds	r2, r3, #1
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e2c:	b29b      	uxth	r3, r3
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	b29a      	uxth	r2, r3
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007e36:	e048      	b.n	8007eca <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d12b      	bne.n	8007e9e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e4a:	b29b      	uxth	r3, r3
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d912      	bls.n	8007e76 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e54:	881a      	ldrh	r2, [r3, #0]
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e60:	1c9a      	adds	r2, r3, #2
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	3b02      	subs	r3, #2
 8007e6e:	b29a      	uxth	r2, r3
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007e74:	e029      	b.n	8007eca <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	330c      	adds	r3, #12
 8007e80:	7812      	ldrb	r2, [r2, #0]
 8007e82:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e88:	1c5a      	adds	r2, r3, #1
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	3b01      	subs	r3, #1
 8007e96:	b29a      	uxth	r2, r3
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007e9c:	e015      	b.n	8007eca <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e9e:	f7fb faa7 	bl	80033f0 <HAL_GetTick>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	69bb      	ldr	r3, [r7, #24]
 8007ea6:	1ad3      	subs	r3, r2, r3
 8007ea8:	683a      	ldr	r2, [r7, #0]
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d803      	bhi.n	8007eb6 <HAL_SPI_Transmit+0x270>
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eb4:	d102      	bne.n	8007ebc <HAL_SPI_Transmit+0x276>
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d106      	bne.n	8007eca <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8007ebc:	2303      	movs	r3, #3
 8007ebe:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8007ec8:	e029      	b.n	8007f1e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ece:	b29b      	uxth	r3, r3
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d1b1      	bne.n	8007e38 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ed4:	69ba      	ldr	r2, [r7, #24]
 8007ed6:	6839      	ldr	r1, [r7, #0]
 8007ed8:	68f8      	ldr	r0, [r7, #12]
 8007eda:	f000 f947 	bl	800816c <SPI_EndRxTxTransaction>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d002      	beq.n	8007eea <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2220      	movs	r2, #32
 8007ee8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d10a      	bne.n	8007f08 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	613b      	str	r3, [r7, #16]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	68db      	ldr	r3, [r3, #12]
 8007efc:	613b      	str	r3, [r7, #16]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	613b      	str	r3, [r7, #16]
 8007f06:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d002      	beq.n	8007f16 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8007f10:	2301      	movs	r3, #1
 8007f12:	77fb      	strb	r3, [r7, #31]
 8007f14:	e003      	b.n	8007f1e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007f26:	7ffb      	ldrb	r3, [r7, #31]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3720      	adds	r7, #32
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b088      	sub	sp, #32
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	603b      	str	r3, [r7, #0]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007f40:	f7fb fa56 	bl	80033f0 <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f48:	1a9b      	subs	r3, r3, r2
 8007f4a:	683a      	ldr	r2, [r7, #0]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007f50:	f7fb fa4e 	bl	80033f0 <HAL_GetTick>
 8007f54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007f56:	4b39      	ldr	r3, [pc, #228]	@ (800803c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	015b      	lsls	r3, r3, #5
 8007f5c:	0d1b      	lsrs	r3, r3, #20
 8007f5e:	69fa      	ldr	r2, [r7, #28]
 8007f60:	fb02 f303 	mul.w	r3, r2, r3
 8007f64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f66:	e054      	b.n	8008012 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6e:	d050      	beq.n	8008012 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f70:	f7fb fa3e 	bl	80033f0 <HAL_GetTick>
 8007f74:	4602      	mov	r2, r0
 8007f76:	69bb      	ldr	r3, [r7, #24]
 8007f78:	1ad3      	subs	r3, r2, r3
 8007f7a:	69fa      	ldr	r2, [r7, #28]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d902      	bls.n	8007f86 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d13d      	bne.n	8008002 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	685a      	ldr	r2, [r3, #4]
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007f94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f9e:	d111      	bne.n	8007fc4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fa8:	d004      	beq.n	8007fb4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fb2:	d107      	bne.n	8007fc4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fcc:	d10f      	bne.n	8007fee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007fdc:	601a      	str	r2, [r3, #0]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007fec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007ffe:	2303      	movs	r3, #3
 8008000:	e017      	b.n	8008032 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d101      	bne.n	800800c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008008:	2300      	movs	r3, #0
 800800a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	3b01      	subs	r3, #1
 8008010:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	689a      	ldr	r2, [r3, #8]
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	4013      	ands	r3, r2
 800801c:	68ba      	ldr	r2, [r7, #8]
 800801e:	429a      	cmp	r2, r3
 8008020:	bf0c      	ite	eq
 8008022:	2301      	moveq	r3, #1
 8008024:	2300      	movne	r3, #0
 8008026:	b2db      	uxtb	r3, r3
 8008028:	461a      	mov	r2, r3
 800802a:	79fb      	ldrb	r3, [r7, #7]
 800802c:	429a      	cmp	r2, r3
 800802e:	d19b      	bne.n	8007f68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	3720      	adds	r7, #32
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}
 800803a:	bf00      	nop
 800803c:	20000004 	.word	0x20000004

08008040 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b08a      	sub	sp, #40	@ 0x28
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
 800804c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800804e:	2300      	movs	r3, #0
 8008050:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008052:	f7fb f9cd 	bl	80033f0 <HAL_GetTick>
 8008056:	4602      	mov	r2, r0
 8008058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805a:	1a9b      	subs	r3, r3, r2
 800805c:	683a      	ldr	r2, [r7, #0]
 800805e:	4413      	add	r3, r2
 8008060:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008062:	f7fb f9c5 	bl	80033f0 <HAL_GetTick>
 8008066:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	330c      	adds	r3, #12
 800806e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008070:	4b3d      	ldr	r3, [pc, #244]	@ (8008168 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	4613      	mov	r3, r2
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	00da      	lsls	r2, r3, #3
 800807c:	1ad3      	subs	r3, r2, r3
 800807e:	0d1b      	lsrs	r3, r3, #20
 8008080:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008082:	fb02 f303 	mul.w	r3, r2, r3
 8008086:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008088:	e060      	b.n	800814c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008090:	d107      	bne.n	80080a2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d104      	bne.n	80080a2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	781b      	ldrb	r3, [r3, #0]
 800809c:	b2db      	uxtb	r3, r3
 800809e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80080a0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a8:	d050      	beq.n	800814c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80080aa:	f7fb f9a1 	bl	80033f0 <HAL_GetTick>
 80080ae:	4602      	mov	r2, r0
 80080b0:	6a3b      	ldr	r3, [r7, #32]
 80080b2:	1ad3      	subs	r3, r2, r3
 80080b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d902      	bls.n	80080c0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80080ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d13d      	bne.n	800813c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	685a      	ldr	r2, [r3, #4]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80080ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080d8:	d111      	bne.n	80080fe <SPI_WaitFifoStateUntilTimeout+0xbe>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080e2:	d004      	beq.n	80080ee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080ec:	d107      	bne.n	80080fe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008102:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008106:	d10f      	bne.n	8008128 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008116:	601a      	str	r2, [r3, #0]
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008126:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008138:	2303      	movs	r3, #3
 800813a:	e010      	b.n	800815e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d101      	bne.n	8008146 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008142:	2300      	movs	r3, #0
 8008144:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	3b01      	subs	r3, #1
 800814a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	689a      	ldr	r2, [r3, #8]
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	4013      	ands	r3, r2
 8008156:	687a      	ldr	r2, [r7, #4]
 8008158:	429a      	cmp	r2, r3
 800815a:	d196      	bne.n	800808a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3728      	adds	r7, #40	@ 0x28
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
 8008166:	bf00      	nop
 8008168:	20000004 	.word	0x20000004

0800816c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b086      	sub	sp, #24
 8008170:	af02      	add	r7, sp, #8
 8008172:	60f8      	str	r0, [r7, #12]
 8008174:	60b9      	str	r1, [r7, #8]
 8008176:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	9300      	str	r3, [sp, #0]
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	2200      	movs	r2, #0
 8008180:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008184:	68f8      	ldr	r0, [r7, #12]
 8008186:	f7ff ff5b 	bl	8008040 <SPI_WaitFifoStateUntilTimeout>
 800818a:	4603      	mov	r3, r0
 800818c:	2b00      	cmp	r3, #0
 800818e:	d007      	beq.n	80081a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008194:	f043 0220 	orr.w	r2, r3, #32
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800819c:	2303      	movs	r3, #3
 800819e:	e027      	b.n	80081f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	2200      	movs	r2, #0
 80081a8:	2180      	movs	r1, #128	@ 0x80
 80081aa:	68f8      	ldr	r0, [r7, #12]
 80081ac:	f7ff fec0 	bl	8007f30 <SPI_WaitFlagStateUntilTimeout>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d007      	beq.n	80081c6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081ba:	f043 0220 	orr.w	r2, r3, #32
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80081c2:	2303      	movs	r3, #3
 80081c4:	e014      	b.n	80081f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	9300      	str	r3, [sp, #0]
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80081d2:	68f8      	ldr	r0, [r7, #12]
 80081d4:	f7ff ff34 	bl	8008040 <SPI_WaitFifoStateUntilTimeout>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d007      	beq.n	80081ee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081e2:	f043 0220 	orr.w	r2, r3, #32
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e000      	b.n	80081f0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80081ee:	2300      	movs	r3, #0
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3710      	adds	r7, #16
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}

080081f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d101      	bne.n	800820a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	e049      	b.n	800829e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008210:	b2db      	uxtb	r3, r3
 8008212:	2b00      	cmp	r3, #0
 8008214:	d106      	bne.n	8008224 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7fa f944 	bl	80024ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2202      	movs	r2, #2
 8008228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	3304      	adds	r3, #4
 8008234:	4619      	mov	r1, r3
 8008236:	4610      	mov	r0, r2
 8008238:	f000 fae0 	bl	80087fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2201      	movs	r2, #1
 8008240:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2201      	movs	r2, #1
 8008250:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2201      	movs	r2, #1
 8008258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2201      	movs	r2, #1
 8008260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2201      	movs	r2, #1
 8008270:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800829c:	2300      	movs	r3, #0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3708      	adds	r7, #8
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
	...

080082a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082b6:	b2db      	uxtb	r3, r3
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d001      	beq.n	80082c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80082bc:	2301      	movs	r3, #1
 80082be:	e04c      	b.n	800835a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2202      	movs	r2, #2
 80082c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a26      	ldr	r2, [pc, #152]	@ (8008368 <HAL_TIM_Base_Start+0xc0>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d022      	beq.n	8008318 <HAL_TIM_Base_Start+0x70>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082da:	d01d      	beq.n	8008318 <HAL_TIM_Base_Start+0x70>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a22      	ldr	r2, [pc, #136]	@ (800836c <HAL_TIM_Base_Start+0xc4>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d018      	beq.n	8008318 <HAL_TIM_Base_Start+0x70>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a21      	ldr	r2, [pc, #132]	@ (8008370 <HAL_TIM_Base_Start+0xc8>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d013      	beq.n	8008318 <HAL_TIM_Base_Start+0x70>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a1f      	ldr	r2, [pc, #124]	@ (8008374 <HAL_TIM_Base_Start+0xcc>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d00e      	beq.n	8008318 <HAL_TIM_Base_Start+0x70>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a1e      	ldr	r2, [pc, #120]	@ (8008378 <HAL_TIM_Base_Start+0xd0>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d009      	beq.n	8008318 <HAL_TIM_Base_Start+0x70>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a1c      	ldr	r2, [pc, #112]	@ (800837c <HAL_TIM_Base_Start+0xd4>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d004      	beq.n	8008318 <HAL_TIM_Base_Start+0x70>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a1b      	ldr	r2, [pc, #108]	@ (8008380 <HAL_TIM_Base_Start+0xd8>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d115      	bne.n	8008344 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	689a      	ldr	r2, [r3, #8]
 800831e:	4b19      	ldr	r3, [pc, #100]	@ (8008384 <HAL_TIM_Base_Start+0xdc>)
 8008320:	4013      	ands	r3, r2
 8008322:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2b06      	cmp	r3, #6
 8008328:	d015      	beq.n	8008356 <HAL_TIM_Base_Start+0xae>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008330:	d011      	beq.n	8008356 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f042 0201 	orr.w	r2, r2, #1
 8008340:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008342:	e008      	b.n	8008356 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f042 0201 	orr.w	r2, r2, #1
 8008352:	601a      	str	r2, [r3, #0]
 8008354:	e000      	b.n	8008358 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008356:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3714      	adds	r7, #20
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr
 8008366:	bf00      	nop
 8008368:	40012c00 	.word	0x40012c00
 800836c:	40000400 	.word	0x40000400
 8008370:	40000800 	.word	0x40000800
 8008374:	40000c00 	.word	0x40000c00
 8008378:	40013400 	.word	0x40013400
 800837c:	40014000 	.word	0x40014000
 8008380:	40015000 	.word	0x40015000
 8008384:	00010007 	.word	0x00010007

08008388 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	6a1a      	ldr	r2, [r3, #32]
 8008396:	f241 1311 	movw	r3, #4369	@ 0x1111
 800839a:	4013      	ands	r3, r2
 800839c:	2b00      	cmp	r3, #0
 800839e:	d10f      	bne.n	80083c0 <HAL_TIM_Base_Stop+0x38>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	6a1a      	ldr	r2, [r3, #32]
 80083a6:	f244 4344 	movw	r3, #17476	@ 0x4444
 80083aa:	4013      	ands	r3, r2
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d107      	bne.n	80083c0 <HAL_TIM_Base_Stop+0x38>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f022 0201 	bic.w	r2, r2, #1
 80083be:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2201      	movs	r2, #1
 80083c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80083c8:	2300      	movs	r3, #0
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	370c      	adds	r7, #12
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr

080083d6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b082      	sub	sp, #8
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d101      	bne.n	80083e8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80083e4:	2301      	movs	r3, #1
 80083e6:	e049      	b.n	800847c <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d106      	bne.n	8008402 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 f841 	bl	8008484 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2202      	movs	r2, #2
 8008406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	3304      	adds	r3, #4
 8008412:	4619      	mov	r1, r3
 8008414:	4610      	mov	r0, r2
 8008416:	f000 f9f1 	bl	80087fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2201      	movs	r2, #1
 800841e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2201      	movs	r2, #1
 8008426:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2201      	movs	r2, #1
 800842e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2201      	movs	r2, #1
 8008436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2201      	movs	r2, #1
 8008446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2201      	movs	r2, #1
 800844e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2201      	movs	r2, #1
 8008456:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2201      	movs	r2, #1
 8008466:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2201      	movs	r2, #1
 800846e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2201      	movs	r2, #1
 8008476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	3708      	adds	r7, #8
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008484:	b480      	push	{r7}
 8008486:	b083      	sub	sp, #12
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800848c:	bf00      	nop
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008496:	4770      	bx	lr

08008498 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b086      	sub	sp, #24
 800849c:	af00      	add	r7, sp, #0
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	60b9      	str	r1, [r7, #8]
 80084a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80084a4:	2300      	movs	r3, #0
 80084a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d101      	bne.n	80084b6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80084b2:	2302      	movs	r3, #2
 80084b4:	e088      	b.n	80085c8 <HAL_TIM_IC_ConfigChannel+0x130>
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2201      	movs	r2, #1
 80084ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d11b      	bne.n	80084fc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80084d4:	f000 fa46 	bl	8008964 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	699a      	ldr	r2, [r3, #24]
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f022 020c 	bic.w	r2, r2, #12
 80084e6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	6999      	ldr	r1, [r3, #24]
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	689a      	ldr	r2, [r3, #8]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	430a      	orrs	r2, r1
 80084f8:	619a      	str	r2, [r3, #24]
 80084fa:	e060      	b.n	80085be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2b04      	cmp	r3, #4
 8008500:	d11c      	bne.n	800853c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008512:	f000 faca 	bl	8008aaa <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	699a      	ldr	r2, [r3, #24]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008524:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	6999      	ldr	r1, [r3, #24]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	021a      	lsls	r2, r3, #8
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	430a      	orrs	r2, r1
 8008538:	619a      	str	r2, [r3, #24]
 800853a:	e040      	b.n	80085be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2b08      	cmp	r3, #8
 8008540:	d11b      	bne.n	800857a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008552:	f000 fb17 	bl	8008b84 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	69da      	ldr	r2, [r3, #28]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f022 020c 	bic.w	r2, r2, #12
 8008564:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	69d9      	ldr	r1, [r3, #28]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	689a      	ldr	r2, [r3, #8]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	430a      	orrs	r2, r1
 8008576:	61da      	str	r2, [r3, #28]
 8008578:	e021      	b.n	80085be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2b0c      	cmp	r3, #12
 800857e:	d11c      	bne.n	80085ba <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008590:	f000 fb34 	bl	8008bfc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	69da      	ldr	r2, [r3, #28]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80085a2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	69d9      	ldr	r1, [r3, #28]
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	021a      	lsls	r2, r3, #8
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	430a      	orrs	r2, r1
 80085b6:	61da      	str	r2, [r3, #28]
 80085b8:	e001      	b.n	80085be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80085c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3718      	adds	r7, #24
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b084      	sub	sp, #16
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085da:	2300      	movs	r3, #0
 80085dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d101      	bne.n	80085ec <HAL_TIM_ConfigClockSource+0x1c>
 80085e8:	2302      	movs	r3, #2
 80085ea:	e0f6      	b.n	80087da <HAL_TIM_ConfigClockSource+0x20a>
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2202      	movs	r2, #2
 80085f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800860a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800860e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008616:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68ba      	ldr	r2, [r7, #8]
 800861e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a6f      	ldr	r2, [pc, #444]	@ (80087e4 <HAL_TIM_ConfigClockSource+0x214>)
 8008626:	4293      	cmp	r3, r2
 8008628:	f000 80c1 	beq.w	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 800862c:	4a6d      	ldr	r2, [pc, #436]	@ (80087e4 <HAL_TIM_ConfigClockSource+0x214>)
 800862e:	4293      	cmp	r3, r2
 8008630:	f200 80c6 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008634:	4a6c      	ldr	r2, [pc, #432]	@ (80087e8 <HAL_TIM_ConfigClockSource+0x218>)
 8008636:	4293      	cmp	r3, r2
 8008638:	f000 80b9 	beq.w	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 800863c:	4a6a      	ldr	r2, [pc, #424]	@ (80087e8 <HAL_TIM_ConfigClockSource+0x218>)
 800863e:	4293      	cmp	r3, r2
 8008640:	f200 80be 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008644:	4a69      	ldr	r2, [pc, #420]	@ (80087ec <HAL_TIM_ConfigClockSource+0x21c>)
 8008646:	4293      	cmp	r3, r2
 8008648:	f000 80b1 	beq.w	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 800864c:	4a67      	ldr	r2, [pc, #412]	@ (80087ec <HAL_TIM_ConfigClockSource+0x21c>)
 800864e:	4293      	cmp	r3, r2
 8008650:	f200 80b6 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008654:	4a66      	ldr	r2, [pc, #408]	@ (80087f0 <HAL_TIM_ConfigClockSource+0x220>)
 8008656:	4293      	cmp	r3, r2
 8008658:	f000 80a9 	beq.w	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 800865c:	4a64      	ldr	r2, [pc, #400]	@ (80087f0 <HAL_TIM_ConfigClockSource+0x220>)
 800865e:	4293      	cmp	r3, r2
 8008660:	f200 80ae 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008664:	4a63      	ldr	r2, [pc, #396]	@ (80087f4 <HAL_TIM_ConfigClockSource+0x224>)
 8008666:	4293      	cmp	r3, r2
 8008668:	f000 80a1 	beq.w	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 800866c:	4a61      	ldr	r2, [pc, #388]	@ (80087f4 <HAL_TIM_ConfigClockSource+0x224>)
 800866e:	4293      	cmp	r3, r2
 8008670:	f200 80a6 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008674:	4a60      	ldr	r2, [pc, #384]	@ (80087f8 <HAL_TIM_ConfigClockSource+0x228>)
 8008676:	4293      	cmp	r3, r2
 8008678:	f000 8099 	beq.w	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 800867c:	4a5e      	ldr	r2, [pc, #376]	@ (80087f8 <HAL_TIM_ConfigClockSource+0x228>)
 800867e:	4293      	cmp	r3, r2
 8008680:	f200 809e 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008684:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008688:	f000 8091 	beq.w	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 800868c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008690:	f200 8096 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 8008694:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008698:	f000 8089 	beq.w	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 800869c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80086a0:	f200 808e 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086a8:	d03e      	beq.n	8008728 <HAL_TIM_ConfigClockSource+0x158>
 80086aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086ae:	f200 8087 	bhi.w	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086b6:	f000 8086 	beq.w	80087c6 <HAL_TIM_ConfigClockSource+0x1f6>
 80086ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086be:	d87f      	bhi.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086c0:	2b70      	cmp	r3, #112	@ 0x70
 80086c2:	d01a      	beq.n	80086fa <HAL_TIM_ConfigClockSource+0x12a>
 80086c4:	2b70      	cmp	r3, #112	@ 0x70
 80086c6:	d87b      	bhi.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086c8:	2b60      	cmp	r3, #96	@ 0x60
 80086ca:	d050      	beq.n	800876e <HAL_TIM_ConfigClockSource+0x19e>
 80086cc:	2b60      	cmp	r3, #96	@ 0x60
 80086ce:	d877      	bhi.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086d0:	2b50      	cmp	r3, #80	@ 0x50
 80086d2:	d03c      	beq.n	800874e <HAL_TIM_ConfigClockSource+0x17e>
 80086d4:	2b50      	cmp	r3, #80	@ 0x50
 80086d6:	d873      	bhi.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086d8:	2b40      	cmp	r3, #64	@ 0x40
 80086da:	d058      	beq.n	800878e <HAL_TIM_ConfigClockSource+0x1be>
 80086dc:	2b40      	cmp	r3, #64	@ 0x40
 80086de:	d86f      	bhi.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086e0:	2b30      	cmp	r3, #48	@ 0x30
 80086e2:	d064      	beq.n	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 80086e4:	2b30      	cmp	r3, #48	@ 0x30
 80086e6:	d86b      	bhi.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086e8:	2b20      	cmp	r3, #32
 80086ea:	d060      	beq.n	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 80086ec:	2b20      	cmp	r3, #32
 80086ee:	d867      	bhi.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d05c      	beq.n	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 80086f4:	2b10      	cmp	r3, #16
 80086f6:	d05a      	beq.n	80087ae <HAL_TIM_ConfigClockSource+0x1de>
 80086f8:	e062      	b.n	80087c0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800870a:	f000 fad1 	bl	8008cb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800871c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	609a      	str	r2, [r3, #8]
      break;
 8008726:	e04f      	b.n	80087c8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008738:	f000 faba 	bl	8008cb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	689a      	ldr	r2, [r3, #8]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800874a:	609a      	str	r2, [r3, #8]
      break;
 800874c:	e03c      	b.n	80087c8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800875a:	461a      	mov	r2, r3
 800875c:	f000 f976 	bl	8008a4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2150      	movs	r1, #80	@ 0x50
 8008766:	4618      	mov	r0, r3
 8008768:	f000 fa85 	bl	8008c76 <TIM_ITRx_SetConfig>
      break;
 800876c:	e02c      	b.n	80087c8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800877a:	461a      	mov	r2, r3
 800877c:	f000 f9d2 	bl	8008b24 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2160      	movs	r1, #96	@ 0x60
 8008786:	4618      	mov	r0, r3
 8008788:	f000 fa75 	bl	8008c76 <TIM_ITRx_SetConfig>
      break;
 800878c:	e01c      	b.n	80087c8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800879a:	461a      	mov	r2, r3
 800879c:	f000 f956 	bl	8008a4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2140      	movs	r1, #64	@ 0x40
 80087a6:	4618      	mov	r0, r3
 80087a8:	f000 fa65 	bl	8008c76 <TIM_ITRx_SetConfig>
      break;
 80087ac:	e00c      	b.n	80087c8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4619      	mov	r1, r3
 80087b8:	4610      	mov	r0, r2
 80087ba:	f000 fa5c 	bl	8008c76 <TIM_ITRx_SetConfig>
      break;
 80087be:	e003      	b.n	80087c8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80087c0:	2301      	movs	r3, #1
 80087c2:	73fb      	strb	r3, [r7, #15]
      break;
 80087c4:	e000      	b.n	80087c8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80087c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2201      	movs	r2, #1
 80087cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80087d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80087da:	4618      	mov	r0, r3
 80087dc:	3710      	adds	r7, #16
 80087de:	46bd      	mov	sp, r7
 80087e0:	bd80      	pop	{r7, pc}
 80087e2:	bf00      	nop
 80087e4:	00100070 	.word	0x00100070
 80087e8:	00100060 	.word	0x00100060
 80087ec:	00100050 	.word	0x00100050
 80087f0:	00100040 	.word	0x00100040
 80087f4:	00100030 	.word	0x00100030
 80087f8:	00100020 	.word	0x00100020

080087fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80087fc:	b480      	push	{r7}
 80087fe:	b085      	sub	sp, #20
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	4a4c      	ldr	r2, [pc, #304]	@ (8008940 <TIM_Base_SetConfig+0x144>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d017      	beq.n	8008844 <TIM_Base_SetConfig+0x48>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800881a:	d013      	beq.n	8008844 <TIM_Base_SetConfig+0x48>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a49      	ldr	r2, [pc, #292]	@ (8008944 <TIM_Base_SetConfig+0x148>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d00f      	beq.n	8008844 <TIM_Base_SetConfig+0x48>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4a48      	ldr	r2, [pc, #288]	@ (8008948 <TIM_Base_SetConfig+0x14c>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d00b      	beq.n	8008844 <TIM_Base_SetConfig+0x48>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a47      	ldr	r2, [pc, #284]	@ (800894c <TIM_Base_SetConfig+0x150>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d007      	beq.n	8008844 <TIM_Base_SetConfig+0x48>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a46      	ldr	r2, [pc, #280]	@ (8008950 <TIM_Base_SetConfig+0x154>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d003      	beq.n	8008844 <TIM_Base_SetConfig+0x48>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	4a45      	ldr	r2, [pc, #276]	@ (8008954 <TIM_Base_SetConfig+0x158>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d108      	bne.n	8008856 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800884a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	4313      	orrs	r3, r2
 8008854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	4a39      	ldr	r2, [pc, #228]	@ (8008940 <TIM_Base_SetConfig+0x144>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d023      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008864:	d01f      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	4a36      	ldr	r2, [pc, #216]	@ (8008944 <TIM_Base_SetConfig+0x148>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d01b      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	4a35      	ldr	r2, [pc, #212]	@ (8008948 <TIM_Base_SetConfig+0x14c>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d017      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	4a34      	ldr	r2, [pc, #208]	@ (800894c <TIM_Base_SetConfig+0x150>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d013      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	4a33      	ldr	r2, [pc, #204]	@ (8008950 <TIM_Base_SetConfig+0x154>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d00f      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	4a33      	ldr	r2, [pc, #204]	@ (8008958 <TIM_Base_SetConfig+0x15c>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d00b      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	4a32      	ldr	r2, [pc, #200]	@ (800895c <TIM_Base_SetConfig+0x160>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d007      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	4a31      	ldr	r2, [pc, #196]	@ (8008960 <TIM_Base_SetConfig+0x164>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d003      	beq.n	80088a6 <TIM_Base_SetConfig+0xaa>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	4a2c      	ldr	r2, [pc, #176]	@ (8008954 <TIM_Base_SetConfig+0x158>)
 80088a2:	4293      	cmp	r3, r2
 80088a4:	d108      	bne.n	80088b8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80088ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	68fa      	ldr	r2, [r7, #12]
 80088b4:	4313      	orrs	r3, r2
 80088b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	695b      	ldr	r3, [r3, #20]
 80088c2:	4313      	orrs	r3, r2
 80088c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	689a      	ldr	r2, [r3, #8]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a18      	ldr	r2, [pc, #96]	@ (8008940 <TIM_Base_SetConfig+0x144>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d013      	beq.n	800890c <TIM_Base_SetConfig+0x110>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4a1a      	ldr	r2, [pc, #104]	@ (8008950 <TIM_Base_SetConfig+0x154>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d00f      	beq.n	800890c <TIM_Base_SetConfig+0x110>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	4a1a      	ldr	r2, [pc, #104]	@ (8008958 <TIM_Base_SetConfig+0x15c>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d00b      	beq.n	800890c <TIM_Base_SetConfig+0x110>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	4a19      	ldr	r2, [pc, #100]	@ (800895c <TIM_Base_SetConfig+0x160>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d007      	beq.n	800890c <TIM_Base_SetConfig+0x110>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4a18      	ldr	r2, [pc, #96]	@ (8008960 <TIM_Base_SetConfig+0x164>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d003      	beq.n	800890c <TIM_Base_SetConfig+0x110>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	4a13      	ldr	r2, [pc, #76]	@ (8008954 <TIM_Base_SetConfig+0x158>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d103      	bne.n	8008914 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	691a      	ldr	r2, [r3, #16]
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	f003 0301 	and.w	r3, r3, #1
 8008922:	2b01      	cmp	r3, #1
 8008924:	d105      	bne.n	8008932 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	f023 0201 	bic.w	r2, r3, #1
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	611a      	str	r2, [r3, #16]
  }
}
 8008932:	bf00      	nop
 8008934:	3714      	adds	r7, #20
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	40012c00 	.word	0x40012c00
 8008944:	40000400 	.word	0x40000400
 8008948:	40000800 	.word	0x40000800
 800894c:	40000c00 	.word	0x40000c00
 8008950:	40013400 	.word	0x40013400
 8008954:	40015000 	.word	0x40015000
 8008958:	40014000 	.word	0x40014000
 800895c:	40014400 	.word	0x40014400
 8008960:	40014800 	.word	0x40014800

08008964 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	60f8      	str	r0, [r7, #12]
 800896c:	60b9      	str	r1, [r7, #8]
 800896e:	607a      	str	r2, [r7, #4]
 8008970:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6a1b      	ldr	r3, [r3, #32]
 8008976:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	6a1b      	ldr	r3, [r3, #32]
 800897c:	f023 0201 	bic.w	r2, r3, #1
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	699b      	ldr	r3, [r3, #24]
 8008988:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	4a28      	ldr	r2, [pc, #160]	@ (8008a30 <TIM_TI1_SetConfig+0xcc>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d01b      	beq.n	80089ca <TIM_TI1_SetConfig+0x66>
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008998:	d017      	beq.n	80089ca <TIM_TI1_SetConfig+0x66>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	4a25      	ldr	r2, [pc, #148]	@ (8008a34 <TIM_TI1_SetConfig+0xd0>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d013      	beq.n	80089ca <TIM_TI1_SetConfig+0x66>
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	4a24      	ldr	r2, [pc, #144]	@ (8008a38 <TIM_TI1_SetConfig+0xd4>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d00f      	beq.n	80089ca <TIM_TI1_SetConfig+0x66>
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	4a23      	ldr	r2, [pc, #140]	@ (8008a3c <TIM_TI1_SetConfig+0xd8>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d00b      	beq.n	80089ca <TIM_TI1_SetConfig+0x66>
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	4a22      	ldr	r2, [pc, #136]	@ (8008a40 <TIM_TI1_SetConfig+0xdc>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d007      	beq.n	80089ca <TIM_TI1_SetConfig+0x66>
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	4a21      	ldr	r2, [pc, #132]	@ (8008a44 <TIM_TI1_SetConfig+0xe0>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d003      	beq.n	80089ca <TIM_TI1_SetConfig+0x66>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	4a20      	ldr	r2, [pc, #128]	@ (8008a48 <TIM_TI1_SetConfig+0xe4>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d101      	bne.n	80089ce <TIM_TI1_SetConfig+0x6a>
 80089ca:	2301      	movs	r3, #1
 80089cc:	e000      	b.n	80089d0 <TIM_TI1_SetConfig+0x6c>
 80089ce:	2300      	movs	r3, #0
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d008      	beq.n	80089e6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	f023 0303 	bic.w	r3, r3, #3
 80089da:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80089dc:	697a      	ldr	r2, [r7, #20]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	4313      	orrs	r3, r2
 80089e2:	617b      	str	r3, [r7, #20]
 80089e4:	e003      	b.n	80089ee <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	f043 0301 	orr.w	r3, r3, #1
 80089ec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80089f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	011b      	lsls	r3, r3, #4
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	697a      	ldr	r2, [r7, #20]
 80089fe:	4313      	orrs	r3, r2
 8008a00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	f023 030a 	bic.w	r3, r3, #10
 8008a08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	f003 030a 	and.w	r3, r3, #10
 8008a10:	693a      	ldr	r2, [r7, #16]
 8008a12:	4313      	orrs	r3, r2
 8008a14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	697a      	ldr	r2, [r7, #20]
 8008a1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	693a      	ldr	r2, [r7, #16]
 8008a20:	621a      	str	r2, [r3, #32]
}
 8008a22:	bf00      	nop
 8008a24:	371c      	adds	r7, #28
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop
 8008a30:	40012c00 	.word	0x40012c00
 8008a34:	40000400 	.word	0x40000400
 8008a38:	40000800 	.word	0x40000800
 8008a3c:	40000c00 	.word	0x40000c00
 8008a40:	40013400 	.word	0x40013400
 8008a44:	40014000 	.word	0x40014000
 8008a48:	40015000 	.word	0x40015000

08008a4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b087      	sub	sp, #28
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6a1b      	ldr	r3, [r3, #32]
 8008a5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	6a1b      	ldr	r3, [r3, #32]
 8008a62:	f023 0201 	bic.w	r2, r3, #1
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	699b      	ldr	r3, [r3, #24]
 8008a6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008a76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	011b      	lsls	r3, r3, #4
 8008a7c:	693a      	ldr	r2, [r7, #16]
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	f023 030a 	bic.w	r3, r3, #10
 8008a88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a8a:	697a      	ldr	r2, [r7, #20]
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	693a      	ldr	r2, [r7, #16]
 8008a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	697a      	ldr	r2, [r7, #20]
 8008a9c:	621a      	str	r2, [r3, #32]
}
 8008a9e:	bf00      	nop
 8008aa0:	371c      	adds	r7, #28
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr

08008aaa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008aaa:	b480      	push	{r7}
 8008aac:	b087      	sub	sp, #28
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	60f8      	str	r0, [r7, #12]
 8008ab2:	60b9      	str	r1, [r7, #8]
 8008ab4:	607a      	str	r2, [r7, #4]
 8008ab6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6a1b      	ldr	r3, [r3, #32]
 8008abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6a1b      	ldr	r3, [r3, #32]
 8008ac2:	f023 0210 	bic.w	r2, r3, #16
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	699b      	ldr	r3, [r3, #24]
 8008ace:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ad6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	021b      	lsls	r3, r3, #8
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ae8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	031b      	lsls	r3, r3, #12
 8008aee:	b29b      	uxth	r3, r3
 8008af0:	693a      	ldr	r2, [r7, #16]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008afc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	011b      	lsls	r3, r3, #4
 8008b02:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008b06:	697a      	ldr	r2, [r7, #20]
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	693a      	ldr	r2, [r7, #16]
 8008b10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	697a      	ldr	r2, [r7, #20]
 8008b16:	621a      	str	r2, [r3, #32]
}
 8008b18:	bf00      	nop
 8008b1a:	371c      	adds	r7, #28
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr

08008b24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b24:	b480      	push	{r7}
 8008b26:	b087      	sub	sp, #28
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	60f8      	str	r0, [r7, #12]
 8008b2c:	60b9      	str	r1, [r7, #8]
 8008b2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6a1b      	ldr	r3, [r3, #32]
 8008b34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	6a1b      	ldr	r3, [r3, #32]
 8008b3a:	f023 0210 	bic.w	r2, r3, #16
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	699b      	ldr	r3, [r3, #24]
 8008b46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008b4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	031b      	lsls	r3, r3, #12
 8008b54:	693a      	ldr	r2, [r7, #16]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008b60:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	011b      	lsls	r3, r3, #4
 8008b66:	697a      	ldr	r2, [r7, #20]
 8008b68:	4313      	orrs	r3, r2
 8008b6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	693a      	ldr	r2, [r7, #16]
 8008b70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	697a      	ldr	r2, [r7, #20]
 8008b76:	621a      	str	r2, [r3, #32]
}
 8008b78:	bf00      	nop
 8008b7a:	371c      	adds	r7, #28
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b087      	sub	sp, #28
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
 8008b90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	6a1b      	ldr	r3, [r3, #32]
 8008b96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	6a1b      	ldr	r3, [r3, #32]
 8008b9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	69db      	ldr	r3, [r3, #28]
 8008ba8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	f023 0303 	bic.w	r3, r3, #3
 8008bb0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008bb2:	693a      	ldr	r2, [r7, #16]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008bc0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	011b      	lsls	r3, r3, #4
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	693a      	ldr	r2, [r7, #16]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008bd4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	021b      	lsls	r3, r3, #8
 8008bda:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008bde:	697a      	ldr	r2, [r7, #20]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	693a      	ldr	r2, [r7, #16]
 8008be8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	697a      	ldr	r2, [r7, #20]
 8008bee:	621a      	str	r2, [r3, #32]
}
 8008bf0:	bf00      	nop
 8008bf2:	371c      	adds	r7, #28
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr

08008bfc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b087      	sub	sp, #28
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	60f8      	str	r0, [r7, #12]
 8008c04:	60b9      	str	r1, [r7, #8]
 8008c06:	607a      	str	r2, [r7, #4]
 8008c08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6a1b      	ldr	r3, [r3, #32]
 8008c0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6a1b      	ldr	r3, [r3, #32]
 8008c14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	69db      	ldr	r3, [r3, #28]
 8008c20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c28:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	021b      	lsls	r3, r3, #8
 8008c2e:	693a      	ldr	r2, [r7, #16]
 8008c30:	4313      	orrs	r3, r2
 8008c32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008c3a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	031b      	lsls	r3, r3, #12
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	693a      	ldr	r2, [r7, #16]
 8008c44:	4313      	orrs	r3, r2
 8008c46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008c4e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	031b      	lsls	r3, r3, #12
 8008c54:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008c58:	697a      	ldr	r2, [r7, #20]
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	693a      	ldr	r2, [r7, #16]
 8008c62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	697a      	ldr	r2, [r7, #20]
 8008c68:	621a      	str	r2, [r3, #32]
}
 8008c6a:	bf00      	nop
 8008c6c:	371c      	adds	r7, #28
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr

08008c76 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c76:	b480      	push	{r7}
 8008c78:	b085      	sub	sp, #20
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
 8008c7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	689b      	ldr	r3, [r3, #8]
 8008c84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008c8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c92:	683a      	ldr	r2, [r7, #0]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	4313      	orrs	r3, r2
 8008c98:	f043 0307 	orr.w	r3, r3, #7
 8008c9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	609a      	str	r2, [r3, #8]
}
 8008ca4:	bf00      	nop
 8008ca6:	3714      	adds	r7, #20
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b087      	sub	sp, #28
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	60f8      	str	r0, [r7, #12]
 8008cb8:	60b9      	str	r1, [r7, #8]
 8008cba:	607a      	str	r2, [r7, #4]
 8008cbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008cca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	021a      	lsls	r2, r3, #8
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	431a      	orrs	r2, r3
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	697a      	ldr	r2, [r7, #20]
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	609a      	str	r2, [r3, #8]
}
 8008ce4:	bf00      	nop
 8008ce6:	371c      	adds	r7, #28
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b085      	sub	sp, #20
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
 8008cf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d101      	bne.n	8008d08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008d04:	2302      	movs	r3, #2
 8008d06:	e074      	b.n	8008df2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2202      	movs	r2, #2
 8008d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a34      	ldr	r2, [pc, #208]	@ (8008e00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d009      	beq.n	8008d46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a33      	ldr	r2, [pc, #204]	@ (8008e04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d004      	beq.n	8008d46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a31      	ldr	r2, [pc, #196]	@ (8008e08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d108      	bne.n	8008d58 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008d4c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a21      	ldr	r2, [pc, #132]	@ (8008e00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d022      	beq.n	8008dc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d88:	d01d      	beq.n	8008dc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8008e0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d018      	beq.n	8008dc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a1d      	ldr	r2, [pc, #116]	@ (8008e10 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d013      	beq.n	8008dc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a1c      	ldr	r2, [pc, #112]	@ (8008e14 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d00e      	beq.n	8008dc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a15      	ldr	r2, [pc, #84]	@ (8008e04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d009      	beq.n	8008dc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a18      	ldr	r2, [pc, #96]	@ (8008e18 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d004      	beq.n	8008dc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a11      	ldr	r2, [pc, #68]	@ (8008e08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d10c      	bne.n	8008de0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008dcc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	68ba      	ldr	r2, [r7, #8]
 8008dd4:	4313      	orrs	r3, r2
 8008dd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2201      	movs	r2, #1
 8008de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3714      	adds	r7, #20
 8008df6:	46bd      	mov	sp, r7
 8008df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfc:	4770      	bx	lr
 8008dfe:	bf00      	nop
 8008e00:	40012c00 	.word	0x40012c00
 8008e04:	40013400 	.word	0x40013400
 8008e08:	40015000 	.word	0x40015000
 8008e0c:	40000400 	.word	0x40000400
 8008e10:	40000800 	.word	0x40000800
 8008e14:	40000c00 	.word	0x40000c00
 8008e18:	40014000 	.word	0x40014000

08008e1c <HAL_TIMEx_TISelection>:
  *         (**) Register not available in all devices.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel)
{
 8008e1c:	b480      	push	{r7}
 8008e1e:	b087      	sub	sp, #28
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_TIM_TISEL_TIX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_TISEL(TISelection));

  __HAL_LOCK(htim);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d101      	bne.n	8008e3a <HAL_TIMEx_TISelection+0x1e>
 8008e36:	2302      	movs	r3, #2
 8008e38:	e073      	b.n	8008f22 <HAL_TIMEx_TISelection+0x106>
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2201      	movs	r2, #1
 8008e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2b0c      	cmp	r3, #12
 8008e46:	d864      	bhi.n	8008f12 <HAL_TIMEx_TISelection+0xf6>
 8008e48:	a201      	add	r2, pc, #4	@ (adr r2, 8008e50 <HAL_TIMEx_TISelection+0x34>)
 8008e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e4e:	bf00      	nop
 8008e50:	08008e85 	.word	0x08008e85
 8008e54:	08008f13 	.word	0x08008f13
 8008e58:	08008f13 	.word	0x08008f13
 8008e5c:	08008f13 	.word	0x08008f13
 8008e60:	08008ed1 	.word	0x08008ed1
 8008e64:	08008f13 	.word	0x08008f13
 8008e68:	08008f13 	.word	0x08008f13
 8008e6c:	08008f13 	.word	0x08008f13
 8008e70:	08008ee7 	.word	0x08008ee7
 8008e74:	08008f13 	.word	0x08008f13
 8008e78:	08008f13 	.word	0x08008f13
 8008e7c:	08008f13 	.word	0x08008f13
 8008e80:	08008efd 	.word	0x08008efd
  {
    case TIM_CHANNEL_1:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI1SEL, TISelection);
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e8a:	f023 010f 	bic.w	r1, r3, #15
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68ba      	ldr	r2, [r7, #8]
 8008e94:	430a      	orrs	r2, r1
 8008e96:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* If required, set OR bit to request HSE/32 clock */
      if (IS_TIM_HSE32_INSTANCE(htim->Instance))
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a24      	ldr	r2, [pc, #144]	@ (8008f30 <HAL_TIMEx_TISelection+0x114>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d004      	beq.n	8008eac <HAL_TIMEx_TISelection+0x90>
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a23      	ldr	r2, [pc, #140]	@ (8008f34 <HAL_TIMEx_TISelection+0x118>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d108      	bne.n	8008ebe <HAL_TIMEx_TISelection+0xa2>
      {
        SET_BIT(htim->Instance->OR, TIM_OR_HSE32EN);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f042 0201 	orr.w	r2, r2, #1
 8008eba:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      else
      {
        CLEAR_BIT(htim->Instance->OR, TIM_OR_HSE32EN);
      }
      break;
 8008ebc:	e02c      	b.n	8008f18 <HAL_TIMEx_TISelection+0xfc>
        CLEAR_BIT(htim->Instance->OR, TIM_OR_HSE32EN);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f022 0201 	bic.w	r2, r2, #1
 8008ecc:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 8008ece:	e023      	b.n	8008f18 <HAL_TIMEx_TISelection+0xfc>
    case TIM_CHANNEL_2:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI2SEL, TISelection);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ed6:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	68ba      	ldr	r2, [r7, #8]
 8008ee0:	430a      	orrs	r2, r1
 8008ee2:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8008ee4:	e018      	b.n	8008f18 <HAL_TIMEx_TISelection+0xfc>
    case TIM_CHANNEL_3:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI3SEL, TISelection);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008eec:	f423 2170 	bic.w	r1, r3, #983040	@ 0xf0000
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68ba      	ldr	r2, [r7, #8]
 8008ef6:	430a      	orrs	r2, r1
 8008ef8:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8008efa:	e00d      	b.n	8008f18 <HAL_TIMEx_TISelection+0xfc>
    case TIM_CHANNEL_4:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI4SEL, TISelection);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f02:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	68ba      	ldr	r2, [r7, #8]
 8008f0c:	430a      	orrs	r2, r1
 8008f0e:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 8008f10:	e002      	b.n	8008f18 <HAL_TIMEx_TISelection+0xfc>
    default:
      status = HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	75fb      	strb	r3, [r7, #23]
      break;
 8008f16:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f20:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	371c      	adds	r7, #28
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	40014400 	.word	0x40014400
 8008f34:	40014800 	.word	0x40014800

08008f38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b082      	sub	sp, #8
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d101      	bne.n	8008f4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	e042      	b.n	8008fd0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d106      	bne.n	8008f62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f7f9 fb2d 	bl	80025bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2224      	movs	r2, #36	@ 0x24
 8008f66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f022 0201 	bic.w	r2, r2, #1
 8008f78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d002      	beq.n	8008f88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 fe8e 	bl	8009ca4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 fb8f 	bl	80096ac <UART_SetConfig>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d101      	bne.n	8008f98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008f94:	2301      	movs	r3, #1
 8008f96:	e01b      	b.n	8008fd0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	685a      	ldr	r2, [r3, #4]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008fa6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	689a      	ldr	r2, [r3, #8]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008fb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f042 0201 	orr.w	r2, r2, #1
 8008fc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 ff0d 	bl	8009de8 <UART_CheckIdleState>
 8008fce:	4603      	mov	r3, r0
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3708      	adds	r7, #8
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b0ba      	sub	sp, #232	@ 0xe8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	69db      	ldr	r3, [r3, #28]
 8008fe6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008ffe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009002:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009006:	4013      	ands	r3, r2
 8009008:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800900c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009010:	2b00      	cmp	r3, #0
 8009012:	d11b      	bne.n	800904c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009014:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009018:	f003 0320 	and.w	r3, r3, #32
 800901c:	2b00      	cmp	r3, #0
 800901e:	d015      	beq.n	800904c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009024:	f003 0320 	and.w	r3, r3, #32
 8009028:	2b00      	cmp	r3, #0
 800902a:	d105      	bne.n	8009038 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800902c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009034:	2b00      	cmp	r3, #0
 8009036:	d009      	beq.n	800904c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800903c:	2b00      	cmp	r3, #0
 800903e:	f000 8300 	beq.w	8009642 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	4798      	blx	r3
      }
      return;
 800904a:	e2fa      	b.n	8009642 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800904c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009050:	2b00      	cmp	r3, #0
 8009052:	f000 8123 	beq.w	800929c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009056:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800905a:	4b8d      	ldr	r3, [pc, #564]	@ (8009290 <HAL_UART_IRQHandler+0x2b8>)
 800905c:	4013      	ands	r3, r2
 800905e:	2b00      	cmp	r3, #0
 8009060:	d106      	bne.n	8009070 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009062:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009066:	4b8b      	ldr	r3, [pc, #556]	@ (8009294 <HAL_UART_IRQHandler+0x2bc>)
 8009068:	4013      	ands	r3, r2
 800906a:	2b00      	cmp	r3, #0
 800906c:	f000 8116 	beq.w	800929c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009070:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009074:	f003 0301 	and.w	r3, r3, #1
 8009078:	2b00      	cmp	r3, #0
 800907a:	d011      	beq.n	80090a0 <HAL_UART_IRQHandler+0xc8>
 800907c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009084:	2b00      	cmp	r3, #0
 8009086:	d00b      	beq.n	80090a0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	2201      	movs	r2, #1
 800908e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009096:	f043 0201 	orr.w	r2, r3, #1
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090a4:	f003 0302 	and.w	r3, r3, #2
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d011      	beq.n	80090d0 <HAL_UART_IRQHandler+0xf8>
 80090ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090b0:	f003 0301 	and.w	r3, r3, #1
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d00b      	beq.n	80090d0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2202      	movs	r2, #2
 80090be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090c6:	f043 0204 	orr.w	r2, r3, #4
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d4:	f003 0304 	and.w	r3, r3, #4
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d011      	beq.n	8009100 <HAL_UART_IRQHandler+0x128>
 80090dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090e0:	f003 0301 	and.w	r3, r3, #1
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d00b      	beq.n	8009100 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	2204      	movs	r2, #4
 80090ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090f6:	f043 0202 	orr.w	r2, r3, #2
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009104:	f003 0308 	and.w	r3, r3, #8
 8009108:	2b00      	cmp	r3, #0
 800910a:	d017      	beq.n	800913c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800910c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009110:	f003 0320 	and.w	r3, r3, #32
 8009114:	2b00      	cmp	r3, #0
 8009116:	d105      	bne.n	8009124 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009118:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800911c:	4b5c      	ldr	r3, [pc, #368]	@ (8009290 <HAL_UART_IRQHandler+0x2b8>)
 800911e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009120:	2b00      	cmp	r3, #0
 8009122:	d00b      	beq.n	800913c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2208      	movs	r2, #8
 800912a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009132:	f043 0208 	orr.w	r2, r3, #8
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800913c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009140:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009144:	2b00      	cmp	r3, #0
 8009146:	d012      	beq.n	800916e <HAL_UART_IRQHandler+0x196>
 8009148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800914c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009150:	2b00      	cmp	r3, #0
 8009152:	d00c      	beq.n	800916e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800915c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009164:	f043 0220 	orr.w	r2, r3, #32
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009174:	2b00      	cmp	r3, #0
 8009176:	f000 8266 	beq.w	8009646 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800917a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800917e:	f003 0320 	and.w	r3, r3, #32
 8009182:	2b00      	cmp	r3, #0
 8009184:	d013      	beq.n	80091ae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009186:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800918a:	f003 0320 	and.w	r3, r3, #32
 800918e:	2b00      	cmp	r3, #0
 8009190:	d105      	bne.n	800919e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800919a:	2b00      	cmp	r3, #0
 800919c:	d007      	beq.n	80091ae <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d003      	beq.n	80091ae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	689b      	ldr	r3, [r3, #8]
 80091be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091c2:	2b40      	cmp	r3, #64	@ 0x40
 80091c4:	d005      	beq.n	80091d2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80091c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80091ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d054      	beq.n	800927c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	f001 f807 	bl	800a1e6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091e2:	2b40      	cmp	r3, #64	@ 0x40
 80091e4:	d146      	bne.n	8009274 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	3308      	adds	r3, #8
 80091ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80091f4:	e853 3f00 	ldrex	r3, [r3]
 80091f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80091fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009200:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	3308      	adds	r3, #8
 800920e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009212:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009216:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800921e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009222:	e841 2300 	strex	r3, r2, [r1]
 8009226:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800922a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1d9      	bne.n	80091e6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009238:	2b00      	cmp	r3, #0
 800923a:	d017      	beq.n	800926c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009242:	4a15      	ldr	r2, [pc, #84]	@ (8009298 <HAL_UART_IRQHandler+0x2c0>)
 8009244:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800924c:	4618      	mov	r0, r3
 800924e:	f7fc ff57 	bl	8006100 <HAL_DMA_Abort_IT>
 8009252:	4603      	mov	r3, r0
 8009254:	2b00      	cmp	r3, #0
 8009256:	d019      	beq.n	800928c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800925e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009260:	687a      	ldr	r2, [r7, #4]
 8009262:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009266:	4610      	mov	r0, r2
 8009268:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800926a:	e00f      	b.n	800928c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 fa13 	bl	8009698 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009272:	e00b      	b.n	800928c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f000 fa0f 	bl	8009698 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800927a:	e007      	b.n	800928c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 fa0b 	bl	8009698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2200      	movs	r2, #0
 8009286:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800928a:	e1dc      	b.n	8009646 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800928c:	bf00      	nop
    return;
 800928e:	e1da      	b.n	8009646 <HAL_UART_IRQHandler+0x66e>
 8009290:	10000001 	.word	0x10000001
 8009294:	04000120 	.word	0x04000120
 8009298:	0800a49d 	.word	0x0800a49d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	f040 8170 	bne.w	8009586 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80092a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092aa:	f003 0310 	and.w	r3, r3, #16
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f000 8169 	beq.w	8009586 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80092b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092b8:	f003 0310 	and.w	r3, r3, #16
 80092bc:	2b00      	cmp	r3, #0
 80092be:	f000 8162 	beq.w	8009586 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	2210      	movs	r2, #16
 80092c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	689b      	ldr	r3, [r3, #8]
 80092d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092d4:	2b40      	cmp	r3, #64	@ 0x40
 80092d6:	f040 80d8 	bne.w	800948a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80092e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	f000 80af 	beq.w	8009450 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80092f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092fc:	429a      	cmp	r2, r3
 80092fe:	f080 80a7 	bcs.w	8009450 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009308:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f003 0320 	and.w	r3, r3, #32
 800931a:	2b00      	cmp	r3, #0
 800931c:	f040 8087 	bne.w	800942e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009328:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800932c:	e853 3f00 	ldrex	r3, [r3]
 8009330:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009334:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800933c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	461a      	mov	r2, r3
 8009346:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800934a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800934e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009352:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009356:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800935a:	e841 2300 	strex	r3, r2, [r1]
 800935e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009362:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009366:	2b00      	cmp	r3, #0
 8009368:	d1da      	bne.n	8009320 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	3308      	adds	r3, #8
 8009370:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009372:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009374:	e853 3f00 	ldrex	r3, [r3]
 8009378:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800937a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800937c:	f023 0301 	bic.w	r3, r3, #1
 8009380:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	3308      	adds	r3, #8
 800938a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800938e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009392:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009394:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009396:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800939a:	e841 2300 	strex	r3, r2, [r1]
 800939e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80093a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d1e1      	bne.n	800936a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	3308      	adds	r3, #8
 80093ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80093b0:	e853 3f00 	ldrex	r3, [r3]
 80093b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80093b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80093b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	3308      	adds	r3, #8
 80093c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80093ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80093cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80093d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80093d2:	e841 2300 	strex	r3, r2, [r1]
 80093d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80093d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d1e3      	bne.n	80093a6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2220      	movs	r2, #32
 80093e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	2200      	movs	r2, #0
 80093ea:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093f4:	e853 3f00 	ldrex	r3, [r3]
 80093f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80093fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093fc:	f023 0310 	bic.w	r3, r3, #16
 8009400:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	461a      	mov	r2, r3
 800940a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800940e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009410:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009412:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009414:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009416:	e841 2300 	strex	r3, r2, [r1]
 800941a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800941c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800941e:	2b00      	cmp	r3, #0
 8009420:	d1e4      	bne.n	80093ec <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009428:	4618      	mov	r0, r3
 800942a:	f7fc fe10 	bl	800604e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2202      	movs	r2, #2
 8009432:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009440:	b29b      	uxth	r3, r3
 8009442:	1ad3      	subs	r3, r2, r3
 8009444:	b29b      	uxth	r3, r3
 8009446:	4619      	mov	r1, r3
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f7f9 fb23 	bl	8002a94 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800944e:	e0fc      	b.n	800964a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009456:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800945a:	429a      	cmp	r2, r3
 800945c:	f040 80f5 	bne.w	800964a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f003 0320 	and.w	r3, r3, #32
 800946e:	2b20      	cmp	r3, #32
 8009470:	f040 80eb 	bne.w	800964a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2202      	movs	r2, #2
 8009478:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009480:	4619      	mov	r1, r3
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f7f9 fb06 	bl	8002a94 <HAL_UARTEx_RxEventCallback>
      return;
 8009488:	e0df      	b.n	800964a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009496:	b29b      	uxth	r3, r3
 8009498:	1ad3      	subs	r3, r2, r3
 800949a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f000 80d1 	beq.w	800964e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80094ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	f000 80cc 	beq.w	800964e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094be:	e853 3f00 	ldrex	r3, [r3]
 80094c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80094c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	461a      	mov	r2, r3
 80094d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80094d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80094da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094e0:	e841 2300 	strex	r3, r2, [r1]
 80094e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1e4      	bne.n	80094b6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	3308      	adds	r3, #8
 80094f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f6:	e853 3f00 	ldrex	r3, [r3]
 80094fa:	623b      	str	r3, [r7, #32]
   return(result);
 80094fc:	6a3b      	ldr	r3, [r7, #32]
 80094fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009502:	f023 0301 	bic.w	r3, r3, #1
 8009506:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3308      	adds	r3, #8
 8009510:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009514:	633a      	str	r2, [r7, #48]	@ 0x30
 8009516:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009518:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800951a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800951c:	e841 2300 	strex	r3, r2, [r1]
 8009520:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009524:	2b00      	cmp	r3, #0
 8009526:	d1e1      	bne.n	80094ec <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2220      	movs	r2, #32
 800952c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2200      	movs	r2, #0
 800953a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	e853 3f00 	ldrex	r3, [r3]
 8009548:	60fb      	str	r3, [r7, #12]
   return(result);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f023 0310 	bic.w	r3, r3, #16
 8009550:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	461a      	mov	r2, r3
 800955a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800955e:	61fb      	str	r3, [r7, #28]
 8009560:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009562:	69b9      	ldr	r1, [r7, #24]
 8009564:	69fa      	ldr	r2, [r7, #28]
 8009566:	e841 2300 	strex	r3, r2, [r1]
 800956a:	617b      	str	r3, [r7, #20]
   return(result);
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1e4      	bne.n	800953c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2202      	movs	r2, #2
 8009576:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009578:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800957c:	4619      	mov	r1, r3
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f7f9 fa88 	bl	8002a94 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009584:	e063      	b.n	800964e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800958a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800958e:	2b00      	cmp	r3, #0
 8009590:	d00e      	beq.n	80095b0 <HAL_UART_IRQHandler+0x5d8>
 8009592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800959a:	2b00      	cmp	r3, #0
 800959c:	d008      	beq.n	80095b0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80095a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f000 ffb8 	bl	800a51e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80095ae:	e051      	b.n	8009654 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80095b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d014      	beq.n	80095e6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80095bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d105      	bne.n	80095d4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80095c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d008      	beq.n	80095e6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d03a      	beq.n	8009652 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	4798      	blx	r3
    }
    return;
 80095e4:	e035      	b.n	8009652 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80095e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d009      	beq.n	8009606 <HAL_UART_IRQHandler+0x62e>
 80095f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d003      	beq.n	8009606 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 ff62 	bl	800a4c8 <UART_EndTransmit_IT>
    return;
 8009604:	e026      	b.n	8009654 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800960a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800960e:	2b00      	cmp	r3, #0
 8009610:	d009      	beq.n	8009626 <HAL_UART_IRQHandler+0x64e>
 8009612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009616:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800961a:	2b00      	cmp	r3, #0
 800961c:	d003      	beq.n	8009626 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f000 ff91 	bl	800a546 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009624:	e016      	b.n	8009654 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800962a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800962e:	2b00      	cmp	r3, #0
 8009630:	d010      	beq.n	8009654 <HAL_UART_IRQHandler+0x67c>
 8009632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009636:	2b00      	cmp	r3, #0
 8009638:	da0c      	bge.n	8009654 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 ff79 	bl	800a532 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009640:	e008      	b.n	8009654 <HAL_UART_IRQHandler+0x67c>
      return;
 8009642:	bf00      	nop
 8009644:	e006      	b.n	8009654 <HAL_UART_IRQHandler+0x67c>
    return;
 8009646:	bf00      	nop
 8009648:	e004      	b.n	8009654 <HAL_UART_IRQHandler+0x67c>
      return;
 800964a:	bf00      	nop
 800964c:	e002      	b.n	8009654 <HAL_UART_IRQHandler+0x67c>
      return;
 800964e:	bf00      	nop
 8009650:	e000      	b.n	8009654 <HAL_UART_IRQHandler+0x67c>
    return;
 8009652:	bf00      	nop
  }
}
 8009654:	37e8      	adds	r7, #232	@ 0xe8
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop

0800965c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009664:	bf00      	nop
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009678:	bf00      	nop
 800967a:	370c      	adds	r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800968c:	bf00      	nop
 800968e:	370c      	adds	r7, #12
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr

08009698 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80096a0:	bf00      	nop
 80096a2:	370c      	adds	r7, #12
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr

080096ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096b0:	b08c      	sub	sp, #48	@ 0x30
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80096b6:	2300      	movs	r3, #0
 80096b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	689a      	ldr	r2, [r3, #8]
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	691b      	ldr	r3, [r3, #16]
 80096c4:	431a      	orrs	r2, r3
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	695b      	ldr	r3, [r3, #20]
 80096ca:	431a      	orrs	r2, r3
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	69db      	ldr	r3, [r3, #28]
 80096d0:	4313      	orrs	r3, r2
 80096d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	4baa      	ldr	r3, [pc, #680]	@ (8009984 <UART_SetConfig+0x2d8>)
 80096dc:	4013      	ands	r3, r2
 80096de:	697a      	ldr	r2, [r7, #20]
 80096e0:	6812      	ldr	r2, [r2, #0]
 80096e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096e4:	430b      	orrs	r3, r1
 80096e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	68da      	ldr	r2, [r3, #12]
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	430a      	orrs	r2, r1
 80096fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	699b      	ldr	r3, [r3, #24]
 8009702:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a9f      	ldr	r2, [pc, #636]	@ (8009988 <UART_SetConfig+0x2dc>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d004      	beq.n	8009718 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	6a1b      	ldr	r3, [r3, #32]
 8009712:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009714:	4313      	orrs	r3, r2
 8009716:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	689b      	ldr	r3, [r3, #8]
 800971e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009722:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009726:	697a      	ldr	r2, [r7, #20]
 8009728:	6812      	ldr	r2, [r2, #0]
 800972a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800972c:	430b      	orrs	r3, r1
 800972e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009736:	f023 010f 	bic.w	r1, r3, #15
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	430a      	orrs	r2, r1
 8009744:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a90      	ldr	r2, [pc, #576]	@ (800998c <UART_SetConfig+0x2e0>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d125      	bne.n	800979c <UART_SetConfig+0xf0>
 8009750:	4b8f      	ldr	r3, [pc, #572]	@ (8009990 <UART_SetConfig+0x2e4>)
 8009752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009756:	f003 0303 	and.w	r3, r3, #3
 800975a:	2b03      	cmp	r3, #3
 800975c:	d81a      	bhi.n	8009794 <UART_SetConfig+0xe8>
 800975e:	a201      	add	r2, pc, #4	@ (adr r2, 8009764 <UART_SetConfig+0xb8>)
 8009760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009764:	08009775 	.word	0x08009775
 8009768:	08009785 	.word	0x08009785
 800976c:	0800977d 	.word	0x0800977d
 8009770:	0800978d 	.word	0x0800978d
 8009774:	2301      	movs	r3, #1
 8009776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800977a:	e116      	b.n	80099aa <UART_SetConfig+0x2fe>
 800977c:	2302      	movs	r3, #2
 800977e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009782:	e112      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009784:	2304      	movs	r3, #4
 8009786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800978a:	e10e      	b.n	80099aa <UART_SetConfig+0x2fe>
 800978c:	2308      	movs	r3, #8
 800978e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009792:	e10a      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009794:	2310      	movs	r3, #16
 8009796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800979a:	e106      	b.n	80099aa <UART_SetConfig+0x2fe>
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a7c      	ldr	r2, [pc, #496]	@ (8009994 <UART_SetConfig+0x2e8>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d138      	bne.n	8009818 <UART_SetConfig+0x16c>
 80097a6:	4b7a      	ldr	r3, [pc, #488]	@ (8009990 <UART_SetConfig+0x2e4>)
 80097a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097ac:	f003 030c 	and.w	r3, r3, #12
 80097b0:	2b0c      	cmp	r3, #12
 80097b2:	d82d      	bhi.n	8009810 <UART_SetConfig+0x164>
 80097b4:	a201      	add	r2, pc, #4	@ (adr r2, 80097bc <UART_SetConfig+0x110>)
 80097b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ba:	bf00      	nop
 80097bc:	080097f1 	.word	0x080097f1
 80097c0:	08009811 	.word	0x08009811
 80097c4:	08009811 	.word	0x08009811
 80097c8:	08009811 	.word	0x08009811
 80097cc:	08009801 	.word	0x08009801
 80097d0:	08009811 	.word	0x08009811
 80097d4:	08009811 	.word	0x08009811
 80097d8:	08009811 	.word	0x08009811
 80097dc:	080097f9 	.word	0x080097f9
 80097e0:	08009811 	.word	0x08009811
 80097e4:	08009811 	.word	0x08009811
 80097e8:	08009811 	.word	0x08009811
 80097ec:	08009809 	.word	0x08009809
 80097f0:	2300      	movs	r3, #0
 80097f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097f6:	e0d8      	b.n	80099aa <UART_SetConfig+0x2fe>
 80097f8:	2302      	movs	r3, #2
 80097fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097fe:	e0d4      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009800:	2304      	movs	r3, #4
 8009802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009806:	e0d0      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009808:	2308      	movs	r3, #8
 800980a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800980e:	e0cc      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009810:	2310      	movs	r3, #16
 8009812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009816:	e0c8      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a5e      	ldr	r2, [pc, #376]	@ (8009998 <UART_SetConfig+0x2ec>)
 800981e:	4293      	cmp	r3, r2
 8009820:	d125      	bne.n	800986e <UART_SetConfig+0x1c2>
 8009822:	4b5b      	ldr	r3, [pc, #364]	@ (8009990 <UART_SetConfig+0x2e4>)
 8009824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009828:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800982c:	2b30      	cmp	r3, #48	@ 0x30
 800982e:	d016      	beq.n	800985e <UART_SetConfig+0x1b2>
 8009830:	2b30      	cmp	r3, #48	@ 0x30
 8009832:	d818      	bhi.n	8009866 <UART_SetConfig+0x1ba>
 8009834:	2b20      	cmp	r3, #32
 8009836:	d00a      	beq.n	800984e <UART_SetConfig+0x1a2>
 8009838:	2b20      	cmp	r3, #32
 800983a:	d814      	bhi.n	8009866 <UART_SetConfig+0x1ba>
 800983c:	2b00      	cmp	r3, #0
 800983e:	d002      	beq.n	8009846 <UART_SetConfig+0x19a>
 8009840:	2b10      	cmp	r3, #16
 8009842:	d008      	beq.n	8009856 <UART_SetConfig+0x1aa>
 8009844:	e00f      	b.n	8009866 <UART_SetConfig+0x1ba>
 8009846:	2300      	movs	r3, #0
 8009848:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800984c:	e0ad      	b.n	80099aa <UART_SetConfig+0x2fe>
 800984e:	2302      	movs	r3, #2
 8009850:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009854:	e0a9      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009856:	2304      	movs	r3, #4
 8009858:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800985c:	e0a5      	b.n	80099aa <UART_SetConfig+0x2fe>
 800985e:	2308      	movs	r3, #8
 8009860:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009864:	e0a1      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009866:	2310      	movs	r3, #16
 8009868:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800986c:	e09d      	b.n	80099aa <UART_SetConfig+0x2fe>
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4a4a      	ldr	r2, [pc, #296]	@ (800999c <UART_SetConfig+0x2f0>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d125      	bne.n	80098c4 <UART_SetConfig+0x218>
 8009878:	4b45      	ldr	r3, [pc, #276]	@ (8009990 <UART_SetConfig+0x2e4>)
 800987a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800987e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009882:	2bc0      	cmp	r3, #192	@ 0xc0
 8009884:	d016      	beq.n	80098b4 <UART_SetConfig+0x208>
 8009886:	2bc0      	cmp	r3, #192	@ 0xc0
 8009888:	d818      	bhi.n	80098bc <UART_SetConfig+0x210>
 800988a:	2b80      	cmp	r3, #128	@ 0x80
 800988c:	d00a      	beq.n	80098a4 <UART_SetConfig+0x1f8>
 800988e:	2b80      	cmp	r3, #128	@ 0x80
 8009890:	d814      	bhi.n	80098bc <UART_SetConfig+0x210>
 8009892:	2b00      	cmp	r3, #0
 8009894:	d002      	beq.n	800989c <UART_SetConfig+0x1f0>
 8009896:	2b40      	cmp	r3, #64	@ 0x40
 8009898:	d008      	beq.n	80098ac <UART_SetConfig+0x200>
 800989a:	e00f      	b.n	80098bc <UART_SetConfig+0x210>
 800989c:	2300      	movs	r3, #0
 800989e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098a2:	e082      	b.n	80099aa <UART_SetConfig+0x2fe>
 80098a4:	2302      	movs	r3, #2
 80098a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098aa:	e07e      	b.n	80099aa <UART_SetConfig+0x2fe>
 80098ac:	2304      	movs	r3, #4
 80098ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098b2:	e07a      	b.n	80099aa <UART_SetConfig+0x2fe>
 80098b4:	2308      	movs	r3, #8
 80098b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098ba:	e076      	b.n	80099aa <UART_SetConfig+0x2fe>
 80098bc:	2310      	movs	r3, #16
 80098be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80098c2:	e072      	b.n	80099aa <UART_SetConfig+0x2fe>
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a35      	ldr	r2, [pc, #212]	@ (80099a0 <UART_SetConfig+0x2f4>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d12a      	bne.n	8009924 <UART_SetConfig+0x278>
 80098ce:	4b30      	ldr	r3, [pc, #192]	@ (8009990 <UART_SetConfig+0x2e4>)
 80098d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80098dc:	d01a      	beq.n	8009914 <UART_SetConfig+0x268>
 80098de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80098e2:	d81b      	bhi.n	800991c <UART_SetConfig+0x270>
 80098e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098e8:	d00c      	beq.n	8009904 <UART_SetConfig+0x258>
 80098ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80098ee:	d815      	bhi.n	800991c <UART_SetConfig+0x270>
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d003      	beq.n	80098fc <UART_SetConfig+0x250>
 80098f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098f8:	d008      	beq.n	800990c <UART_SetConfig+0x260>
 80098fa:	e00f      	b.n	800991c <UART_SetConfig+0x270>
 80098fc:	2300      	movs	r3, #0
 80098fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009902:	e052      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009904:	2302      	movs	r3, #2
 8009906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800990a:	e04e      	b.n	80099aa <UART_SetConfig+0x2fe>
 800990c:	2304      	movs	r3, #4
 800990e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009912:	e04a      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009914:	2308      	movs	r3, #8
 8009916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800991a:	e046      	b.n	80099aa <UART_SetConfig+0x2fe>
 800991c:	2310      	movs	r3, #16
 800991e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009922:	e042      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a17      	ldr	r2, [pc, #92]	@ (8009988 <UART_SetConfig+0x2dc>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d13a      	bne.n	80099a4 <UART_SetConfig+0x2f8>
 800992e:	4b18      	ldr	r3, [pc, #96]	@ (8009990 <UART_SetConfig+0x2e4>)
 8009930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009934:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009938:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800993c:	d01a      	beq.n	8009974 <UART_SetConfig+0x2c8>
 800993e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009942:	d81b      	bhi.n	800997c <UART_SetConfig+0x2d0>
 8009944:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009948:	d00c      	beq.n	8009964 <UART_SetConfig+0x2b8>
 800994a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800994e:	d815      	bhi.n	800997c <UART_SetConfig+0x2d0>
 8009950:	2b00      	cmp	r3, #0
 8009952:	d003      	beq.n	800995c <UART_SetConfig+0x2b0>
 8009954:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009958:	d008      	beq.n	800996c <UART_SetConfig+0x2c0>
 800995a:	e00f      	b.n	800997c <UART_SetConfig+0x2d0>
 800995c:	2300      	movs	r3, #0
 800995e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009962:	e022      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009964:	2302      	movs	r3, #2
 8009966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800996a:	e01e      	b.n	80099aa <UART_SetConfig+0x2fe>
 800996c:	2304      	movs	r3, #4
 800996e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009972:	e01a      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009974:	2308      	movs	r3, #8
 8009976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800997a:	e016      	b.n	80099aa <UART_SetConfig+0x2fe>
 800997c:	2310      	movs	r3, #16
 800997e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009982:	e012      	b.n	80099aa <UART_SetConfig+0x2fe>
 8009984:	cfff69f3 	.word	0xcfff69f3
 8009988:	40008000 	.word	0x40008000
 800998c:	40013800 	.word	0x40013800
 8009990:	40021000 	.word	0x40021000
 8009994:	40004400 	.word	0x40004400
 8009998:	40004800 	.word	0x40004800
 800999c:	40004c00 	.word	0x40004c00
 80099a0:	40005000 	.word	0x40005000
 80099a4:	2310      	movs	r3, #16
 80099a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4aae      	ldr	r2, [pc, #696]	@ (8009c68 <UART_SetConfig+0x5bc>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	f040 8097 	bne.w	8009ae4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80099b6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80099ba:	2b08      	cmp	r3, #8
 80099bc:	d823      	bhi.n	8009a06 <UART_SetConfig+0x35a>
 80099be:	a201      	add	r2, pc, #4	@ (adr r2, 80099c4 <UART_SetConfig+0x318>)
 80099c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099c4:	080099e9 	.word	0x080099e9
 80099c8:	08009a07 	.word	0x08009a07
 80099cc:	080099f1 	.word	0x080099f1
 80099d0:	08009a07 	.word	0x08009a07
 80099d4:	080099f7 	.word	0x080099f7
 80099d8:	08009a07 	.word	0x08009a07
 80099dc:	08009a07 	.word	0x08009a07
 80099e0:	08009a07 	.word	0x08009a07
 80099e4:	080099ff 	.word	0x080099ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099e8:	f7fd fdc2 	bl	8007570 <HAL_RCC_GetPCLK1Freq>
 80099ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099ee:	e010      	b.n	8009a12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80099f0:	4b9e      	ldr	r3, [pc, #632]	@ (8009c6c <UART_SetConfig+0x5c0>)
 80099f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099f4:	e00d      	b.n	8009a12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80099f6:	f7fd fd4d 	bl	8007494 <HAL_RCC_GetSysClockFreq>
 80099fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099fc:	e009      	b.n	8009a12 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009a04:	e005      	b.n	8009a12 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009a06:	2300      	movs	r3, #0
 8009a08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009a10:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	f000 8130 	beq.w	8009c7a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a1e:	4a94      	ldr	r2, [pc, #592]	@ (8009c70 <UART_SetConfig+0x5c4>)
 8009a20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a24:	461a      	mov	r2, r3
 8009a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a28:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a2c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	685a      	ldr	r2, [r3, #4]
 8009a32:	4613      	mov	r3, r2
 8009a34:	005b      	lsls	r3, r3, #1
 8009a36:	4413      	add	r3, r2
 8009a38:	69ba      	ldr	r2, [r7, #24]
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d305      	bcc.n	8009a4a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a44:	69ba      	ldr	r2, [r7, #24]
 8009a46:	429a      	cmp	r2, r3
 8009a48:	d903      	bls.n	8009a52 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009a50:	e113      	b.n	8009c7a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a54:	2200      	movs	r2, #0
 8009a56:	60bb      	str	r3, [r7, #8]
 8009a58:	60fa      	str	r2, [r7, #12]
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a5e:	4a84      	ldr	r2, [pc, #528]	@ (8009c70 <UART_SetConfig+0x5c4>)
 8009a60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a64:	b29b      	uxth	r3, r3
 8009a66:	2200      	movs	r2, #0
 8009a68:	603b      	str	r3, [r7, #0]
 8009a6a:	607a      	str	r2, [r7, #4]
 8009a6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a70:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009a74:	f7f7 f816 	bl	8000aa4 <__aeabi_uldivmod>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	460b      	mov	r3, r1
 8009a7c:	4610      	mov	r0, r2
 8009a7e:	4619      	mov	r1, r3
 8009a80:	f04f 0200 	mov.w	r2, #0
 8009a84:	f04f 0300 	mov.w	r3, #0
 8009a88:	020b      	lsls	r3, r1, #8
 8009a8a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009a8e:	0202      	lsls	r2, r0, #8
 8009a90:	6979      	ldr	r1, [r7, #20]
 8009a92:	6849      	ldr	r1, [r1, #4]
 8009a94:	0849      	lsrs	r1, r1, #1
 8009a96:	2000      	movs	r0, #0
 8009a98:	460c      	mov	r4, r1
 8009a9a:	4605      	mov	r5, r0
 8009a9c:	eb12 0804 	adds.w	r8, r2, r4
 8009aa0:	eb43 0905 	adc.w	r9, r3, r5
 8009aa4:	697b      	ldr	r3, [r7, #20]
 8009aa6:	685b      	ldr	r3, [r3, #4]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	469a      	mov	sl, r3
 8009aac:	4693      	mov	fp, r2
 8009aae:	4652      	mov	r2, sl
 8009ab0:	465b      	mov	r3, fp
 8009ab2:	4640      	mov	r0, r8
 8009ab4:	4649      	mov	r1, r9
 8009ab6:	f7f6 fff5 	bl	8000aa4 <__aeabi_uldivmod>
 8009aba:	4602      	mov	r2, r0
 8009abc:	460b      	mov	r3, r1
 8009abe:	4613      	mov	r3, r2
 8009ac0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009ac2:	6a3b      	ldr	r3, [r7, #32]
 8009ac4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ac8:	d308      	bcc.n	8009adc <UART_SetConfig+0x430>
 8009aca:	6a3b      	ldr	r3, [r7, #32]
 8009acc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ad0:	d204      	bcs.n	8009adc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	6a3a      	ldr	r2, [r7, #32]
 8009ad8:	60da      	str	r2, [r3, #12]
 8009ada:	e0ce      	b.n	8009c7a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009ae2:	e0ca      	b.n	8009c7a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	69db      	ldr	r3, [r3, #28]
 8009ae8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009aec:	d166      	bne.n	8009bbc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009aee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009af2:	2b08      	cmp	r3, #8
 8009af4:	d827      	bhi.n	8009b46 <UART_SetConfig+0x49a>
 8009af6:	a201      	add	r2, pc, #4	@ (adr r2, 8009afc <UART_SetConfig+0x450>)
 8009af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009afc:	08009b21 	.word	0x08009b21
 8009b00:	08009b29 	.word	0x08009b29
 8009b04:	08009b31 	.word	0x08009b31
 8009b08:	08009b47 	.word	0x08009b47
 8009b0c:	08009b37 	.word	0x08009b37
 8009b10:	08009b47 	.word	0x08009b47
 8009b14:	08009b47 	.word	0x08009b47
 8009b18:	08009b47 	.word	0x08009b47
 8009b1c:	08009b3f 	.word	0x08009b3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b20:	f7fd fd26 	bl	8007570 <HAL_RCC_GetPCLK1Freq>
 8009b24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b26:	e014      	b.n	8009b52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b28:	f7fd fd38 	bl	800759c <HAL_RCC_GetPCLK2Freq>
 8009b2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b2e:	e010      	b.n	8009b52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b30:	4b4e      	ldr	r3, [pc, #312]	@ (8009c6c <UART_SetConfig+0x5c0>)
 8009b32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009b34:	e00d      	b.n	8009b52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b36:	f7fd fcad 	bl	8007494 <HAL_RCC_GetSysClockFreq>
 8009b3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009b3c:	e009      	b.n	8009b52 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009b44:	e005      	b.n	8009b52 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8009b46:	2300      	movs	r3, #0
 8009b48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009b50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	f000 8090 	beq.w	8009c7a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b5e:	4a44      	ldr	r2, [pc, #272]	@ (8009c70 <UART_SetConfig+0x5c4>)
 8009b60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009b64:	461a      	mov	r2, r3
 8009b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b68:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b6c:	005a      	lsls	r2, r3, #1
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	685b      	ldr	r3, [r3, #4]
 8009b72:	085b      	lsrs	r3, r3, #1
 8009b74:	441a      	add	r2, r3
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b7e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b80:	6a3b      	ldr	r3, [r7, #32]
 8009b82:	2b0f      	cmp	r3, #15
 8009b84:	d916      	bls.n	8009bb4 <UART_SetConfig+0x508>
 8009b86:	6a3b      	ldr	r3, [r7, #32]
 8009b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b8c:	d212      	bcs.n	8009bb4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b8e:	6a3b      	ldr	r3, [r7, #32]
 8009b90:	b29b      	uxth	r3, r3
 8009b92:	f023 030f 	bic.w	r3, r3, #15
 8009b96:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b98:	6a3b      	ldr	r3, [r7, #32]
 8009b9a:	085b      	lsrs	r3, r3, #1
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	f003 0307 	and.w	r3, r3, #7
 8009ba2:	b29a      	uxth	r2, r3
 8009ba4:	8bfb      	ldrh	r3, [r7, #30]
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	8bfa      	ldrh	r2, [r7, #30]
 8009bb0:	60da      	str	r2, [r3, #12]
 8009bb2:	e062      	b.n	8009c7a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009bba:	e05e      	b.n	8009c7a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009bbc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009bc0:	2b08      	cmp	r3, #8
 8009bc2:	d828      	bhi.n	8009c16 <UART_SetConfig+0x56a>
 8009bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8009bcc <UART_SetConfig+0x520>)
 8009bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bca:	bf00      	nop
 8009bcc:	08009bf1 	.word	0x08009bf1
 8009bd0:	08009bf9 	.word	0x08009bf9
 8009bd4:	08009c01 	.word	0x08009c01
 8009bd8:	08009c17 	.word	0x08009c17
 8009bdc:	08009c07 	.word	0x08009c07
 8009be0:	08009c17 	.word	0x08009c17
 8009be4:	08009c17 	.word	0x08009c17
 8009be8:	08009c17 	.word	0x08009c17
 8009bec:	08009c0f 	.word	0x08009c0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bf0:	f7fd fcbe 	bl	8007570 <HAL_RCC_GetPCLK1Freq>
 8009bf4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bf6:	e014      	b.n	8009c22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bf8:	f7fd fcd0 	bl	800759c <HAL_RCC_GetPCLK2Freq>
 8009bfc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009bfe:	e010      	b.n	8009c22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c00:	4b1a      	ldr	r3, [pc, #104]	@ (8009c6c <UART_SetConfig+0x5c0>)
 8009c02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c04:	e00d      	b.n	8009c22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c06:	f7fd fc45 	bl	8007494 <HAL_RCC_GetSysClockFreq>
 8009c0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009c0c:	e009      	b.n	8009c22 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009c14:	e005      	b.n	8009c22 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009c16:	2300      	movs	r3, #0
 8009c18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009c20:	bf00      	nop
    }

    if (pclk != 0U)
 8009c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d028      	beq.n	8009c7a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c2c:	4a10      	ldr	r2, [pc, #64]	@ (8009c70 <UART_SetConfig+0x5c4>)
 8009c2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c32:	461a      	mov	r2, r3
 8009c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c36:	fbb3 f2f2 	udiv	r2, r3, r2
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	685b      	ldr	r3, [r3, #4]
 8009c3e:	085b      	lsrs	r3, r3, #1
 8009c40:	441a      	add	r2, r3
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c4a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c4c:	6a3b      	ldr	r3, [r7, #32]
 8009c4e:	2b0f      	cmp	r3, #15
 8009c50:	d910      	bls.n	8009c74 <UART_SetConfig+0x5c8>
 8009c52:	6a3b      	ldr	r3, [r7, #32]
 8009c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c58:	d20c      	bcs.n	8009c74 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c5a:	6a3b      	ldr	r3, [r7, #32]
 8009c5c:	b29a      	uxth	r2, r3
 8009c5e:	697b      	ldr	r3, [r7, #20]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	60da      	str	r2, [r3, #12]
 8009c64:	e009      	b.n	8009c7a <UART_SetConfig+0x5ce>
 8009c66:	bf00      	nop
 8009c68:	40008000 	.word	0x40008000
 8009c6c:	00f42400 	.word	0x00f42400
 8009c70:	0800be88 	.word	0x0800be88
      }
      else
      {
        ret = HAL_ERROR;
 8009c74:	2301      	movs	r3, #1
 8009c76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	2201      	movs	r2, #1
 8009c86:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009c90:	697b      	ldr	r3, [r7, #20]
 8009c92:	2200      	movs	r2, #0
 8009c94:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009c96:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3730      	adds	r7, #48	@ 0x30
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009ca4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b083      	sub	sp, #12
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cb0:	f003 0308 	and.w	r3, r3, #8
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d00a      	beq.n	8009cce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	430a      	orrs	r2, r1
 8009ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cd2:	f003 0301 	and.w	r3, r3, #1
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d00a      	beq.n	8009cf0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	430a      	orrs	r2, r1
 8009cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cf4:	f003 0302 	and.w	r3, r3, #2
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d00a      	beq.n	8009d12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	430a      	orrs	r2, r1
 8009d10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d16:	f003 0304 	and.w	r3, r3, #4
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00a      	beq.n	8009d34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	430a      	orrs	r2, r1
 8009d32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d38:	f003 0310 	and.w	r3, r3, #16
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d00a      	beq.n	8009d56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	430a      	orrs	r2, r1
 8009d54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d5a:	f003 0320 	and.w	r3, r3, #32
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00a      	beq.n	8009d78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	430a      	orrs	r2, r1
 8009d76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d01a      	beq.n	8009dba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	430a      	orrs	r2, r1
 8009d98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009da2:	d10a      	bne.n	8009dba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	430a      	orrs	r2, r1
 8009db8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00a      	beq.n	8009ddc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	430a      	orrs	r2, r1
 8009dda:	605a      	str	r2, [r3, #4]
  }
}
 8009ddc:	bf00      	nop
 8009dde:	370c      	adds	r7, #12
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr

08009de8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b098      	sub	sp, #96	@ 0x60
 8009dec:	af02      	add	r7, sp, #8
 8009dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009df8:	f7f9 fafa 	bl	80033f0 <HAL_GetTick>
 8009dfc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	f003 0308 	and.w	r3, r3, #8
 8009e08:	2b08      	cmp	r3, #8
 8009e0a:	d12f      	bne.n	8009e6c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e10:	9300      	str	r3, [sp, #0]
 8009e12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e14:	2200      	movs	r2, #0
 8009e16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f000 f88e 	bl	8009f3c <UART_WaitOnFlagUntilTimeout>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d022      	beq.n	8009e6c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e2e:	e853 3f00 	ldrex	r3, [r3]
 8009e32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	461a      	mov	r2, r3
 8009e42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e44:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e4c:	e841 2300 	strex	r3, r2, [r1]
 8009e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d1e6      	bne.n	8009e26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2220      	movs	r2, #32
 8009e5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e68:	2303      	movs	r3, #3
 8009e6a:	e063      	b.n	8009f34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f003 0304 	and.w	r3, r3, #4
 8009e76:	2b04      	cmp	r3, #4
 8009e78:	d149      	bne.n	8009f0e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e7a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e7e:	9300      	str	r3, [sp, #0]
 8009e80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e82:	2200      	movs	r2, #0
 8009e84:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 f857 	bl	8009f3c <UART_WaitOnFlagUntilTimeout>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d03c      	beq.n	8009f0e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9c:	e853 3f00 	ldrex	r3, [r3]
 8009ea0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ea2:	6a3b      	ldr	r3, [r7, #32]
 8009ea4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ea8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009eb2:	633b      	str	r3, [r7, #48]	@ 0x30
 8009eb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009eb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eba:	e841 2300 	strex	r3, r2, [r1]
 8009ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d1e6      	bne.n	8009e94 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	3308      	adds	r3, #8
 8009ecc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	e853 3f00 	ldrex	r3, [r3]
 8009ed4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f023 0301 	bic.w	r3, r3, #1
 8009edc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	3308      	adds	r3, #8
 8009ee4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ee6:	61fa      	str	r2, [r7, #28]
 8009ee8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eea:	69b9      	ldr	r1, [r7, #24]
 8009eec:	69fa      	ldr	r2, [r7, #28]
 8009eee:	e841 2300 	strex	r3, r2, [r1]
 8009ef2:	617b      	str	r3, [r7, #20]
   return(result);
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d1e5      	bne.n	8009ec6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2220      	movs	r2, #32
 8009efe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	e012      	b.n	8009f34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2220      	movs	r2, #32
 8009f12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2220      	movs	r2, #32
 8009f1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2200      	movs	r2, #0
 8009f22:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2200      	movs	r2, #0
 8009f28:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f32:	2300      	movs	r3, #0
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3758      	adds	r7, #88	@ 0x58
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}

08009f3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	60f8      	str	r0, [r7, #12]
 8009f44:	60b9      	str	r1, [r7, #8]
 8009f46:	603b      	str	r3, [r7, #0]
 8009f48:	4613      	mov	r3, r2
 8009f4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f4c:	e04f      	b.n	8009fee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f54:	d04b      	beq.n	8009fee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f56:	f7f9 fa4b 	bl	80033f0 <HAL_GetTick>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	1ad3      	subs	r3, r2, r3
 8009f60:	69ba      	ldr	r2, [r7, #24]
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d302      	bcc.n	8009f6c <UART_WaitOnFlagUntilTimeout+0x30>
 8009f66:	69bb      	ldr	r3, [r7, #24]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d101      	bne.n	8009f70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f6c:	2303      	movs	r3, #3
 8009f6e:	e04e      	b.n	800a00e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f003 0304 	and.w	r3, r3, #4
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d037      	beq.n	8009fee <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	2b80      	cmp	r3, #128	@ 0x80
 8009f82:	d034      	beq.n	8009fee <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	2b40      	cmp	r3, #64	@ 0x40
 8009f88:	d031      	beq.n	8009fee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	69db      	ldr	r3, [r3, #28]
 8009f90:	f003 0308 	and.w	r3, r3, #8
 8009f94:	2b08      	cmp	r3, #8
 8009f96:	d110      	bne.n	8009fba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2208      	movs	r2, #8
 8009f9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fa0:	68f8      	ldr	r0, [r7, #12]
 8009fa2:	f000 f920 	bl	800a1e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2208      	movs	r2, #8
 8009faa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	e029      	b.n	800a00e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	69db      	ldr	r3, [r3, #28]
 8009fc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fc8:	d111      	bne.n	8009fee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009fd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fd4:	68f8      	ldr	r0, [r7, #12]
 8009fd6:	f000 f906 	bl	800a1e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2220      	movs	r2, #32
 8009fde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009fea:	2303      	movs	r3, #3
 8009fec:	e00f      	b.n	800a00e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	69da      	ldr	r2, [r3, #28]
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	4013      	ands	r3, r2
 8009ff8:	68ba      	ldr	r2, [r7, #8]
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	bf0c      	ite	eq
 8009ffe:	2301      	moveq	r3, #1
 800a000:	2300      	movne	r3, #0
 800a002:	b2db      	uxtb	r3, r3
 800a004:	461a      	mov	r2, r3
 800a006:	79fb      	ldrb	r3, [r7, #7]
 800a008:	429a      	cmp	r2, r3
 800a00a:	d0a0      	beq.n	8009f4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a00c:	2300      	movs	r3, #0
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3710      	adds	r7, #16
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
	...

0800a018 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b096      	sub	sp, #88	@ 0x58
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	60f8      	str	r0, [r7, #12]
 800a020:	60b9      	str	r1, [r7, #8]
 800a022:	4613      	mov	r3, r2
 800a024:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	68ba      	ldr	r2, [r7, #8]
 800a02a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	88fa      	ldrh	r2, [r7, #6]
 800a030:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	2200      	movs	r2, #0
 800a038:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	2222      	movs	r2, #34	@ 0x22
 800a040:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d02d      	beq.n	800a0aa <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a054:	4a40      	ldr	r2, [pc, #256]	@ (800a158 <UART_Start_Receive_DMA+0x140>)
 800a056:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a05e:	4a3f      	ldr	r2, [pc, #252]	@ (800a15c <UART_Start_Receive_DMA+0x144>)
 800a060:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a068:	4a3d      	ldr	r2, [pc, #244]	@ (800a160 <UART_Start_Receive_DMA+0x148>)
 800a06a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a072:	2200      	movs	r2, #0
 800a074:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	3324      	adds	r3, #36	@ 0x24
 800a082:	4619      	mov	r1, r3
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a088:	461a      	mov	r2, r3
 800a08a:	88fb      	ldrh	r3, [r7, #6]
 800a08c:	f7fb ff64 	bl	8005f58 <HAL_DMA_Start_IT>
 800a090:	4603      	mov	r3, r0
 800a092:	2b00      	cmp	r3, #0
 800a094:	d009      	beq.n	800a0aa <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	2210      	movs	r2, #16
 800a09a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2220      	movs	r2, #32
 800a0a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e051      	b.n	800a14e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	691b      	ldr	r3, [r3, #16]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d018      	beq.n	800a0e4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0ba:	e853 3f00 	ldrex	r3, [r3]
 800a0be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a0c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0c6:	657b      	str	r3, [r7, #84]	@ 0x54
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0d2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0d4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a0d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0d8:	e841 2300 	strex	r3, r2, [r1]
 800a0dc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a0de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d1e6      	bne.n	800a0b2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	3308      	adds	r3, #8
 800a0ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ee:	e853 3f00 	ldrex	r3, [r3]
 800a0f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a0f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f6:	f043 0301 	orr.w	r3, r3, #1
 800a0fa:	653b      	str	r3, [r7, #80]	@ 0x50
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	3308      	adds	r3, #8
 800a102:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a104:	637a      	str	r2, [r7, #52]	@ 0x34
 800a106:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a108:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a10a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a10c:	e841 2300 	strex	r3, r2, [r1]
 800a110:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a114:	2b00      	cmp	r3, #0
 800a116:	d1e5      	bne.n	800a0e4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	3308      	adds	r3, #8
 800a11e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	e853 3f00 	ldrex	r3, [r3]
 800a126:	613b      	str	r3, [r7, #16]
   return(result);
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a12e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	3308      	adds	r3, #8
 800a136:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a138:	623a      	str	r2, [r7, #32]
 800a13a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a13c:	69f9      	ldr	r1, [r7, #28]
 800a13e:	6a3a      	ldr	r2, [r7, #32]
 800a140:	e841 2300 	strex	r3, r2, [r1]
 800a144:	61bb      	str	r3, [r7, #24]
   return(result);
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d1e5      	bne.n	800a118 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800a14c:	2300      	movs	r3, #0
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3758      	adds	r7, #88	@ 0x58
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
 800a156:	bf00      	nop
 800a158:	0800a2b3 	.word	0x0800a2b3
 800a15c:	0800a3df 	.word	0x0800a3df
 800a160:	0800a41d 	.word	0x0800a41d

0800a164 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a164:	b480      	push	{r7}
 800a166:	b08f      	sub	sp, #60	@ 0x3c
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a172:	6a3b      	ldr	r3, [r7, #32]
 800a174:	e853 3f00 	ldrex	r3, [r3]
 800a178:	61fb      	str	r3, [r7, #28]
   return(result);
 800a17a:	69fb      	ldr	r3, [r7, #28]
 800a17c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a180:	637b      	str	r3, [r7, #52]	@ 0x34
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	461a      	mov	r2, r3
 800a188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a18a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a18c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a18e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a190:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a192:	e841 2300 	strex	r3, r2, [r1]
 800a196:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1e6      	bne.n	800a16c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	3308      	adds	r3, #8
 800a1a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	e853 3f00 	ldrex	r3, [r3]
 800a1ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a1b4:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	3308      	adds	r3, #8
 800a1bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1be:	61ba      	str	r2, [r7, #24]
 800a1c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c2:	6979      	ldr	r1, [r7, #20]
 800a1c4:	69ba      	ldr	r2, [r7, #24]
 800a1c6:	e841 2300 	strex	r3, r2, [r1]
 800a1ca:	613b      	str	r3, [r7, #16]
   return(result);
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d1e5      	bne.n	800a19e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	2220      	movs	r2, #32
 800a1d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a1da:	bf00      	nop
 800a1dc:	373c      	adds	r7, #60	@ 0x3c
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr

0800a1e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a1e6:	b480      	push	{r7}
 800a1e8:	b095      	sub	sp, #84	@ 0x54
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1f6:	e853 3f00 	ldrex	r3, [r3]
 800a1fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a202:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	461a      	mov	r2, r3
 800a20a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a20c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a20e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a210:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a212:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a214:	e841 2300 	strex	r3, r2, [r1]
 800a218:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a21a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d1e6      	bne.n	800a1ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	3308      	adds	r3, #8
 800a226:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a228:	6a3b      	ldr	r3, [r7, #32]
 800a22a:	e853 3f00 	ldrex	r3, [r3]
 800a22e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a236:	f023 0301 	bic.w	r3, r3, #1
 800a23a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	3308      	adds	r3, #8
 800a242:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a244:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a246:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a248:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a24a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a24c:	e841 2300 	strex	r3, r2, [r1]
 800a250:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a254:	2b00      	cmp	r3, #0
 800a256:	d1e3      	bne.n	800a220 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	d118      	bne.n	800a292 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	e853 3f00 	ldrex	r3, [r3]
 800a26c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	f023 0310 	bic.w	r3, r3, #16
 800a274:	647b      	str	r3, [r7, #68]	@ 0x44
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	461a      	mov	r2, r3
 800a27c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a27e:	61bb      	str	r3, [r7, #24]
 800a280:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a282:	6979      	ldr	r1, [r7, #20]
 800a284:	69ba      	ldr	r2, [r7, #24]
 800a286:	e841 2300 	strex	r3, r2, [r1]
 800a28a:	613b      	str	r3, [r7, #16]
   return(result);
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d1e6      	bne.n	800a260 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2220      	movs	r2, #32
 800a296:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	2200      	movs	r2, #0
 800a29e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a2a6:	bf00      	nop
 800a2a8:	3754      	adds	r7, #84	@ 0x54
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b0:	4770      	bx	lr

0800a2b2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a2b2:	b580      	push	{r7, lr}
 800a2b4:	b09c      	sub	sp, #112	@ 0x70
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2be:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f003 0320 	and.w	r3, r3, #32
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d171      	bne.n	800a3b2 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a2ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2de:	e853 3f00 	ldrex	r3, [r3]
 800a2e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a2e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a2ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a2ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	461a      	mov	r2, r3
 800a2f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a2f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a2f6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a2fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a2fc:	e841 2300 	strex	r3, r2, [r1]
 800a300:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a302:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a304:	2b00      	cmp	r3, #0
 800a306:	d1e6      	bne.n	800a2d6 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a308:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	3308      	adds	r3, #8
 800a30e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a312:	e853 3f00 	ldrex	r3, [r3]
 800a316:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a31a:	f023 0301 	bic.w	r3, r3, #1
 800a31e:	667b      	str	r3, [r7, #100]	@ 0x64
 800a320:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	3308      	adds	r3, #8
 800a326:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a328:	647a      	str	r2, [r7, #68]	@ 0x44
 800a32a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a32c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a32e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a330:	e841 2300 	strex	r3, r2, [r1]
 800a334:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1e5      	bne.n	800a308 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a33c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	3308      	adds	r3, #8
 800a342:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a346:	e853 3f00 	ldrex	r3, [r3]
 800a34a:	623b      	str	r3, [r7, #32]
   return(result);
 800a34c:	6a3b      	ldr	r3, [r7, #32]
 800a34e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a352:	663b      	str	r3, [r7, #96]	@ 0x60
 800a354:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	3308      	adds	r3, #8
 800a35a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a35c:	633a      	str	r2, [r7, #48]	@ 0x30
 800a35e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a360:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a362:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a364:	e841 2300 	strex	r3, r2, [r1]
 800a368:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d1e5      	bne.n	800a33c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a370:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a372:	2220      	movs	r2, #32
 800a374:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a378:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a37a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a37c:	2b01      	cmp	r3, #1
 800a37e:	d118      	bne.n	800a3b2 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	e853 3f00 	ldrex	r3, [r3]
 800a38c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f023 0310 	bic.w	r3, r3, #16
 800a394:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	461a      	mov	r2, r3
 800a39c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a39e:	61fb      	str	r3, [r7, #28]
 800a3a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a2:	69b9      	ldr	r1, [r7, #24]
 800a3a4:	69fa      	ldr	r2, [r7, #28]
 800a3a6:	e841 2300 	strex	r3, r2, [r1]
 800a3aa:	617b      	str	r3, [r7, #20]
   return(result);
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d1e6      	bne.n	800a380 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3bc:	2b01      	cmp	r3, #1
 800a3be:	d107      	bne.n	800a3d0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a3c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a3c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a3ca:	f7f8 fb63 	bl	8002a94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a3ce:	e002      	b.n	800a3d6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a3d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a3d2:	f7ff f94d 	bl	8009670 <HAL_UART_RxCpltCallback>
}
 800a3d6:	bf00      	nop
 800a3d8:	3770      	adds	r7, #112	@ 0x70
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}

0800a3de <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a3de:	b580      	push	{r7, lr}
 800a3e0:	b084      	sub	sp, #16
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3ea:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d109      	bne.n	800a40e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a400:	085b      	lsrs	r3, r3, #1
 800a402:	b29b      	uxth	r3, r3
 800a404:	4619      	mov	r1, r3
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f7f8 fb44 	bl	8002a94 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a40c:	e002      	b.n	800a414 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a40e:	68f8      	ldr	r0, [r7, #12]
 800a410:	f7ff f938 	bl	8009684 <HAL_UART_RxHalfCpltCallback>
}
 800a414:	bf00      	nop
 800a416:	3710      	adds	r7, #16
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}

0800a41c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b086      	sub	sp, #24
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a428:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a430:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a438:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a444:	2b80      	cmp	r3, #128	@ 0x80
 800a446:	d109      	bne.n	800a45c <UART_DMAError+0x40>
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	2b21      	cmp	r3, #33	@ 0x21
 800a44c:	d106      	bne.n	800a45c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	2200      	movs	r2, #0
 800a452:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a456:	6978      	ldr	r0, [r7, #20]
 800a458:	f7ff fe84 	bl	800a164 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a466:	2b40      	cmp	r3, #64	@ 0x40
 800a468:	d109      	bne.n	800a47e <UART_DMAError+0x62>
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2b22      	cmp	r3, #34	@ 0x22
 800a46e:	d106      	bne.n	800a47e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	2200      	movs	r2, #0
 800a474:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a478:	6978      	ldr	r0, [r7, #20]
 800a47a:	f7ff feb4 	bl	800a1e6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a484:	f043 0210 	orr.w	r2, r3, #16
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a48e:	6978      	ldr	r0, [r7, #20]
 800a490:	f7ff f902 	bl	8009698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a494:	bf00      	nop
 800a496:	3718      	adds	r7, #24
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}

0800a49c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b084      	sub	sp, #16
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a4ba:	68f8      	ldr	r0, [r7, #12]
 800a4bc:	f7ff f8ec 	bl	8009698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4c0:	bf00      	nop
 800a4c2:	3710      	adds	r7, #16
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}

0800a4c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b088      	sub	sp, #32
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	e853 3f00 	ldrex	r3, [r3]
 800a4dc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a4e4:	61fb      	str	r3, [r7, #28]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	461a      	mov	r2, r3
 800a4ec:	69fb      	ldr	r3, [r7, #28]
 800a4ee:	61bb      	str	r3, [r7, #24]
 800a4f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f2:	6979      	ldr	r1, [r7, #20]
 800a4f4:	69ba      	ldr	r2, [r7, #24]
 800a4f6:	e841 2300 	strex	r3, r2, [r1]
 800a4fa:	613b      	str	r3, [r7, #16]
   return(result);
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d1e6      	bne.n	800a4d0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2220      	movs	r2, #32
 800a506:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2200      	movs	r2, #0
 800a50e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f7ff f8a3 	bl	800965c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a516:	bf00      	nop
 800a518:	3720      	adds	r7, #32
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}

0800a51e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a51e:	b480      	push	{r7}
 800a520:	b083      	sub	sp, #12
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a526:	bf00      	nop
 800a528:	370c      	adds	r7, #12
 800a52a:	46bd      	mov	sp, r7
 800a52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a530:	4770      	bx	lr

0800a532 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a532:	b480      	push	{r7}
 800a534:	b083      	sub	sp, #12
 800a536:	af00      	add	r7, sp, #0
 800a538:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a53a:	bf00      	nop
 800a53c:	370c      	adds	r7, #12
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr

0800a546 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a546:	b480      	push	{r7}
 800a548:	b083      	sub	sp, #12
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a54e:	bf00      	nop
 800a550:	370c      	adds	r7, #12
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr

0800a55a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a55a:	b480      	push	{r7}
 800a55c:	b085      	sub	sp, #20
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a568:	2b01      	cmp	r3, #1
 800a56a:	d101      	bne.n	800a570 <HAL_UARTEx_DisableFifoMode+0x16>
 800a56c:	2302      	movs	r3, #2
 800a56e:	e027      	b.n	800a5c0 <HAL_UARTEx_DisableFifoMode+0x66>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2224      	movs	r2, #36	@ 0x24
 800a57c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	681a      	ldr	r2, [r3, #0]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f022 0201 	bic.w	r2, r2, #1
 800a596:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a59e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	68fa      	ldr	r2, [r7, #12]
 800a5ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2220      	movs	r2, #32
 800a5b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a5be:	2300      	movs	r3, #0
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3714      	adds	r7, #20
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ca:	4770      	bx	lr

0800a5cc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a5dc:	2b01      	cmp	r3, #1
 800a5de:	d101      	bne.n	800a5e4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a5e0:	2302      	movs	r3, #2
 800a5e2:	e02d      	b.n	800a640 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2224      	movs	r2, #36	@ 0x24
 800a5f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f022 0201 	bic.w	r2, r2, #1
 800a60a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	683a      	ldr	r2, [r7, #0]
 800a61c:	430a      	orrs	r2, r1
 800a61e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f000 f8a3 	bl	800a76c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	68fa      	ldr	r2, [r7, #12]
 800a62c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2220      	movs	r2, #32
 800a632:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	2200      	movs	r2, #0
 800a63a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a63e:	2300      	movs	r3, #0
}
 800a640:	4618      	mov	r0, r3
 800a642:	3710      	adds	r7, #16
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}

0800a648 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b084      	sub	sp, #16
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a658:	2b01      	cmp	r3, #1
 800a65a:	d101      	bne.n	800a660 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a65c:	2302      	movs	r3, #2
 800a65e:	e02d      	b.n	800a6bc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2201      	movs	r2, #1
 800a664:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2224      	movs	r2, #36	@ 0x24
 800a66c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f022 0201 	bic.w	r2, r2, #1
 800a686:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	683a      	ldr	r2, [r7, #0]
 800a698:	430a      	orrs	r2, r1
 800a69a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f000 f865 	bl	800a76c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	68fa      	ldr	r2, [r7, #12]
 800a6a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2220      	movs	r2, #32
 800a6ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6ba:	2300      	movs	r3, #0
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3710      	adds	r7, #16
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b08c      	sub	sp, #48	@ 0x30
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	60f8      	str	r0, [r7, #12]
 800a6cc:	60b9      	str	r1, [r7, #8]
 800a6ce:	4613      	mov	r3, r2
 800a6d0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a6d8:	2b20      	cmp	r3, #32
 800a6da:	d142      	bne.n	800a762 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d002      	beq.n	800a6e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800a6e2:	88fb      	ldrh	r3, [r7, #6]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d101      	bne.n	800a6ec <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	e03b      	b.n	800a764 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	2201      	movs	r2, #1
 800a6f0:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a6f8:	88fb      	ldrh	r3, [r7, #6]
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	68b9      	ldr	r1, [r7, #8]
 800a6fe:	68f8      	ldr	r0, [r7, #12]
 800a700:	f7ff fc8a 	bl	800a018 <UART_Start_Receive_DMA>
 800a704:	4603      	mov	r3, r0
 800a706:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a70a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d124      	bne.n	800a75c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a716:	2b01      	cmp	r3, #1
 800a718:	d11d      	bne.n	800a756 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	2210      	movs	r2, #16
 800a720:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	e853 3f00 	ldrex	r3, [r3]
 800a72e:	617b      	str	r3, [r7, #20]
   return(result);
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	f043 0310 	orr.w	r3, r3, #16
 800a736:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	461a      	mov	r2, r3
 800a73e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a740:	627b      	str	r3, [r7, #36]	@ 0x24
 800a742:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a744:	6a39      	ldr	r1, [r7, #32]
 800a746:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a748:	e841 2300 	strex	r3, r2, [r1]
 800a74c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a74e:	69fb      	ldr	r3, [r7, #28]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d1e6      	bne.n	800a722 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800a754:	e002      	b.n	800a75c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a756:	2301      	movs	r3, #1
 800a758:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800a75c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a760:	e000      	b.n	800a764 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a762:	2302      	movs	r3, #2
  }
}
 800a764:	4618      	mov	r0, r3
 800a766:	3730      	adds	r7, #48	@ 0x30
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b085      	sub	sp, #20
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d108      	bne.n	800a78e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2201      	movs	r2, #1
 800a780:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2201      	movs	r2, #1
 800a788:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a78c:	e031      	b.n	800a7f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a78e:	2308      	movs	r3, #8
 800a790:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a792:	2308      	movs	r3, #8
 800a794:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	689b      	ldr	r3, [r3, #8]
 800a79c:	0e5b      	lsrs	r3, r3, #25
 800a79e:	b2db      	uxtb	r3, r3
 800a7a0:	f003 0307 	and.w	r3, r3, #7
 800a7a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	689b      	ldr	r3, [r3, #8]
 800a7ac:	0f5b      	lsrs	r3, r3, #29
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	f003 0307 	and.w	r3, r3, #7
 800a7b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a7b6:	7bbb      	ldrb	r3, [r7, #14]
 800a7b8:	7b3a      	ldrb	r2, [r7, #12]
 800a7ba:	4911      	ldr	r1, [pc, #68]	@ (800a800 <UARTEx_SetNbDataToProcess+0x94>)
 800a7bc:	5c8a      	ldrb	r2, [r1, r2]
 800a7be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a7c2:	7b3a      	ldrb	r2, [r7, #12]
 800a7c4:	490f      	ldr	r1, [pc, #60]	@ (800a804 <UARTEx_SetNbDataToProcess+0x98>)
 800a7c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a7c8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7cc:	b29a      	uxth	r2, r3
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7d4:	7bfb      	ldrb	r3, [r7, #15]
 800a7d6:	7b7a      	ldrb	r2, [r7, #13]
 800a7d8:	4909      	ldr	r1, [pc, #36]	@ (800a800 <UARTEx_SetNbDataToProcess+0x94>)
 800a7da:	5c8a      	ldrb	r2, [r1, r2]
 800a7dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a7e0:	7b7a      	ldrb	r2, [r7, #13]
 800a7e2:	4908      	ldr	r1, [pc, #32]	@ (800a804 <UARTEx_SetNbDataToProcess+0x98>)
 800a7e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7e6:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7ea:	b29a      	uxth	r2, r3
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a7f2:	bf00      	nop
 800a7f4:	3714      	adds	r7, #20
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr
 800a7fe:	bf00      	nop
 800a800:	0800bea0 	.word	0x0800bea0
 800a804:	0800bea8 	.word	0x0800bea8

0800a808 <arm_rfft_1024_fast_init_f32>:
 800a808:	b190      	cbz	r0, 800a830 <arm_rfft_1024_fast_init_f32+0x28>
 800a80a:	b430      	push	{r4, r5}
 800a80c:	490a      	ldr	r1, [pc, #40]	@ (800a838 <arm_rfft_1024_fast_init_f32+0x30>)
 800a80e:	4a0b      	ldr	r2, [pc, #44]	@ (800a83c <arm_rfft_1024_fast_init_f32+0x34>)
 800a810:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a814:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800a818:	8003      	strh	r3, [r0, #0]
 800a81a:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 800a81e:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800a822:	4b07      	ldr	r3, [pc, #28]	@ (800a840 <arm_rfft_1024_fast_init_f32+0x38>)
 800a824:	8205      	strh	r5, [r0, #16]
 800a826:	8184      	strh	r4, [r0, #12]
 800a828:	6143      	str	r3, [r0, #20]
 800a82a:	bc30      	pop	{r4, r5}
 800a82c:	2000      	movs	r0, #0
 800a82e:	4770      	bx	lr
 800a830:	f04f 30ff 	mov.w	r0, #4294967295
 800a834:	4770      	bx	lr
 800a836:	bf00      	nop
 800a838:	0800beb0 	.word	0x0800beb0
 800a83c:	0800ca34 	.word	0x0800ca34
 800a840:	0800da34 	.word	0x0800da34

0800a844 <stage_rfft_f32>:
 800a844:	b410      	push	{r4}
 800a846:	edd1 7a00 	vldr	s15, [r1]
 800a84a:	ed91 7a01 	vldr	s14, [r1, #4]
 800a84e:	8804      	ldrh	r4, [r0, #0]
 800a850:	6940      	ldr	r0, [r0, #20]
 800a852:	ee37 7a07 	vadd.f32	s14, s14, s14
 800a856:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a85a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800a85e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a862:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a866:	3c01      	subs	r4, #1
 800a868:	ee26 7a84 	vmul.f32	s14, s13, s8
 800a86c:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a870:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800a874:	ed82 7a00 	vstr	s14, [r2]
 800a878:	edc2 7a01 	vstr	s15, [r2, #4]
 800a87c:	3010      	adds	r0, #16
 800a87e:	3210      	adds	r2, #16
 800a880:	3b08      	subs	r3, #8
 800a882:	3110      	adds	r1, #16
 800a884:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a888:	ed93 7a02 	vldr	s14, [r3, #8]
 800a88c:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a890:	edd3 4a03 	vldr	s9, [r3, #12]
 800a894:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a898:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a89c:	ee77 5a45 	vsub.f32	s11, s14, s10
 800a8a0:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a8a4:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a8a8:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a8ac:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a8b0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a8b4:	ee37 7a23 	vadd.f32	s14, s14, s7
 800a8b8:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a8bc:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a8c0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a8c4:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a8c8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a8cc:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a8d0:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a8d4:	3c01      	subs	r4, #1
 800a8d6:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a8da:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a8de:	f1a3 0308 	sub.w	r3, r3, #8
 800a8e2:	f101 0108 	add.w	r1, r1, #8
 800a8e6:	f100 0008 	add.w	r0, r0, #8
 800a8ea:	f102 0208 	add.w	r2, r2, #8
 800a8ee:	d1c9      	bne.n	800a884 <stage_rfft_f32+0x40>
 800a8f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8f4:	4770      	bx	lr
 800a8f6:	bf00      	nop

0800a8f8 <merge_rfft_f32>:
 800a8f8:	b410      	push	{r4}
 800a8fa:	edd1 7a00 	vldr	s15, [r1]
 800a8fe:	edd1 6a01 	vldr	s13, [r1, #4]
 800a902:	8804      	ldrh	r4, [r0, #0]
 800a904:	6940      	ldr	r0, [r0, #20]
 800a906:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a90a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a90e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800a912:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a916:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a91a:	3c01      	subs	r4, #1
 800a91c:	ed82 7a00 	vstr	s14, [r2]
 800a920:	edc2 7a01 	vstr	s15, [r2, #4]
 800a924:	b3dc      	cbz	r4, 800a99e <merge_rfft_f32+0xa6>
 800a926:	00e3      	lsls	r3, r4, #3
 800a928:	3b08      	subs	r3, #8
 800a92a:	440b      	add	r3, r1
 800a92c:	3010      	adds	r0, #16
 800a92e:	3210      	adds	r2, #16
 800a930:	3110      	adds	r1, #16
 800a932:	ed11 5a02 	vldr	s10, [r1, #-8]
 800a936:	ed93 7a02 	vldr	s14, [r3, #8]
 800a93a:	ed50 6a02 	vldr	s13, [r0, #-8]
 800a93e:	edd3 4a03 	vldr	s9, [r3, #12]
 800a942:	ed51 7a01 	vldr	s15, [r1, #-4]
 800a946:	ed10 6a01 	vldr	s12, [r0, #-4]
 800a94a:	ee75 5a47 	vsub.f32	s11, s10, s14
 800a94e:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a952:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800a956:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800a95a:	ee66 5a25 	vmul.f32	s11, s12, s11
 800a95e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800a962:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a966:	ee66 6a85 	vmul.f32	s13, s13, s10
 800a96a:	ee26 6a05 	vmul.f32	s12, s12, s10
 800a96e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a972:	ee37 7a46 	vsub.f32	s14, s14, s12
 800a976:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a97a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a97e:	ee67 7a84 	vmul.f32	s15, s15, s8
 800a982:	3c01      	subs	r4, #1
 800a984:	ed02 7a02 	vstr	s14, [r2, #-8]
 800a988:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a98c:	f1a3 0308 	sub.w	r3, r3, #8
 800a990:	f101 0108 	add.w	r1, r1, #8
 800a994:	f100 0008 	add.w	r0, r0, #8
 800a998:	f102 0208 	add.w	r2, r2, #8
 800a99c:	d1c9      	bne.n	800a932 <merge_rfft_f32+0x3a>
 800a99e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9a2:	4770      	bx	lr

0800a9a4 <arm_rfft_fast_f32>:
 800a9a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9a8:	8a05      	ldrh	r5, [r0, #16]
 800a9aa:	086d      	lsrs	r5, r5, #1
 800a9ac:	8005      	strh	r5, [r0, #0]
 800a9ae:	4604      	mov	r4, r0
 800a9b0:	4616      	mov	r6, r2
 800a9b2:	461d      	mov	r5, r3
 800a9b4:	b14b      	cbz	r3, 800a9ca <arm_rfft_fast_f32+0x26>
 800a9b6:	f7ff ff9f 	bl	800a8f8 <merge_rfft_f32>
 800a9ba:	462a      	mov	r2, r5
 800a9bc:	4631      	mov	r1, r6
 800a9be:	4620      	mov	r0, r4
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9c6:	f000 bb33 	b.w	800b030 <arm_cfft_f32>
 800a9ca:	460f      	mov	r7, r1
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	f000 fb2e 	bl	800b030 <arm_cfft_f32>
 800a9d4:	4632      	mov	r2, r6
 800a9d6:	4639      	mov	r1, r7
 800a9d8:	4620      	mov	r0, r4
 800a9da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9de:	f7ff bf31 	b.w	800a844 <stage_rfft_f32>
 800a9e2:	bf00      	nop

0800a9e4 <arm_cfft_radix8by2_f32>:
 800a9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9e8:	ed2d 8b08 	vpush	{d8-d11}
 800a9ec:	4607      	mov	r7, r0
 800a9ee:	4608      	mov	r0, r1
 800a9f0:	f8b7 c000 	ldrh.w	ip, [r7]
 800a9f4:	687a      	ldr	r2, [r7, #4]
 800a9f6:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800a9fa:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800a9fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800aa02:	f000 80b0 	beq.w	800ab66 <arm_cfft_radix8by2_f32+0x182>
 800aa06:	008c      	lsls	r4, r1, #2
 800aa08:	3410      	adds	r4, #16
 800aa0a:	f100 0310 	add.w	r3, r0, #16
 800aa0e:	1906      	adds	r6, r0, r4
 800aa10:	3210      	adds	r2, #16
 800aa12:	4444      	add	r4, r8
 800aa14:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800aa18:	f108 0510 	add.w	r5, r8, #16
 800aa1c:	ed15 2a04 	vldr	s4, [r5, #-16]
 800aa20:	ed55 2a03 	vldr	s5, [r5, #-12]
 800aa24:	ed54 4a04 	vldr	s9, [r4, #-16]
 800aa28:	ed14 4a03 	vldr	s8, [r4, #-12]
 800aa2c:	ed14 6a02 	vldr	s12, [r4, #-8]
 800aa30:	ed54 5a01 	vldr	s11, [r4, #-4]
 800aa34:	ed53 3a04 	vldr	s7, [r3, #-16]
 800aa38:	ed15 0a02 	vldr	s0, [r5, #-8]
 800aa3c:	ed55 0a01 	vldr	s1, [r5, #-4]
 800aa40:	ed56 6a04 	vldr	s13, [r6, #-16]
 800aa44:	ed16 3a03 	vldr	s6, [r6, #-12]
 800aa48:	ed13 7a03 	vldr	s14, [r3, #-12]
 800aa4c:	ed13 5a02 	vldr	s10, [r3, #-8]
 800aa50:	ed53 7a01 	vldr	s15, [r3, #-4]
 800aa54:	ed16 1a02 	vldr	s2, [r6, #-8]
 800aa58:	ed56 1a01 	vldr	s3, [r6, #-4]
 800aa5c:	ee73 ba82 	vadd.f32	s23, s7, s4
 800aa60:	ee37 ba22 	vadd.f32	s22, s14, s5
 800aa64:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800aa68:	ee33 9a04 	vadd.f32	s18, s6, s8
 800aa6c:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800aa70:	ee75 aa00 	vadd.f32	s21, s10, s0
 800aa74:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800aa78:	ee71 8a06 	vadd.f32	s17, s2, s12
 800aa7c:	ed43 ba04 	vstr	s23, [r3, #-16]
 800aa80:	ed03 ba03 	vstr	s22, [r3, #-12]
 800aa84:	ed43 aa02 	vstr	s21, [r3, #-8]
 800aa88:	ed03 aa01 	vstr	s20, [r3, #-4]
 800aa8c:	ed06 8a01 	vstr	s16, [r6, #-4]
 800aa90:	ed46 9a04 	vstr	s19, [r6, #-16]
 800aa94:	ed06 9a03 	vstr	s18, [r6, #-12]
 800aa98:	ed46 8a02 	vstr	s17, [r6, #-8]
 800aa9c:	ee37 7a62 	vsub.f32	s14, s14, s5
 800aaa0:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800aaa4:	ee34 4a43 	vsub.f32	s8, s8, s6
 800aaa8:	ed52 6a03 	vldr	s13, [r2, #-12]
 800aaac:	ed12 3a04 	vldr	s6, [r2, #-16]
 800aab0:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800aab4:	ee27 8a26 	vmul.f32	s16, s14, s13
 800aab8:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800aabc:	ee23 2a83 	vmul.f32	s4, s7, s6
 800aac0:	ee64 4a83 	vmul.f32	s9, s9, s6
 800aac4:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800aac8:	ee27 7a03 	vmul.f32	s14, s14, s6
 800aacc:	ee64 6a26 	vmul.f32	s13, s8, s13
 800aad0:	ee24 4a03 	vmul.f32	s8, s8, s6
 800aad4:	ee37 7a63 	vsub.f32	s14, s14, s7
 800aad8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800aadc:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800aae0:	ee32 3a08 	vadd.f32	s6, s4, s16
 800aae4:	ed05 7a03 	vstr	s14, [r5, #-12]
 800aae8:	ed05 3a04 	vstr	s6, [r5, #-16]
 800aaec:	ed04 4a04 	vstr	s8, [r4, #-16]
 800aaf0:	ed44 6a03 	vstr	s13, [r4, #-12]
 800aaf4:	ed12 7a01 	vldr	s14, [r2, #-4]
 800aaf8:	ee76 6a41 	vsub.f32	s13, s12, s2
 800aafc:	ee35 5a40 	vsub.f32	s10, s10, s0
 800ab00:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800ab04:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ab08:	ed52 5a02 	vldr	s11, [r2, #-8]
 800ab0c:	ee67 3a87 	vmul.f32	s7, s15, s14
 800ab10:	ee66 4a87 	vmul.f32	s9, s13, s14
 800ab14:	ee25 4a25 	vmul.f32	s8, s10, s11
 800ab18:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ab1c:	ee25 5a07 	vmul.f32	s10, s10, s14
 800ab20:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800ab24:	ee26 7a07 	vmul.f32	s14, s12, s14
 800ab28:	ee26 6a25 	vmul.f32	s12, s12, s11
 800ab2c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800ab30:	ee74 5a23 	vadd.f32	s11, s8, s7
 800ab34:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800ab38:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ab3c:	3310      	adds	r3, #16
 800ab3e:	4563      	cmp	r3, ip
 800ab40:	ed45 5a02 	vstr	s11, [r5, #-8]
 800ab44:	f106 0610 	add.w	r6, r6, #16
 800ab48:	ed45 7a01 	vstr	s15, [r5, #-4]
 800ab4c:	f102 0210 	add.w	r2, r2, #16
 800ab50:	ed04 6a02 	vstr	s12, [r4, #-8]
 800ab54:	ed04 7a01 	vstr	s14, [r4, #-4]
 800ab58:	f105 0510 	add.w	r5, r5, #16
 800ab5c:	f104 0410 	add.w	r4, r4, #16
 800ab60:	f47f af5c 	bne.w	800aa1c <arm_cfft_radix8by2_f32+0x38>
 800ab64:	687a      	ldr	r2, [r7, #4]
 800ab66:	b28c      	uxth	r4, r1
 800ab68:	4621      	mov	r1, r4
 800ab6a:	2302      	movs	r3, #2
 800ab6c:	f000 fc66 	bl	800b43c <arm_radix8_butterfly_f32>
 800ab70:	ecbd 8b08 	vpop	{d8-d11}
 800ab74:	4621      	mov	r1, r4
 800ab76:	687a      	ldr	r2, [r7, #4]
 800ab78:	4640      	mov	r0, r8
 800ab7a:	2302      	movs	r3, #2
 800ab7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab80:	f000 bc5c 	b.w	800b43c <arm_radix8_butterfly_f32>

0800ab84 <arm_cfft_radix8by4_f32>:
 800ab84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab88:	ed2d 8b0a 	vpush	{d8-d12}
 800ab8c:	b08d      	sub	sp, #52	@ 0x34
 800ab8e:	460d      	mov	r5, r1
 800ab90:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ab92:	8801      	ldrh	r1, [r0, #0]
 800ab94:	6842      	ldr	r2, [r0, #4]
 800ab96:	900a      	str	r0, [sp, #40]	@ 0x28
 800ab98:	0849      	lsrs	r1, r1, #1
 800ab9a:	008b      	lsls	r3, r1, #2
 800ab9c:	18ee      	adds	r6, r5, r3
 800ab9e:	18f0      	adds	r0, r6, r3
 800aba0:	edd0 5a00 	vldr	s11, [r0]
 800aba4:	edd5 7a00 	vldr	s15, [r5]
 800aba8:	ed96 7a00 	vldr	s14, [r6]
 800abac:	edd0 3a01 	vldr	s7, [r0, #4]
 800abb0:	ed96 4a01 	vldr	s8, [r6, #4]
 800abb4:	ed95 5a01 	vldr	s10, [r5, #4]
 800abb8:	9008      	str	r0, [sp, #32]
 800abba:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800abbe:	18c7      	adds	r7, r0, r3
 800abc0:	edd7 4a00 	vldr	s9, [r7]
 800abc4:	ed97 3a01 	vldr	s6, [r7, #4]
 800abc8:	9701      	str	r7, [sp, #4]
 800abca:	ee77 6a06 	vadd.f32	s13, s14, s12
 800abce:	462c      	mov	r4, r5
 800abd0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800abd4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800abd8:	ee16 ca90 	vmov	ip, s13
 800abdc:	f844 cb08 	str.w	ip, [r4], #8
 800abe0:	ee75 6a23 	vadd.f32	s13, s10, s7
 800abe4:	edd6 5a01 	vldr	s11, [r6, #4]
 800abe8:	edd7 2a01 	vldr	s5, [r7, #4]
 800abec:	9404      	str	r4, [sp, #16]
 800abee:	ee35 5a63 	vsub.f32	s10, s10, s7
 800abf2:	ee74 3a27 	vadd.f32	s7, s8, s15
 800abf6:	ee36 6a47 	vsub.f32	s12, s12, s14
 800abfa:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800abfe:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800ac02:	0849      	lsrs	r1, r1, #1
 800ac04:	f102 0e08 	add.w	lr, r2, #8
 800ac08:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800ac0c:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800ac10:	9109      	str	r1, [sp, #36]	@ 0x24
 800ac12:	ee35 4a47 	vsub.f32	s8, s10, s14
 800ac16:	f1a1 0902 	sub.w	r9, r1, #2
 800ac1a:	f8cd e00c 	str.w	lr, [sp, #12]
 800ac1e:	4631      	mov	r1, r6
 800ac20:	ee13 ea90 	vmov	lr, s7
 800ac24:	ee36 6a64 	vsub.f32	s12, s12, s9
 800ac28:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800ac2c:	4604      	mov	r4, r0
 800ac2e:	edc5 5a01 	vstr	s11, [r5, #4]
 800ac32:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ac36:	f841 eb08 	str.w	lr, [r1], #8
 800ac3a:	ee34 5a24 	vadd.f32	s10, s8, s9
 800ac3e:	ee16 ea10 	vmov	lr, s12
 800ac42:	ed86 5a01 	vstr	s10, [r6, #4]
 800ac46:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800ac4a:	f844 eb08 	str.w	lr, [r4], #8
 800ac4e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800ac52:	edc0 6a01 	vstr	s13, [r0, #4]
 800ac56:	9405      	str	r4, [sp, #20]
 800ac58:	4604      	mov	r4, r0
 800ac5a:	ee17 0a90 	vmov	r0, s15
 800ac5e:	9106      	str	r1, [sp, #24]
 800ac60:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ac64:	f102 0110 	add.w	r1, r2, #16
 800ac68:	46bc      	mov	ip, r7
 800ac6a:	9100      	str	r1, [sp, #0]
 800ac6c:	f847 0b08 	str.w	r0, [r7], #8
 800ac70:	f102 0118 	add.w	r1, r2, #24
 800ac74:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800ac78:	9102      	str	r1, [sp, #8]
 800ac7a:	ed8c 7a01 	vstr	s14, [ip, #4]
 800ac7e:	9007      	str	r0, [sp, #28]
 800ac80:	f000 8134 	beq.w	800aeec <arm_cfft_radix8by4_f32+0x368>
 800ac84:	f102 0920 	add.w	r9, r2, #32
 800ac88:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800ac8c:	9a01      	ldr	r2, [sp, #4]
 800ac8e:	f8dd a000 	ldr.w	sl, [sp]
 800ac92:	3b0c      	subs	r3, #12
 800ac94:	4683      	mov	fp, r0
 800ac96:	4463      	add	r3, ip
 800ac98:	f105 0e10 	add.w	lr, r5, #16
 800ac9c:	f1a4 010c 	sub.w	r1, r4, #12
 800aca0:	f104 0510 	add.w	r5, r4, #16
 800aca4:	f1a6 0c0c 	sub.w	ip, r6, #12
 800aca8:	f1a2 040c 	sub.w	r4, r2, #12
 800acac:	f106 0010 	add.w	r0, r6, #16
 800acb0:	3210      	adds	r2, #16
 800acb2:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800acb6:	ed55 5a02 	vldr	s11, [r5, #-8]
 800acba:	ed50 7a02 	vldr	s15, [r0, #-8]
 800acbe:	ed52 1a02 	vldr	s3, [r2, #-8]
 800acc2:	ed55 6a01 	vldr	s13, [r5, #-4]
 800acc6:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800acca:	ed12 1a01 	vldr	s2, [r2, #-4]
 800acce:	ed10 8a01 	vldr	s16, [r0, #-4]
 800acd2:	ee35 4a25 	vadd.f32	s8, s10, s11
 800acd6:	ee30 6a26 	vadd.f32	s12, s0, s13
 800acda:	ee37 7a84 	vadd.f32	s14, s15, s8
 800acde:	ee30 0a66 	vsub.f32	s0, s0, s13
 800ace2:	ee37 7a21 	vadd.f32	s14, s14, s3
 800ace6:	ee75 5a65 	vsub.f32	s11, s10, s11
 800acea:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800acee:	ed10 7a01 	vldr	s14, [r0, #-4]
 800acf2:	ed52 6a01 	vldr	s13, [r2, #-4]
 800acf6:	ee36 7a07 	vadd.f32	s14, s12, s14
 800acfa:	ee78 aa25 	vadd.f32	s21, s16, s11
 800acfe:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ad02:	ee70 3a67 	vsub.f32	s7, s0, s15
 800ad06:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800ad0a:	ed94 7a02 	vldr	s14, [r4, #8]
 800ad0e:	ed9c 2a02 	vldr	s4, [ip, #8]
 800ad12:	ed91 ba02 	vldr	s22, [r1, #8]
 800ad16:	edd3 9a02 	vldr	s19, [r3, #8]
 800ad1a:	edd4 2a01 	vldr	s5, [r4, #4]
 800ad1e:	ed9c 9a01 	vldr	s18, [ip, #4]
 800ad22:	ed93 5a01 	vldr	s10, [r3, #4]
 800ad26:	edd1 0a01 	vldr	s1, [r1, #4]
 800ad2a:	ee72 6a07 	vadd.f32	s13, s4, s14
 800ad2e:	ee32 2a47 	vsub.f32	s4, s4, s14
 800ad32:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800ad36:	ee79 4a22 	vadd.f32	s9, s18, s5
 800ad3a:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800ad3e:	ee79 2a62 	vsub.f32	s5, s18, s5
 800ad42:	ed8c 7a02 	vstr	s14, [ip, #8]
 800ad46:	ed91 7a01 	vldr	s14, [r1, #4]
 800ad4a:	edd3 8a01 	vldr	s17, [r3, #4]
 800ad4e:	ee34 7a87 	vadd.f32	s14, s9, s14
 800ad52:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800ad56:	ee37 7a28 	vadd.f32	s14, s14, s17
 800ad5a:	ee32 9a60 	vsub.f32	s18, s4, s1
 800ad5e:	ed8c 7a01 	vstr	s14, [ip, #4]
 800ad62:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800ad66:	ed1a aa02 	vldr	s20, [sl, #-8]
 800ad6a:	ee73 8a22 	vadd.f32	s17, s6, s5
 800ad6e:	ee39 9a05 	vadd.f32	s18, s18, s10
 800ad72:	ee7a aac1 	vsub.f32	s21, s21, s2
 800ad76:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800ad7a:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800ad7e:	ee69 ba07 	vmul.f32	s23, s18, s14
 800ad82:	ee6a aa87 	vmul.f32	s21, s21, s14
 800ad86:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800ad8a:	ee63 ca87 	vmul.f32	s25, s7, s14
 800ad8e:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800ad92:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800ad96:	ee68 8a87 	vmul.f32	s17, s17, s14
 800ad9a:	ee73 3aea 	vsub.f32	s7, s7, s21
 800ad9e:	ee78 8a89 	vadd.f32	s17, s17, s18
 800ada2:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800ada6:	ee3b aaca 	vsub.f32	s20, s23, s20
 800adaa:	ee34 4a67 	vsub.f32	s8, s8, s15
 800adae:	ee76 6acb 	vsub.f32	s13, s13, s22
 800adb2:	ee36 6a48 	vsub.f32	s12, s12, s16
 800adb6:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800adba:	ed00 7a02 	vstr	s14, [r0, #-8]
 800adbe:	ed40 3a01 	vstr	s7, [r0, #-4]
 800adc2:	edc1 8a01 	vstr	s17, [r1, #4]
 800adc6:	ed81 aa02 	vstr	s20, [r1, #8]
 800adca:	ed59 3a04 	vldr	s7, [r9, #-16]
 800adce:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800add2:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800add6:	ed59 6a03 	vldr	s13, [r9, #-12]
 800adda:	ee34 4a61 	vsub.f32	s8, s8, s3
 800adde:	ee36 6a41 	vsub.f32	s12, s12, s2
 800ade2:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800ade6:	ee66 9a26 	vmul.f32	s19, s12, s13
 800adea:	ee24 9a23 	vmul.f32	s18, s8, s7
 800adee:	ee26 6a23 	vmul.f32	s12, s12, s7
 800adf2:	ee24 4a26 	vmul.f32	s8, s8, s13
 800adf6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800adfa:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800adfe:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800ae02:	ee36 6a44 	vsub.f32	s12, s12, s8
 800ae06:	ee37 7a64 	vsub.f32	s14, s14, s9
 800ae0a:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800ae0e:	ee79 3a29 	vadd.f32	s7, s18, s19
 800ae12:	ee75 6a60 	vsub.f32	s13, s10, s1
 800ae16:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800ae1a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ae1e:	ed45 3a02 	vstr	s7, [r5, #-8]
 800ae22:	ed05 6a01 	vstr	s12, [r5, #-4]
 800ae26:	ed84 7a01 	vstr	s14, [r4, #4]
 800ae2a:	ed84 4a02 	vstr	s8, [r4, #8]
 800ae2e:	ee35 6a81 	vadd.f32	s12, s11, s2
 800ae32:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800ae36:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800ae3a:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 800ae3e:	ee33 3a62 	vsub.f32	s6, s6, s5
 800ae42:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800ae46:	ee67 2a26 	vmul.f32	s5, s14, s13
 800ae4a:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800ae4e:	ee26 5a25 	vmul.f32	s10, s12, s11
 800ae52:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800ae56:	ee26 6a26 	vmul.f32	s12, s12, s13
 800ae5a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800ae5e:	ee63 6a26 	vmul.f32	s13, s6, s13
 800ae62:	ee23 3a25 	vmul.f32	s6, s6, s11
 800ae66:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ae6a:	ee75 5a24 	vadd.f32	s11, s10, s9
 800ae6e:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800ae72:	ee36 7a87 	vadd.f32	s14, s13, s14
 800ae76:	f1bb 0b01 	subs.w	fp, fp, #1
 800ae7a:	ed42 5a02 	vstr	s11, [r2, #-8]
 800ae7e:	ed42 7a01 	vstr	s15, [r2, #-4]
 800ae82:	f10e 0e08 	add.w	lr, lr, #8
 800ae86:	ed83 3a02 	vstr	s6, [r3, #8]
 800ae8a:	ed83 7a01 	vstr	s14, [r3, #4]
 800ae8e:	f1ac 0c08 	sub.w	ip, ip, #8
 800ae92:	f10a 0a08 	add.w	sl, sl, #8
 800ae96:	f100 0008 	add.w	r0, r0, #8
 800ae9a:	f1a1 0108 	sub.w	r1, r1, #8
 800ae9e:	f109 0910 	add.w	r9, r9, #16
 800aea2:	f105 0508 	add.w	r5, r5, #8
 800aea6:	f1a4 0408 	sub.w	r4, r4, #8
 800aeaa:	f108 0818 	add.w	r8, r8, #24
 800aeae:	f102 0208 	add.w	r2, r2, #8
 800aeb2:	f1a3 0308 	sub.w	r3, r3, #8
 800aeb6:	f47f aefc 	bne.w	800acb2 <arm_cfft_radix8by4_f32+0x12e>
 800aeba:	9907      	ldr	r1, [sp, #28]
 800aebc:	9800      	ldr	r0, [sp, #0]
 800aebe:	00cb      	lsls	r3, r1, #3
 800aec0:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800aec4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800aec8:	9100      	str	r1, [sp, #0]
 800aeca:	9904      	ldr	r1, [sp, #16]
 800aecc:	4419      	add	r1, r3
 800aece:	9104      	str	r1, [sp, #16]
 800aed0:	9903      	ldr	r1, [sp, #12]
 800aed2:	4419      	add	r1, r3
 800aed4:	9103      	str	r1, [sp, #12]
 800aed6:	9906      	ldr	r1, [sp, #24]
 800aed8:	4419      	add	r1, r3
 800aeda:	9106      	str	r1, [sp, #24]
 800aedc:	9905      	ldr	r1, [sp, #20]
 800aede:	441f      	add	r7, r3
 800aee0:	4419      	add	r1, r3
 800aee2:	9b02      	ldr	r3, [sp, #8]
 800aee4:	9105      	str	r1, [sp, #20]
 800aee6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aeea:	9302      	str	r3, [sp, #8]
 800aeec:	9904      	ldr	r1, [sp, #16]
 800aeee:	9805      	ldr	r0, [sp, #20]
 800aef0:	ed91 4a00 	vldr	s8, [r1]
 800aef4:	edd0 6a00 	vldr	s13, [r0]
 800aef8:	9b06      	ldr	r3, [sp, #24]
 800aefa:	ed97 3a00 	vldr	s6, [r7]
 800aefe:	edd3 7a00 	vldr	s15, [r3]
 800af02:	edd0 4a01 	vldr	s9, [r0, #4]
 800af06:	edd1 3a01 	vldr	s7, [r1, #4]
 800af0a:	ed97 2a01 	vldr	s4, [r7, #4]
 800af0e:	ed93 7a01 	vldr	s14, [r3, #4]
 800af12:	9a03      	ldr	r2, [sp, #12]
 800af14:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800af18:	ee34 6a26 	vadd.f32	s12, s8, s13
 800af1c:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800af20:	ee37 5a86 	vadd.f32	s10, s15, s12
 800af24:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800af28:	ee35 5a03 	vadd.f32	s10, s10, s6
 800af2c:	ee74 6a66 	vsub.f32	s13, s8, s13
 800af30:	ed81 5a00 	vstr	s10, [r1]
 800af34:	ed93 5a01 	vldr	s10, [r3, #4]
 800af38:	edd7 4a01 	vldr	s9, [r7, #4]
 800af3c:	ee35 5a85 	vadd.f32	s10, s11, s10
 800af40:	ee37 4a26 	vadd.f32	s8, s14, s13
 800af44:	ee35 5a24 	vadd.f32	s10, s10, s9
 800af48:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800af4c:	ed81 5a01 	vstr	s10, [r1, #4]
 800af50:	edd2 1a00 	vldr	s3, [r2]
 800af54:	edd2 2a01 	vldr	s5, [r2, #4]
 800af58:	ee34 5a83 	vadd.f32	s10, s9, s6
 800af5c:	ee34 4a42 	vsub.f32	s8, s8, s4
 800af60:	ee36 6a67 	vsub.f32	s12, s12, s15
 800af64:	ee64 4a21 	vmul.f32	s9, s8, s3
 800af68:	ee24 4a22 	vmul.f32	s8, s8, s5
 800af6c:	ee65 2a22 	vmul.f32	s5, s10, s5
 800af70:	ee25 5a21 	vmul.f32	s10, s10, s3
 800af74:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800af78:	ee35 5a44 	vsub.f32	s10, s10, s8
 800af7c:	edc3 2a00 	vstr	s5, [r3]
 800af80:	ed83 5a01 	vstr	s10, [r3, #4]
 800af84:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800af88:	9b00      	ldr	r3, [sp, #0]
 800af8a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800af8e:	ed93 4a01 	vldr	s8, [r3, #4]
 800af92:	ed93 5a00 	vldr	s10, [r3]
 800af96:	9b02      	ldr	r3, [sp, #8]
 800af98:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800af9c:	ee66 4a05 	vmul.f32	s9, s12, s10
 800afa0:	ee25 5a85 	vmul.f32	s10, s11, s10
 800afa4:	ee26 6a04 	vmul.f32	s12, s12, s8
 800afa8:	ee65 5a84 	vmul.f32	s11, s11, s8
 800afac:	ee35 6a46 	vsub.f32	s12, s10, s12
 800afb0:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800afb4:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800afb8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800afbc:	ed80 6a01 	vstr	s12, [r0, #4]
 800afc0:	edc0 5a00 	vstr	s11, [r0]
 800afc4:	edd3 5a01 	vldr	s11, [r3, #4]
 800afc8:	edd3 6a00 	vldr	s13, [r3]
 800afcc:	ee37 7a02 	vadd.f32	s14, s14, s4
 800afd0:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800afd4:	ee27 6a26 	vmul.f32	s12, s14, s13
 800afd8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800afdc:	ee27 7a25 	vmul.f32	s14, s14, s11
 800afe0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800afe4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800afe8:	ee76 7a27 	vadd.f32	s15, s12, s15
 800afec:	ed87 7a01 	vstr	s14, [r7, #4]
 800aff0:	edc7 7a00 	vstr	s15, [r7]
 800aff4:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800aff8:	4621      	mov	r1, r4
 800affa:	686a      	ldr	r2, [r5, #4]
 800affc:	2304      	movs	r3, #4
 800affe:	f000 fa1d 	bl	800b43c <arm_radix8_butterfly_f32>
 800b002:	4630      	mov	r0, r6
 800b004:	4621      	mov	r1, r4
 800b006:	686a      	ldr	r2, [r5, #4]
 800b008:	2304      	movs	r3, #4
 800b00a:	f000 fa17 	bl	800b43c <arm_radix8_butterfly_f32>
 800b00e:	9808      	ldr	r0, [sp, #32]
 800b010:	686a      	ldr	r2, [r5, #4]
 800b012:	4621      	mov	r1, r4
 800b014:	2304      	movs	r3, #4
 800b016:	f000 fa11 	bl	800b43c <arm_radix8_butterfly_f32>
 800b01a:	686a      	ldr	r2, [r5, #4]
 800b01c:	9801      	ldr	r0, [sp, #4]
 800b01e:	4621      	mov	r1, r4
 800b020:	2304      	movs	r3, #4
 800b022:	b00d      	add	sp, #52	@ 0x34
 800b024:	ecbd 8b0a 	vpop	{d8-d12}
 800b028:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b02c:	f000 ba06 	b.w	800b43c <arm_radix8_butterfly_f32>

0800b030 <arm_cfft_f32>:
 800b030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b034:	2a01      	cmp	r2, #1
 800b036:	4606      	mov	r6, r0
 800b038:	4617      	mov	r7, r2
 800b03a:	460c      	mov	r4, r1
 800b03c:	4698      	mov	r8, r3
 800b03e:	8805      	ldrh	r5, [r0, #0]
 800b040:	d056      	beq.n	800b0f0 <arm_cfft_f32+0xc0>
 800b042:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800b046:	d063      	beq.n	800b110 <arm_cfft_f32+0xe0>
 800b048:	d916      	bls.n	800b078 <arm_cfft_f32+0x48>
 800b04a:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800b04e:	d01a      	beq.n	800b086 <arm_cfft_f32+0x56>
 800b050:	d947      	bls.n	800b0e2 <arm_cfft_f32+0xb2>
 800b052:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800b056:	d05b      	beq.n	800b110 <arm_cfft_f32+0xe0>
 800b058:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800b05c:	d105      	bne.n	800b06a <arm_cfft_f32+0x3a>
 800b05e:	2301      	movs	r3, #1
 800b060:	6872      	ldr	r2, [r6, #4]
 800b062:	4629      	mov	r1, r5
 800b064:	4620      	mov	r0, r4
 800b066:	f000 f9e9 	bl	800b43c <arm_radix8_butterfly_f32>
 800b06a:	f1b8 0f00 	cmp.w	r8, #0
 800b06e:	d111      	bne.n	800b094 <arm_cfft_f32+0x64>
 800b070:	2f01      	cmp	r7, #1
 800b072:	d016      	beq.n	800b0a2 <arm_cfft_f32+0x72>
 800b074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b078:	2d20      	cmp	r5, #32
 800b07a:	d049      	beq.n	800b110 <arm_cfft_f32+0xe0>
 800b07c:	d935      	bls.n	800b0ea <arm_cfft_f32+0xba>
 800b07e:	2d40      	cmp	r5, #64	@ 0x40
 800b080:	d0ed      	beq.n	800b05e <arm_cfft_f32+0x2e>
 800b082:	2d80      	cmp	r5, #128	@ 0x80
 800b084:	d1f1      	bne.n	800b06a <arm_cfft_f32+0x3a>
 800b086:	4621      	mov	r1, r4
 800b088:	4630      	mov	r0, r6
 800b08a:	f7ff fcab 	bl	800a9e4 <arm_cfft_radix8by2_f32>
 800b08e:	f1b8 0f00 	cmp.w	r8, #0
 800b092:	d0ed      	beq.n	800b070 <arm_cfft_f32+0x40>
 800b094:	68b2      	ldr	r2, [r6, #8]
 800b096:	89b1      	ldrh	r1, [r6, #12]
 800b098:	4620      	mov	r0, r4
 800b09a:	f000 f841 	bl	800b120 <arm_bitreversal_32>
 800b09e:	2f01      	cmp	r7, #1
 800b0a0:	d1e8      	bne.n	800b074 <arm_cfft_f32+0x44>
 800b0a2:	ee07 5a90 	vmov	s15, r5
 800b0a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b0ae:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800b0b2:	2d00      	cmp	r5, #0
 800b0b4:	d0de      	beq.n	800b074 <arm_cfft_f32+0x44>
 800b0b6:	f104 0108 	add.w	r1, r4, #8
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	3301      	adds	r3, #1
 800b0be:	429d      	cmp	r5, r3
 800b0c0:	f101 0108 	add.w	r1, r1, #8
 800b0c4:	ed11 7a04 	vldr	s14, [r1, #-16]
 800b0c8:	ed51 7a03 	vldr	s15, [r1, #-12]
 800b0cc:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b0d0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b0d4:	ed01 7a04 	vstr	s14, [r1, #-16]
 800b0d8:	ed41 7a03 	vstr	s15, [r1, #-12]
 800b0dc:	d1ee      	bne.n	800b0bc <arm_cfft_f32+0x8c>
 800b0de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0e2:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800b0e6:	d0ba      	beq.n	800b05e <arm_cfft_f32+0x2e>
 800b0e8:	e7bf      	b.n	800b06a <arm_cfft_f32+0x3a>
 800b0ea:	2d10      	cmp	r5, #16
 800b0ec:	d0cb      	beq.n	800b086 <arm_cfft_f32+0x56>
 800b0ee:	e7bc      	b.n	800b06a <arm_cfft_f32+0x3a>
 800b0f0:	b19d      	cbz	r5, 800b11a <arm_cfft_f32+0xea>
 800b0f2:	f101 030c 	add.w	r3, r1, #12
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	ed53 7a02 	vldr	s15, [r3, #-8]
 800b0fc:	3201      	adds	r2, #1
 800b0fe:	eef1 7a67 	vneg.f32	s15, s15
 800b102:	4295      	cmp	r5, r2
 800b104:	ed43 7a02 	vstr	s15, [r3, #-8]
 800b108:	f103 0308 	add.w	r3, r3, #8
 800b10c:	d1f4      	bne.n	800b0f8 <arm_cfft_f32+0xc8>
 800b10e:	e798      	b.n	800b042 <arm_cfft_f32+0x12>
 800b110:	4621      	mov	r1, r4
 800b112:	4630      	mov	r0, r6
 800b114:	f7ff fd36 	bl	800ab84 <arm_cfft_radix8by4_f32>
 800b118:	e7a7      	b.n	800b06a <arm_cfft_f32+0x3a>
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d0aa      	beq.n	800b074 <arm_cfft_f32+0x44>
 800b11e:	e7b9      	b.n	800b094 <arm_cfft_f32+0x64>

0800b120 <arm_bitreversal_32>:
 800b120:	b1e9      	cbz	r1, 800b15e <arm_bitreversal_32+0x3e>
 800b122:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b124:	2500      	movs	r5, #0
 800b126:	f102 0e02 	add.w	lr, r2, #2
 800b12a:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800b12e:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800b132:	08a4      	lsrs	r4, r4, #2
 800b134:	089b      	lsrs	r3, r3, #2
 800b136:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800b13a:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800b13e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800b142:	00a6      	lsls	r6, r4, #2
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800b14a:	3304      	adds	r3, #4
 800b14c:	1d34      	adds	r4, r6, #4
 800b14e:	3502      	adds	r5, #2
 800b150:	58c6      	ldr	r6, [r0, r3]
 800b152:	5907      	ldr	r7, [r0, r4]
 800b154:	50c7      	str	r7, [r0, r3]
 800b156:	428d      	cmp	r5, r1
 800b158:	5106      	str	r6, [r0, r4]
 800b15a:	d3e6      	bcc.n	800b12a <arm_bitreversal_32+0xa>
 800b15c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b15e:	4770      	bx	lr

0800b160 <arm_cmplx_mag_f32>:
 800b160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b164:	ed2d 8b02 	vpush	{d8}
 800b168:	0897      	lsrs	r7, r2, #2
 800b16a:	b084      	sub	sp, #16
 800b16c:	d077      	beq.n	800b25e <arm_cmplx_mag_f32+0xfe>
 800b16e:	f04f 0800 	mov.w	r8, #0
 800b172:	f100 0420 	add.w	r4, r0, #32
 800b176:	f101 0510 	add.w	r5, r1, #16
 800b17a:	463e      	mov	r6, r7
 800b17c:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 800b180:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 800b184:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b188:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b18c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b190:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b198:	f2c0 80c5 	blt.w	800b326 <arm_cmplx_mag_f32+0x1c6>
 800b19c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b1a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1a4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b1a8:	f100 80cb 	bmi.w	800b342 <arm_cmplx_mag_f32+0x1e2>
 800b1ac:	ed05 8a04 	vstr	s16, [r5, #-16]
 800b1b0:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 800b1b4:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800b1b8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b1bc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b1c0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b1c4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b1c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1cc:	f2c0 80a8 	blt.w	800b320 <arm_cmplx_mag_f32+0x1c0>
 800b1d0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1d8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b1dc:	f100 80a8 	bmi.w	800b330 <arm_cmplx_mag_f32+0x1d0>
 800b1e0:	ed05 8a03 	vstr	s16, [r5, #-12]
 800b1e4:	ed14 0a04 	vldr	s0, [r4, #-16]
 800b1e8:	ed54 7a03 	vldr	s15, [r4, #-12]
 800b1ec:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b1f0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b1f4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b1f8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b200:	f2c0 808b 	blt.w	800b31a <arm_cmplx_mag_f32+0x1ba>
 800b204:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b20c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b210:	f100 80a9 	bmi.w	800b366 <arm_cmplx_mag_f32+0x206>
 800b214:	ed05 8a02 	vstr	s16, [r5, #-8]
 800b218:	ed14 0a02 	vldr	s0, [r4, #-8]
 800b21c:	ed54 7a01 	vldr	s15, [r4, #-4]
 800b220:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b224:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b228:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b22c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b234:	db6e      	blt.n	800b314 <arm_cmplx_mag_f32+0x1b4>
 800b236:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b23a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b23e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b242:	f100 8087 	bmi.w	800b354 <arm_cmplx_mag_f32+0x1f4>
 800b246:	ed05 8a01 	vstr	s16, [r5, #-4]
 800b24a:	3e01      	subs	r6, #1
 800b24c:	f104 0420 	add.w	r4, r4, #32
 800b250:	f105 0510 	add.w	r5, r5, #16
 800b254:	d192      	bne.n	800b17c <arm_cmplx_mag_f32+0x1c>
 800b256:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800b25a:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800b25e:	f012 0203 	ands.w	r2, r2, #3
 800b262:	d052      	beq.n	800b30a <arm_cmplx_mag_f32+0x1aa>
 800b264:	ed90 0a00 	vldr	s0, [r0]
 800b268:	edd0 7a01 	vldr	s15, [r0, #4]
 800b26c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b270:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b274:	2300      	movs	r3, #0
 800b276:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b27a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b27e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b282:	bfb8      	it	lt
 800b284:	600b      	strlt	r3, [r1, #0]
 800b286:	db08      	blt.n	800b29a <arm_cmplx_mag_f32+0x13a>
 800b288:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b28c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b290:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b294:	d479      	bmi.n	800b38a <arm_cmplx_mag_f32+0x22a>
 800b296:	ed81 8a00 	vstr	s16, [r1]
 800b29a:	3a01      	subs	r2, #1
 800b29c:	d035      	beq.n	800b30a <arm_cmplx_mag_f32+0x1aa>
 800b29e:	ed90 0a02 	vldr	s0, [r0, #8]
 800b2a2:	edd0 7a03 	vldr	s15, [r0, #12]
 800b2a6:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b2aa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b2b4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b2b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2bc:	bfb8      	it	lt
 800b2be:	604b      	strlt	r3, [r1, #4]
 800b2c0:	db08      	blt.n	800b2d4 <arm_cmplx_mag_f32+0x174>
 800b2c2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b2c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2ca:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b2ce:	d453      	bmi.n	800b378 <arm_cmplx_mag_f32+0x218>
 800b2d0:	ed81 8a01 	vstr	s16, [r1, #4]
 800b2d4:	2a01      	cmp	r2, #1
 800b2d6:	d018      	beq.n	800b30a <arm_cmplx_mag_f32+0x1aa>
 800b2d8:	ed90 0a04 	vldr	s0, [r0, #16]
 800b2dc:	edd0 7a05 	vldr	s15, [r0, #20]
 800b2e0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b2e4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b2ee:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2f6:	db19      	blt.n	800b32c <arm_cmplx_mag_f32+0x1cc>
 800b2f8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800b2fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b300:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800b304:	d44a      	bmi.n	800b39c <arm_cmplx_mag_f32+0x23c>
 800b306:	ed81 8a02 	vstr	s16, [r1, #8]
 800b30a:	b004      	add	sp, #16
 800b30c:	ecbd 8b02 	vpop	{d8}
 800b310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b314:	f845 8c04 	str.w	r8, [r5, #-4]
 800b318:	e797      	b.n	800b24a <arm_cmplx_mag_f32+0xea>
 800b31a:	f845 8c08 	str.w	r8, [r5, #-8]
 800b31e:	e77b      	b.n	800b218 <arm_cmplx_mag_f32+0xb8>
 800b320:	f845 8c0c 	str.w	r8, [r5, #-12]
 800b324:	e75e      	b.n	800b1e4 <arm_cmplx_mag_f32+0x84>
 800b326:	f845 8c10 	str.w	r8, [r5, #-16]
 800b32a:	e741      	b.n	800b1b0 <arm_cmplx_mag_f32+0x50>
 800b32c:	608b      	str	r3, [r1, #8]
 800b32e:	e7ec      	b.n	800b30a <arm_cmplx_mag_f32+0x1aa>
 800b330:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b334:	9001      	str	r0, [sp, #4]
 800b336:	f000 fbc3 	bl	800bac0 <sqrtf>
 800b33a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b33e:	9801      	ldr	r0, [sp, #4]
 800b340:	e74e      	b.n	800b1e0 <arm_cmplx_mag_f32+0x80>
 800b342:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b346:	9001      	str	r0, [sp, #4]
 800b348:	f000 fbba 	bl	800bac0 <sqrtf>
 800b34c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b350:	9801      	ldr	r0, [sp, #4]
 800b352:	e72b      	b.n	800b1ac <arm_cmplx_mag_f32+0x4c>
 800b354:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b358:	9001      	str	r0, [sp, #4]
 800b35a:	f000 fbb1 	bl	800bac0 <sqrtf>
 800b35e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b362:	9801      	ldr	r0, [sp, #4]
 800b364:	e76f      	b.n	800b246 <arm_cmplx_mag_f32+0xe6>
 800b366:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800b36a:	9001      	str	r0, [sp, #4]
 800b36c:	f000 fba8 	bl	800bac0 <sqrtf>
 800b370:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800b374:	9801      	ldr	r0, [sp, #4]
 800b376:	e74d      	b.n	800b214 <arm_cmplx_mag_f32+0xb4>
 800b378:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b37c:	9201      	str	r2, [sp, #4]
 800b37e:	f000 fb9f 	bl	800bac0 <sqrtf>
 800b382:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800b386:	9903      	ldr	r1, [sp, #12]
 800b388:	e7a2      	b.n	800b2d0 <arm_cmplx_mag_f32+0x170>
 800b38a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b38e:	9201      	str	r2, [sp, #4]
 800b390:	f000 fb96 	bl	800bac0 <sqrtf>
 800b394:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800b398:	9903      	ldr	r1, [sp, #12]
 800b39a:	e77c      	b.n	800b296 <arm_cmplx_mag_f32+0x136>
 800b39c:	9101      	str	r1, [sp, #4]
 800b39e:	f000 fb8f 	bl	800bac0 <sqrtf>
 800b3a2:	9901      	ldr	r1, [sp, #4]
 800b3a4:	e7af      	b.n	800b306 <arm_cmplx_mag_f32+0x1a6>
 800b3a6:	bf00      	nop

0800b3a8 <arm_cos_f32>:
 800b3a8:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800b430 <arm_cos_f32+0x88>
 800b3ac:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b3b0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800b3b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b3b8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b3bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3c0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b3c4:	d504      	bpl.n	800b3d0 <arm_cos_f32+0x28>
 800b3c6:	ee17 3a90 	vmov	r3, s15
 800b3ca:	3b01      	subs	r3, #1
 800b3cc:	ee07 3a90 	vmov	s15, r3
 800b3d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b3d4:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800b434 <arm_cos_f32+0x8c>
 800b3d8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b3dc:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b3e0:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800b3e4:	ee17 3a90 	vmov	r3, s15
 800b3e8:	b29b      	uxth	r3, r3
 800b3ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b3ee:	d21a      	bcs.n	800b426 <arm_cos_f32+0x7e>
 800b3f0:	ee07 3a90 	vmov	s15, r3
 800b3f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3f8:	1c59      	adds	r1, r3, #1
 800b3fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b3fe:	4a0e      	ldr	r2, [pc, #56]	@ (800b438 <arm_cos_f32+0x90>)
 800b400:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b404:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b408:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b40c:	ed93 7a00 	vldr	s14, [r3]
 800b410:	edd2 6a00 	vldr	s13, [r2]
 800b414:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800b418:	ee20 0a26 	vmul.f32	s0, s0, s13
 800b41c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b420:	ee37 0a80 	vadd.f32	s0, s15, s0
 800b424:	4770      	bx	lr
 800b426:	ee30 0a47 	vsub.f32	s0, s0, s14
 800b42a:	2101      	movs	r1, #1
 800b42c:	2300      	movs	r3, #0
 800b42e:	e7e6      	b.n	800b3fe <arm_cos_f32+0x56>
 800b430:	3e22f983 	.word	0x3e22f983
 800b434:	44000000 	.word	0x44000000
 800b438:	0800c230 	.word	0x0800c230

0800b43c <arm_radix8_butterfly_f32>:
 800b43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b440:	ed2d 8b10 	vpush	{d8-d15}
 800b444:	b095      	sub	sp, #84	@ 0x54
 800b446:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 800b44a:	4603      	mov	r3, r0
 800b44c:	3304      	adds	r3, #4
 800b44e:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800b734 <arm_radix8_butterfly_f32+0x2f8>
 800b452:	9012      	str	r0, [sp, #72]	@ 0x48
 800b454:	468b      	mov	fp, r1
 800b456:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b458:	4689      	mov	r9, r1
 800b45a:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800b45e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b460:	960f      	str	r6, [sp, #60]	@ 0x3c
 800b462:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800b466:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800b46a:	eb03 0508 	add.w	r5, r3, r8
 800b46e:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800b472:	eb05 040e 	add.w	r4, r5, lr
 800b476:	0137      	lsls	r7, r6, #4
 800b478:	eba6 030a 	sub.w	r3, r6, sl
 800b47c:	eb04 000e 	add.w	r0, r4, lr
 800b480:	44b2      	add	sl, r6
 800b482:	1d3a      	adds	r2, r7, #4
 800b484:	9702      	str	r7, [sp, #8]
 800b486:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800b48a:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800b48e:	ebae 0c06 	sub.w	ip, lr, r6
 800b492:	9703      	str	r7, [sp, #12]
 800b494:	eb03 0708 	add.w	r7, r3, r8
 800b498:	9701      	str	r7, [sp, #4]
 800b49a:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800b49e:	9706      	str	r7, [sp, #24]
 800b4a0:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800b4a2:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800b4a6:	f10e 0104 	add.w	r1, lr, #4
 800b4aa:	4439      	add	r1, r7
 800b4ac:	443a      	add	r2, r7
 800b4ae:	0137      	lsls	r7, r6, #4
 800b4b0:	00f6      	lsls	r6, r6, #3
 800b4b2:	9704      	str	r7, [sp, #16]
 800b4b4:	9605      	str	r6, [sp, #20]
 800b4b6:	9f01      	ldr	r7, [sp, #4]
 800b4b8:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b4ba:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800b4be:	f04f 0c00 	mov.w	ip, #0
 800b4c2:	edd4 6a00 	vldr	s13, [r4]
 800b4c6:	edd7 1a00 	vldr	s3, [r7]
 800b4ca:	ed16 aa01 	vldr	s20, [r6, #-4]
 800b4ce:	edd5 5a00 	vldr	s11, [r5]
 800b4d2:	ed52 9a01 	vldr	s19, [r2, #-4]
 800b4d6:	ed90 6a00 	vldr	s12, [r0]
 800b4da:	ed51 7a01 	vldr	s15, [r1, #-4]
 800b4de:	ed93 3a00 	vldr	s6, [r3]
 800b4e2:	ee39 0a86 	vadd.f32	s0, s19, s12
 800b4e6:	ee33 2a21 	vadd.f32	s4, s6, s3
 800b4ea:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800b4ee:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800b4f2:	ee35 7a02 	vadd.f32	s14, s10, s4
 800b4f6:	ee34 4a80 	vadd.f32	s8, s9, s0
 800b4fa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b4fe:	ee74 6a07 	vadd.f32	s13, s8, s14
 800b502:	ee34 4a47 	vsub.f32	s8, s8, s14
 800b506:	ed46 6a01 	vstr	s13, [r6, #-4]
 800b50a:	ed85 4a00 	vstr	s8, [r5]
 800b50e:	edd1 6a00 	vldr	s13, [r1]
 800b512:	ed94 9a01 	vldr	s18, [r4, #4]
 800b516:	edd3 2a01 	vldr	s5, [r3, #4]
 800b51a:	edd7 8a01 	vldr	s17, [r7, #4]
 800b51e:	edd6 0a00 	vldr	s1, [r6]
 800b522:	edd5 3a01 	vldr	s7, [r5, #4]
 800b526:	ed90 8a01 	vldr	s16, [r0, #4]
 800b52a:	ed92 7a00 	vldr	s14, [r2]
 800b52e:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b532:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800b536:	ee72 aae8 	vsub.f32	s21, s5, s17
 800b53a:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800b53e:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800b542:	ee77 7a83 	vadd.f32	s15, s15, s6
 800b546:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800b54a:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800b54e:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800b552:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800b556:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800b55a:	ee77 0a08 	vadd.f32	s1, s14, s16
 800b55e:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800b562:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b566:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800b56a:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800b56e:	ee76 6a89 	vadd.f32	s13, s13, s18
 800b572:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800b576:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b57a:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800b57e:	ee35 5a42 	vsub.f32	s10, s10, s4
 800b582:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800b586:	ee33 2a20 	vadd.f32	s4, s6, s1
 800b58a:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800b58e:	ee33 3a60 	vsub.f32	s6, s6, s1
 800b592:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800b596:	ee77 0a01 	vadd.f32	s1, s14, s2
 800b59a:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800b59e:	ee37 7a41 	vsub.f32	s14, s14, s2
 800b5a2:	ee73 1a84 	vadd.f32	s3, s7, s8
 800b5a6:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800b5aa:	ee76 3a27 	vadd.f32	s7, s12, s15
 800b5ae:	ee76 7a67 	vsub.f32	s15, s12, s15
 800b5b2:	ee32 8a00 	vadd.f32	s16, s4, s0
 800b5b6:	ee33 1a45 	vsub.f32	s2, s6, s10
 800b5ba:	ee32 2a40 	vsub.f32	s4, s4, s0
 800b5be:	ee35 5a03 	vadd.f32	s10, s10, s6
 800b5c2:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800b5c6:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800b5ca:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800b5ce:	ee34 6a67 	vsub.f32	s12, s8, s15
 800b5d2:	ee75 4a87 	vadd.f32	s9, s11, s14
 800b5d6:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800b5da:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800b5de:	ee77 7a84 	vadd.f32	s15, s15, s8
 800b5e2:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800b5e6:	44dc      	add	ip, fp
 800b5e8:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800b5ec:	45e1      	cmp	r9, ip
 800b5ee:	ed86 8a00 	vstr	s16, [r6]
 800b5f2:	ed85 2a01 	vstr	s4, [r5, #4]
 800b5f6:	4456      	add	r6, sl
 800b5f8:	ed02 0a01 	vstr	s0, [r2, #-4]
 800b5fc:	4455      	add	r5, sl
 800b5fe:	edc0 6a00 	vstr	s13, [r0]
 800b602:	ed82 1a00 	vstr	s2, [r2]
 800b606:	ed80 5a01 	vstr	s10, [r0, #4]
 800b60a:	4452      	add	r2, sl
 800b60c:	ed01 3a01 	vstr	s6, [r1, #-4]
 800b610:	4450      	add	r0, sl
 800b612:	edc7 2a00 	vstr	s5, [r7]
 800b616:	edc4 4a00 	vstr	s9, [r4]
 800b61a:	ed83 7a00 	vstr	s14, [r3]
 800b61e:	edc1 5a00 	vstr	s11, [r1]
 800b622:	edc7 3a01 	vstr	s7, [r7, #4]
 800b626:	4451      	add	r1, sl
 800b628:	ed84 6a01 	vstr	s12, [r4, #4]
 800b62c:	4457      	add	r7, sl
 800b62e:	edc3 7a01 	vstr	s15, [r3, #4]
 800b632:	4454      	add	r4, sl
 800b634:	4453      	add	r3, sl
 800b636:	f63f af44 	bhi.w	800b4c2 <arm_radix8_butterfly_f32+0x86>
 800b63a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b63c:	2b07      	cmp	r3, #7
 800b63e:	f240 81b7 	bls.w	800b9b0 <arm_radix8_butterfly_f32+0x574>
 800b642:	9b06      	ldr	r3, [sp, #24]
 800b644:	9903      	ldr	r1, [sp, #12]
 800b646:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b648:	9e05      	ldr	r6, [sp, #20]
 800b64a:	9a04      	ldr	r2, [sp, #16]
 800b64c:	f103 0c08 	add.w	ip, r3, #8
 800b650:	9b02      	ldr	r3, [sp, #8]
 800b652:	3108      	adds	r1, #8
 800b654:	f108 0808 	add.w	r8, r8, #8
 800b658:	1841      	adds	r1, r0, r1
 800b65a:	3608      	adds	r6, #8
 800b65c:	330c      	adds	r3, #12
 800b65e:	4604      	mov	r4, r0
 800b660:	4444      	add	r4, r8
 800b662:	18c3      	adds	r3, r0, r3
 800b664:	9109      	str	r1, [sp, #36]	@ 0x24
 800b666:	1981      	adds	r1, r0, r6
 800b668:	f10e 0e08 	add.w	lr, lr, #8
 800b66c:	3208      	adds	r2, #8
 800b66e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b670:	9107      	str	r1, [sp, #28]
 800b672:	4604      	mov	r4, r0
 800b674:	4601      	mov	r1, r0
 800b676:	9304      	str	r3, [sp, #16]
 800b678:	f100 030c 	add.w	r3, r0, #12
 800b67c:	4474      	add	r4, lr
 800b67e:	f04f 0801 	mov.w	r8, #1
 800b682:	1882      	adds	r2, r0, r2
 800b684:	4461      	add	r1, ip
 800b686:	9305      	str	r3, [sp, #20]
 800b688:	464b      	mov	r3, r9
 800b68a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b68c:	46c1      	mov	r9, r8
 800b68e:	9208      	str	r2, [sp, #32]
 800b690:	46d8      	mov	r8, fp
 800b692:	9106      	str	r1, [sp, #24]
 800b694:	f04f 0e00 	mov.w	lr, #0
 800b698:	469b      	mov	fp, r3
 800b69a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b69c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b69e:	449e      	add	lr, r3
 800b6a0:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800b6a4:	441a      	add	r2, r3
 800b6a6:	920e      	str	r2, [sp, #56]	@ 0x38
 800b6a8:	441a      	add	r2, r3
 800b6aa:	18d4      	adds	r4, r2, r3
 800b6ac:	18e5      	adds	r5, r4, r3
 800b6ae:	18ee      	adds	r6, r5, r3
 800b6b0:	18f7      	adds	r7, r6, r3
 800b6b2:	eb07 0c03 	add.w	ip, r7, r3
 800b6b6:	920d      	str	r2, [sp, #52]	@ 0x34
 800b6b8:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800b6bc:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800b6c0:	910c      	str	r1, [sp, #48]	@ 0x30
 800b6c2:	4419      	add	r1, r3
 800b6c4:	9103      	str	r1, [sp, #12]
 800b6c6:	4419      	add	r1, r3
 800b6c8:	18ca      	adds	r2, r1, r3
 800b6ca:	9202      	str	r2, [sp, #8]
 800b6cc:	441a      	add	r2, r3
 800b6ce:	18d0      	adds	r0, r2, r3
 800b6d0:	ed92 ea01 	vldr	s28, [r2, #4]
 800b6d4:	9a02      	ldr	r2, [sp, #8]
 800b6d6:	edd4 7a00 	vldr	s15, [r4]
 800b6da:	edd2 da01 	vldr	s27, [r2, #4]
 800b6de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b6e0:	ed91 da01 	vldr	s26, [r1, #4]
 800b6e4:	ed92 ca01 	vldr	s24, [r2, #4]
 800b6e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b6ea:	9903      	ldr	r1, [sp, #12]
 800b6ec:	edcd 7a03 	vstr	s15, [sp, #12]
 800b6f0:	edd2 7a00 	vldr	s15, [r2]
 800b6f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6f6:	edcd 7a02 	vstr	s15, [sp, #8]
 800b6fa:	edd2 7a00 	vldr	s15, [r2]
 800b6fe:	edd0 ea01 	vldr	s29, [r0, #4]
 800b702:	edd1 ca01 	vldr	s25, [r1, #4]
 800b706:	eddc ba00 	vldr	s23, [ip]
 800b70a:	edd7 aa00 	vldr	s21, [r7]
 800b70e:	ed96 aa00 	vldr	s20, [r6]
 800b712:	edd5 9a00 	vldr	s19, [r5]
 800b716:	edcd 7a01 	vstr	s15, [sp, #4]
 800b71a:	4403      	add	r3, r0
 800b71c:	ed93 fa01 	vldr	s30, [r3, #4]
 800b720:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800b724:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800b728:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b72c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800b730:	46cc      	mov	ip, r9
 800b732:	e001      	b.n	800b738 <arm_radix8_butterfly_f32+0x2fc>
 800b734:	3f3504f3 	.word	0x3f3504f3
 800b738:	ed91 6a00 	vldr	s12, [r1]
 800b73c:	ed93 5a00 	vldr	s10, [r3]
 800b740:	edd0 fa00 	vldr	s31, [r0]
 800b744:	edd4 7a00 	vldr	s15, [r4]
 800b748:	ed95 7a00 	vldr	s14, [r5]
 800b74c:	ed56 3a01 	vldr	s7, [r6, #-4]
 800b750:	ed17 3a01 	vldr	s6, [r7, #-4]
 800b754:	ed92 2a00 	vldr	s4, [r2]
 800b758:	ed96 0a00 	vldr	s0, [r6]
 800b75c:	ee33 8a85 	vadd.f32	s16, s7, s10
 800b760:	ee32 1a06 	vadd.f32	s2, s4, s12
 800b764:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800b768:	ee77 4a87 	vadd.f32	s9, s15, s14
 800b76c:	ee78 1a04 	vadd.f32	s3, s16, s8
 800b770:	ee71 6a24 	vadd.f32	s13, s2, s9
 800b774:	ee32 2a46 	vsub.f32	s4, s4, s12
 800b778:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800b77c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b780:	ed06 6a01 	vstr	s12, [r6, #-4]
 800b784:	edd4 8a01 	vldr	s17, [r4, #4]
 800b788:	ed92 9a01 	vldr	s18, [r2, #4]
 800b78c:	edd7 0a00 	vldr	s1, [r7]
 800b790:	edd1 2a01 	vldr	s5, [r1, #4]
 800b794:	ed95 7a01 	vldr	s14, [r5, #4]
 800b798:	ed93 6a01 	vldr	s12, [r3, #4]
 800b79c:	edd0 5a01 	vldr	s11, [r0, #4]
 800b7a0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800b7a4:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800b7a8:	ee39 5a62 	vsub.f32	s10, s18, s5
 800b7ac:	ee78 fac7 	vsub.f32	s31, s17, s14
 800b7b0:	ee38 4a44 	vsub.f32	s8, s16, s8
 800b7b4:	ee38 7a87 	vadd.f32	s14, s17, s14
 800b7b8:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800b7bc:	ee79 2a22 	vadd.f32	s5, s18, s5
 800b7c0:	ee32 9a27 	vadd.f32	s18, s4, s15
 800b7c4:	ee72 7a67 	vsub.f32	s15, s4, s15
 800b7c8:	ee30 2a06 	vadd.f32	s4, s0, s12
 800b7cc:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800b7d0:	ee71 4a64 	vsub.f32	s9, s2, s9
 800b7d4:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800b7d8:	ee32 1a08 	vadd.f32	s2, s4, s16
 800b7dc:	ee72 fa87 	vadd.f32	s31, s5, s14
 800b7e0:	ee32 2a48 	vsub.f32	s4, s4, s16
 800b7e4:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800b7e8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800b7ec:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800b7f0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800b7f4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800b7f8:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800b7fc:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800b800:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800b804:	ee30 6a46 	vsub.f32	s12, s0, s12
 800b808:	ee74 0a22 	vadd.f32	s1, s8, s5
 800b80c:	ee36 0a28 	vadd.f32	s0, s12, s17
 800b810:	ee74 2a62 	vsub.f32	s5, s8, s5
 800b814:	ee36 6a68 	vsub.f32	s12, s12, s17
 800b818:	ee32 4a64 	vsub.f32	s8, s4, s9
 800b81c:	ee73 8a09 	vadd.f32	s17, s6, s18
 800b820:	ee74 4a82 	vadd.f32	s9, s9, s4
 800b824:	ee33 9a49 	vsub.f32	s18, s6, s18
 800b828:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800b82c:	ee35 3a85 	vadd.f32	s6, s11, s10
 800b830:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800b834:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800b838:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800b83c:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800b840:	ee30 7a68 	vsub.f32	s14, s0, s17
 800b844:	ee35 8a03 	vadd.f32	s16, s10, s6
 800b848:	ee38 0a80 	vadd.f32	s0, s17, s0
 800b84c:	ee73 3a82 	vadd.f32	s7, s7, s4
 800b850:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800b854:	ed9d 2a01 	vldr	s4, [sp, #4]
 800b858:	eddd 1a02 	vldr	s3, [sp, #8]
 800b85c:	ee35 5a43 	vsub.f32	s10, s10, s6
 800b860:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800b864:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800b868:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800b86c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800b870:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800b874:	ee76 5a49 	vsub.f32	s11, s12, s18
 800b878:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800b87c:	ee39 6a06 	vadd.f32	s12, s18, s12
 800b880:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800b884:	ee21 4a84 	vmul.f32	s8, s3, s8
 800b888:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800b88c:	ee22 7a07 	vmul.f32	s14, s4, s14
 800b890:	ee22 2a08 	vmul.f32	s4, s4, s16
 800b894:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800b898:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800b89c:	ee31 1a09 	vadd.f32	s2, s2, s18
 800b8a0:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800b8a4:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800b8a8:	ee74 0a60 	vsub.f32	s1, s8, s1
 800b8ac:	ee37 7a48 	vsub.f32	s14, s14, s16
 800b8b0:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800b8b4:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800b8b8:	ee72 1a21 	vadd.f32	s3, s4, s3
 800b8bc:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800b8c0:	ee38 2a89 	vadd.f32	s4, s17, s18
 800b8c4:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800b8c8:	ee38 8a04 	vadd.f32	s16, s16, s8
 800b8cc:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800b8d0:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800b8d4:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800b8d8:	eddd 5a03 	vldr	s11, [sp, #12]
 800b8dc:	edc6 fa00 	vstr	s31, [r6]
 800b8e0:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800b8e4:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800b8e8:	ee30 0a45 	vsub.f32	s0, s0, s10
 800b8ec:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800b8f0:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800b8f4:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800b8f8:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800b8fc:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800b900:	ee25 6a86 	vmul.f32	s12, s11, s12
 800b904:	ee74 4a89 	vadd.f32	s9, s9, s18
 800b908:	ee34 3a43 	vsub.f32	s6, s8, s6
 800b90c:	ee78 8a85 	vadd.f32	s17, s17, s10
 800b910:	ee36 6a67 	vsub.f32	s12, s12, s15
 800b914:	44c4      	add	ip, r8
 800b916:	45e3      	cmp	fp, ip
 800b918:	edc3 3a00 	vstr	s7, [r3]
 800b91c:	edc3 6a01 	vstr	s13, [r3, #4]
 800b920:	4456      	add	r6, sl
 800b922:	ed07 1a01 	vstr	s2, [r7, #-4]
 800b926:	edc7 0a00 	vstr	s1, [r7]
 800b92a:	4453      	add	r3, sl
 800b92c:	ed80 2a00 	vstr	s4, [r0]
 800b930:	edc0 2a01 	vstr	s5, [r0, #4]
 800b934:	4457      	add	r7, sl
 800b936:	edc2 1a00 	vstr	s3, [r2]
 800b93a:	ed82 7a01 	vstr	s14, [r2, #4]
 800b93e:	4450      	add	r0, sl
 800b940:	ed85 8a00 	vstr	s16, [r5]
 800b944:	ed85 0a01 	vstr	s0, [r5, #4]
 800b948:	4452      	add	r2, sl
 800b94a:	edc1 4a00 	vstr	s9, [r1]
 800b94e:	4455      	add	r5, sl
 800b950:	ed81 3a01 	vstr	s6, [r1, #4]
 800b954:	edc4 8a00 	vstr	s17, [r4]
 800b958:	ed84 6a01 	vstr	s12, [r4, #4]
 800b95c:	4451      	add	r1, sl
 800b95e:	4454      	add	r4, sl
 800b960:	f63f aeea 	bhi.w	800b738 <arm_radix8_butterfly_f32+0x2fc>
 800b964:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b966:	3308      	adds	r3, #8
 800b968:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b96a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b96c:	3308      	adds	r3, #8
 800b96e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b970:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b972:	3308      	adds	r3, #8
 800b974:	9309      	str	r3, [sp, #36]	@ 0x24
 800b976:	9b08      	ldr	r3, [sp, #32]
 800b978:	3308      	adds	r3, #8
 800b97a:	9308      	str	r3, [sp, #32]
 800b97c:	9b07      	ldr	r3, [sp, #28]
 800b97e:	3308      	adds	r3, #8
 800b980:	9307      	str	r3, [sp, #28]
 800b982:	9b06      	ldr	r3, [sp, #24]
 800b984:	3308      	adds	r3, #8
 800b986:	9306      	str	r3, [sp, #24]
 800b988:	9b05      	ldr	r3, [sp, #20]
 800b98a:	3308      	adds	r3, #8
 800b98c:	9305      	str	r3, [sp, #20]
 800b98e:	9b04      	ldr	r3, [sp, #16]
 800b990:	3308      	adds	r3, #8
 800b992:	9304      	str	r3, [sp, #16]
 800b994:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b996:	f109 0901 	add.w	r9, r9, #1
 800b99a:	454b      	cmp	r3, r9
 800b99c:	f47f ae7d 	bne.w	800b69a <arm_radix8_butterfly_f32+0x25e>
 800b9a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b9a2:	00db      	lsls	r3, r3, #3
 800b9a4:	b29b      	uxth	r3, r3
 800b9a6:	46d9      	mov	r9, fp
 800b9a8:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9aa:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800b9ae:	e554      	b.n	800b45a <arm_radix8_butterfly_f32+0x1e>
 800b9b0:	b015      	add	sp, #84	@ 0x54
 800b9b2:	ecbd 8b10 	vpop	{d8-d15}
 800b9b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ba:	bf00      	nop

0800b9bc <_ZdlPvj>:
 800b9bc:	f000 b875 	b.w	800baaa <_ZdlPv>

0800b9c0 <_Znwj>:
 800b9c0:	2801      	cmp	r0, #1
 800b9c2:	bf38      	it	cc
 800b9c4:	2001      	movcc	r0, #1
 800b9c6:	b510      	push	{r4, lr}
 800b9c8:	4604      	mov	r4, r0
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f000 f8a0 	bl	800bb10 <malloc>
 800b9d0:	b100      	cbz	r0, 800b9d4 <_Znwj+0x14>
 800b9d2:	bd10      	pop	{r4, pc}
 800b9d4:	f000 f86c 	bl	800bab0 <_ZSt15get_new_handlerv>
 800b9d8:	b908      	cbnz	r0, 800b9de <_Znwj+0x1e>
 800b9da:	f000 f892 	bl	800bb02 <abort>
 800b9de:	4780      	blx	r0
 800b9e0:	e7f3      	b.n	800b9ca <_Znwj+0xa>

0800b9e2 <_ZNSaIcEC1Ev>:
 800b9e2:	4770      	bx	lr

0800b9e4 <_ZNSaIcED1Ev>:
 800b9e4:	4770      	bx	lr

0800b9e6 <_ZSt17__throw_bad_allocv>:
 800b9e6:	b508      	push	{r3, lr}
 800b9e8:	f000 f88b 	bl	800bb02 <abort>

0800b9ec <_ZSt20__throw_length_errorPKc>:
 800b9ec:	b508      	push	{r3, lr}
 800b9ee:	f000 f888 	bl	800bb02 <abort>

0800b9f2 <_ZNSt11char_traitsIcE7compareEPKcS2_j>:
 800b9f2:	b10a      	cbz	r2, 800b9f8 <_ZNSt11char_traitsIcE7compareEPKcS2_j+0x6>
 800b9f4:	f000 b94a 	b.w	800bc8c <memcmp>
 800b9f8:	4610      	mov	r0, r2
 800b9fa:	4770      	bx	lr

0800b9fc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>:
 800b9fc:	6001      	str	r1, [r0, #0]
 800b9fe:	4770      	bx	lr

0800ba00 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>:
 800ba00:	6800      	ldr	r0, [r0, #0]
 800ba02:	4770      	bx	lr

0800ba04 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>:
 800ba04:	3008      	adds	r0, #8
 800ba06:	4770      	bx	lr

0800ba08 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEj>:
 800ba08:	6081      	str	r1, [r0, #8]
 800ba0a:	4770      	bx	lr

0800ba0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEj>:
 800ba0c:	6803      	ldr	r3, [r0, #0]
 800ba0e:	6041      	str	r1, [r0, #4]
 800ba10:	2200      	movs	r2, #0
 800ba12:	545a      	strb	r2, [r3, r1]
 800ba14:	4770      	bx	lr

0800ba16 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 800ba16:	f850 3b08 	ldr.w	r3, [r0], #8
 800ba1a:	1a1b      	subs	r3, r3, r0
 800ba1c:	4258      	negs	r0, r3
 800ba1e:	4158      	adcs	r0, r3
 800ba20:	4770      	bx	lr
	...

0800ba24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 800ba24:	b508      	push	{r3, lr}
 800ba26:	680b      	ldr	r3, [r1, #0]
 800ba28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba2c:	d302      	bcc.n	800ba34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x10>
 800ba2e:	480d      	ldr	r0, [pc, #52]	@ (800ba64 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x40>)
 800ba30:	f7ff ffdc 	bl	800b9ec <_ZSt20__throw_length_errorPKc>
 800ba34:	4293      	cmp	r3, r2
 800ba36:	d90b      	bls.n	800ba50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800ba38:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800ba3c:	ea4f 0042 	mov.w	r0, r2, lsl #1
 800ba40:	d206      	bcs.n	800ba50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x2c>
 800ba42:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800ba46:	bf2a      	itet	cs
 800ba48:	f06f 4340 	mvncs.w	r3, #3221225472	@ 0xc0000000
 800ba4c:	6008      	strcc	r0, [r1, #0]
 800ba4e:	600b      	strcs	r3, [r1, #0]
 800ba50:	6808      	ldr	r0, [r1, #0]
 800ba52:	3001      	adds	r0, #1
 800ba54:	d501      	bpl.n	800ba5a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x36>
 800ba56:	f7ff ffc6 	bl	800b9e6 <_ZSt17__throw_bad_allocv>
 800ba5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ba5e:	f7ff bfaf 	b.w	800b9c0 <_Znwj>
 800ba62:	bf00      	nop
 800ba64:	0800ea34 	.word	0x0800ea34

0800ba68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 800ba68:	b510      	push	{r4, lr}
 800ba6a:	4604      	mov	r4, r0
 800ba6c:	f7ff ffd3 	bl	800ba16 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 800ba70:	b920      	cbnz	r0, 800ba7c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x14>
 800ba72:	6820      	ldr	r0, [r4, #0]
 800ba74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba78:	f000 b817 	b.w	800baaa <_ZdlPv>
 800ba7c:	bd10      	pop	{r4, pc}

0800ba7e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 800ba7e:	b510      	push	{r4, lr}
 800ba80:	4604      	mov	r4, r0
 800ba82:	f7ff fff1 	bl	800ba68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 800ba86:	4620      	mov	r0, r4
 800ba88:	bd10      	pop	{r4, pc}

0800ba8a <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>:
 800ba8a:	b538      	push	{r3, r4, r5, lr}
 800ba8c:	6845      	ldr	r5, [r0, #4]
 800ba8e:	684c      	ldr	r4, [r1, #4]
 800ba90:	6800      	ldr	r0, [r0, #0]
 800ba92:	6809      	ldr	r1, [r1, #0]
 800ba94:	42a5      	cmp	r5, r4
 800ba96:	462a      	mov	r2, r5
 800ba98:	bf28      	it	cs
 800ba9a:	4622      	movcs	r2, r4
 800ba9c:	f7ff ffa9 	bl	800b9f2 <_ZNSt11char_traitsIcE7compareEPKcS2_j>
 800baa0:	b900      	cbnz	r0, 800baa4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_+0x1a>
 800baa2:	1b28      	subs	r0, r5, r4
 800baa4:	bd38      	pop	{r3, r4, r5, pc}

0800baa6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>:
 800baa6:	6001      	str	r1, [r0, #0]
 800baa8:	4770      	bx	lr

0800baaa <_ZdlPv>:
 800baaa:	f000 b839 	b.w	800bb20 <free>
	...

0800bab0 <_ZSt15get_new_handlerv>:
 800bab0:	4b02      	ldr	r3, [pc, #8]	@ (800babc <_ZSt15get_new_handlerv+0xc>)
 800bab2:	6818      	ldr	r0, [r3, #0]
 800bab4:	f3bf 8f5b 	dmb	ish
 800bab8:	4770      	bx	lr
 800baba:	bf00      	nop
 800babc:	20001f18 	.word	0x20001f18

0800bac0 <sqrtf>:
 800bac0:	b508      	push	{r3, lr}
 800bac2:	ed2d 8b02 	vpush	{d8}
 800bac6:	eeb0 8a40 	vmov.f32	s16, s0
 800baca:	f000 f817 	bl	800bafc <__ieee754_sqrtf>
 800bace:	eeb4 8a48 	vcmp.f32	s16, s16
 800bad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bad6:	d60c      	bvs.n	800baf2 <sqrtf+0x32>
 800bad8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800baf8 <sqrtf+0x38>
 800badc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bae4:	d505      	bpl.n	800baf2 <sqrtf+0x32>
 800bae6:	f000 f93d 	bl	800bd64 <__errno>
 800baea:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800baee:	2321      	movs	r3, #33	@ 0x21
 800baf0:	6003      	str	r3, [r0, #0]
 800baf2:	ecbd 8b02 	vpop	{d8}
 800baf6:	bd08      	pop	{r3, pc}
 800baf8:	00000000 	.word	0x00000000

0800bafc <__ieee754_sqrtf>:
 800bafc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bb00:	4770      	bx	lr

0800bb02 <abort>:
 800bb02:	b508      	push	{r3, lr}
 800bb04:	2006      	movs	r0, #6
 800bb06:	f000 f901 	bl	800bd0c <raise>
 800bb0a:	2001      	movs	r0, #1
 800bb0c:	f7f6 fe54 	bl	80027b8 <_exit>

0800bb10 <malloc>:
 800bb10:	4b02      	ldr	r3, [pc, #8]	@ (800bb1c <malloc+0xc>)
 800bb12:	4601      	mov	r1, r0
 800bb14:	6818      	ldr	r0, [r3, #0]
 800bb16:	f000 b82d 	b.w	800bb74 <_malloc_r>
 800bb1a:	bf00      	nop
 800bb1c:	20000018 	.word	0x20000018

0800bb20 <free>:
 800bb20:	4b02      	ldr	r3, [pc, #8]	@ (800bb2c <free+0xc>)
 800bb22:	4601      	mov	r1, r0
 800bb24:	6818      	ldr	r0, [r3, #0]
 800bb26:	f000 b949 	b.w	800bdbc <_free_r>
 800bb2a:	bf00      	nop
 800bb2c:	20000018 	.word	0x20000018

0800bb30 <sbrk_aligned>:
 800bb30:	b570      	push	{r4, r5, r6, lr}
 800bb32:	4e0f      	ldr	r6, [pc, #60]	@ (800bb70 <sbrk_aligned+0x40>)
 800bb34:	460c      	mov	r4, r1
 800bb36:	6831      	ldr	r1, [r6, #0]
 800bb38:	4605      	mov	r5, r0
 800bb3a:	b911      	cbnz	r1, 800bb42 <sbrk_aligned+0x12>
 800bb3c:	f000 f902 	bl	800bd44 <_sbrk_r>
 800bb40:	6030      	str	r0, [r6, #0]
 800bb42:	4621      	mov	r1, r4
 800bb44:	4628      	mov	r0, r5
 800bb46:	f000 f8fd 	bl	800bd44 <_sbrk_r>
 800bb4a:	1c43      	adds	r3, r0, #1
 800bb4c:	d103      	bne.n	800bb56 <sbrk_aligned+0x26>
 800bb4e:	f04f 34ff 	mov.w	r4, #4294967295
 800bb52:	4620      	mov	r0, r4
 800bb54:	bd70      	pop	{r4, r5, r6, pc}
 800bb56:	1cc4      	adds	r4, r0, #3
 800bb58:	f024 0403 	bic.w	r4, r4, #3
 800bb5c:	42a0      	cmp	r0, r4
 800bb5e:	d0f8      	beq.n	800bb52 <sbrk_aligned+0x22>
 800bb60:	1a21      	subs	r1, r4, r0
 800bb62:	4628      	mov	r0, r5
 800bb64:	f000 f8ee 	bl	800bd44 <_sbrk_r>
 800bb68:	3001      	adds	r0, #1
 800bb6a:	d1f2      	bne.n	800bb52 <sbrk_aligned+0x22>
 800bb6c:	e7ef      	b.n	800bb4e <sbrk_aligned+0x1e>
 800bb6e:	bf00      	nop
 800bb70:	20001f1c 	.word	0x20001f1c

0800bb74 <_malloc_r>:
 800bb74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb78:	1ccd      	adds	r5, r1, #3
 800bb7a:	f025 0503 	bic.w	r5, r5, #3
 800bb7e:	3508      	adds	r5, #8
 800bb80:	2d0c      	cmp	r5, #12
 800bb82:	bf38      	it	cc
 800bb84:	250c      	movcc	r5, #12
 800bb86:	2d00      	cmp	r5, #0
 800bb88:	4606      	mov	r6, r0
 800bb8a:	db01      	blt.n	800bb90 <_malloc_r+0x1c>
 800bb8c:	42a9      	cmp	r1, r5
 800bb8e:	d904      	bls.n	800bb9a <_malloc_r+0x26>
 800bb90:	230c      	movs	r3, #12
 800bb92:	6033      	str	r3, [r6, #0]
 800bb94:	2000      	movs	r0, #0
 800bb96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc70 <_malloc_r+0xfc>
 800bb9e:	f000 f869 	bl	800bc74 <__malloc_lock>
 800bba2:	f8d8 3000 	ldr.w	r3, [r8]
 800bba6:	461c      	mov	r4, r3
 800bba8:	bb44      	cbnz	r4, 800bbfc <_malloc_r+0x88>
 800bbaa:	4629      	mov	r1, r5
 800bbac:	4630      	mov	r0, r6
 800bbae:	f7ff ffbf 	bl	800bb30 <sbrk_aligned>
 800bbb2:	1c43      	adds	r3, r0, #1
 800bbb4:	4604      	mov	r4, r0
 800bbb6:	d158      	bne.n	800bc6a <_malloc_r+0xf6>
 800bbb8:	f8d8 4000 	ldr.w	r4, [r8]
 800bbbc:	4627      	mov	r7, r4
 800bbbe:	2f00      	cmp	r7, #0
 800bbc0:	d143      	bne.n	800bc4a <_malloc_r+0xd6>
 800bbc2:	2c00      	cmp	r4, #0
 800bbc4:	d04b      	beq.n	800bc5e <_malloc_r+0xea>
 800bbc6:	6823      	ldr	r3, [r4, #0]
 800bbc8:	4639      	mov	r1, r7
 800bbca:	4630      	mov	r0, r6
 800bbcc:	eb04 0903 	add.w	r9, r4, r3
 800bbd0:	f000 f8b8 	bl	800bd44 <_sbrk_r>
 800bbd4:	4581      	cmp	r9, r0
 800bbd6:	d142      	bne.n	800bc5e <_malloc_r+0xea>
 800bbd8:	6821      	ldr	r1, [r4, #0]
 800bbda:	1a6d      	subs	r5, r5, r1
 800bbdc:	4629      	mov	r1, r5
 800bbde:	4630      	mov	r0, r6
 800bbe0:	f7ff ffa6 	bl	800bb30 <sbrk_aligned>
 800bbe4:	3001      	adds	r0, #1
 800bbe6:	d03a      	beq.n	800bc5e <_malloc_r+0xea>
 800bbe8:	6823      	ldr	r3, [r4, #0]
 800bbea:	442b      	add	r3, r5
 800bbec:	6023      	str	r3, [r4, #0]
 800bbee:	f8d8 3000 	ldr.w	r3, [r8]
 800bbf2:	685a      	ldr	r2, [r3, #4]
 800bbf4:	bb62      	cbnz	r2, 800bc50 <_malloc_r+0xdc>
 800bbf6:	f8c8 7000 	str.w	r7, [r8]
 800bbfa:	e00f      	b.n	800bc1c <_malloc_r+0xa8>
 800bbfc:	6822      	ldr	r2, [r4, #0]
 800bbfe:	1b52      	subs	r2, r2, r5
 800bc00:	d420      	bmi.n	800bc44 <_malloc_r+0xd0>
 800bc02:	2a0b      	cmp	r2, #11
 800bc04:	d917      	bls.n	800bc36 <_malloc_r+0xc2>
 800bc06:	1961      	adds	r1, r4, r5
 800bc08:	42a3      	cmp	r3, r4
 800bc0a:	6025      	str	r5, [r4, #0]
 800bc0c:	bf18      	it	ne
 800bc0e:	6059      	strne	r1, [r3, #4]
 800bc10:	6863      	ldr	r3, [r4, #4]
 800bc12:	bf08      	it	eq
 800bc14:	f8c8 1000 	streq.w	r1, [r8]
 800bc18:	5162      	str	r2, [r4, r5]
 800bc1a:	604b      	str	r3, [r1, #4]
 800bc1c:	4630      	mov	r0, r6
 800bc1e:	f000 f82f 	bl	800bc80 <__malloc_unlock>
 800bc22:	f104 000b 	add.w	r0, r4, #11
 800bc26:	1d23      	adds	r3, r4, #4
 800bc28:	f020 0007 	bic.w	r0, r0, #7
 800bc2c:	1ac2      	subs	r2, r0, r3
 800bc2e:	bf1c      	itt	ne
 800bc30:	1a1b      	subne	r3, r3, r0
 800bc32:	50a3      	strne	r3, [r4, r2]
 800bc34:	e7af      	b.n	800bb96 <_malloc_r+0x22>
 800bc36:	6862      	ldr	r2, [r4, #4]
 800bc38:	42a3      	cmp	r3, r4
 800bc3a:	bf0c      	ite	eq
 800bc3c:	f8c8 2000 	streq.w	r2, [r8]
 800bc40:	605a      	strne	r2, [r3, #4]
 800bc42:	e7eb      	b.n	800bc1c <_malloc_r+0xa8>
 800bc44:	4623      	mov	r3, r4
 800bc46:	6864      	ldr	r4, [r4, #4]
 800bc48:	e7ae      	b.n	800bba8 <_malloc_r+0x34>
 800bc4a:	463c      	mov	r4, r7
 800bc4c:	687f      	ldr	r7, [r7, #4]
 800bc4e:	e7b6      	b.n	800bbbe <_malloc_r+0x4a>
 800bc50:	461a      	mov	r2, r3
 800bc52:	685b      	ldr	r3, [r3, #4]
 800bc54:	42a3      	cmp	r3, r4
 800bc56:	d1fb      	bne.n	800bc50 <_malloc_r+0xdc>
 800bc58:	2300      	movs	r3, #0
 800bc5a:	6053      	str	r3, [r2, #4]
 800bc5c:	e7de      	b.n	800bc1c <_malloc_r+0xa8>
 800bc5e:	230c      	movs	r3, #12
 800bc60:	6033      	str	r3, [r6, #0]
 800bc62:	4630      	mov	r0, r6
 800bc64:	f000 f80c 	bl	800bc80 <__malloc_unlock>
 800bc68:	e794      	b.n	800bb94 <_malloc_r+0x20>
 800bc6a:	6005      	str	r5, [r0, #0]
 800bc6c:	e7d6      	b.n	800bc1c <_malloc_r+0xa8>
 800bc6e:	bf00      	nop
 800bc70:	20001f20 	.word	0x20001f20

0800bc74 <__malloc_lock>:
 800bc74:	4801      	ldr	r0, [pc, #4]	@ (800bc7c <__malloc_lock+0x8>)
 800bc76:	f000 b89f 	b.w	800bdb8 <__retarget_lock_acquire_recursive>
 800bc7a:	bf00      	nop
 800bc7c:	20002060 	.word	0x20002060

0800bc80 <__malloc_unlock>:
 800bc80:	4801      	ldr	r0, [pc, #4]	@ (800bc88 <__malloc_unlock+0x8>)
 800bc82:	f000 b89a 	b.w	800bdba <__retarget_lock_release_recursive>
 800bc86:	bf00      	nop
 800bc88:	20002060 	.word	0x20002060

0800bc8c <memcmp>:
 800bc8c:	b510      	push	{r4, lr}
 800bc8e:	3901      	subs	r1, #1
 800bc90:	4402      	add	r2, r0
 800bc92:	4290      	cmp	r0, r2
 800bc94:	d101      	bne.n	800bc9a <memcmp+0xe>
 800bc96:	2000      	movs	r0, #0
 800bc98:	e005      	b.n	800bca6 <memcmp+0x1a>
 800bc9a:	7803      	ldrb	r3, [r0, #0]
 800bc9c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bca0:	42a3      	cmp	r3, r4
 800bca2:	d001      	beq.n	800bca8 <memcmp+0x1c>
 800bca4:	1b18      	subs	r0, r3, r4
 800bca6:	bd10      	pop	{r4, pc}
 800bca8:	3001      	adds	r0, #1
 800bcaa:	e7f2      	b.n	800bc92 <memcmp+0x6>

0800bcac <memset>:
 800bcac:	4402      	add	r2, r0
 800bcae:	4603      	mov	r3, r0
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d100      	bne.n	800bcb6 <memset+0xa>
 800bcb4:	4770      	bx	lr
 800bcb6:	f803 1b01 	strb.w	r1, [r3], #1
 800bcba:	e7f9      	b.n	800bcb0 <memset+0x4>

0800bcbc <_raise_r>:
 800bcbc:	291f      	cmp	r1, #31
 800bcbe:	b538      	push	{r3, r4, r5, lr}
 800bcc0:	4605      	mov	r5, r0
 800bcc2:	460c      	mov	r4, r1
 800bcc4:	d904      	bls.n	800bcd0 <_raise_r+0x14>
 800bcc6:	2316      	movs	r3, #22
 800bcc8:	6003      	str	r3, [r0, #0]
 800bcca:	f04f 30ff 	mov.w	r0, #4294967295
 800bcce:	bd38      	pop	{r3, r4, r5, pc}
 800bcd0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bcd2:	b112      	cbz	r2, 800bcda <_raise_r+0x1e>
 800bcd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bcd8:	b94b      	cbnz	r3, 800bcee <_raise_r+0x32>
 800bcda:	4628      	mov	r0, r5
 800bcdc:	f000 f830 	bl	800bd40 <_getpid_r>
 800bce0:	4622      	mov	r2, r4
 800bce2:	4601      	mov	r1, r0
 800bce4:	4628      	mov	r0, r5
 800bce6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcea:	f000 b817 	b.w	800bd1c <_kill_r>
 800bcee:	2b01      	cmp	r3, #1
 800bcf0:	d00a      	beq.n	800bd08 <_raise_r+0x4c>
 800bcf2:	1c59      	adds	r1, r3, #1
 800bcf4:	d103      	bne.n	800bcfe <_raise_r+0x42>
 800bcf6:	2316      	movs	r3, #22
 800bcf8:	6003      	str	r3, [r0, #0]
 800bcfa:	2001      	movs	r0, #1
 800bcfc:	e7e7      	b.n	800bcce <_raise_r+0x12>
 800bcfe:	2100      	movs	r1, #0
 800bd00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bd04:	4620      	mov	r0, r4
 800bd06:	4798      	blx	r3
 800bd08:	2000      	movs	r0, #0
 800bd0a:	e7e0      	b.n	800bcce <_raise_r+0x12>

0800bd0c <raise>:
 800bd0c:	4b02      	ldr	r3, [pc, #8]	@ (800bd18 <raise+0xc>)
 800bd0e:	4601      	mov	r1, r0
 800bd10:	6818      	ldr	r0, [r3, #0]
 800bd12:	f7ff bfd3 	b.w	800bcbc <_raise_r>
 800bd16:	bf00      	nop
 800bd18:	20000018 	.word	0x20000018

0800bd1c <_kill_r>:
 800bd1c:	b538      	push	{r3, r4, r5, lr}
 800bd1e:	4d07      	ldr	r5, [pc, #28]	@ (800bd3c <_kill_r+0x20>)
 800bd20:	2300      	movs	r3, #0
 800bd22:	4604      	mov	r4, r0
 800bd24:	4608      	mov	r0, r1
 800bd26:	4611      	mov	r1, r2
 800bd28:	602b      	str	r3, [r5, #0]
 800bd2a:	f7f6 fd35 	bl	8002798 <_kill>
 800bd2e:	1c43      	adds	r3, r0, #1
 800bd30:	d102      	bne.n	800bd38 <_kill_r+0x1c>
 800bd32:	682b      	ldr	r3, [r5, #0]
 800bd34:	b103      	cbz	r3, 800bd38 <_kill_r+0x1c>
 800bd36:	6023      	str	r3, [r4, #0]
 800bd38:	bd38      	pop	{r3, r4, r5, pc}
 800bd3a:	bf00      	nop
 800bd3c:	2000205c 	.word	0x2000205c

0800bd40 <_getpid_r>:
 800bd40:	f7f6 bd22 	b.w	8002788 <_getpid>

0800bd44 <_sbrk_r>:
 800bd44:	b538      	push	{r3, r4, r5, lr}
 800bd46:	4d06      	ldr	r5, [pc, #24]	@ (800bd60 <_sbrk_r+0x1c>)
 800bd48:	2300      	movs	r3, #0
 800bd4a:	4604      	mov	r4, r0
 800bd4c:	4608      	mov	r0, r1
 800bd4e:	602b      	str	r3, [r5, #0]
 800bd50:	f7f6 fd3e 	bl	80027d0 <_sbrk>
 800bd54:	1c43      	adds	r3, r0, #1
 800bd56:	d102      	bne.n	800bd5e <_sbrk_r+0x1a>
 800bd58:	682b      	ldr	r3, [r5, #0]
 800bd5a:	b103      	cbz	r3, 800bd5e <_sbrk_r+0x1a>
 800bd5c:	6023      	str	r3, [r4, #0]
 800bd5e:	bd38      	pop	{r3, r4, r5, pc}
 800bd60:	2000205c 	.word	0x2000205c

0800bd64 <__errno>:
 800bd64:	4b01      	ldr	r3, [pc, #4]	@ (800bd6c <__errno+0x8>)
 800bd66:	6818      	ldr	r0, [r3, #0]
 800bd68:	4770      	bx	lr
 800bd6a:	bf00      	nop
 800bd6c:	20000018 	.word	0x20000018

0800bd70 <__libc_init_array>:
 800bd70:	b570      	push	{r4, r5, r6, lr}
 800bd72:	4d0d      	ldr	r5, [pc, #52]	@ (800bda8 <__libc_init_array+0x38>)
 800bd74:	4c0d      	ldr	r4, [pc, #52]	@ (800bdac <__libc_init_array+0x3c>)
 800bd76:	1b64      	subs	r4, r4, r5
 800bd78:	10a4      	asrs	r4, r4, #2
 800bd7a:	2600      	movs	r6, #0
 800bd7c:	42a6      	cmp	r6, r4
 800bd7e:	d109      	bne.n	800bd94 <__libc_init_array+0x24>
 800bd80:	4d0b      	ldr	r5, [pc, #44]	@ (800bdb0 <__libc_init_array+0x40>)
 800bd82:	4c0c      	ldr	r4, [pc, #48]	@ (800bdb4 <__libc_init_array+0x44>)
 800bd84:	f000 f864 	bl	800be50 <_init>
 800bd88:	1b64      	subs	r4, r4, r5
 800bd8a:	10a4      	asrs	r4, r4, #2
 800bd8c:	2600      	movs	r6, #0
 800bd8e:	42a6      	cmp	r6, r4
 800bd90:	d105      	bne.n	800bd9e <__libc_init_array+0x2e>
 800bd92:	bd70      	pop	{r4, r5, r6, pc}
 800bd94:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd98:	4798      	blx	r3
 800bd9a:	3601      	adds	r6, #1
 800bd9c:	e7ee      	b.n	800bd7c <__libc_init_array+0xc>
 800bd9e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bda2:	4798      	blx	r3
 800bda4:	3601      	adds	r6, #1
 800bda6:	e7f2      	b.n	800bd8e <__libc_init_array+0x1e>
 800bda8:	0800ea54 	.word	0x0800ea54
 800bdac:	0800ea54 	.word	0x0800ea54
 800bdb0:	0800ea54 	.word	0x0800ea54
 800bdb4:	0800ea5c 	.word	0x0800ea5c

0800bdb8 <__retarget_lock_acquire_recursive>:
 800bdb8:	4770      	bx	lr

0800bdba <__retarget_lock_release_recursive>:
 800bdba:	4770      	bx	lr

0800bdbc <_free_r>:
 800bdbc:	b538      	push	{r3, r4, r5, lr}
 800bdbe:	4605      	mov	r5, r0
 800bdc0:	2900      	cmp	r1, #0
 800bdc2:	d041      	beq.n	800be48 <_free_r+0x8c>
 800bdc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdc8:	1f0c      	subs	r4, r1, #4
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	bfb8      	it	lt
 800bdce:	18e4      	addlt	r4, r4, r3
 800bdd0:	f7ff ff50 	bl	800bc74 <__malloc_lock>
 800bdd4:	4a1d      	ldr	r2, [pc, #116]	@ (800be4c <_free_r+0x90>)
 800bdd6:	6813      	ldr	r3, [r2, #0]
 800bdd8:	b933      	cbnz	r3, 800bde8 <_free_r+0x2c>
 800bdda:	6063      	str	r3, [r4, #4]
 800bddc:	6014      	str	r4, [r2, #0]
 800bdde:	4628      	mov	r0, r5
 800bde0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bde4:	f7ff bf4c 	b.w	800bc80 <__malloc_unlock>
 800bde8:	42a3      	cmp	r3, r4
 800bdea:	d908      	bls.n	800bdfe <_free_r+0x42>
 800bdec:	6820      	ldr	r0, [r4, #0]
 800bdee:	1821      	adds	r1, r4, r0
 800bdf0:	428b      	cmp	r3, r1
 800bdf2:	bf01      	itttt	eq
 800bdf4:	6819      	ldreq	r1, [r3, #0]
 800bdf6:	685b      	ldreq	r3, [r3, #4]
 800bdf8:	1809      	addeq	r1, r1, r0
 800bdfa:	6021      	streq	r1, [r4, #0]
 800bdfc:	e7ed      	b.n	800bdda <_free_r+0x1e>
 800bdfe:	461a      	mov	r2, r3
 800be00:	685b      	ldr	r3, [r3, #4]
 800be02:	b10b      	cbz	r3, 800be08 <_free_r+0x4c>
 800be04:	42a3      	cmp	r3, r4
 800be06:	d9fa      	bls.n	800bdfe <_free_r+0x42>
 800be08:	6811      	ldr	r1, [r2, #0]
 800be0a:	1850      	adds	r0, r2, r1
 800be0c:	42a0      	cmp	r0, r4
 800be0e:	d10b      	bne.n	800be28 <_free_r+0x6c>
 800be10:	6820      	ldr	r0, [r4, #0]
 800be12:	4401      	add	r1, r0
 800be14:	1850      	adds	r0, r2, r1
 800be16:	4283      	cmp	r3, r0
 800be18:	6011      	str	r1, [r2, #0]
 800be1a:	d1e0      	bne.n	800bdde <_free_r+0x22>
 800be1c:	6818      	ldr	r0, [r3, #0]
 800be1e:	685b      	ldr	r3, [r3, #4]
 800be20:	6053      	str	r3, [r2, #4]
 800be22:	4408      	add	r0, r1
 800be24:	6010      	str	r0, [r2, #0]
 800be26:	e7da      	b.n	800bdde <_free_r+0x22>
 800be28:	d902      	bls.n	800be30 <_free_r+0x74>
 800be2a:	230c      	movs	r3, #12
 800be2c:	602b      	str	r3, [r5, #0]
 800be2e:	e7d6      	b.n	800bdde <_free_r+0x22>
 800be30:	6820      	ldr	r0, [r4, #0]
 800be32:	1821      	adds	r1, r4, r0
 800be34:	428b      	cmp	r3, r1
 800be36:	bf04      	itt	eq
 800be38:	6819      	ldreq	r1, [r3, #0]
 800be3a:	685b      	ldreq	r3, [r3, #4]
 800be3c:	6063      	str	r3, [r4, #4]
 800be3e:	bf04      	itt	eq
 800be40:	1809      	addeq	r1, r1, r0
 800be42:	6021      	streq	r1, [r4, #0]
 800be44:	6054      	str	r4, [r2, #4]
 800be46:	e7ca      	b.n	800bdde <_free_r+0x22>
 800be48:	bd38      	pop	{r3, r4, r5, pc}
 800be4a:	bf00      	nop
 800be4c:	20001f20 	.word	0x20001f20

0800be50 <_init>:
 800be50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be52:	bf00      	nop
 800be54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be56:	bc08      	pop	{r3}
 800be58:	469e      	mov	lr, r3
 800be5a:	4770      	bx	lr

0800be5c <_fini>:
 800be5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be5e:	bf00      	nop
 800be60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be62:	bc08      	pop	{r3}
 800be64:	469e      	mov	lr, r3
 800be66:	4770      	bx	lr
