O. Anjum, T. Ahonen, F. Garzia, J. Nurmi, C. Brunelli, and H. Berg. 2011. State of the art baseband DSP platforms for Software Defined Radio: A survey. EURASIP J. Wireless Comm. Networking.
O. Arnold and G. Fettweis. 2010. Power aware heterogeneous MPSoC with dynamic task scheduling and increased data locality for multiple applications. In Proceedings of the X International Workshop on Systems, Architectures, MOdeling, and Simulation (SAMOS'10).
Oliver Arnold , Gerhard Fettweis, Self-aware heterogeneous MPSoC with dynamic task scheduling for battery lifetime extension, Proceedings of the 2011 1st International Workshop on Computing in Heterogeneous, Autonomous 'N' Goal-Oriented Environments, p.1-7, March 06-06, 2011[doi>10.1109/CHANGE.2011.6172450]
O. Arnold and G. Fettweis. 2011b. On the Impact of dynamic task scheduling in heterogeneous MPSoCs. In Proceedings of the International Conference on Embedded Computer Systems Architectures, Modeling and Simulation (SAMOS'11).
O. Arnold and G. Fettweis. 2011c. Resilient dynamic task scheduling for unreliable heterogeneous MPSoCs. In Proceedings of the SCD Semiconductor Conference Dresden (SCD'11).
Oliver Arnold , Benedikt Noethen , Gerhard Fettweis, Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.249-254, August 19-21, 2012[doi>10.1109/ISVLSI.2012.51]
K. Asanovic, R. Bodik, B.C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D.A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams, and K. A. Yelick. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. Rep. UCB/EECS-2006-183, University of California, Berkeley.
Pieter Bellens , Josep M. Perez , Rosa M. Badia , Jesus Labarta, CellSs: a programming model for the cell BE architecture, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188546]
Kees van Berkel , Frank Heinle , Patrick P. E. Meuwissen , Kees Moerman , Matthias Weiss, Vector processing as an enabler for software-defined radio in handheld devices, EURASIP Journal on Applied Signal Processing, 2005, p.2613-2625, 1 January 2005[doi>10.1155/ASP.2005.2613]
M. Bimberg, M. B. S. Tavares, E. Matus, and G. Fettweis. 2007. A high-throughput programmable decoder for LDPC convolutional codes. In Proceedings of the 18th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'07).
Bruno Bougard , Bjorn De Sutter , Sebastien Rabou , David Novo , Osman Allam , Steven Dupont , Liesbet Van der Perre, A coarse-grained array based baseband processor for 100Mbps+ software defined radio, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403549]
G. Cichon, P. Robelly, H. Seidel, E. Matus, M. Bronzel, and G. Fettweis. 2004. Synchronous transfer architecture (sta). In Proceedings of the 4th International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS'04). 126--130.
Kayvon Fatahalian , Daniel Reiter Horn , Timothy J. Knight , Larkhoon Leem , Mike Houston , Ji Young Park , Mattan Erez , Manman Ren , Alex Aiken , William J. Dally , Pat Hanrahan, Sequoia: programming the memory hierarchy, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188543]
Matteo Frigo , Charles E. Leiserson , Keith H. Randall, The implementation of the Cilk-5 multithreaded language, Proceedings of the ACM SIGPLAN 1998 conference on Programming language design and implementation, p.212-223, June 17-19, 1998, Montreal, Quebec, Canada[doi>10.1145/277650.277725]
A. Ghuloum, E. Sprangle, J. Fang, et al. 2007. Ct: A flexible parallel programming model for Tera-scale architectures. Tech Rep., Intel Corporation.
John Glossner , Daniel Iancu , Mayan Moudgill , Gary Nacer , Sanjay Jinturkar , Stuart Stanley , Michael Schulte, The sandbridge SB3011 platform, EURASIP Journal on Embedded Systems, v.2007 n.1, p.16-16, January 2007[doi>10.1155/2007/56467]
M. Horowitz and W. Dally. 2004. How scaling will change processor architecture. In Proceedings of the IEEE Solid-State Circuits Conference. 132--133.
Michael Keating , David Flynn , Rob Aitken , Alan Gibbons , Kaijian Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer Publishing Company, Incorporated, 2007
J. Kneip, M. Weiss, W. Drescher, et al. 2002. Single chip programmable baseband ASSP for 5 GHz wireless LAN applications. IEICE Trans. Electronics E85-C, 2, 359--367.
E. A. Lee and D. G. Messerschmitt. 1987. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245.
T. Limberg, M. Winter, M. Bimberg, R. Klemm, E. Matus, M. B. Tavares, G. Fettweis, H. Ahlendorf, and P. Robelly. 2008. A fully programmable 40 GOPS SDR single chip baseband for LTE/WiMAX terminals. In Proceedings of the 34th European Solid-State Circuit Conference (ESSCIRC'08).
Yuan Lin , Hyunseok Lee , Mark Woh , Yoav Harel , Scott Mahlke , Trevor Mudge , Chaitali Chakrabarti , Krisztian Flautner, SODA: A Low-power Architecture For Software Radio, Proceedings of the 33rd annual international symposium on Computer Architecture, p.89-101, June 17-21, 2006[doi>10.1109/ISCA.2006.37]
Dake Liu , Anders Nilsson , Eric Tell , Di Wu , Johan Eilert, Bridging dream and reality: programmable baseband processors for software-defined radio, IEEE Communications Magazine, v.47 n.9, p.134-140, September 2009[doi>10.1109/MCOM.2009.5277467]
A. Nilsson, E. Tell, and D. Liu. 2009. An 11 mm, 70 mW fully programmable baseband processor for mobile WiMAX and DVB-T/H in 0.12 m CMOS. IEEE J. Solid-State Circuits 44, 1, 90--97.
D. Novo, W. Moffat, V. Derudder, and B. Bougard. 2005. Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor. In Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation. 473--478.
Ulrich Ramacher, Software-Defined Radio Prospects for Multistandard Mobile Phones, Computer, v.40 n.10, p.62-69, October 2007[doi>10.1109/MC.2007.362]
Tensilica. 2012. http://www.tensilica.com.
M. Winter and G. Fettweis. 2006. Interconnection generation for system-on-chip design. In Proceedings of International Symposium on System-on-Chip, Tampere. 91--94.
M. Winter and G. Fettweis. 2011. Guaranteed service virtual channel allocation in NoCs for run-time task scheduling. In Proceedings of the Design Automation and Test in Europe (DATE'11).
