

================================================================
== Vitis HLS Report for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'
================================================================
* Date:           Tue Oct 28 14:00:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.661 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      173|    71293|  1.730 us|  0.713 ms|  173|  71293|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_50_1_VITIS_LOOP_51_2  |      171|    71291|         4|          1|          1|  169 ~ 71289|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     437|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     104|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     104|     491|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_7ns_9ns_13_4_1_U1  |mac_muladd_9ns_7ns_9ns_13_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln26_10_fu_319_p2     |         +|   0|  0|  19|           8|           4|
    |add_ln26_11_fu_325_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln26_4_fu_445_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln26_8_fu_214_p2      |         +|   0|  0|  19|           8|           4|
    |add_ln26_9_fu_435_p2      |         +|   0|  0|  17|          10|           4|
    |add_ln26_fu_220_p2        |         +|   0|  0|  19|           8|           8|
    |add_ln50_2_fu_252_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln50_fu_261_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln51_fu_360_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln54_1_fu_415_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln54_fu_406_p2        |         +|   0|  0|  16|           9|           4|
    |add_ln56_1_fu_484_p2      |         +|   0|  0|  16|          16|          16|
    |empty_21_fu_195_p2        |         +|   0|  0|  18|          11|          11|
    |p_mid1_fu_300_p2          |         +|   0|  0|  18|          11|          11|
    |sub_ln56_fu_391_p2        |         -|   0|  0|  16|          16|          16|
    |icmp_ln26_4_fu_313_p2     |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln26_5_fu_429_p2     |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln26_fu_208_p2       |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln50_fu_247_p2       |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln51_fu_267_p2       |      icmp|   0|  0|  16|           9|           9|
    |or_ln26_4_fu_466_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln26_5_fu_338_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln26_fu_233_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln26_11_fu_330_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln26_12_fu_344_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln26_13_fu_458_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln26_fu_225_p3     |    select|   0|  0|   3|           1|           1|
    |select_ln50_1_fu_280_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln50_2_fu_352_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln50_fu_272_p3     |    select|   0|  0|   9|           1|           1|
    |xx_fu_472_p3              |    select|   0|  0|  10|           1|          11|
    |yy_fu_239_p3              |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 437|         234|         214|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_88     |   9|          2|   17|         34|
    |px_fu_80                 |   9|          2|    9|         18|
    |py_fu_84                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |indvar_flatten_fu_88                 |  17|   0|   17|          0|
    |px_fu_80                             |   9|   0|    9|          0|
    |py_fu_84                             |   9|   0|    9|          0|
    |select_ln50_2_reg_582                |   8|   0|    8|          0|
    |select_ln50_2_reg_582_pp0_iter2_reg  |   8|   0|    8|          0|
    |select_ln50_reg_570                  |   9|   0|    9|          0|
    |select_ln50_reg_570_pp0_iter2_reg    |   9|   0|    9|          0|
    |tmp_cast_cast_reg_560                |  11|   0|   11|          0|
    |w0_cast3_cast_reg_550                |   8|   0|   11|          3|
    |zext_ln50_cast_reg_555               |   8|   0|    9|          1|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 104|   0|  108|          4|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|tmp_cast              |   in|    9|     ap_none|                                                  tmp_cast|        scalar|
|h0_cast               |   in|    8|     ap_none|                                                   h0_cast|        scalar|
|bound                 |   in|   17|     ap_none|                                                     bound|        scalar|
|add_ln50_1            |   in|    9|     ap_none|                                                add_ln50_1|        scalar|
|patch_address0        |  out|   13|   ap_memory|                                                     patch|         array|
|patch_ce0             |  out|    1|   ap_memory|                                                     patch|         array|
|patch_we0             |  out|    1|   ap_memory|                                                     patch|         array|
|patch_d0              |  out|   32|   ap_memory|                                                     patch|         array|
|zext_ln50             |   in|    8|     ap_none|                                                 zext_ln50|        scalar|
|w0_cast3              |   in|    8|     ap_none|                                                  w0_cast3|        scalar|
|input_ftmap_address0  |  out|   16|   ap_memory|                                               input_ftmap|         array|
|input_ftmap_ce0       |  out|    1|   ap_memory|                                               input_ftmap|         array|
|input_ftmap_q0        |   in|   32|   ap_memory|                                               input_ftmap|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

