$comment
	File created using the following command:
		vcd file Aula14.msim.vcd -direction
$end
$date
	Wed Nov 03 02:32:30 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula14_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " debug [31] $end
$var wire 1 # debug [30] $end
$var wire 1 $ debug [29] $end
$var wire 1 % debug [28] $end
$var wire 1 & debug [27] $end
$var wire 1 ' debug [26] $end
$var wire 1 ( debug [25] $end
$var wire 1 ) debug [24] $end
$var wire 1 * debug [23] $end
$var wire 1 + debug [22] $end
$var wire 1 , debug [21] $end
$var wire 1 - debug [20] $end
$var wire 1 . debug [19] $end
$var wire 1 / debug [18] $end
$var wire 1 0 debug [17] $end
$var wire 1 1 debug [16] $end
$var wire 1 2 debug [15] $end
$var wire 1 3 debug [14] $end
$var wire 1 4 debug [13] $end
$var wire 1 5 debug [12] $end
$var wire 1 6 debug [11] $end
$var wire 1 7 debug [10] $end
$var wire 1 8 debug [9] $end
$var wire 1 9 debug [8] $end
$var wire 1 : debug [7] $end
$var wire 1 ; debug [6] $end
$var wire 1 < debug [5] $end
$var wire 1 = debug [4] $end
$var wire 1 > debug [3] $end
$var wire 1 ? debug [2] $end
$var wire 1 @ debug [1] $end
$var wire 1 A debug [0] $end
$var wire 1 B debug2 [31] $end
$var wire 1 C debug2 [30] $end
$var wire 1 D debug2 [29] $end
$var wire 1 E debug2 [28] $end
$var wire 1 F debug2 [27] $end
$var wire 1 G debug2 [26] $end
$var wire 1 H debug2 [25] $end
$var wire 1 I debug2 [24] $end
$var wire 1 J debug2 [23] $end
$var wire 1 K debug2 [22] $end
$var wire 1 L debug2 [21] $end
$var wire 1 M debug2 [20] $end
$var wire 1 N debug2 [19] $end
$var wire 1 O debug2 [18] $end
$var wire 1 P debug2 [17] $end
$var wire 1 Q debug2 [16] $end
$var wire 1 R debug2 [15] $end
$var wire 1 S debug2 [14] $end
$var wire 1 T debug2 [13] $end
$var wire 1 U debug2 [12] $end
$var wire 1 V debug2 [11] $end
$var wire 1 W debug2 [10] $end
$var wire 1 X debug2 [9] $end
$var wire 1 Y debug2 [8] $end
$var wire 1 Z debug2 [7] $end
$var wire 1 [ debug2 [6] $end
$var wire 1 \ debug2 [5] $end
$var wire 1 ] debug2 [4] $end
$var wire 1 ^ debug2 [3] $end
$var wire 1 _ debug2 [2] $end
$var wire 1 ` debug2 [1] $end
$var wire 1 a debug2 [0] $end
$var wire 1 b debug3 [31] $end
$var wire 1 c debug3 [30] $end
$var wire 1 d debug3 [29] $end
$var wire 1 e debug3 [28] $end
$var wire 1 f debug3 [27] $end
$var wire 1 g debug3 [26] $end
$var wire 1 h debug3 [25] $end
$var wire 1 i debug3 [24] $end
$var wire 1 j debug3 [23] $end
$var wire 1 k debug3 [22] $end
$var wire 1 l debug3 [21] $end
$var wire 1 m debug3 [20] $end
$var wire 1 n debug3 [19] $end
$var wire 1 o debug3 [18] $end
$var wire 1 p debug3 [17] $end
$var wire 1 q debug3 [16] $end
$var wire 1 r debug3 [15] $end
$var wire 1 s debug3 [14] $end
$var wire 1 t debug3 [13] $end
$var wire 1 u debug3 [12] $end
$var wire 1 v debug3 [11] $end
$var wire 1 w debug3 [10] $end
$var wire 1 x debug3 [9] $end
$var wire 1 y debug3 [8] $end
$var wire 1 z debug3 [7] $end
$var wire 1 { debug3 [6] $end
$var wire 1 | debug3 [5] $end
$var wire 1 } debug3 [4] $end
$var wire 1 ~ debug3 [3] $end
$var wire 1 !! debug3 [2] $end
$var wire 1 "! debug3 [1] $end
$var wire 1 #! debug3 [0] $end
$var wire 1 $! debug4 [4] $end
$var wire 1 %! debug4 [3] $end
$var wire 1 &! debug4 [2] $end
$var wire 1 '! debug4 [1] $end
$var wire 1 (! debug4 [0] $end
$var wire 1 )! funct_out [5] $end
$var wire 1 *! funct_out [4] $end
$var wire 1 +! funct_out [3] $end
$var wire 1 ,! funct_out [2] $end
$var wire 1 -! funct_out [1] $end
$var wire 1 .! funct_out [0] $end
$var wire 1 /! opcode_out [5] $end
$var wire 1 0! opcode_out [4] $end
$var wire 1 1! opcode_out [3] $end
$var wire 1 2! opcode_out [2] $end
$var wire 1 3! opcode_out [1] $end
$var wire 1 4! opcode_out [0] $end
$var wire 1 5! ULA_out [31] $end
$var wire 1 6! ULA_out [30] $end
$var wire 1 7! ULA_out [29] $end
$var wire 1 8! ULA_out [28] $end
$var wire 1 9! ULA_out [27] $end
$var wire 1 :! ULA_out [26] $end
$var wire 1 ;! ULA_out [25] $end
$var wire 1 <! ULA_out [24] $end
$var wire 1 =! ULA_out [23] $end
$var wire 1 >! ULA_out [22] $end
$var wire 1 ?! ULA_out [21] $end
$var wire 1 @! ULA_out [20] $end
$var wire 1 A! ULA_out [19] $end
$var wire 1 B! ULA_out [18] $end
$var wire 1 C! ULA_out [17] $end
$var wire 1 D! ULA_out [16] $end
$var wire 1 E! ULA_out [15] $end
$var wire 1 F! ULA_out [14] $end
$var wire 1 G! ULA_out [13] $end
$var wire 1 H! ULA_out [12] $end
$var wire 1 I! ULA_out [11] $end
$var wire 1 J! ULA_out [10] $end
$var wire 1 K! ULA_out [9] $end
$var wire 1 L! ULA_out [8] $end
$var wire 1 M! ULA_out [7] $end
$var wire 1 N! ULA_out [6] $end
$var wire 1 O! ULA_out [5] $end
$var wire 1 P! ULA_out [4] $end
$var wire 1 Q! ULA_out [3] $end
$var wire 1 R! ULA_out [2] $end
$var wire 1 S! ULA_out [1] $end
$var wire 1 T! ULA_out [0] $end

$scope module i1 $end
$var wire 1 U! gnd $end
$var wire 1 V! vcc $end
$var wire 1 W! unknown $end
$var wire 1 X! devoe $end
$var wire 1 Y! devclrn $end
$var wire 1 Z! devpor $end
$var wire 1 [! ww_devoe $end
$var wire 1 \! ww_devclrn $end
$var wire 1 ]! ww_devpor $end
$var wire 1 ^! ww_CLOCK_50 $end
$var wire 1 _! ww_opcode_out [5] $end
$var wire 1 `! ww_opcode_out [4] $end
$var wire 1 a! ww_opcode_out [3] $end
$var wire 1 b! ww_opcode_out [2] $end
$var wire 1 c! ww_opcode_out [1] $end
$var wire 1 d! ww_opcode_out [0] $end
$var wire 1 e! ww_funct_out [5] $end
$var wire 1 f! ww_funct_out [4] $end
$var wire 1 g! ww_funct_out [3] $end
$var wire 1 h! ww_funct_out [2] $end
$var wire 1 i! ww_funct_out [1] $end
$var wire 1 j! ww_funct_out [0] $end
$var wire 1 k! ww_debug [31] $end
$var wire 1 l! ww_debug [30] $end
$var wire 1 m! ww_debug [29] $end
$var wire 1 n! ww_debug [28] $end
$var wire 1 o! ww_debug [27] $end
$var wire 1 p! ww_debug [26] $end
$var wire 1 q! ww_debug [25] $end
$var wire 1 r! ww_debug [24] $end
$var wire 1 s! ww_debug [23] $end
$var wire 1 t! ww_debug [22] $end
$var wire 1 u! ww_debug [21] $end
$var wire 1 v! ww_debug [20] $end
$var wire 1 w! ww_debug [19] $end
$var wire 1 x! ww_debug [18] $end
$var wire 1 y! ww_debug [17] $end
$var wire 1 z! ww_debug [16] $end
$var wire 1 {! ww_debug [15] $end
$var wire 1 |! ww_debug [14] $end
$var wire 1 }! ww_debug [13] $end
$var wire 1 ~! ww_debug [12] $end
$var wire 1 !" ww_debug [11] $end
$var wire 1 "" ww_debug [10] $end
$var wire 1 #" ww_debug [9] $end
$var wire 1 $" ww_debug [8] $end
$var wire 1 %" ww_debug [7] $end
$var wire 1 &" ww_debug [6] $end
$var wire 1 '" ww_debug [5] $end
$var wire 1 (" ww_debug [4] $end
$var wire 1 )" ww_debug [3] $end
$var wire 1 *" ww_debug [2] $end
$var wire 1 +" ww_debug [1] $end
$var wire 1 ," ww_debug [0] $end
$var wire 1 -" ww_debug2 [31] $end
$var wire 1 ." ww_debug2 [30] $end
$var wire 1 /" ww_debug2 [29] $end
$var wire 1 0" ww_debug2 [28] $end
$var wire 1 1" ww_debug2 [27] $end
$var wire 1 2" ww_debug2 [26] $end
$var wire 1 3" ww_debug2 [25] $end
$var wire 1 4" ww_debug2 [24] $end
$var wire 1 5" ww_debug2 [23] $end
$var wire 1 6" ww_debug2 [22] $end
$var wire 1 7" ww_debug2 [21] $end
$var wire 1 8" ww_debug2 [20] $end
$var wire 1 9" ww_debug2 [19] $end
$var wire 1 :" ww_debug2 [18] $end
$var wire 1 ;" ww_debug2 [17] $end
$var wire 1 <" ww_debug2 [16] $end
$var wire 1 =" ww_debug2 [15] $end
$var wire 1 >" ww_debug2 [14] $end
$var wire 1 ?" ww_debug2 [13] $end
$var wire 1 @" ww_debug2 [12] $end
$var wire 1 A" ww_debug2 [11] $end
$var wire 1 B" ww_debug2 [10] $end
$var wire 1 C" ww_debug2 [9] $end
$var wire 1 D" ww_debug2 [8] $end
$var wire 1 E" ww_debug2 [7] $end
$var wire 1 F" ww_debug2 [6] $end
$var wire 1 G" ww_debug2 [5] $end
$var wire 1 H" ww_debug2 [4] $end
$var wire 1 I" ww_debug2 [3] $end
$var wire 1 J" ww_debug2 [2] $end
$var wire 1 K" ww_debug2 [1] $end
$var wire 1 L" ww_debug2 [0] $end
$var wire 1 M" ww_debug3 [31] $end
$var wire 1 N" ww_debug3 [30] $end
$var wire 1 O" ww_debug3 [29] $end
$var wire 1 P" ww_debug3 [28] $end
$var wire 1 Q" ww_debug3 [27] $end
$var wire 1 R" ww_debug3 [26] $end
$var wire 1 S" ww_debug3 [25] $end
$var wire 1 T" ww_debug3 [24] $end
$var wire 1 U" ww_debug3 [23] $end
$var wire 1 V" ww_debug3 [22] $end
$var wire 1 W" ww_debug3 [21] $end
$var wire 1 X" ww_debug3 [20] $end
$var wire 1 Y" ww_debug3 [19] $end
$var wire 1 Z" ww_debug3 [18] $end
$var wire 1 [" ww_debug3 [17] $end
$var wire 1 \" ww_debug3 [16] $end
$var wire 1 ]" ww_debug3 [15] $end
$var wire 1 ^" ww_debug3 [14] $end
$var wire 1 _" ww_debug3 [13] $end
$var wire 1 `" ww_debug3 [12] $end
$var wire 1 a" ww_debug3 [11] $end
$var wire 1 b" ww_debug3 [10] $end
$var wire 1 c" ww_debug3 [9] $end
$var wire 1 d" ww_debug3 [8] $end
$var wire 1 e" ww_debug3 [7] $end
$var wire 1 f" ww_debug3 [6] $end
$var wire 1 g" ww_debug3 [5] $end
$var wire 1 h" ww_debug3 [4] $end
$var wire 1 i" ww_debug3 [3] $end
$var wire 1 j" ww_debug3 [2] $end
$var wire 1 k" ww_debug3 [1] $end
$var wire 1 l" ww_debug3 [0] $end
$var wire 1 m" ww_debug4 [4] $end
$var wire 1 n" ww_debug4 [3] $end
$var wire 1 o" ww_debug4 [2] $end
$var wire 1 p" ww_debug4 [1] $end
$var wire 1 q" ww_debug4 [0] $end
$var wire 1 r" ww_ULA_out [31] $end
$var wire 1 s" ww_ULA_out [30] $end
$var wire 1 t" ww_ULA_out [29] $end
$var wire 1 u" ww_ULA_out [28] $end
$var wire 1 v" ww_ULA_out [27] $end
$var wire 1 w" ww_ULA_out [26] $end
$var wire 1 x" ww_ULA_out [25] $end
$var wire 1 y" ww_ULA_out [24] $end
$var wire 1 z" ww_ULA_out [23] $end
$var wire 1 {" ww_ULA_out [22] $end
$var wire 1 |" ww_ULA_out [21] $end
$var wire 1 }" ww_ULA_out [20] $end
$var wire 1 ~" ww_ULA_out [19] $end
$var wire 1 !# ww_ULA_out [18] $end
$var wire 1 "# ww_ULA_out [17] $end
$var wire 1 ## ww_ULA_out [16] $end
$var wire 1 $# ww_ULA_out [15] $end
$var wire 1 %# ww_ULA_out [14] $end
$var wire 1 &# ww_ULA_out [13] $end
$var wire 1 '# ww_ULA_out [12] $end
$var wire 1 (# ww_ULA_out [11] $end
$var wire 1 )# ww_ULA_out [10] $end
$var wire 1 *# ww_ULA_out [9] $end
$var wire 1 +# ww_ULA_out [8] $end
$var wire 1 ,# ww_ULA_out [7] $end
$var wire 1 -# ww_ULA_out [6] $end
$var wire 1 .# ww_ULA_out [5] $end
$var wire 1 /# ww_ULA_out [4] $end
$var wire 1 0# ww_ULA_out [3] $end
$var wire 1 1# ww_ULA_out [2] $end
$var wire 1 2# ww_ULA_out [1] $end
$var wire 1 3# ww_ULA_out [0] $end
$var wire 1 4# \debug3[0]~output_o\ $end
$var wire 1 5# \debug3[1]~output_o\ $end
$var wire 1 6# \debug3[2]~output_o\ $end
$var wire 1 7# \debug3[3]~output_o\ $end
$var wire 1 8# \debug3[4]~output_o\ $end
$var wire 1 9# \debug3[5]~output_o\ $end
$var wire 1 :# \debug3[6]~output_o\ $end
$var wire 1 ;# \debug3[7]~output_o\ $end
$var wire 1 <# \debug3[8]~output_o\ $end
$var wire 1 =# \debug3[9]~output_o\ $end
$var wire 1 ># \debug3[10]~output_o\ $end
$var wire 1 ?# \debug3[11]~output_o\ $end
$var wire 1 @# \debug3[12]~output_o\ $end
$var wire 1 A# \debug3[13]~output_o\ $end
$var wire 1 B# \debug3[14]~output_o\ $end
$var wire 1 C# \debug3[15]~output_o\ $end
$var wire 1 D# \debug3[16]~output_o\ $end
$var wire 1 E# \debug3[17]~output_o\ $end
$var wire 1 F# \debug3[18]~output_o\ $end
$var wire 1 G# \debug3[19]~output_o\ $end
$var wire 1 H# \debug3[20]~output_o\ $end
$var wire 1 I# \debug3[21]~output_o\ $end
$var wire 1 J# \debug3[22]~output_o\ $end
$var wire 1 K# \debug3[23]~output_o\ $end
$var wire 1 L# \debug3[24]~output_o\ $end
$var wire 1 M# \debug3[25]~output_o\ $end
$var wire 1 N# \debug3[26]~output_o\ $end
$var wire 1 O# \debug3[27]~output_o\ $end
$var wire 1 P# \debug3[28]~output_o\ $end
$var wire 1 Q# \debug3[29]~output_o\ $end
$var wire 1 R# \debug3[30]~output_o\ $end
$var wire 1 S# \debug3[31]~output_o\ $end
$var wire 1 T# \opcode_out[0]~output_o\ $end
$var wire 1 U# \opcode_out[1]~output_o\ $end
$var wire 1 V# \opcode_out[2]~output_o\ $end
$var wire 1 W# \opcode_out[3]~output_o\ $end
$var wire 1 X# \opcode_out[4]~output_o\ $end
$var wire 1 Y# \opcode_out[5]~output_o\ $end
$var wire 1 Z# \funct_out[0]~output_o\ $end
$var wire 1 [# \funct_out[1]~output_o\ $end
$var wire 1 \# \funct_out[2]~output_o\ $end
$var wire 1 ]# \funct_out[3]~output_o\ $end
$var wire 1 ^# \funct_out[4]~output_o\ $end
$var wire 1 _# \funct_out[5]~output_o\ $end
$var wire 1 `# \debug[0]~output_o\ $end
$var wire 1 a# \debug[1]~output_o\ $end
$var wire 1 b# \debug[2]~output_o\ $end
$var wire 1 c# \debug[3]~output_o\ $end
$var wire 1 d# \debug[4]~output_o\ $end
$var wire 1 e# \debug[5]~output_o\ $end
$var wire 1 f# \debug[6]~output_o\ $end
$var wire 1 g# \debug[7]~output_o\ $end
$var wire 1 h# \debug[8]~output_o\ $end
$var wire 1 i# \debug[9]~output_o\ $end
$var wire 1 j# \debug[10]~output_o\ $end
$var wire 1 k# \debug[11]~output_o\ $end
$var wire 1 l# \debug[12]~output_o\ $end
$var wire 1 m# \debug[13]~output_o\ $end
$var wire 1 n# \debug[14]~output_o\ $end
$var wire 1 o# \debug[15]~output_o\ $end
$var wire 1 p# \debug[16]~output_o\ $end
$var wire 1 q# \debug[17]~output_o\ $end
$var wire 1 r# \debug[18]~output_o\ $end
$var wire 1 s# \debug[19]~output_o\ $end
$var wire 1 t# \debug[20]~output_o\ $end
$var wire 1 u# \debug[21]~output_o\ $end
$var wire 1 v# \debug[22]~output_o\ $end
$var wire 1 w# \debug[23]~output_o\ $end
$var wire 1 x# \debug[24]~output_o\ $end
$var wire 1 y# \debug[25]~output_o\ $end
$var wire 1 z# \debug[26]~output_o\ $end
$var wire 1 {# \debug[27]~output_o\ $end
$var wire 1 |# \debug[28]~output_o\ $end
$var wire 1 }# \debug[29]~output_o\ $end
$var wire 1 ~# \debug[30]~output_o\ $end
$var wire 1 !$ \debug[31]~output_o\ $end
$var wire 1 "$ \debug2[0]~output_o\ $end
$var wire 1 #$ \debug2[1]~output_o\ $end
$var wire 1 $$ \debug2[2]~output_o\ $end
$var wire 1 %$ \debug2[3]~output_o\ $end
$var wire 1 &$ \debug2[4]~output_o\ $end
$var wire 1 '$ \debug2[5]~output_o\ $end
$var wire 1 ($ \debug2[6]~output_o\ $end
$var wire 1 )$ \debug2[7]~output_o\ $end
$var wire 1 *$ \debug2[8]~output_o\ $end
$var wire 1 +$ \debug2[9]~output_o\ $end
$var wire 1 ,$ \debug2[10]~output_o\ $end
$var wire 1 -$ \debug2[11]~output_o\ $end
$var wire 1 .$ \debug2[12]~output_o\ $end
$var wire 1 /$ \debug2[13]~output_o\ $end
$var wire 1 0$ \debug2[14]~output_o\ $end
$var wire 1 1$ \debug2[15]~output_o\ $end
$var wire 1 2$ \debug2[16]~output_o\ $end
$var wire 1 3$ \debug2[17]~output_o\ $end
$var wire 1 4$ \debug2[18]~output_o\ $end
$var wire 1 5$ \debug2[19]~output_o\ $end
$var wire 1 6$ \debug2[20]~output_o\ $end
$var wire 1 7$ \debug2[21]~output_o\ $end
$var wire 1 8$ \debug2[22]~output_o\ $end
$var wire 1 9$ \debug2[23]~output_o\ $end
$var wire 1 :$ \debug2[24]~output_o\ $end
$var wire 1 ;$ \debug2[25]~output_o\ $end
$var wire 1 <$ \debug2[26]~output_o\ $end
$var wire 1 =$ \debug2[27]~output_o\ $end
$var wire 1 >$ \debug2[28]~output_o\ $end
$var wire 1 ?$ \debug2[29]~output_o\ $end
$var wire 1 @$ \debug2[30]~output_o\ $end
$var wire 1 A$ \debug2[31]~output_o\ $end
$var wire 1 B$ \debug4[0]~output_o\ $end
$var wire 1 C$ \debug4[1]~output_o\ $end
$var wire 1 D$ \debug4[2]~output_o\ $end
$var wire 1 E$ \debug4[3]~output_o\ $end
$var wire 1 F$ \debug4[4]~output_o\ $end
$var wire 1 G$ \ULA_out[0]~output_o\ $end
$var wire 1 H$ \ULA_out[1]~output_o\ $end
$var wire 1 I$ \ULA_out[2]~output_o\ $end
$var wire 1 J$ \ULA_out[3]~output_o\ $end
$var wire 1 K$ \ULA_out[4]~output_o\ $end
$var wire 1 L$ \ULA_out[5]~output_o\ $end
$var wire 1 M$ \ULA_out[6]~output_o\ $end
$var wire 1 N$ \ULA_out[7]~output_o\ $end
$var wire 1 O$ \ULA_out[8]~output_o\ $end
$var wire 1 P$ \ULA_out[9]~output_o\ $end
$var wire 1 Q$ \ULA_out[10]~output_o\ $end
$var wire 1 R$ \ULA_out[11]~output_o\ $end
$var wire 1 S$ \ULA_out[12]~output_o\ $end
$var wire 1 T$ \ULA_out[13]~output_o\ $end
$var wire 1 U$ \ULA_out[14]~output_o\ $end
$var wire 1 V$ \ULA_out[15]~output_o\ $end
$var wire 1 W$ \ULA_out[16]~output_o\ $end
$var wire 1 X$ \ULA_out[17]~output_o\ $end
$var wire 1 Y$ \ULA_out[18]~output_o\ $end
$var wire 1 Z$ \ULA_out[19]~output_o\ $end
$var wire 1 [$ \ULA_out[20]~output_o\ $end
$var wire 1 \$ \ULA_out[21]~output_o\ $end
$var wire 1 ]$ \ULA_out[22]~output_o\ $end
$var wire 1 ^$ \ULA_out[23]~output_o\ $end
$var wire 1 _$ \ULA_out[24]~output_o\ $end
$var wire 1 `$ \ULA_out[25]~output_o\ $end
$var wire 1 a$ \ULA_out[26]~output_o\ $end
$var wire 1 b$ \ULA_out[27]~output_o\ $end
$var wire 1 c$ \ULA_out[28]~output_o\ $end
$var wire 1 d$ \ULA_out[29]~output_o\ $end
$var wire 1 e$ \ULA_out[30]~output_o\ $end
$var wire 1 f$ \ULA_out[31]~output_o\ $end
$var wire 1 g$ \CLOCK_50~input_o\ $end
$var wire 1 h$ \SOMC|Add0~17_sumout\ $end
$var wire 1 i$ \SOMC|Add0~18\ $end
$var wire 1 j$ \SOMC|Add0~21_sumout\ $end
$var wire 1 k$ \SOMC|Add0~22\ $end
$var wire 1 l$ \SOMC|Add0~13_sumout\ $end
$var wire 1 m$ \SOMC|Add0~14\ $end
$var wire 1 n$ \SOMC|Add0~9_sumout\ $end
$var wire 1 o$ \SOMC|Add0~10\ $end
$var wire 1 p$ \SOMC|Add0~5_sumout\ $end
$var wire 1 q$ \SOMC|Add0~6\ $end
$var wire 1 r$ \SOMC|Add0~1_sumout\ $end
$var wire 1 s$ \ROM|memROM~0_combout\ $end
$var wire 1 t$ \DEC|Equal1~0_combout\ $end
$var wire 1 u$ \RAM|Dado_out[0]~32_combout\ $end
$var wire 1 v$ \BRG|registrador~358_q\ $end
$var wire 1 w$ \BRG|saidaB[0]~0_combout\ $end
$var wire 1 x$ \ROM|memROM~1_combout\ $end
$var wire 1 y$ \RAM|memRAM~39_q\ $end
$var wire 1 z$ \RAM|Dado_out[1]~33_combout\ $end
$var wire 1 {$ \BRG|registrador~359_q\ $end
$var wire 1 |$ \BRG|saidaB[1]~1_combout\ $end
$var wire 1 }$ \RAM|memRAM~40_q\ $end
$var wire 1 ~$ \RAM|Dado_out[2]~34_combout\ $end
$var wire 1 !% \BRG|registrador~360_q\ $end
$var wire 1 "% \BRG|saidaB[2]~2_combout\ $end
$var wire 1 #% \RAM|memRAM~41_q\ $end
$var wire 1 $% \RAM|Dado_out[3]~35_combout\ $end
$var wire 1 %% \BRG|registrador~361_q\ $end
$var wire 1 &% \BRG|saidaB[3]~3_combout\ $end
$var wire 1 '% \RAM|memRAM~42_q\ $end
$var wire 1 (% \RAM|Dado_out[4]~36_combout\ $end
$var wire 1 )% \BRG|registrador~362_q\ $end
$var wire 1 *% \BRG|saidaB[4]~4_combout\ $end
$var wire 1 +% \RAM|memRAM~43_q\ $end
$var wire 1 ,% \RAM|Dado_out[5]~37_combout\ $end
$var wire 1 -% \BRG|registrador~363_q\ $end
$var wire 1 .% \BRG|saidaB[5]~5_combout\ $end
$var wire 1 /% \RAM|memRAM~44_q\ $end
$var wire 1 0% \RAM|Dado_out[6]~38_combout\ $end
$var wire 1 1% \BRG|registrador~364_q\ $end
$var wire 1 2% \BRG|saidaB[6]~6_combout\ $end
$var wire 1 3% \RAM|memRAM~45_q\ $end
$var wire 1 4% \RAM|Dado_out[7]~39_combout\ $end
$var wire 1 5% \BRG|registrador~365_q\ $end
$var wire 1 6% \BRG|saidaB[7]~7_combout\ $end
$var wire 1 7% \RAM|memRAM~46_q\ $end
$var wire 1 8% \RAM|Dado_out[8]~40_combout\ $end
$var wire 1 9% \BRG|registrador~366_q\ $end
$var wire 1 :% \BRG|saidaB[8]~8_combout\ $end
$var wire 1 ;% \RAM|memRAM~47_q\ $end
$var wire 1 <% \RAM|Dado_out[9]~41_combout\ $end
$var wire 1 =% \BRG|registrador~367_q\ $end
$var wire 1 >% \BRG|saidaB[9]~9_combout\ $end
$var wire 1 ?% \RAM|memRAM~48_q\ $end
$var wire 1 @% \RAM|Dado_out[10]~42_combout\ $end
$var wire 1 A% \BRG|registrador~368_q\ $end
$var wire 1 B% \BRG|saidaB[10]~10_combout\ $end
$var wire 1 C% \RAM|memRAM~49_q\ $end
$var wire 1 D% \RAM|Dado_out[11]~43_combout\ $end
$var wire 1 E% \BRG|registrador~369_q\ $end
$var wire 1 F% \BRG|saidaB[11]~11_combout\ $end
$var wire 1 G% \RAM|memRAM~50_q\ $end
$var wire 1 H% \RAM|Dado_out[12]~44_combout\ $end
$var wire 1 I% \BRG|registrador~370_q\ $end
$var wire 1 J% \BRG|saidaB[12]~12_combout\ $end
$var wire 1 K% \RAM|memRAM~51_q\ $end
$var wire 1 L% \RAM|Dado_out[13]~45_combout\ $end
$var wire 1 M% \BRG|registrador~371_q\ $end
$var wire 1 N% \BRG|saidaB[13]~13_combout\ $end
$var wire 1 O% \RAM|memRAM~52_q\ $end
$var wire 1 P% \RAM|Dado_out[14]~46_combout\ $end
$var wire 1 Q% \BRG|registrador~372_q\ $end
$var wire 1 R% \BRG|saidaB[14]~14_combout\ $end
$var wire 1 S% \RAM|memRAM~53_q\ $end
$var wire 1 T% \RAM|Dado_out[15]~47_combout\ $end
$var wire 1 U% \BRG|registrador~373_q\ $end
$var wire 1 V% \BRG|saidaB[15]~15_combout\ $end
$var wire 1 W% \RAM|memRAM~54_q\ $end
$var wire 1 X% \RAM|Dado_out[16]~48_combout\ $end
$var wire 1 Y% \BRG|registrador~374_q\ $end
$var wire 1 Z% \BRG|saidaB[16]~16_combout\ $end
$var wire 1 [% \RAM|memRAM~55_q\ $end
$var wire 1 \% \RAM|Dado_out[17]~49_combout\ $end
$var wire 1 ]% \BRG|registrador~375_q\ $end
$var wire 1 ^% \BRG|saidaB[17]~17_combout\ $end
$var wire 1 _% \RAM|memRAM~56_q\ $end
$var wire 1 `% \RAM|Dado_out[18]~50_combout\ $end
$var wire 1 a% \BRG|registrador~376_q\ $end
$var wire 1 b% \BRG|saidaB[18]~18_combout\ $end
$var wire 1 c% \RAM|memRAM~57_q\ $end
$var wire 1 d% \RAM|Dado_out[19]~51_combout\ $end
$var wire 1 e% \BRG|registrador~377_q\ $end
$var wire 1 f% \BRG|saidaB[19]~19_combout\ $end
$var wire 1 g% \RAM|memRAM~58_q\ $end
$var wire 1 h% \RAM|Dado_out[20]~52_combout\ $end
$var wire 1 i% \BRG|registrador~378_q\ $end
$var wire 1 j% \BRG|saidaB[20]~20_combout\ $end
$var wire 1 k% \RAM|memRAM~59_q\ $end
$var wire 1 l% \RAM|Dado_out[21]~53_combout\ $end
$var wire 1 m% \BRG|registrador~379_q\ $end
$var wire 1 n% \BRG|saidaB[21]~21_combout\ $end
$var wire 1 o% \RAM|memRAM~60_q\ $end
$var wire 1 p% \RAM|Dado_out[22]~54_combout\ $end
$var wire 1 q% \BRG|registrador~380_q\ $end
$var wire 1 r% \BRG|saidaB[22]~22_combout\ $end
$var wire 1 s% \RAM|memRAM~61_q\ $end
$var wire 1 t% \RAM|Dado_out[23]~55_combout\ $end
$var wire 1 u% \BRG|registrador~381_q\ $end
$var wire 1 v% \BRG|saidaB[23]~23_combout\ $end
$var wire 1 w% \RAM|memRAM~62_q\ $end
$var wire 1 x% \RAM|Dado_out[24]~56_combout\ $end
$var wire 1 y% \BRG|registrador~382_q\ $end
$var wire 1 z% \BRG|saidaB[24]~24_combout\ $end
$var wire 1 {% \RAM|memRAM~63_q\ $end
$var wire 1 |% \RAM|Dado_out[25]~57_combout\ $end
$var wire 1 }% \BRG|registrador~383_q\ $end
$var wire 1 ~% \BRG|saidaB[25]~25_combout\ $end
$var wire 1 !& \RAM|memRAM~64_q\ $end
$var wire 1 "& \RAM|Dado_out[26]~58_combout\ $end
$var wire 1 #& \BRG|registrador~384_q\ $end
$var wire 1 $& \BRG|saidaB[26]~26_combout\ $end
$var wire 1 %& \RAM|memRAM~65_q\ $end
$var wire 1 && \RAM|Dado_out[27]~59_combout\ $end
$var wire 1 '& \BRG|registrador~385_q\ $end
$var wire 1 (& \BRG|saidaB[27]~27_combout\ $end
$var wire 1 )& \RAM|memRAM~66_q\ $end
$var wire 1 *& \RAM|Dado_out[28]~60_combout\ $end
$var wire 1 +& \BRG|registrador~386_q\ $end
$var wire 1 ,& \BRG|saidaB[28]~28_combout\ $end
$var wire 1 -& \RAM|memRAM~67_q\ $end
$var wire 1 .& \RAM|Dado_out[29]~61_combout\ $end
$var wire 1 /& \BRG|registrador~387_q\ $end
$var wire 1 0& \BRG|saidaB[29]~29_combout\ $end
$var wire 1 1& \RAM|memRAM~68_q\ $end
$var wire 1 2& \RAM|Dado_out[30]~62_combout\ $end
$var wire 1 3& \BRG|registrador~388_q\ $end
$var wire 1 4& \BRG|saidaB[30]~30_combout\ $end
$var wire 1 5& \RAM|memRAM~69_q\ $end
$var wire 1 6& \RAM|Dado_out[31]~63_combout\ $end
$var wire 1 7& \BRG|registrador~389_q\ $end
$var wire 1 8& \BRG|saidaB[31]~31_combout\ $end
$var wire 1 9& \RAM|memRAM~70_q\ $end
$var wire 1 :& \PC|DOUT\ [31] $end
$var wire 1 ;& \PC|DOUT\ [30] $end
$var wire 1 <& \PC|DOUT\ [29] $end
$var wire 1 =& \PC|DOUT\ [28] $end
$var wire 1 >& \PC|DOUT\ [27] $end
$var wire 1 ?& \PC|DOUT\ [26] $end
$var wire 1 @& \PC|DOUT\ [25] $end
$var wire 1 A& \PC|DOUT\ [24] $end
$var wire 1 B& \PC|DOUT\ [23] $end
$var wire 1 C& \PC|DOUT\ [22] $end
$var wire 1 D& \PC|DOUT\ [21] $end
$var wire 1 E& \PC|DOUT\ [20] $end
$var wire 1 F& \PC|DOUT\ [19] $end
$var wire 1 G& \PC|DOUT\ [18] $end
$var wire 1 H& \PC|DOUT\ [17] $end
$var wire 1 I& \PC|DOUT\ [16] $end
$var wire 1 J& \PC|DOUT\ [15] $end
$var wire 1 K& \PC|DOUT\ [14] $end
$var wire 1 L& \PC|DOUT\ [13] $end
$var wire 1 M& \PC|DOUT\ [12] $end
$var wire 1 N& \PC|DOUT\ [11] $end
$var wire 1 O& \PC|DOUT\ [10] $end
$var wire 1 P& \PC|DOUT\ [9] $end
$var wire 1 Q& \PC|DOUT\ [8] $end
$var wire 1 R& \PC|DOUT\ [7] $end
$var wire 1 S& \PC|DOUT\ [6] $end
$var wire 1 T& \PC|DOUT\ [5] $end
$var wire 1 U& \PC|DOUT\ [4] $end
$var wire 1 V& \PC|DOUT\ [3] $end
$var wire 1 W& \PC|DOUT\ [2] $end
$var wire 1 X& \PC|DOUT\ [1] $end
$var wire 1 Y& \PC|DOUT\ [0] $end
$var wire 1 Z& \RAM|ALT_INV_memRAM~53_q\ $end
$var wire 1 [& \RAM|ALT_INV_memRAM~52_q\ $end
$var wire 1 \& \RAM|ALT_INV_memRAM~51_q\ $end
$var wire 1 ]& \RAM|ALT_INV_memRAM~50_q\ $end
$var wire 1 ^& \RAM|ALT_INV_memRAM~49_q\ $end
$var wire 1 _& \RAM|ALT_INV_memRAM~48_q\ $end
$var wire 1 `& \RAM|ALT_INV_memRAM~47_q\ $end
$var wire 1 a& \RAM|ALT_INV_memRAM~46_q\ $end
$var wire 1 b& \RAM|ALT_INV_memRAM~45_q\ $end
$var wire 1 c& \RAM|ALT_INV_memRAM~44_q\ $end
$var wire 1 d& \RAM|ALT_INV_memRAM~43_q\ $end
$var wire 1 e& \RAM|ALT_INV_memRAM~42_q\ $end
$var wire 1 f& \RAM|ALT_INV_memRAM~41_q\ $end
$var wire 1 g& \RAM|ALT_INV_memRAM~40_q\ $end
$var wire 1 h& \RAM|ALT_INV_memRAM~39_q\ $end
$var wire 1 i& \DEC|ALT_INV_Equal1~0_combout\ $end
$var wire 1 j& \BRG|ALT_INV_registrador~389_q\ $end
$var wire 1 k& \BRG|ALT_INV_registrador~388_q\ $end
$var wire 1 l& \BRG|ALT_INV_registrador~387_q\ $end
$var wire 1 m& \BRG|ALT_INV_registrador~386_q\ $end
$var wire 1 n& \BRG|ALT_INV_registrador~385_q\ $end
$var wire 1 o& \BRG|ALT_INV_registrador~384_q\ $end
$var wire 1 p& \BRG|ALT_INV_registrador~383_q\ $end
$var wire 1 q& \BRG|ALT_INV_registrador~382_q\ $end
$var wire 1 r& \BRG|ALT_INV_registrador~381_q\ $end
$var wire 1 s& \BRG|ALT_INV_registrador~380_q\ $end
$var wire 1 t& \BRG|ALT_INV_registrador~379_q\ $end
$var wire 1 u& \BRG|ALT_INV_registrador~378_q\ $end
$var wire 1 v& \BRG|ALT_INV_registrador~377_q\ $end
$var wire 1 w& \BRG|ALT_INV_registrador~376_q\ $end
$var wire 1 x& \BRG|ALT_INV_registrador~375_q\ $end
$var wire 1 y& \BRG|ALT_INV_registrador~374_q\ $end
$var wire 1 z& \BRG|ALT_INV_registrador~373_q\ $end
$var wire 1 {& \BRG|ALT_INV_registrador~372_q\ $end
$var wire 1 |& \BRG|ALT_INV_registrador~371_q\ $end
$var wire 1 }& \BRG|ALT_INV_registrador~370_q\ $end
$var wire 1 ~& \BRG|ALT_INV_registrador~369_q\ $end
$var wire 1 !' \BRG|ALT_INV_registrador~368_q\ $end
$var wire 1 "' \BRG|ALT_INV_registrador~367_q\ $end
$var wire 1 #' \BRG|ALT_INV_registrador~366_q\ $end
$var wire 1 $' \BRG|ALT_INV_registrador~365_q\ $end
$var wire 1 %' \BRG|ALT_INV_registrador~364_q\ $end
$var wire 1 &' \BRG|ALT_INV_registrador~363_q\ $end
$var wire 1 '' \BRG|ALT_INV_registrador~362_q\ $end
$var wire 1 (' \BRG|ALT_INV_registrador~361_q\ $end
$var wire 1 )' \BRG|ALT_INV_registrador~360_q\ $end
$var wire 1 *' \BRG|ALT_INV_registrador~359_q\ $end
$var wire 1 +' \BRG|ALT_INV_registrador~358_q\ $end
$var wire 1 ,' \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 -' \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 .' \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 /' \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 0' \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 1' \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 2' \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 3' \RAM|ALT_INV_memRAM~70_q\ $end
$var wire 1 4' \RAM|ALT_INV_memRAM~69_q\ $end
$var wire 1 5' \RAM|ALT_INV_memRAM~68_q\ $end
$var wire 1 6' \RAM|ALT_INV_memRAM~67_q\ $end
$var wire 1 7' \RAM|ALT_INV_memRAM~66_q\ $end
$var wire 1 8' \RAM|ALT_INV_memRAM~65_q\ $end
$var wire 1 9' \RAM|ALT_INV_memRAM~64_q\ $end
$var wire 1 :' \RAM|ALT_INV_memRAM~63_q\ $end
$var wire 1 ;' \RAM|ALT_INV_memRAM~62_q\ $end
$var wire 1 <' \RAM|ALT_INV_memRAM~61_q\ $end
$var wire 1 =' \RAM|ALT_INV_memRAM~60_q\ $end
$var wire 1 >' \RAM|ALT_INV_memRAM~59_q\ $end
$var wire 1 ?' \RAM|ALT_INV_memRAM~58_q\ $end
$var wire 1 @' \RAM|ALT_INV_memRAM~57_q\ $end
$var wire 1 A' \RAM|ALT_INV_memRAM~56_q\ $end
$var wire 1 B' \RAM|ALT_INV_memRAM~55_q\ $end
$var wire 1 C' \RAM|ALT_INV_memRAM~54_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0U!
1V!
xW!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
z4#
z5#
z6#
z7#
z8#
z9#
z:#
z;#
z<#
z=#
z>#
z?#
z@#
zA#
zB#
zC#
zD#
zE#
zF#
zG#
zH#
zI#
zJ#
zK#
zL#
zM#
zN#
zO#
zP#
zQ#
zR#
zS#
1T#
1U#
0V#
1W#
0X#
1Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
1a#
0b#
1c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
1E$
0F$
0G$
1H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
1g$
1h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
1s$
0t$
0u$
0v$
0w$
1x$
0y$
0z$
0{$
1|$
0}$
1~$
0!%
0"%
0#%
0$%
0%%
1&%
0'%
1(%
0)%
0*%
0+%
1,%
0-%
0.%
0/%
10%
01%
02%
03%
14%
05%
06%
07%
18%
09%
0:%
0;%
1<%
0=%
0>%
0?%
1@%
0A%
0B%
0C%
1D%
0E%
0F%
0G%
1H%
0I%
0J%
0K%
1L%
0M%
0N%
0O%
1P%
0Q%
0R%
0S%
1T%
0U%
0V%
0W%
1X%
0Y%
0Z%
0[%
1\%
0]%
0^%
0_%
1`%
0a%
0b%
0c%
1d%
0e%
0f%
0g%
1h%
0i%
0j%
0k%
1l%
0m%
0n%
0o%
1p%
0q%
0r%
0s%
1t%
0u%
0v%
0w%
1x%
0y%
0z%
0{%
1|%
0}%
0~%
0!&
1"&
0#&
0$&
0%&
1&&
0'&
0(&
0)&
1*&
0+&
0,&
0-&
1.&
0/&
00&
01&
12&
03&
04&
05&
16&
07&
08&
09&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
1)'
1*'
1+'
02'
13'
14'
15'
16'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1_!
0`!
1a!
0b!
1c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
zM"
zN"
zO"
zP"
zQ"
zR"
zS"
zT"
zU"
zV"
zW"
zX"
zY"
zZ"
z["
z\"
z]"
z^"
z_"
z`"
za"
zb"
zc"
zd"
ze"
zf"
zg"
zh"
zi"
zj"
zk"
zl"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
x:&
x;&
x<&
x=&
x>&
x?&
x@&
xA&
xB&
xC&
xD&
xE&
xF&
xG&
xH&
xI&
xJ&
xK&
xL&
xM&
xN&
xO&
xP&
xQ&
0R&
0S&
0T&
0U&
0V&
0W&
xX&
xY&
1,'
1-'
1.'
1/'
10'
11'
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
1>
0?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
zb
zc
zd
ze
zf
zg
zh
zi
zj
zk
zl
zm
zn
zo
zp
zq
zr
zs
zt
zu
zv
zw
zx
zy
zz
z{
z|
z}
z~
z!!
z"!
z#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
11!
02!
13!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
$end
#10000
0!
0^!
0g$
#20000
1!
1^!
1g$
1W&
1}$
1'%
0e&
0g&
01'
0h$
1i$
0s$
0x$
12'
1j$
0|$
0&%
0W#
0T#
0U#
0Y#
0E$
0H$
0a!
0d!
0c!
0_!
0n"
02#
04!
03!
01!
0/!
0%!
0S!
0c#
0a#
0)"
0+"
0@
0>
#30000
0!
0^!
0g$
#40000
1!
1^!
1g$
0W&
1V&
00'
11'
1h$
0i$
1s$
0j$
1k$
1t$
0i&
02'
1l$
1j$
0k$
1w$
1|$
1&%
1u$
0~$
0(%
0,%
00%
04%
08%
0<%
0@%
0D%
0H%
0L%
0P%
0T%
0X%
0\%
0`%
0d%
0h%
0l%
0p%
0t%
0x%
0|%
0"&
0&&
0*&
0.&
02&
06&
0l$
04#
15#
06#
17#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
1"$
1T#
1U#
1Y#
1E$
1H$
0l"
1k"
0j"
1i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
1L"
1d!
1c!
1_!
1n"
12#
0#!
1"!
0!!
1~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
1a
14!
13!
1/!
1%!
1S!
1c#
1a#
1`#
1)"
1+"
1,"
1A
1@
1>
#50000
0!
0^!
0g$
#60000
1!
1^!
1g$
1W&
1v$
0+'
01'
0h$
1i$
0s$
0t$
0w$
1i&
12'
0j$
1k$
0|$
0&%
0u$
1~$
1(%
1,%
10%
14%
18%
1<%
1@%
1D%
1H%
1L%
1P%
1T%
1X%
1\%
1`%
1d%
1h%
1l%
1p%
1t%
1x%
1|%
1"&
1&&
1*&
1.&
12&
16&
1l$
0`#
z4#
z5#
z6#
z7#
z8#
z9#
z:#
z;#
z<#
z=#
z>#
z?#
z@#
zA#
zB#
zC#
zD#
zE#
zF#
zG#
zH#
zI#
zJ#
zK#
zL#
zM#
zN#
zO#
zP#
zQ#
zR#
zS#
0"$
0T#
0U#
0Y#
0E$
0H$
0,"
zl"
zk"
zj"
zi"
zh"
zg"
zf"
ze"
zd"
zc"
zb"
za"
z`"
z_"
z^"
z]"
z\"
z["
zZ"
zY"
zX"
zW"
zV"
zU"
zT"
zS"
zR"
zQ"
zP"
zO"
zN"
zM"
0L"
0d!
0c!
0_!
0n"
02#
0A
z#!
z"!
z!!
z~
z}
z|
z{
zz
zy
zx
zw
zv
zu
zt
zs
zr
zq
zp
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
zb
0a
04!
03!
0/!
0%!
0S!
0c#
0a#
0)"
0+"
0@
0>
#70000
0!
0^!
0g$
#80000
1!
1^!
1g$
0W&
0V&
1U&
0/'
10'
11'
1h$
0i$
1j$
0k$
0l$
1m$
1n$
1l$
0m$
0j$
0n$
#90000
0!
0^!
0g$
#100000
