Info: Generated by version: 22.2 build 94
Info: Starting: Create simulation model
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\multadd_fp_ci\multadd_fp_ci.ip --simulation=VHDL --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\multadd_fp_ci\multadd_fp_ci --family=Agilex --part=AGFB014R24B2E2V
Info: multadd_fp_ci.s20_native_floating_point_dsp_0: By default the 'ENA port' is tie to 'GND'. User can tie this port to VCC based on their design need.
Info: multadd_fp_ci.s20_native_floating_point_dsp_0: By default the registers 'FP32_adder_a, FP32_mult_a, FP32_mult_b', 'output_register', 'adder_input','FP32_adder_a_chainin_pl','mult_pipeline','FP32_adder_a_chainin_2nd_pl' and 'mult_2nd_pipeline' is enabled for operation mode 'fp32_mult_add'
Info: multadd_fp_ci: "Transforming system: multadd_fp_ci"
Info: multadd_fp_ci: "Naming system components in system: multadd_fp_ci"
Info: multadd_fp_ci: "Processing generation queue"
Info: multadd_fp_ci: "Generating: multadd_fp_ci"
Info: multadd_fp_ci: "Generating: multadd_fp_ci_s20_native_floating_point_dsp_1910_sklxkaa"
Info: s20_native_floating_point_dsp_0: generating top-level entity multadd_fp_ci_s20_native_floating_point_dsp_1910_sklxkaa
Info: s20_native_floating_point_dsp_0: Uses both Clear signal
Info: multadd_fp_ci: Done "multadd_fp_ci" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in E:/FDAS2/Projects/SKA/altera/quartus/22.2/multadd_fp_ci/multadd_fp_ci/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/FDAS2/Projects/SKA/altera/quartus/22.2/multadd_fp_ci/multadd_fp_ci/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=E:\FDAS2\Projects\SKA\altera\quartus\22.2\multadd_fp_ci\multadd_fp_ci.ip --simulator=MODELSIM --output-directory=E:/FDAS2/Projects/SKA/altera/quartus/22.2/multadd_fp_ci/multadd_fp_ci/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in E:/FDAS2/Projects/SKA/altera/quartus/22.2/multadd_fp_ci/multadd_fp_ci/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under E:/FDAS2/Projects/SKA/altera/quartus/22.2/multadd_fp_ci/multadd_fp_ci/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\multadd_fp_ci\multadd_fp_ci.ip --block-symbol-file --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\multadd_fp_ci\multadd_fp_ci --family=Agilex --part=AGFB014R24B2E2V
Info: multadd_fp_ci.s20_native_floating_point_dsp_0: By default the 'ENA port' is tie to 'GND'. User can tie this port to VCC based on their design need.
Info: multadd_fp_ci.s20_native_floating_point_dsp_0: By default the registers 'FP32_adder_a, FP32_mult_a, FP32_mult_b', 'output_register', 'adder_input','FP32_adder_a_chainin_pl','mult_pipeline','FP32_adder_a_chainin_2nd_pl' and 'mult_2nd_pipeline' is enabled for operation mode 'fp32_mult_add'
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\FDAS2\Projects\SKA\altera\quartus\22.2\multadd_fp_ci\multadd_fp_ci.ip --synthesis=VHDL --output-directory=E:\FDAS2\Projects\SKA\altera\quartus\22.2\multadd_fp_ci\multadd_fp_ci --family=Agilex --part=AGFB014R24B2E2V
Info: multadd_fp_ci.s20_native_floating_point_dsp_0: By default the 'ENA port' is tie to 'GND'. User can tie this port to VCC based on their design need.
Info: multadd_fp_ci.s20_native_floating_point_dsp_0: By default the registers 'FP32_adder_a, FP32_mult_a, FP32_mult_b', 'output_register', 'adder_input','FP32_adder_a_chainin_pl','mult_pipeline','FP32_adder_a_chainin_2nd_pl' and 'mult_2nd_pipeline' is enabled for operation mode 'fp32_mult_add'
Info: multadd_fp_ci: "Transforming system: multadd_fp_ci"
Info: multadd_fp_ci: "Naming system components in system: multadd_fp_ci"
Info: multadd_fp_ci: "Processing generation queue"
Info: multadd_fp_ci: "Generating: multadd_fp_ci"
Info: multadd_fp_ci: "Generating: multadd_fp_ci_s20_native_floating_point_dsp_1910_sklxkaa"
Info: s20_native_floating_point_dsp_0: generating top-level entity multadd_fp_ci_s20_native_floating_point_dsp_1910_sklxkaa
Info: s20_native_floating_point_dsp_0: Uses both Clear signal
Info: multadd_fp_ci: Done "multadd_fp_ci" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in multadd_fp_ci. No files generated.
Info: Finished: Generate IP Core Documentation
