INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/albert/documents/github/ece532/custom_ip/gray_scale/gray_scale.srcs/sources_1/new/grayscale_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grayscale_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/albert/documents/github/ece532/custom_ip/src/rgb_to_grayscale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_to_grayscale
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/albert/documents/github/ece532/custom_ip/gray_scale/gray_scale.srcs/sim_2/new/axis_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/albert/documents/github/ece532/custom_ip/tmp_edit_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
