

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Oct 21 21:09:32 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordiccart2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.954 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      247|      247| 2.470 us | 2.470 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 248


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 248
* Pipeline : 1
  Pipeline-0 : II = 1, D = 248, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%y_read = call float @_ssdm_op_Read.ap_auto.float(float %y) nounwind" [cordiccart2pol.cpp:19]   --->   Operation 249 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind" [cordiccart2pol.cpp:19]   --->   Operation 250 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp ogt float %y_read, 0.000000e+00" [cordiccart2pol.cpp:26]   --->   Operation 251 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.40>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast float %y_read to i32" [cordiccart2pol.cpp:26]   --->   Operation 252 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln26, i32 23, i32 30)" [cordiccart2pol.cpp:26]   --->   Operation 253 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %bitcast_ln26 to i23" [cordiccart2pol.cpp:26]   --->   Operation 254 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (1.55ns)   --->   "%icmp_ln26 = icmp ne i8 %tmp, -1" [cordiccart2pol.cpp:26]   --->   Operation 255 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (2.44ns)   --->   "%icmp_ln26_1 = icmp eq i23 %trunc_ln26, 0" [cordiccart2pol.cpp:26]   --->   Operation 256 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%or_ln26 = or i1 %icmp_ln26_1, %icmp_ln26" [cordiccart2pol.cpp:26]   --->   Operation 257 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp ogt float %y_read, 0.000000e+00" [cordiccart2pol.cpp:26]   --->   Operation 258 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %or_ln26, %tmp_1" [cordiccart2pol.cpp:26]   --->   Operation 259 'and' 'and_ln26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node x_copy_2)   --->   "%xor_ln34 = xor i32 %bitcast_ln26, -2147483648" [cordiccart2pol.cpp:34]   --->   Operation 260 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node x_copy_2)   --->   "%x_copy = bitcast i32 %xor_ln34 to float" [cordiccart2pol.cpp:34]   --->   Operation 261 'bitcast' 'x_copy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.99ns) (out node of the LUT)   --->   "%x_copy_2 = select i1 %and_ln26, float %y_read, float %x_copy" [cordiccart2pol.cpp:26]   --->   Operation 262 'select' 'x_copy_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.42>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node y_copy_2)   --->   "%bitcast_ln29 = bitcast float %x_read to i32" [cordiccart2pol.cpp:29]   --->   Operation 263 'bitcast' 'bitcast_ln29' <Predicate = (and_ln26)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node y_copy_2)   --->   "%xor_ln29 = xor i32 %bitcast_ln29, -2147483648" [cordiccart2pol.cpp:29]   --->   Operation 264 'xor' 'xor_ln29' <Predicate = (and_ln26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node y_copy_2)   --->   "%y_copy = bitcast i32 %xor_ln29 to float" [cordiccart2pol.cpp:29]   --->   Operation 265 'bitcast' 'y_copy' <Predicate = (and_ln26)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_copy_2 = select i1 %and_ln26, float %y_copy, float %x_read" [cordiccart2pol.cpp:26]   --->   Operation 266 'select' 'y_copy_2' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 267 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %y_copy_2, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 267 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast float %y_copy_2 to i32" [cordiccart2pol.cpp:44]   --->   Operation 268 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 269 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i32 %bitcast_ln44 to i23" [cordiccart2pol.cpp:44]   --->   Operation 270 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (1.55ns)   --->   "%icmp_ln44 = icmp ne i8 %tmp_6, -1" [cordiccart2pol.cpp:44]   --->   Operation 271 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (2.44ns)   --->   "%icmp_ln44_1 = icmp eq i23 %trunc_ln44, 0" [cordiccart2pol.cpp:44]   --->   Operation 272 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %y_copy_2, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 273 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.68>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%or_ln44 = or i1 %icmp_ln44_1, %icmp_ln44" [cordiccart2pol.cpp:44]   --->   Operation 274 'or' 'or_ln44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%and_ln44 = and i1 %or_ln44, %tmp_8" [cordiccart2pol.cpp:44]   --->   Operation 275 'and' 'and_ln44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %and_ln44, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 276 'select' 'select_ln55' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 277 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln55, %y_copy_2" [cordiccart2pol.cpp:55]   --->   Operation 277 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %select_ln55, %x_copy_2" [cordiccart2pol.cpp:56]   --->   Operation 278 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %select_ln55, 0x3FE921FB60000000" [cordiccart2pol.cpp:57]   --->   Operation 279 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 280 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln55, %y_copy_2" [cordiccart2pol.cpp:55]   --->   Operation 280 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %select_ln55, %x_copy_2" [cordiccart2pol.cpp:56]   --->   Operation 281 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %select_ln55, 0x3FE921FB60000000" [cordiccart2pol.cpp:57]   --->   Operation 282 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 283 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln55, %y_copy_2" [cordiccart2pol.cpp:55]   --->   Operation 283 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 284 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %select_ln55, %x_copy_2" [cordiccart2pol.cpp:56]   --->   Operation 284 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %select_ln55, 0x3FE921FB60000000" [cordiccart2pol.cpp:57]   --->   Operation 285 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 286 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %select_ln55, %y_copy_2" [cordiccart2pol.cpp:55]   --->   Operation 286 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 287 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %select_ln55, %x_copy_2" [cordiccart2pol.cpp:56]   --->   Operation 287 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %select_ln55, 0x3FE921FB60000000" [cordiccart2pol.cpp:57]   --->   Operation 288 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.95>
ST_9 : Operation 289 [1/1] (0.69ns)   --->   "%select_ln26 = select i1 %and_ln26, float 0x3FF921FB60000000, float 0xBFF921FB60000000" [cordiccart2pol.cpp:26]   --->   Operation 289 'select' 'select_ln26' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 290 [5/5] (7.25ns)   --->   "%x_copy_1 = fsub float %x_copy_2, %tmp_7" [cordiccart2pol.cpp:55]   --->   Operation 290 'fsub' 'x_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [5/5] (7.25ns)   --->   "%y_copy_1 = fadd float %y_copy_2, %tmp_s" [cordiccart2pol.cpp:56]   --->   Operation 291 'fadd' 'y_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [5/5] (7.25ns)   --->   "%angle = fsub float %select_ln26, %tmp_2" [cordiccart2pol.cpp:57]   --->   Operation 292 'fsub' 'angle' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 293 [4/5] (7.25ns)   --->   "%x_copy_1 = fsub float %x_copy_2, %tmp_7" [cordiccart2pol.cpp:55]   --->   Operation 293 'fsub' 'x_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [4/5] (7.25ns)   --->   "%y_copy_1 = fadd float %y_copy_2, %tmp_s" [cordiccart2pol.cpp:56]   --->   Operation 294 'fadd' 'y_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [4/5] (7.25ns)   --->   "%angle = fsub float %select_ln26, %tmp_2" [cordiccart2pol.cpp:57]   --->   Operation 295 'fsub' 'angle' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 296 [3/5] (7.25ns)   --->   "%x_copy_1 = fsub float %x_copy_2, %tmp_7" [cordiccart2pol.cpp:55]   --->   Operation 296 'fsub' 'x_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [3/5] (7.25ns)   --->   "%y_copy_1 = fadd float %y_copy_2, %tmp_s" [cordiccart2pol.cpp:56]   --->   Operation 297 'fadd' 'y_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [3/5] (7.25ns)   --->   "%angle = fsub float %select_ln26, %tmp_2" [cordiccart2pol.cpp:57]   --->   Operation 298 'fsub' 'angle' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 299 [2/5] (7.25ns)   --->   "%x_copy_1 = fsub float %x_copy_2, %tmp_7" [cordiccart2pol.cpp:55]   --->   Operation 299 'fsub' 'x_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [2/5] (7.25ns)   --->   "%y_copy_1 = fadd float %y_copy_2, %tmp_s" [cordiccart2pol.cpp:56]   --->   Operation 300 'fadd' 'y_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [2/5] (7.25ns)   --->   "%angle = fsub float %select_ln26, %tmp_2" [cordiccart2pol.cpp:57]   --->   Operation 301 'fsub' 'angle' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 302 [1/5] (7.25ns)   --->   "%x_copy_1 = fsub float %x_copy_2, %tmp_7" [cordiccart2pol.cpp:55]   --->   Operation 302 'fsub' 'x_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [1/5] (7.25ns)   --->   "%y_copy_1 = fadd float %y_copy_2, %tmp_s" [cordiccart2pol.cpp:56]   --->   Operation 303 'fadd' 'y_copy_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 304 [1/5] (7.25ns)   --->   "%angle = fsub float %select_ln26, %tmp_2" [cordiccart2pol.cpp:57]   --->   Operation 304 'fsub' 'angle' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.43>
ST_14 : Operation 305 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %y_copy_1, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 305 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.43>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln44_1 = bitcast float %y_copy_1 to i32" [cordiccart2pol.cpp:44]   --->   Operation 306 'bitcast' 'bitcast_ln44_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_1, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 307 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i32 %bitcast_ln44_1 to i23" [cordiccart2pol.cpp:44]   --->   Operation 308 'trunc' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (1.55ns)   --->   "%icmp_ln44_2 = icmp ne i8 %tmp_9, -1" [cordiccart2pol.cpp:44]   --->   Operation 309 'icmp' 'icmp_ln44_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/1] (2.44ns)   --->   "%icmp_ln44_3 = icmp eq i23 %trunc_ln44_1, 0" [cordiccart2pol.cpp:44]   --->   Operation 310 'icmp' 'icmp_ln44_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %y_copy_1, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 311 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.68>
ST_16 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%or_ln44_1 = or i1 %icmp_ln44_3, %icmp_ln44_2" [cordiccart2pol.cpp:44]   --->   Operation 312 'or' 'or_ln44_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%and_ln44_1 = and i1 %or_ln44_1, %tmp_10" [cordiccart2pol.cpp:44]   --->   Operation 313 'and' 'and_ln44_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_1 = select i1 %and_ln44_1, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 314 'select' 'select_ln55_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 315 [4/4] (5.70ns)   --->   "%tmp_7_1 = fmul float %select_ln55_1, %y_copy_1" [cordiccart2pol.cpp:55]   --->   Operation 315 'fmul' 'tmp_7_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [4/4] (5.70ns)   --->   "%tmp_1_4 = fmul float %select_ln55_1, %x_copy_1" [cordiccart2pol.cpp:56]   --->   Operation 316 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [4/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %select_ln55_1, 0x3FDDAC6700000000" [cordiccart2pol.cpp:57]   --->   Operation 317 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 318 [3/4] (5.70ns)   --->   "%tmp_7_1 = fmul float %select_ln55_1, %y_copy_1" [cordiccart2pol.cpp:55]   --->   Operation 318 'fmul' 'tmp_7_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 319 [3/4] (5.70ns)   --->   "%tmp_1_4 = fmul float %select_ln55_1, %x_copy_1" [cordiccart2pol.cpp:56]   --->   Operation 319 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 320 [3/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %select_ln55_1, 0x3FDDAC6700000000" [cordiccart2pol.cpp:57]   --->   Operation 320 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 321 [2/4] (5.70ns)   --->   "%tmp_7_1 = fmul float %select_ln55_1, %y_copy_1" [cordiccart2pol.cpp:55]   --->   Operation 321 'fmul' 'tmp_7_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 322 [2/4] (5.70ns)   --->   "%tmp_1_4 = fmul float %select_ln55_1, %x_copy_1" [cordiccart2pol.cpp:56]   --->   Operation 322 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [2/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %select_ln55_1, 0x3FDDAC6700000000" [cordiccart2pol.cpp:57]   --->   Operation 323 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 324 [1/4] (5.70ns)   --->   "%tmp_7_1 = fmul float %select_ln55_1, %y_copy_1" [cordiccart2pol.cpp:55]   --->   Operation 324 'fmul' 'tmp_7_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/4] (5.70ns)   --->   "%tmp_1_4 = fmul float %select_ln55_1, %x_copy_1" [cordiccart2pol.cpp:56]   --->   Operation 325 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 326 [1/4] (5.70ns)   --->   "%tmp_2_1 = fmul float %select_ln55_1, 0x3FDDAC6700000000" [cordiccart2pol.cpp:57]   --->   Operation 326 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 327 [4/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_7_1, 5.000000e-01" [cordiccart2pol.cpp:55]   --->   Operation 327 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 328 [4/4] (5.70ns)   --->   "%tmp_1_1 = fmul float %tmp_1_4, 5.000000e-01" [cordiccart2pol.cpp:56]   --->   Operation 328 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 329 [5/5] (7.25ns)   --->   "%angle_s = fsub float %angle, %tmp_2_1" [cordiccart2pol.cpp:57]   --->   Operation 329 'fsub' 'angle_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 330 [3/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_7_1, 5.000000e-01" [cordiccart2pol.cpp:55]   --->   Operation 330 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [3/4] (5.70ns)   --->   "%tmp_1_1 = fmul float %tmp_1_4, 5.000000e-01" [cordiccart2pol.cpp:56]   --->   Operation 331 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 332 [4/5] (7.25ns)   --->   "%angle_s = fsub float %angle, %tmp_2_1" [cordiccart2pol.cpp:57]   --->   Operation 332 'fsub' 'angle_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 333 [2/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_7_1, 5.000000e-01" [cordiccart2pol.cpp:55]   --->   Operation 333 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 334 [2/4] (5.70ns)   --->   "%tmp_1_1 = fmul float %tmp_1_4, 5.000000e-01" [cordiccart2pol.cpp:56]   --->   Operation 334 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [3/5] (7.25ns)   --->   "%angle_s = fsub float %angle, %tmp_2_1" [cordiccart2pol.cpp:57]   --->   Operation 335 'fsub' 'angle_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 336 [1/4] (5.70ns)   --->   "%tmp_8_1 = fmul float %tmp_7_1, 5.000000e-01" [cordiccart2pol.cpp:55]   --->   Operation 336 'fmul' 'tmp_8_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/4] (5.70ns)   --->   "%tmp_1_1 = fmul float %tmp_1_4, 5.000000e-01" [cordiccart2pol.cpp:56]   --->   Operation 337 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [2/5] (7.25ns)   --->   "%angle_s = fsub float %angle, %tmp_2_1" [cordiccart2pol.cpp:57]   --->   Operation 338 'fsub' 'angle_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 339 [5/5] (7.25ns)   --->   "%x_copy_1_1 = fsub float %x_copy_1, %tmp_8_1" [cordiccart2pol.cpp:55]   --->   Operation 339 'fsub' 'x_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 340 [5/5] (7.25ns)   --->   "%y_copy_1_1 = fadd float %y_copy_1, %tmp_1_1" [cordiccart2pol.cpp:56]   --->   Operation 340 'fadd' 'y_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 341 [1/5] (7.25ns)   --->   "%angle_s = fsub float %angle, %tmp_2_1" [cordiccart2pol.cpp:57]   --->   Operation 341 'fsub' 'angle_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 342 [4/5] (7.25ns)   --->   "%x_copy_1_1 = fsub float %x_copy_1, %tmp_8_1" [cordiccart2pol.cpp:55]   --->   Operation 342 'fsub' 'x_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 343 [4/5] (7.25ns)   --->   "%y_copy_1_1 = fadd float %y_copy_1, %tmp_1_1" [cordiccart2pol.cpp:56]   --->   Operation 343 'fadd' 'y_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 344 [3/5] (7.25ns)   --->   "%x_copy_1_1 = fsub float %x_copy_1, %tmp_8_1" [cordiccart2pol.cpp:55]   --->   Operation 344 'fsub' 'x_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 345 [3/5] (7.25ns)   --->   "%y_copy_1_1 = fadd float %y_copy_1, %tmp_1_1" [cordiccart2pol.cpp:56]   --->   Operation 345 'fadd' 'y_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 346 [2/5] (7.25ns)   --->   "%x_copy_1_1 = fsub float %x_copy_1, %tmp_8_1" [cordiccart2pol.cpp:55]   --->   Operation 346 'fsub' 'x_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [2/5] (7.25ns)   --->   "%y_copy_1_1 = fadd float %y_copy_1, %tmp_1_1" [cordiccart2pol.cpp:56]   --->   Operation 347 'fadd' 'y_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 348 [1/5] (7.25ns)   --->   "%x_copy_1_1 = fsub float %x_copy_1, %tmp_8_1" [cordiccart2pol.cpp:55]   --->   Operation 348 'fsub' 'x_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 349 [1/5] (7.25ns)   --->   "%y_copy_1_1 = fadd float %y_copy_1, %tmp_1_1" [cordiccart2pol.cpp:56]   --->   Operation 349 'fadd' 'y_copy_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.43>
ST_29 : Operation 350 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %y_copy_1_1, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 350 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.43>
ST_30 : Operation 351 [1/1] (0.00ns)   --->   "%bitcast_ln44_2 = bitcast float %y_copy_1_1 to i32" [cordiccart2pol.cpp:44]   --->   Operation 351 'bitcast' 'bitcast_ln44_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_2, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 352 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = trunc i32 %bitcast_ln44_2 to i23" [cordiccart2pol.cpp:44]   --->   Operation 353 'trunc' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (1.55ns)   --->   "%icmp_ln44_4 = icmp ne i8 %tmp_11, -1" [cordiccart2pol.cpp:44]   --->   Operation 354 'icmp' 'icmp_ln44_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 355 [1/1] (2.44ns)   --->   "%icmp_ln44_5 = icmp eq i23 %trunc_ln44_2, 0" [cordiccart2pol.cpp:44]   --->   Operation 355 'icmp' 'icmp_ln44_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 356 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %y_copy_1_1, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 356 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.68>
ST_31 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%or_ln44_2 = or i1 %icmp_ln44_5, %icmp_ln44_4" [cordiccart2pol.cpp:44]   --->   Operation 357 'or' 'or_ln44_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%and_ln44_2 = and i1 %or_ln44_2, %tmp_12" [cordiccart2pol.cpp:44]   --->   Operation 358 'and' 'and_ln44_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 359 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_2 = select i1 %and_ln44_2, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 359 'select' 'select_ln55_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 360 [4/4] (5.70ns)   --->   "%tmp_7_2 = fmul float %select_ln55_2, %y_copy_1_1" [cordiccart2pol.cpp:55]   --->   Operation 360 'fmul' 'tmp_7_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 361 [4/4] (5.70ns)   --->   "%tmp_2_5 = fmul float %select_ln55_2, %x_copy_1_1" [cordiccart2pol.cpp:56]   --->   Operation 361 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 362 [4/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %select_ln55_2, 0x3FCF5B7600000000" [cordiccart2pol.cpp:57]   --->   Operation 362 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.70>
ST_32 : Operation 363 [3/4] (5.70ns)   --->   "%tmp_7_2 = fmul float %select_ln55_2, %y_copy_1_1" [cordiccart2pol.cpp:55]   --->   Operation 363 'fmul' 'tmp_7_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 364 [3/4] (5.70ns)   --->   "%tmp_2_5 = fmul float %select_ln55_2, %x_copy_1_1" [cordiccart2pol.cpp:56]   --->   Operation 364 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 365 [3/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %select_ln55_2, 0x3FCF5B7600000000" [cordiccart2pol.cpp:57]   --->   Operation 365 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.70>
ST_33 : Operation 366 [2/4] (5.70ns)   --->   "%tmp_7_2 = fmul float %select_ln55_2, %y_copy_1_1" [cordiccart2pol.cpp:55]   --->   Operation 366 'fmul' 'tmp_7_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 367 [2/4] (5.70ns)   --->   "%tmp_2_5 = fmul float %select_ln55_2, %x_copy_1_1" [cordiccart2pol.cpp:56]   --->   Operation 367 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 368 [2/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %select_ln55_2, 0x3FCF5B7600000000" [cordiccart2pol.cpp:57]   --->   Operation 368 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.70>
ST_34 : Operation 369 [1/4] (5.70ns)   --->   "%tmp_7_2 = fmul float %select_ln55_2, %y_copy_1_1" [cordiccart2pol.cpp:55]   --->   Operation 369 'fmul' 'tmp_7_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 370 [1/4] (5.70ns)   --->   "%tmp_2_5 = fmul float %select_ln55_2, %x_copy_1_1" [cordiccart2pol.cpp:56]   --->   Operation 370 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 371 [1/4] (5.70ns)   --->   "%tmp_2_2 = fmul float %select_ln55_2, 0x3FCF5B7600000000" [cordiccart2pol.cpp:57]   --->   Operation 371 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 372 [4/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_7_2, 2.500000e-01" [cordiccart2pol.cpp:55]   --->   Operation 372 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 373 [4/4] (5.70ns)   --->   "%tmp_1_2 = fmul float %tmp_2_5, 2.500000e-01" [cordiccart2pol.cpp:56]   --->   Operation 373 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 374 [5/5] (7.25ns)   --->   "%angle_2 = fsub float %angle_s, %tmp_2_2" [cordiccart2pol.cpp:57]   --->   Operation 374 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 375 [3/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_7_2, 2.500000e-01" [cordiccart2pol.cpp:55]   --->   Operation 375 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 376 [3/4] (5.70ns)   --->   "%tmp_1_2 = fmul float %tmp_2_5, 2.500000e-01" [cordiccart2pol.cpp:56]   --->   Operation 376 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 377 [4/5] (7.25ns)   --->   "%angle_2 = fsub float %angle_s, %tmp_2_2" [cordiccart2pol.cpp:57]   --->   Operation 377 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 378 [2/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_7_2, 2.500000e-01" [cordiccart2pol.cpp:55]   --->   Operation 378 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 379 [2/4] (5.70ns)   --->   "%tmp_1_2 = fmul float %tmp_2_5, 2.500000e-01" [cordiccart2pol.cpp:56]   --->   Operation 379 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 380 [3/5] (7.25ns)   --->   "%angle_2 = fsub float %angle_s, %tmp_2_2" [cordiccart2pol.cpp:57]   --->   Operation 380 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 381 [1/4] (5.70ns)   --->   "%tmp_8_2 = fmul float %tmp_7_2, 2.500000e-01" [cordiccart2pol.cpp:55]   --->   Operation 381 'fmul' 'tmp_8_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 382 [1/4] (5.70ns)   --->   "%tmp_1_2 = fmul float %tmp_2_5, 2.500000e-01" [cordiccart2pol.cpp:56]   --->   Operation 382 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 383 [2/5] (7.25ns)   --->   "%angle_2 = fsub float %angle_s, %tmp_2_2" [cordiccart2pol.cpp:57]   --->   Operation 383 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 384 [5/5] (7.25ns)   --->   "%x_copy_1_2 = fsub float %x_copy_1_1, %tmp_8_2" [cordiccart2pol.cpp:55]   --->   Operation 384 'fsub' 'x_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 385 [5/5] (7.25ns)   --->   "%y_copy_1_2 = fadd float %y_copy_1_1, %tmp_1_2" [cordiccart2pol.cpp:56]   --->   Operation 385 'fadd' 'y_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 386 [1/5] (7.25ns)   --->   "%angle_2 = fsub float %angle_s, %tmp_2_2" [cordiccart2pol.cpp:57]   --->   Operation 386 'fsub' 'angle_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 387 [4/5] (7.25ns)   --->   "%x_copy_1_2 = fsub float %x_copy_1_1, %tmp_8_2" [cordiccart2pol.cpp:55]   --->   Operation 387 'fsub' 'x_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 388 [4/5] (7.25ns)   --->   "%y_copy_1_2 = fadd float %y_copy_1_1, %tmp_1_2" [cordiccart2pol.cpp:56]   --->   Operation 388 'fadd' 'y_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 389 [3/5] (7.25ns)   --->   "%x_copy_1_2 = fsub float %x_copy_1_1, %tmp_8_2" [cordiccart2pol.cpp:55]   --->   Operation 389 'fsub' 'x_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 390 [3/5] (7.25ns)   --->   "%y_copy_1_2 = fadd float %y_copy_1_1, %tmp_1_2" [cordiccart2pol.cpp:56]   --->   Operation 390 'fadd' 'y_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 391 [2/5] (7.25ns)   --->   "%x_copy_1_2 = fsub float %x_copy_1_1, %tmp_8_2" [cordiccart2pol.cpp:55]   --->   Operation 391 'fsub' 'x_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 392 [2/5] (7.25ns)   --->   "%y_copy_1_2 = fadd float %y_copy_1_1, %tmp_1_2" [cordiccart2pol.cpp:56]   --->   Operation 392 'fadd' 'y_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 393 [1/5] (7.25ns)   --->   "%x_copy_1_2 = fsub float %x_copy_1_1, %tmp_8_2" [cordiccart2pol.cpp:55]   --->   Operation 393 'fsub' 'x_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 394 [1/5] (7.25ns)   --->   "%y_copy_1_2 = fadd float %y_copy_1_1, %tmp_1_2" [cordiccart2pol.cpp:56]   --->   Operation 394 'fadd' 'y_copy_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.43>
ST_44 : Operation 395 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp ogt float %y_copy_1_2, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 395 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.43>
ST_45 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln44_3 = bitcast float %y_copy_1_2 to i32" [cordiccart2pol.cpp:44]   --->   Operation 396 'bitcast' 'bitcast_ln44_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_3, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 397 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = trunc i32 %bitcast_ln44_3 to i23" [cordiccart2pol.cpp:44]   --->   Operation 398 'trunc' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 399 [1/1] (1.55ns)   --->   "%icmp_ln44_6 = icmp ne i8 %tmp_13, -1" [cordiccart2pol.cpp:44]   --->   Operation 399 'icmp' 'icmp_ln44_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 400 [1/1] (2.44ns)   --->   "%icmp_ln44_7 = icmp eq i23 %trunc_ln44_3, 0" [cordiccart2pol.cpp:44]   --->   Operation 400 'icmp' 'icmp_ln44_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 401 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp ogt float %y_copy_1_2, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 401 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.68>
ST_46 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_3)   --->   "%or_ln44_3 = or i1 %icmp_ln44_7, %icmp_ln44_6" [cordiccart2pol.cpp:44]   --->   Operation 402 'or' 'or_ln44_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_3)   --->   "%and_ln44_3 = and i1 %or_ln44_3, %tmp_14" [cordiccart2pol.cpp:44]   --->   Operation 403 'and' 'and_ln44_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 404 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_3 = select i1 %and_ln44_3, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 404 'select' 'select_ln55_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 405 [4/4] (5.70ns)   --->   "%tmp_7_3 = fmul float %select_ln55_3, %y_copy_1_2" [cordiccart2pol.cpp:55]   --->   Operation 405 'fmul' 'tmp_7_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 406 [4/4] (5.70ns)   --->   "%tmp_3 = fmul float %select_ln55_3, %x_copy_1_2" [cordiccart2pol.cpp:56]   --->   Operation 406 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 407 [4/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %select_ln55_3, 0x3FBFD5BAA0000000" [cordiccart2pol.cpp:57]   --->   Operation 407 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.70>
ST_47 : Operation 408 [3/4] (5.70ns)   --->   "%tmp_7_3 = fmul float %select_ln55_3, %y_copy_1_2" [cordiccart2pol.cpp:55]   --->   Operation 408 'fmul' 'tmp_7_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 409 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %select_ln55_3, %x_copy_1_2" [cordiccart2pol.cpp:56]   --->   Operation 409 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 410 [3/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %select_ln55_3, 0x3FBFD5BAA0000000" [cordiccart2pol.cpp:57]   --->   Operation 410 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.70>
ST_48 : Operation 411 [2/4] (5.70ns)   --->   "%tmp_7_3 = fmul float %select_ln55_3, %y_copy_1_2" [cordiccart2pol.cpp:55]   --->   Operation 411 'fmul' 'tmp_7_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 412 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %select_ln55_3, %x_copy_1_2" [cordiccart2pol.cpp:56]   --->   Operation 412 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 413 [2/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %select_ln55_3, 0x3FBFD5BAA0000000" [cordiccart2pol.cpp:57]   --->   Operation 413 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.70>
ST_49 : Operation 414 [1/4] (5.70ns)   --->   "%tmp_7_3 = fmul float %select_ln55_3, %y_copy_1_2" [cordiccart2pol.cpp:55]   --->   Operation 414 'fmul' 'tmp_7_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 415 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %select_ln55_3, %x_copy_1_2" [cordiccart2pol.cpp:56]   --->   Operation 415 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 416 [1/4] (5.70ns)   --->   "%tmp_2_3 = fmul float %select_ln55_3, 0x3FBFD5BAA0000000" [cordiccart2pol.cpp:57]   --->   Operation 416 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 417 [4/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_7_3, 1.250000e-01" [cordiccart2pol.cpp:55]   --->   Operation 417 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 418 [4/4] (5.70ns)   --->   "%tmp_1_3 = fmul float %tmp_3, 1.250000e-01" [cordiccart2pol.cpp:56]   --->   Operation 418 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 419 [5/5] (7.25ns)   --->   "%angle_3 = fsub float %angle_2, %tmp_2_3" [cordiccart2pol.cpp:57]   --->   Operation 419 'fsub' 'angle_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 420 [3/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_7_3, 1.250000e-01" [cordiccart2pol.cpp:55]   --->   Operation 420 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 421 [3/4] (5.70ns)   --->   "%tmp_1_3 = fmul float %tmp_3, 1.250000e-01" [cordiccart2pol.cpp:56]   --->   Operation 421 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 422 [4/5] (7.25ns)   --->   "%angle_3 = fsub float %angle_2, %tmp_2_3" [cordiccart2pol.cpp:57]   --->   Operation 422 'fsub' 'angle_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 423 [2/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_7_3, 1.250000e-01" [cordiccart2pol.cpp:55]   --->   Operation 423 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 424 [2/4] (5.70ns)   --->   "%tmp_1_3 = fmul float %tmp_3, 1.250000e-01" [cordiccart2pol.cpp:56]   --->   Operation 424 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 425 [3/5] (7.25ns)   --->   "%angle_3 = fsub float %angle_2, %tmp_2_3" [cordiccart2pol.cpp:57]   --->   Operation 425 'fsub' 'angle_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 426 [1/4] (5.70ns)   --->   "%tmp_8_3 = fmul float %tmp_7_3, 1.250000e-01" [cordiccart2pol.cpp:55]   --->   Operation 426 'fmul' 'tmp_8_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 427 [1/4] (5.70ns)   --->   "%tmp_1_3 = fmul float %tmp_3, 1.250000e-01" [cordiccart2pol.cpp:56]   --->   Operation 427 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 428 [2/5] (7.25ns)   --->   "%angle_3 = fsub float %angle_2, %tmp_2_3" [cordiccart2pol.cpp:57]   --->   Operation 428 'fsub' 'angle_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 429 [5/5] (7.25ns)   --->   "%x_copy_1_3 = fsub float %x_copy_1_2, %tmp_8_3" [cordiccart2pol.cpp:55]   --->   Operation 429 'fsub' 'x_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 430 [5/5] (7.25ns)   --->   "%y_copy_1_3 = fadd float %y_copy_1_2, %tmp_1_3" [cordiccart2pol.cpp:56]   --->   Operation 430 'fadd' 'y_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 431 [1/5] (7.25ns)   --->   "%angle_3 = fsub float %angle_2, %tmp_2_3" [cordiccart2pol.cpp:57]   --->   Operation 431 'fsub' 'angle_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 432 [4/5] (7.25ns)   --->   "%x_copy_1_3 = fsub float %x_copy_1_2, %tmp_8_3" [cordiccart2pol.cpp:55]   --->   Operation 432 'fsub' 'x_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 433 [4/5] (7.25ns)   --->   "%y_copy_1_3 = fadd float %y_copy_1_2, %tmp_1_3" [cordiccart2pol.cpp:56]   --->   Operation 433 'fadd' 'y_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 434 [3/5] (7.25ns)   --->   "%x_copy_1_3 = fsub float %x_copy_1_2, %tmp_8_3" [cordiccart2pol.cpp:55]   --->   Operation 434 'fsub' 'x_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 435 [3/5] (7.25ns)   --->   "%y_copy_1_3 = fadd float %y_copy_1_2, %tmp_1_3" [cordiccart2pol.cpp:56]   --->   Operation 435 'fadd' 'y_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 436 [2/5] (7.25ns)   --->   "%x_copy_1_3 = fsub float %x_copy_1_2, %tmp_8_3" [cordiccart2pol.cpp:55]   --->   Operation 436 'fsub' 'x_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 437 [2/5] (7.25ns)   --->   "%y_copy_1_3 = fadd float %y_copy_1_2, %tmp_1_3" [cordiccart2pol.cpp:56]   --->   Operation 437 'fadd' 'y_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 438 [1/5] (7.25ns)   --->   "%x_copy_1_3 = fsub float %x_copy_1_2, %tmp_8_3" [cordiccart2pol.cpp:55]   --->   Operation 438 'fsub' 'x_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 439 [1/5] (7.25ns)   --->   "%y_copy_1_3 = fadd float %y_copy_1_2, %tmp_1_3" [cordiccart2pol.cpp:56]   --->   Operation 439 'fadd' 'y_copy_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.43>
ST_59 : Operation 440 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %y_copy_1_3, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 440 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.43>
ST_60 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln44_4 = bitcast float %y_copy_1_3 to i32" [cordiccart2pol.cpp:44]   --->   Operation 441 'bitcast' 'bitcast_ln44_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_4, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 442 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = trunc i32 %bitcast_ln44_4 to i23" [cordiccart2pol.cpp:44]   --->   Operation 443 'trunc' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 444 [1/1] (1.55ns)   --->   "%icmp_ln44_8 = icmp ne i8 %tmp_15, -1" [cordiccart2pol.cpp:44]   --->   Operation 444 'icmp' 'icmp_ln44_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 445 [1/1] (2.44ns)   --->   "%icmp_ln44_9 = icmp eq i23 %trunc_ln44_4, 0" [cordiccart2pol.cpp:44]   --->   Operation 445 'icmp' 'icmp_ln44_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 446 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %y_copy_1_3, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 446 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.68>
ST_61 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%or_ln44_4 = or i1 %icmp_ln44_9, %icmp_ln44_8" [cordiccart2pol.cpp:44]   --->   Operation 447 'or' 'or_ln44_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%and_ln44_4 = and i1 %or_ln44_4, %tmp_16" [cordiccart2pol.cpp:44]   --->   Operation 448 'and' 'and_ln44_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 449 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_4 = select i1 %and_ln44_4, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 449 'select' 'select_ln55_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 450 [4/4] (5.70ns)   --->   "%tmp_7_4 = fmul float %select_ln55_4, %y_copy_1_3" [cordiccart2pol.cpp:55]   --->   Operation 450 'fmul' 'tmp_7_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 451 [4/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln55_4, %x_copy_1_3" [cordiccart2pol.cpp:56]   --->   Operation 451 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 452 [4/4] (5.70ns)   --->   "%tmp_2_4 = fmul float %select_ln55_4, 0x3FAFF55BC0000000" [cordiccart2pol.cpp:57]   --->   Operation 452 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.70>
ST_62 : Operation 453 [3/4] (5.70ns)   --->   "%tmp_7_4 = fmul float %select_ln55_4, %y_copy_1_3" [cordiccart2pol.cpp:55]   --->   Operation 453 'fmul' 'tmp_7_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 454 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln55_4, %x_copy_1_3" [cordiccart2pol.cpp:56]   --->   Operation 454 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 455 [3/4] (5.70ns)   --->   "%tmp_2_4 = fmul float %select_ln55_4, 0x3FAFF55BC0000000" [cordiccart2pol.cpp:57]   --->   Operation 455 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.70>
ST_63 : Operation 456 [2/4] (5.70ns)   --->   "%tmp_7_4 = fmul float %select_ln55_4, %y_copy_1_3" [cordiccart2pol.cpp:55]   --->   Operation 456 'fmul' 'tmp_7_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 457 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln55_4, %x_copy_1_3" [cordiccart2pol.cpp:56]   --->   Operation 457 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 458 [2/4] (5.70ns)   --->   "%tmp_2_4 = fmul float %select_ln55_4, 0x3FAFF55BC0000000" [cordiccart2pol.cpp:57]   --->   Operation 458 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.70>
ST_64 : Operation 459 [1/4] (5.70ns)   --->   "%tmp_7_4 = fmul float %select_ln55_4, %y_copy_1_3" [cordiccart2pol.cpp:55]   --->   Operation 459 'fmul' 'tmp_7_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 460 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %select_ln55_4, %x_copy_1_3" [cordiccart2pol.cpp:56]   --->   Operation 460 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 461 [1/4] (5.70ns)   --->   "%tmp_2_4 = fmul float %select_ln55_4, 0x3FAFF55BC0000000" [cordiccart2pol.cpp:57]   --->   Operation 461 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 462 [4/4] (5.70ns)   --->   "%tmp_8_4 = fmul float %tmp_7_4, 6.250000e-02" [cordiccart2pol.cpp:55]   --->   Operation 462 'fmul' 'tmp_8_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 463 [4/4] (5.70ns)   --->   "%tmp_1_4_6 = fmul float %tmp_4, 6.250000e-02" [cordiccart2pol.cpp:56]   --->   Operation 463 'fmul' 'tmp_1_4_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 464 [5/5] (7.25ns)   --->   "%angle_4 = fsub float %angle_3, %tmp_2_4" [cordiccart2pol.cpp:57]   --->   Operation 464 'fsub' 'angle_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 465 [3/4] (5.70ns)   --->   "%tmp_8_4 = fmul float %tmp_7_4, 6.250000e-02" [cordiccart2pol.cpp:55]   --->   Operation 465 'fmul' 'tmp_8_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 466 [3/4] (5.70ns)   --->   "%tmp_1_4_6 = fmul float %tmp_4, 6.250000e-02" [cordiccart2pol.cpp:56]   --->   Operation 466 'fmul' 'tmp_1_4_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 467 [4/5] (7.25ns)   --->   "%angle_4 = fsub float %angle_3, %tmp_2_4" [cordiccart2pol.cpp:57]   --->   Operation 467 'fsub' 'angle_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 468 [2/4] (5.70ns)   --->   "%tmp_8_4 = fmul float %tmp_7_4, 6.250000e-02" [cordiccart2pol.cpp:55]   --->   Operation 468 'fmul' 'tmp_8_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 469 [2/4] (5.70ns)   --->   "%tmp_1_4_6 = fmul float %tmp_4, 6.250000e-02" [cordiccart2pol.cpp:56]   --->   Operation 469 'fmul' 'tmp_1_4_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 470 [3/5] (7.25ns)   --->   "%angle_4 = fsub float %angle_3, %tmp_2_4" [cordiccart2pol.cpp:57]   --->   Operation 470 'fsub' 'angle_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 471 [1/4] (5.70ns)   --->   "%tmp_8_4 = fmul float %tmp_7_4, 6.250000e-02" [cordiccart2pol.cpp:55]   --->   Operation 471 'fmul' 'tmp_8_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 472 [1/4] (5.70ns)   --->   "%tmp_1_4_6 = fmul float %tmp_4, 6.250000e-02" [cordiccart2pol.cpp:56]   --->   Operation 472 'fmul' 'tmp_1_4_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 473 [2/5] (7.25ns)   --->   "%angle_4 = fsub float %angle_3, %tmp_2_4" [cordiccart2pol.cpp:57]   --->   Operation 473 'fsub' 'angle_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 474 [5/5] (7.25ns)   --->   "%x_copy_1_4 = fsub float %x_copy_1_3, %tmp_8_4" [cordiccart2pol.cpp:55]   --->   Operation 474 'fsub' 'x_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 475 [5/5] (7.25ns)   --->   "%y_copy_1_4 = fadd float %y_copy_1_3, %tmp_1_4_6" [cordiccart2pol.cpp:56]   --->   Operation 475 'fadd' 'y_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 476 [1/5] (7.25ns)   --->   "%angle_4 = fsub float %angle_3, %tmp_2_4" [cordiccart2pol.cpp:57]   --->   Operation 476 'fsub' 'angle_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 477 [4/5] (7.25ns)   --->   "%x_copy_1_4 = fsub float %x_copy_1_3, %tmp_8_4" [cordiccart2pol.cpp:55]   --->   Operation 477 'fsub' 'x_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 478 [4/5] (7.25ns)   --->   "%y_copy_1_4 = fadd float %y_copy_1_3, %tmp_1_4_6" [cordiccart2pol.cpp:56]   --->   Operation 478 'fadd' 'y_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 479 [3/5] (7.25ns)   --->   "%x_copy_1_4 = fsub float %x_copy_1_3, %tmp_8_4" [cordiccart2pol.cpp:55]   --->   Operation 479 'fsub' 'x_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 480 [3/5] (7.25ns)   --->   "%y_copy_1_4 = fadd float %y_copy_1_3, %tmp_1_4_6" [cordiccart2pol.cpp:56]   --->   Operation 480 'fadd' 'y_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 481 [2/5] (7.25ns)   --->   "%x_copy_1_4 = fsub float %x_copy_1_3, %tmp_8_4" [cordiccart2pol.cpp:55]   --->   Operation 481 'fsub' 'x_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 482 [2/5] (7.25ns)   --->   "%y_copy_1_4 = fadd float %y_copy_1_3, %tmp_1_4_6" [cordiccart2pol.cpp:56]   --->   Operation 482 'fadd' 'y_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 483 [1/5] (7.25ns)   --->   "%x_copy_1_4 = fsub float %x_copy_1_3, %tmp_8_4" [cordiccart2pol.cpp:55]   --->   Operation 483 'fsub' 'x_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 484 [1/5] (7.25ns)   --->   "%y_copy_1_4 = fadd float %y_copy_1_3, %tmp_1_4_6" [cordiccart2pol.cpp:56]   --->   Operation 484 'fadd' 'y_copy_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.43>
ST_74 : Operation 485 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp ogt float %y_copy_1_4, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 485 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.43>
ST_75 : Operation 486 [1/1] (0.00ns)   --->   "%bitcast_ln44_5 = bitcast float %y_copy_1_4 to i32" [cordiccart2pol.cpp:44]   --->   Operation 486 'bitcast' 'bitcast_ln44_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_5, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 487 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = trunc i32 %bitcast_ln44_5 to i23" [cordiccart2pol.cpp:44]   --->   Operation 488 'trunc' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 489 [1/1] (1.55ns)   --->   "%icmp_ln44_10 = icmp ne i8 %tmp_17, -1" [cordiccart2pol.cpp:44]   --->   Operation 489 'icmp' 'icmp_ln44_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 490 [1/1] (2.44ns)   --->   "%icmp_ln44_11 = icmp eq i23 %trunc_ln44_5, 0" [cordiccart2pol.cpp:44]   --->   Operation 490 'icmp' 'icmp_ln44_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 491 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp ogt float %y_copy_1_4, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 491 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.68>
ST_76 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_5)   --->   "%or_ln44_5 = or i1 %icmp_ln44_11, %icmp_ln44_10" [cordiccart2pol.cpp:44]   --->   Operation 492 'or' 'or_ln44_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_5)   --->   "%and_ln44_5 = and i1 %or_ln44_5, %tmp_18" [cordiccart2pol.cpp:44]   --->   Operation 493 'and' 'and_ln44_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 494 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_5 = select i1 %and_ln44_5, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 494 'select' 'select_ln55_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 495 [4/4] (5.70ns)   --->   "%tmp_7_5 = fmul float %select_ln55_5, %y_copy_1_4" [cordiccart2pol.cpp:55]   --->   Operation 495 'fmul' 'tmp_7_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 496 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln55_5, %x_copy_1_4" [cordiccart2pol.cpp:56]   --->   Operation 496 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 497 [4/4] (5.70ns)   --->   "%tmp_2_5_7 = fmul float %select_ln55_5, 0x3F9FFD55C0000000" [cordiccart2pol.cpp:57]   --->   Operation 497 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.70>
ST_77 : Operation 498 [3/4] (5.70ns)   --->   "%tmp_7_5 = fmul float %select_ln55_5, %y_copy_1_4" [cordiccart2pol.cpp:55]   --->   Operation 498 'fmul' 'tmp_7_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 499 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln55_5, %x_copy_1_4" [cordiccart2pol.cpp:56]   --->   Operation 499 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 500 [3/4] (5.70ns)   --->   "%tmp_2_5_7 = fmul float %select_ln55_5, 0x3F9FFD55C0000000" [cordiccart2pol.cpp:57]   --->   Operation 500 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.70>
ST_78 : Operation 501 [2/4] (5.70ns)   --->   "%tmp_7_5 = fmul float %select_ln55_5, %y_copy_1_4" [cordiccart2pol.cpp:55]   --->   Operation 501 'fmul' 'tmp_7_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 502 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln55_5, %x_copy_1_4" [cordiccart2pol.cpp:56]   --->   Operation 502 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 503 [2/4] (5.70ns)   --->   "%tmp_2_5_7 = fmul float %select_ln55_5, 0x3F9FFD55C0000000" [cordiccart2pol.cpp:57]   --->   Operation 503 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.70>
ST_79 : Operation 504 [1/4] (5.70ns)   --->   "%tmp_7_5 = fmul float %select_ln55_5, %y_copy_1_4" [cordiccart2pol.cpp:55]   --->   Operation 504 'fmul' 'tmp_7_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 505 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %select_ln55_5, %x_copy_1_4" [cordiccart2pol.cpp:56]   --->   Operation 505 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 506 [1/4] (5.70ns)   --->   "%tmp_2_5_7 = fmul float %select_ln55_5, 0x3F9FFD55C0000000" [cordiccart2pol.cpp:57]   --->   Operation 506 'fmul' 'tmp_2_5_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 507 [4/4] (5.70ns)   --->   "%tmp_8_5 = fmul float %tmp_7_5, 3.125000e-02" [cordiccart2pol.cpp:55]   --->   Operation 507 'fmul' 'tmp_8_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 508 [4/4] (5.70ns)   --->   "%tmp_1_5 = fmul float %tmp_5, 3.125000e-02" [cordiccart2pol.cpp:56]   --->   Operation 508 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 509 [5/5] (7.25ns)   --->   "%angle_5 = fsub float %angle_4, %tmp_2_5_7" [cordiccart2pol.cpp:57]   --->   Operation 509 'fsub' 'angle_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 510 [3/4] (5.70ns)   --->   "%tmp_8_5 = fmul float %tmp_7_5, 3.125000e-02" [cordiccart2pol.cpp:55]   --->   Operation 510 'fmul' 'tmp_8_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 511 [3/4] (5.70ns)   --->   "%tmp_1_5 = fmul float %tmp_5, 3.125000e-02" [cordiccart2pol.cpp:56]   --->   Operation 511 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 512 [4/5] (7.25ns)   --->   "%angle_5 = fsub float %angle_4, %tmp_2_5_7" [cordiccart2pol.cpp:57]   --->   Operation 512 'fsub' 'angle_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 513 [2/4] (5.70ns)   --->   "%tmp_8_5 = fmul float %tmp_7_5, 3.125000e-02" [cordiccart2pol.cpp:55]   --->   Operation 513 'fmul' 'tmp_8_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 514 [2/4] (5.70ns)   --->   "%tmp_1_5 = fmul float %tmp_5, 3.125000e-02" [cordiccart2pol.cpp:56]   --->   Operation 514 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 515 [3/5] (7.25ns)   --->   "%angle_5 = fsub float %angle_4, %tmp_2_5_7" [cordiccart2pol.cpp:57]   --->   Operation 515 'fsub' 'angle_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 516 [1/4] (5.70ns)   --->   "%tmp_8_5 = fmul float %tmp_7_5, 3.125000e-02" [cordiccart2pol.cpp:55]   --->   Operation 516 'fmul' 'tmp_8_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 517 [1/4] (5.70ns)   --->   "%tmp_1_5 = fmul float %tmp_5, 3.125000e-02" [cordiccart2pol.cpp:56]   --->   Operation 517 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 518 [2/5] (7.25ns)   --->   "%angle_5 = fsub float %angle_4, %tmp_2_5_7" [cordiccart2pol.cpp:57]   --->   Operation 518 'fsub' 'angle_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 519 [5/5] (7.25ns)   --->   "%x_copy_1_5 = fsub float %x_copy_1_4, %tmp_8_5" [cordiccart2pol.cpp:55]   --->   Operation 519 'fsub' 'x_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 520 [5/5] (7.25ns)   --->   "%y_copy_1_5 = fadd float %y_copy_1_4, %tmp_1_5" [cordiccart2pol.cpp:56]   --->   Operation 520 'fadd' 'y_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 521 [1/5] (7.25ns)   --->   "%angle_5 = fsub float %angle_4, %tmp_2_5_7" [cordiccart2pol.cpp:57]   --->   Operation 521 'fsub' 'angle_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 522 [4/5] (7.25ns)   --->   "%x_copy_1_5 = fsub float %x_copy_1_4, %tmp_8_5" [cordiccart2pol.cpp:55]   --->   Operation 522 'fsub' 'x_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 523 [4/5] (7.25ns)   --->   "%y_copy_1_5 = fadd float %y_copy_1_4, %tmp_1_5" [cordiccart2pol.cpp:56]   --->   Operation 523 'fadd' 'y_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 524 [3/5] (7.25ns)   --->   "%x_copy_1_5 = fsub float %x_copy_1_4, %tmp_8_5" [cordiccart2pol.cpp:55]   --->   Operation 524 'fsub' 'x_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 525 [3/5] (7.25ns)   --->   "%y_copy_1_5 = fadd float %y_copy_1_4, %tmp_1_5" [cordiccart2pol.cpp:56]   --->   Operation 525 'fadd' 'y_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 526 [2/5] (7.25ns)   --->   "%x_copy_1_5 = fsub float %x_copy_1_4, %tmp_8_5" [cordiccart2pol.cpp:55]   --->   Operation 526 'fsub' 'x_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 527 [2/5] (7.25ns)   --->   "%y_copy_1_5 = fadd float %y_copy_1_4, %tmp_1_5" [cordiccart2pol.cpp:56]   --->   Operation 527 'fadd' 'y_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 528 [1/5] (7.25ns)   --->   "%x_copy_1_5 = fsub float %x_copy_1_4, %tmp_8_5" [cordiccart2pol.cpp:55]   --->   Operation 528 'fsub' 'x_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 529 [1/5] (7.25ns)   --->   "%y_copy_1_5 = fadd float %y_copy_1_4, %tmp_1_5" [cordiccart2pol.cpp:56]   --->   Operation 529 'fadd' 'y_copy_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.43>
ST_89 : Operation 530 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp ogt float %y_copy_1_5, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 530 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.43>
ST_90 : Operation 531 [1/1] (0.00ns)   --->   "%bitcast_ln44_6 = bitcast float %y_copy_1_5 to i32" [cordiccart2pol.cpp:44]   --->   Operation 531 'bitcast' 'bitcast_ln44_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_6, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 532 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = trunc i32 %bitcast_ln44_6 to i23" [cordiccart2pol.cpp:44]   --->   Operation 533 'trunc' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 534 [1/1] (1.55ns)   --->   "%icmp_ln44_12 = icmp ne i8 %tmp_19, -1" [cordiccart2pol.cpp:44]   --->   Operation 534 'icmp' 'icmp_ln44_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 535 [1/1] (2.44ns)   --->   "%icmp_ln44_13 = icmp eq i23 %trunc_ln44_6, 0" [cordiccart2pol.cpp:44]   --->   Operation 535 'icmp' 'icmp_ln44_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 536 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp ogt float %y_copy_1_5, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 536 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.68>
ST_91 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_6)   --->   "%or_ln44_6 = or i1 %icmp_ln44_13, %icmp_ln44_12" [cordiccart2pol.cpp:44]   --->   Operation 537 'or' 'or_ln44_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_6)   --->   "%and_ln44_6 = and i1 %or_ln44_6, %tmp_20" [cordiccart2pol.cpp:44]   --->   Operation 538 'and' 'and_ln44_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 539 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_6 = select i1 %and_ln44_6, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 539 'select' 'select_ln55_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 540 [4/4] (5.70ns)   --->   "%tmp_7_6 = fmul float %select_ln55_6, %y_copy_1_5" [cordiccart2pol.cpp:55]   --->   Operation 540 'fmul' 'tmp_7_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 541 [4/4] (5.70ns)   --->   "%tmp_6_8 = fmul float %select_ln55_6, %x_copy_1_5" [cordiccart2pol.cpp:56]   --->   Operation 541 'fmul' 'tmp_6_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 542 [4/4] (5.70ns)   --->   "%tmp_2_6 = fmul float %select_ln55_6, 0x3F8FFF5560000000" [cordiccart2pol.cpp:57]   --->   Operation 542 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.70>
ST_92 : Operation 543 [3/4] (5.70ns)   --->   "%tmp_7_6 = fmul float %select_ln55_6, %y_copy_1_5" [cordiccart2pol.cpp:55]   --->   Operation 543 'fmul' 'tmp_7_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 544 [3/4] (5.70ns)   --->   "%tmp_6_8 = fmul float %select_ln55_6, %x_copy_1_5" [cordiccart2pol.cpp:56]   --->   Operation 544 'fmul' 'tmp_6_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 545 [3/4] (5.70ns)   --->   "%tmp_2_6 = fmul float %select_ln55_6, 0x3F8FFF5560000000" [cordiccart2pol.cpp:57]   --->   Operation 545 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.70>
ST_93 : Operation 546 [2/4] (5.70ns)   --->   "%tmp_7_6 = fmul float %select_ln55_6, %y_copy_1_5" [cordiccart2pol.cpp:55]   --->   Operation 546 'fmul' 'tmp_7_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 547 [2/4] (5.70ns)   --->   "%tmp_6_8 = fmul float %select_ln55_6, %x_copy_1_5" [cordiccart2pol.cpp:56]   --->   Operation 547 'fmul' 'tmp_6_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 548 [2/4] (5.70ns)   --->   "%tmp_2_6 = fmul float %select_ln55_6, 0x3F8FFF5560000000" [cordiccart2pol.cpp:57]   --->   Operation 548 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.70>
ST_94 : Operation 549 [1/4] (5.70ns)   --->   "%tmp_7_6 = fmul float %select_ln55_6, %y_copy_1_5" [cordiccart2pol.cpp:55]   --->   Operation 549 'fmul' 'tmp_7_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 550 [1/4] (5.70ns)   --->   "%tmp_6_8 = fmul float %select_ln55_6, %x_copy_1_5" [cordiccart2pol.cpp:56]   --->   Operation 550 'fmul' 'tmp_6_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 551 [1/4] (5.70ns)   --->   "%tmp_2_6 = fmul float %select_ln55_6, 0x3F8FFF5560000000" [cordiccart2pol.cpp:57]   --->   Operation 551 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 552 [4/4] (5.70ns)   --->   "%tmp_8_6 = fmul float %tmp_7_6, 1.562500e-02" [cordiccart2pol.cpp:55]   --->   Operation 552 'fmul' 'tmp_8_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 553 [4/4] (5.70ns)   --->   "%tmp_1_6 = fmul float %tmp_6_8, 1.562500e-02" [cordiccart2pol.cpp:56]   --->   Operation 553 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 554 [5/5] (7.25ns)   --->   "%angle_6 = fsub float %angle_5, %tmp_2_6" [cordiccart2pol.cpp:57]   --->   Operation 554 'fsub' 'angle_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 555 [3/4] (5.70ns)   --->   "%tmp_8_6 = fmul float %tmp_7_6, 1.562500e-02" [cordiccart2pol.cpp:55]   --->   Operation 555 'fmul' 'tmp_8_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 556 [3/4] (5.70ns)   --->   "%tmp_1_6 = fmul float %tmp_6_8, 1.562500e-02" [cordiccart2pol.cpp:56]   --->   Operation 556 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 557 [4/5] (7.25ns)   --->   "%angle_6 = fsub float %angle_5, %tmp_2_6" [cordiccart2pol.cpp:57]   --->   Operation 557 'fsub' 'angle_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 558 [2/4] (5.70ns)   --->   "%tmp_8_6 = fmul float %tmp_7_6, 1.562500e-02" [cordiccart2pol.cpp:55]   --->   Operation 558 'fmul' 'tmp_8_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 559 [2/4] (5.70ns)   --->   "%tmp_1_6 = fmul float %tmp_6_8, 1.562500e-02" [cordiccart2pol.cpp:56]   --->   Operation 559 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 560 [3/5] (7.25ns)   --->   "%angle_6 = fsub float %angle_5, %tmp_2_6" [cordiccart2pol.cpp:57]   --->   Operation 560 'fsub' 'angle_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 561 [1/4] (5.70ns)   --->   "%tmp_8_6 = fmul float %tmp_7_6, 1.562500e-02" [cordiccart2pol.cpp:55]   --->   Operation 561 'fmul' 'tmp_8_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 562 [1/4] (5.70ns)   --->   "%tmp_1_6 = fmul float %tmp_6_8, 1.562500e-02" [cordiccart2pol.cpp:56]   --->   Operation 562 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 563 [2/5] (7.25ns)   --->   "%angle_6 = fsub float %angle_5, %tmp_2_6" [cordiccart2pol.cpp:57]   --->   Operation 563 'fsub' 'angle_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 564 [5/5] (7.25ns)   --->   "%x_copy_1_6 = fsub float %x_copy_1_5, %tmp_8_6" [cordiccart2pol.cpp:55]   --->   Operation 564 'fsub' 'x_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 565 [5/5] (7.25ns)   --->   "%y_copy_1_6 = fadd float %y_copy_1_5, %tmp_1_6" [cordiccart2pol.cpp:56]   --->   Operation 565 'fadd' 'y_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 566 [1/5] (7.25ns)   --->   "%angle_6 = fsub float %angle_5, %tmp_2_6" [cordiccart2pol.cpp:57]   --->   Operation 566 'fsub' 'angle_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 567 [4/5] (7.25ns)   --->   "%x_copy_1_6 = fsub float %x_copy_1_5, %tmp_8_6" [cordiccart2pol.cpp:55]   --->   Operation 567 'fsub' 'x_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 568 [4/5] (7.25ns)   --->   "%y_copy_1_6 = fadd float %y_copy_1_5, %tmp_1_6" [cordiccart2pol.cpp:56]   --->   Operation 568 'fadd' 'y_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 569 [3/5] (7.25ns)   --->   "%x_copy_1_6 = fsub float %x_copy_1_5, %tmp_8_6" [cordiccart2pol.cpp:55]   --->   Operation 569 'fsub' 'x_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 570 [3/5] (7.25ns)   --->   "%y_copy_1_6 = fadd float %y_copy_1_5, %tmp_1_6" [cordiccart2pol.cpp:56]   --->   Operation 570 'fadd' 'y_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 571 [2/5] (7.25ns)   --->   "%x_copy_1_6 = fsub float %x_copy_1_5, %tmp_8_6" [cordiccart2pol.cpp:55]   --->   Operation 571 'fsub' 'x_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 572 [2/5] (7.25ns)   --->   "%y_copy_1_6 = fadd float %y_copy_1_5, %tmp_1_6" [cordiccart2pol.cpp:56]   --->   Operation 572 'fadd' 'y_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 573 [1/5] (7.25ns)   --->   "%x_copy_1_6 = fsub float %x_copy_1_5, %tmp_8_6" [cordiccart2pol.cpp:55]   --->   Operation 573 'fsub' 'x_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 574 [1/5] (7.25ns)   --->   "%y_copy_1_6 = fadd float %y_copy_1_5, %tmp_1_6" [cordiccart2pol.cpp:56]   --->   Operation 574 'fadd' 'y_copy_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.43>
ST_104 : Operation 575 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %y_copy_1_6, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 575 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.43>
ST_105 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln44_7 = bitcast float %y_copy_1_6 to i32" [cordiccart2pol.cpp:44]   --->   Operation 576 'bitcast' 'bitcast_ln44_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_7, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 577 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln44_7 = trunc i32 %bitcast_ln44_7 to i23" [cordiccart2pol.cpp:44]   --->   Operation 578 'trunc' 'trunc_ln44_7' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 579 [1/1] (1.55ns)   --->   "%icmp_ln44_14 = icmp ne i8 %tmp_21, -1" [cordiccart2pol.cpp:44]   --->   Operation 579 'icmp' 'icmp_ln44_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 580 [1/1] (2.44ns)   --->   "%icmp_ln44_15 = icmp eq i23 %trunc_ln44_7, 0" [cordiccart2pol.cpp:44]   --->   Operation 580 'icmp' 'icmp_ln44_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 581 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %y_copy_1_6, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 581 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.68>
ST_106 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_7)   --->   "%or_ln44_7 = or i1 %icmp_ln44_15, %icmp_ln44_14" [cordiccart2pol.cpp:44]   --->   Operation 582 'or' 'or_ln44_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_7)   --->   "%and_ln44_7 = and i1 %or_ln44_7, %tmp_22" [cordiccart2pol.cpp:44]   --->   Operation 583 'and' 'and_ln44_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 584 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_7 = select i1 %and_ln44_7, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 584 'select' 'select_ln55_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 585 [4/4] (5.70ns)   --->   "%tmp_7_7 = fmul float %select_ln55_7, %y_copy_1_6" [cordiccart2pol.cpp:55]   --->   Operation 585 'fmul' 'tmp_7_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 586 [4/4] (5.70ns)   --->   "%tmp_7_9 = fmul float %select_ln55_7, %x_copy_1_6" [cordiccart2pol.cpp:56]   --->   Operation 586 'fmul' 'tmp_7_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 587 [4/4] (5.70ns)   --->   "%tmp_2_7 = fmul float %select_ln55_7, 0x3F7FFFD560000000" [cordiccart2pol.cpp:57]   --->   Operation 587 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.70>
ST_107 : Operation 588 [3/4] (5.70ns)   --->   "%tmp_7_7 = fmul float %select_ln55_7, %y_copy_1_6" [cordiccart2pol.cpp:55]   --->   Operation 588 'fmul' 'tmp_7_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 589 [3/4] (5.70ns)   --->   "%tmp_7_9 = fmul float %select_ln55_7, %x_copy_1_6" [cordiccart2pol.cpp:56]   --->   Operation 589 'fmul' 'tmp_7_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 590 [3/4] (5.70ns)   --->   "%tmp_2_7 = fmul float %select_ln55_7, 0x3F7FFFD560000000" [cordiccart2pol.cpp:57]   --->   Operation 590 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.70>
ST_108 : Operation 591 [2/4] (5.70ns)   --->   "%tmp_7_7 = fmul float %select_ln55_7, %y_copy_1_6" [cordiccart2pol.cpp:55]   --->   Operation 591 'fmul' 'tmp_7_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 592 [2/4] (5.70ns)   --->   "%tmp_7_9 = fmul float %select_ln55_7, %x_copy_1_6" [cordiccart2pol.cpp:56]   --->   Operation 592 'fmul' 'tmp_7_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 593 [2/4] (5.70ns)   --->   "%tmp_2_7 = fmul float %select_ln55_7, 0x3F7FFFD560000000" [cordiccart2pol.cpp:57]   --->   Operation 593 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.70>
ST_109 : Operation 594 [1/4] (5.70ns)   --->   "%tmp_7_7 = fmul float %select_ln55_7, %y_copy_1_6" [cordiccart2pol.cpp:55]   --->   Operation 594 'fmul' 'tmp_7_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 595 [1/4] (5.70ns)   --->   "%tmp_7_9 = fmul float %select_ln55_7, %x_copy_1_6" [cordiccart2pol.cpp:56]   --->   Operation 595 'fmul' 'tmp_7_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 596 [1/4] (5.70ns)   --->   "%tmp_2_7 = fmul float %select_ln55_7, 0x3F7FFFD560000000" [cordiccart2pol.cpp:57]   --->   Operation 596 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 597 [4/4] (5.70ns)   --->   "%tmp_8_7 = fmul float %tmp_7_7, 7.812500e-03" [cordiccart2pol.cpp:55]   --->   Operation 597 'fmul' 'tmp_8_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 598 [4/4] (5.70ns)   --->   "%tmp_1_7 = fmul float %tmp_7_9, 7.812500e-03" [cordiccart2pol.cpp:56]   --->   Operation 598 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 599 [5/5] (7.25ns)   --->   "%angle_7 = fsub float %angle_6, %tmp_2_7" [cordiccart2pol.cpp:57]   --->   Operation 599 'fsub' 'angle_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 600 [3/4] (5.70ns)   --->   "%tmp_8_7 = fmul float %tmp_7_7, 7.812500e-03" [cordiccart2pol.cpp:55]   --->   Operation 600 'fmul' 'tmp_8_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 601 [3/4] (5.70ns)   --->   "%tmp_1_7 = fmul float %tmp_7_9, 7.812500e-03" [cordiccart2pol.cpp:56]   --->   Operation 601 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 602 [4/5] (7.25ns)   --->   "%angle_7 = fsub float %angle_6, %tmp_2_7" [cordiccart2pol.cpp:57]   --->   Operation 602 'fsub' 'angle_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 603 [2/4] (5.70ns)   --->   "%tmp_8_7 = fmul float %tmp_7_7, 7.812500e-03" [cordiccart2pol.cpp:55]   --->   Operation 603 'fmul' 'tmp_8_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 604 [2/4] (5.70ns)   --->   "%tmp_1_7 = fmul float %tmp_7_9, 7.812500e-03" [cordiccart2pol.cpp:56]   --->   Operation 604 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 605 [3/5] (7.25ns)   --->   "%angle_7 = fsub float %angle_6, %tmp_2_7" [cordiccart2pol.cpp:57]   --->   Operation 605 'fsub' 'angle_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 606 [1/4] (5.70ns)   --->   "%tmp_8_7 = fmul float %tmp_7_7, 7.812500e-03" [cordiccart2pol.cpp:55]   --->   Operation 606 'fmul' 'tmp_8_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 607 [1/4] (5.70ns)   --->   "%tmp_1_7 = fmul float %tmp_7_9, 7.812500e-03" [cordiccart2pol.cpp:56]   --->   Operation 607 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 608 [2/5] (7.25ns)   --->   "%angle_7 = fsub float %angle_6, %tmp_2_7" [cordiccart2pol.cpp:57]   --->   Operation 608 'fsub' 'angle_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 609 [5/5] (7.25ns)   --->   "%x_copy_1_7 = fsub float %x_copy_1_6, %tmp_8_7" [cordiccart2pol.cpp:55]   --->   Operation 609 'fsub' 'x_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 610 [5/5] (7.25ns)   --->   "%y_copy_1_7 = fadd float %y_copy_1_6, %tmp_1_7" [cordiccart2pol.cpp:56]   --->   Operation 610 'fadd' 'y_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 611 [1/5] (7.25ns)   --->   "%angle_7 = fsub float %angle_6, %tmp_2_7" [cordiccart2pol.cpp:57]   --->   Operation 611 'fsub' 'angle_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 612 [4/5] (7.25ns)   --->   "%x_copy_1_7 = fsub float %x_copy_1_6, %tmp_8_7" [cordiccart2pol.cpp:55]   --->   Operation 612 'fsub' 'x_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 613 [4/5] (7.25ns)   --->   "%y_copy_1_7 = fadd float %y_copy_1_6, %tmp_1_7" [cordiccart2pol.cpp:56]   --->   Operation 613 'fadd' 'y_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 614 [3/5] (7.25ns)   --->   "%x_copy_1_7 = fsub float %x_copy_1_6, %tmp_8_7" [cordiccart2pol.cpp:55]   --->   Operation 614 'fsub' 'x_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 615 [3/5] (7.25ns)   --->   "%y_copy_1_7 = fadd float %y_copy_1_6, %tmp_1_7" [cordiccart2pol.cpp:56]   --->   Operation 615 'fadd' 'y_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 616 [2/5] (7.25ns)   --->   "%x_copy_1_7 = fsub float %x_copy_1_6, %tmp_8_7" [cordiccart2pol.cpp:55]   --->   Operation 616 'fsub' 'x_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 617 [2/5] (7.25ns)   --->   "%y_copy_1_7 = fadd float %y_copy_1_6, %tmp_1_7" [cordiccart2pol.cpp:56]   --->   Operation 617 'fadd' 'y_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 618 [1/5] (7.25ns)   --->   "%x_copy_1_7 = fsub float %x_copy_1_6, %tmp_8_7" [cordiccart2pol.cpp:55]   --->   Operation 618 'fsub' 'x_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 619 [1/5] (7.25ns)   --->   "%y_copy_1_7 = fadd float %y_copy_1_6, %tmp_1_7" [cordiccart2pol.cpp:56]   --->   Operation 619 'fadd' 'y_copy_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.43>
ST_119 : Operation 620 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %y_copy_1_7, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 620 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.43>
ST_120 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln44_8 = bitcast float %y_copy_1_7 to i32" [cordiccart2pol.cpp:44]   --->   Operation 621 'bitcast' 'bitcast_ln44_8' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_8, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 622 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln44_8 = trunc i32 %bitcast_ln44_8 to i23" [cordiccart2pol.cpp:44]   --->   Operation 623 'trunc' 'trunc_ln44_8' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 624 [1/1] (1.55ns)   --->   "%icmp_ln44_16 = icmp ne i8 %tmp_23, -1" [cordiccart2pol.cpp:44]   --->   Operation 624 'icmp' 'icmp_ln44_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 625 [1/1] (2.44ns)   --->   "%icmp_ln44_17 = icmp eq i23 %trunc_ln44_8, 0" [cordiccart2pol.cpp:44]   --->   Operation 625 'icmp' 'icmp_ln44_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 626 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %y_copy_1_7, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 626 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.68>
ST_121 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%or_ln44_8 = or i1 %icmp_ln44_17, %icmp_ln44_16" [cordiccart2pol.cpp:44]   --->   Operation 627 'or' 'or_ln44_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_8)   --->   "%and_ln44_8 = and i1 %or_ln44_8, %tmp_24" [cordiccart2pol.cpp:44]   --->   Operation 628 'and' 'and_ln44_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 629 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_8 = select i1 %and_ln44_8, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 629 'select' 'select_ln55_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 630 [4/4] (5.70ns)   --->   "%tmp_7_8 = fmul float %select_ln55_8, %y_copy_1_7" [cordiccart2pol.cpp:55]   --->   Operation 630 'fmul' 'tmp_7_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 631 [4/4] (5.70ns)   --->   "%tmp_8_10 = fmul float %select_ln55_8, %x_copy_1_7" [cordiccart2pol.cpp:56]   --->   Operation 631 'fmul' 'tmp_8_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 632 [4/4] (5.70ns)   --->   "%tmp_2_8 = fmul float %select_ln55_8, 0x3F6FFFF560000000" [cordiccart2pol.cpp:57]   --->   Operation 632 'fmul' 'tmp_2_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.70>
ST_122 : Operation 633 [3/4] (5.70ns)   --->   "%tmp_7_8 = fmul float %select_ln55_8, %y_copy_1_7" [cordiccart2pol.cpp:55]   --->   Operation 633 'fmul' 'tmp_7_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 634 [3/4] (5.70ns)   --->   "%tmp_8_10 = fmul float %select_ln55_8, %x_copy_1_7" [cordiccart2pol.cpp:56]   --->   Operation 634 'fmul' 'tmp_8_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 635 [3/4] (5.70ns)   --->   "%tmp_2_8 = fmul float %select_ln55_8, 0x3F6FFFF560000000" [cordiccart2pol.cpp:57]   --->   Operation 635 'fmul' 'tmp_2_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.70>
ST_123 : Operation 636 [2/4] (5.70ns)   --->   "%tmp_7_8 = fmul float %select_ln55_8, %y_copy_1_7" [cordiccart2pol.cpp:55]   --->   Operation 636 'fmul' 'tmp_7_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 637 [2/4] (5.70ns)   --->   "%tmp_8_10 = fmul float %select_ln55_8, %x_copy_1_7" [cordiccart2pol.cpp:56]   --->   Operation 637 'fmul' 'tmp_8_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 638 [2/4] (5.70ns)   --->   "%tmp_2_8 = fmul float %select_ln55_8, 0x3F6FFFF560000000" [cordiccart2pol.cpp:57]   --->   Operation 638 'fmul' 'tmp_2_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.70>
ST_124 : Operation 639 [1/4] (5.70ns)   --->   "%tmp_7_8 = fmul float %select_ln55_8, %y_copy_1_7" [cordiccart2pol.cpp:55]   --->   Operation 639 'fmul' 'tmp_7_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 640 [1/4] (5.70ns)   --->   "%tmp_8_10 = fmul float %select_ln55_8, %x_copy_1_7" [cordiccart2pol.cpp:56]   --->   Operation 640 'fmul' 'tmp_8_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 641 [1/4] (5.70ns)   --->   "%tmp_2_8 = fmul float %select_ln55_8, 0x3F6FFFF560000000" [cordiccart2pol.cpp:57]   --->   Operation 641 'fmul' 'tmp_2_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 642 [4/4] (5.70ns)   --->   "%tmp_8_8 = fmul float %tmp_7_8, 3.906250e-03" [cordiccart2pol.cpp:55]   --->   Operation 642 'fmul' 'tmp_8_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 643 [4/4] (5.70ns)   --->   "%tmp_1_8 = fmul float %tmp_8_10, 3.906250e-03" [cordiccart2pol.cpp:56]   --->   Operation 643 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 644 [5/5] (7.25ns)   --->   "%angle_8 = fsub float %angle_7, %tmp_2_8" [cordiccart2pol.cpp:57]   --->   Operation 644 'fsub' 'angle_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 645 [3/4] (5.70ns)   --->   "%tmp_8_8 = fmul float %tmp_7_8, 3.906250e-03" [cordiccart2pol.cpp:55]   --->   Operation 645 'fmul' 'tmp_8_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 646 [3/4] (5.70ns)   --->   "%tmp_1_8 = fmul float %tmp_8_10, 3.906250e-03" [cordiccart2pol.cpp:56]   --->   Operation 646 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 647 [4/5] (7.25ns)   --->   "%angle_8 = fsub float %angle_7, %tmp_2_8" [cordiccart2pol.cpp:57]   --->   Operation 647 'fsub' 'angle_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 648 [2/4] (5.70ns)   --->   "%tmp_8_8 = fmul float %tmp_7_8, 3.906250e-03" [cordiccart2pol.cpp:55]   --->   Operation 648 'fmul' 'tmp_8_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 649 [2/4] (5.70ns)   --->   "%tmp_1_8 = fmul float %tmp_8_10, 3.906250e-03" [cordiccart2pol.cpp:56]   --->   Operation 649 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 650 [3/5] (7.25ns)   --->   "%angle_8 = fsub float %angle_7, %tmp_2_8" [cordiccart2pol.cpp:57]   --->   Operation 650 'fsub' 'angle_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 651 [1/4] (5.70ns)   --->   "%tmp_8_8 = fmul float %tmp_7_8, 3.906250e-03" [cordiccart2pol.cpp:55]   --->   Operation 651 'fmul' 'tmp_8_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 652 [1/4] (5.70ns)   --->   "%tmp_1_8 = fmul float %tmp_8_10, 3.906250e-03" [cordiccart2pol.cpp:56]   --->   Operation 652 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 653 [2/5] (7.25ns)   --->   "%angle_8 = fsub float %angle_7, %tmp_2_8" [cordiccart2pol.cpp:57]   --->   Operation 653 'fsub' 'angle_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 654 [5/5] (7.25ns)   --->   "%x_copy_1_8 = fsub float %x_copy_1_7, %tmp_8_8" [cordiccart2pol.cpp:55]   --->   Operation 654 'fsub' 'x_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 655 [5/5] (7.25ns)   --->   "%y_copy_1_8 = fadd float %y_copy_1_7, %tmp_1_8" [cordiccart2pol.cpp:56]   --->   Operation 655 'fadd' 'y_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 656 [1/5] (7.25ns)   --->   "%angle_8 = fsub float %angle_7, %tmp_2_8" [cordiccart2pol.cpp:57]   --->   Operation 656 'fsub' 'angle_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 657 [4/5] (7.25ns)   --->   "%x_copy_1_8 = fsub float %x_copy_1_7, %tmp_8_8" [cordiccart2pol.cpp:55]   --->   Operation 657 'fsub' 'x_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 658 [4/5] (7.25ns)   --->   "%y_copy_1_8 = fadd float %y_copy_1_7, %tmp_1_8" [cordiccart2pol.cpp:56]   --->   Operation 658 'fadd' 'y_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 659 [3/5] (7.25ns)   --->   "%x_copy_1_8 = fsub float %x_copy_1_7, %tmp_8_8" [cordiccart2pol.cpp:55]   --->   Operation 659 'fsub' 'x_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 660 [3/5] (7.25ns)   --->   "%y_copy_1_8 = fadd float %y_copy_1_7, %tmp_1_8" [cordiccart2pol.cpp:56]   --->   Operation 660 'fadd' 'y_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 661 [2/5] (7.25ns)   --->   "%x_copy_1_8 = fsub float %x_copy_1_7, %tmp_8_8" [cordiccart2pol.cpp:55]   --->   Operation 661 'fsub' 'x_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 662 [2/5] (7.25ns)   --->   "%y_copy_1_8 = fadd float %y_copy_1_7, %tmp_1_8" [cordiccart2pol.cpp:56]   --->   Operation 662 'fadd' 'y_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 663 [1/5] (7.25ns)   --->   "%x_copy_1_8 = fsub float %x_copy_1_7, %tmp_8_8" [cordiccart2pol.cpp:55]   --->   Operation 663 'fsub' 'x_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 664 [1/5] (7.25ns)   --->   "%y_copy_1_8 = fadd float %y_copy_1_7, %tmp_1_8" [cordiccart2pol.cpp:56]   --->   Operation 664 'fadd' 'y_copy_1_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.43>
ST_134 : Operation 665 [2/2] (5.43ns)   --->   "%tmp_26 = fcmp ogt float %y_copy_1_8, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 665 'fcmp' 'tmp_26' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.43>
ST_135 : Operation 666 [1/1] (0.00ns)   --->   "%bitcast_ln44_9 = bitcast float %y_copy_1_8 to i32" [cordiccart2pol.cpp:44]   --->   Operation 666 'bitcast' 'bitcast_ln44_9' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_9, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 667 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln44_9 = trunc i32 %bitcast_ln44_9 to i23" [cordiccart2pol.cpp:44]   --->   Operation 668 'trunc' 'trunc_ln44_9' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 669 [1/1] (1.55ns)   --->   "%icmp_ln44_18 = icmp ne i8 %tmp_25, -1" [cordiccart2pol.cpp:44]   --->   Operation 669 'icmp' 'icmp_ln44_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 670 [1/1] (2.44ns)   --->   "%icmp_ln44_19 = icmp eq i23 %trunc_ln44_9, 0" [cordiccart2pol.cpp:44]   --->   Operation 670 'icmp' 'icmp_ln44_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 671 [1/2] (5.43ns)   --->   "%tmp_26 = fcmp ogt float %y_copy_1_8, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 671 'fcmp' 'tmp_26' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 6.68>
ST_136 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_9)   --->   "%or_ln44_9 = or i1 %icmp_ln44_19, %icmp_ln44_18" [cordiccart2pol.cpp:44]   --->   Operation 672 'or' 'or_ln44_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_9)   --->   "%and_ln44_9 = and i1 %or_ln44_9, %tmp_26" [cordiccart2pol.cpp:44]   --->   Operation 673 'and' 'and_ln44_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 674 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_9 = select i1 %and_ln44_9, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 674 'select' 'select_ln55_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 675 [4/4] (5.70ns)   --->   "%tmp_7_9_11 = fmul float %select_ln55_9, %y_copy_1_8" [cordiccart2pol.cpp:55]   --->   Operation 675 'fmul' 'tmp_7_9_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 676 [4/4] (5.70ns)   --->   "%tmp_9_12 = fmul float %select_ln55_9, %x_copy_1_8" [cordiccart2pol.cpp:56]   --->   Operation 676 'fmul' 'tmp_9_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 677 [4/4] (5.70ns)   --->   "%tmp_2_9 = fmul float %select_ln55_9, 0x3F5FFFFD60000000" [cordiccart2pol.cpp:57]   --->   Operation 677 'fmul' 'tmp_2_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.70>
ST_137 : Operation 678 [3/4] (5.70ns)   --->   "%tmp_7_9_11 = fmul float %select_ln55_9, %y_copy_1_8" [cordiccart2pol.cpp:55]   --->   Operation 678 'fmul' 'tmp_7_9_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 679 [3/4] (5.70ns)   --->   "%tmp_9_12 = fmul float %select_ln55_9, %x_copy_1_8" [cordiccart2pol.cpp:56]   --->   Operation 679 'fmul' 'tmp_9_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 680 [3/4] (5.70ns)   --->   "%tmp_2_9 = fmul float %select_ln55_9, 0x3F5FFFFD60000000" [cordiccart2pol.cpp:57]   --->   Operation 680 'fmul' 'tmp_2_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.70>
ST_138 : Operation 681 [2/4] (5.70ns)   --->   "%tmp_7_9_11 = fmul float %select_ln55_9, %y_copy_1_8" [cordiccart2pol.cpp:55]   --->   Operation 681 'fmul' 'tmp_7_9_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 682 [2/4] (5.70ns)   --->   "%tmp_9_12 = fmul float %select_ln55_9, %x_copy_1_8" [cordiccart2pol.cpp:56]   --->   Operation 682 'fmul' 'tmp_9_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 683 [2/4] (5.70ns)   --->   "%tmp_2_9 = fmul float %select_ln55_9, 0x3F5FFFFD60000000" [cordiccart2pol.cpp:57]   --->   Operation 683 'fmul' 'tmp_2_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.70>
ST_139 : Operation 684 [1/4] (5.70ns)   --->   "%tmp_7_9_11 = fmul float %select_ln55_9, %y_copy_1_8" [cordiccart2pol.cpp:55]   --->   Operation 684 'fmul' 'tmp_7_9_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 685 [1/4] (5.70ns)   --->   "%tmp_9_12 = fmul float %select_ln55_9, %x_copy_1_8" [cordiccart2pol.cpp:56]   --->   Operation 685 'fmul' 'tmp_9_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 686 [1/4] (5.70ns)   --->   "%tmp_2_9 = fmul float %select_ln55_9, 0x3F5FFFFD60000000" [cordiccart2pol.cpp:57]   --->   Operation 686 'fmul' 'tmp_2_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 687 [4/4] (5.70ns)   --->   "%tmp_8_9 = fmul float %tmp_7_9_11, 1.953125e-03" [cordiccart2pol.cpp:55]   --->   Operation 687 'fmul' 'tmp_8_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 688 [4/4] (5.70ns)   --->   "%tmp_1_9 = fmul float %tmp_9_12, 1.953125e-03" [cordiccart2pol.cpp:56]   --->   Operation 688 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 689 [5/5] (7.25ns)   --->   "%angle_9 = fsub float %angle_8, %tmp_2_9" [cordiccart2pol.cpp:57]   --->   Operation 689 'fsub' 'angle_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 690 [3/4] (5.70ns)   --->   "%tmp_8_9 = fmul float %tmp_7_9_11, 1.953125e-03" [cordiccart2pol.cpp:55]   --->   Operation 690 'fmul' 'tmp_8_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 691 [3/4] (5.70ns)   --->   "%tmp_1_9 = fmul float %tmp_9_12, 1.953125e-03" [cordiccart2pol.cpp:56]   --->   Operation 691 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 692 [4/5] (7.25ns)   --->   "%angle_9 = fsub float %angle_8, %tmp_2_9" [cordiccart2pol.cpp:57]   --->   Operation 692 'fsub' 'angle_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 693 [2/4] (5.70ns)   --->   "%tmp_8_9 = fmul float %tmp_7_9_11, 1.953125e-03" [cordiccart2pol.cpp:55]   --->   Operation 693 'fmul' 'tmp_8_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 694 [2/4] (5.70ns)   --->   "%tmp_1_9 = fmul float %tmp_9_12, 1.953125e-03" [cordiccart2pol.cpp:56]   --->   Operation 694 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 695 [3/5] (7.25ns)   --->   "%angle_9 = fsub float %angle_8, %tmp_2_9" [cordiccart2pol.cpp:57]   --->   Operation 695 'fsub' 'angle_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 696 [1/4] (5.70ns)   --->   "%tmp_8_9 = fmul float %tmp_7_9_11, 1.953125e-03" [cordiccart2pol.cpp:55]   --->   Operation 696 'fmul' 'tmp_8_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 697 [1/4] (5.70ns)   --->   "%tmp_1_9 = fmul float %tmp_9_12, 1.953125e-03" [cordiccart2pol.cpp:56]   --->   Operation 697 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 698 [2/5] (7.25ns)   --->   "%angle_9 = fsub float %angle_8, %tmp_2_9" [cordiccart2pol.cpp:57]   --->   Operation 698 'fsub' 'angle_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 699 [5/5] (7.25ns)   --->   "%x_copy_1_9 = fsub float %x_copy_1_8, %tmp_8_9" [cordiccart2pol.cpp:55]   --->   Operation 699 'fsub' 'x_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 700 [5/5] (7.25ns)   --->   "%y_copy_1_9 = fadd float %y_copy_1_8, %tmp_1_9" [cordiccart2pol.cpp:56]   --->   Operation 700 'fadd' 'y_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 701 [1/5] (7.25ns)   --->   "%angle_9 = fsub float %angle_8, %tmp_2_9" [cordiccart2pol.cpp:57]   --->   Operation 701 'fsub' 'angle_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 702 [4/5] (7.25ns)   --->   "%x_copy_1_9 = fsub float %x_copy_1_8, %tmp_8_9" [cordiccart2pol.cpp:55]   --->   Operation 702 'fsub' 'x_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 703 [4/5] (7.25ns)   --->   "%y_copy_1_9 = fadd float %y_copy_1_8, %tmp_1_9" [cordiccart2pol.cpp:56]   --->   Operation 703 'fadd' 'y_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 704 [3/5] (7.25ns)   --->   "%x_copy_1_9 = fsub float %x_copy_1_8, %tmp_8_9" [cordiccart2pol.cpp:55]   --->   Operation 704 'fsub' 'x_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 705 [3/5] (7.25ns)   --->   "%y_copy_1_9 = fadd float %y_copy_1_8, %tmp_1_9" [cordiccart2pol.cpp:56]   --->   Operation 705 'fadd' 'y_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 706 [2/5] (7.25ns)   --->   "%x_copy_1_9 = fsub float %x_copy_1_8, %tmp_8_9" [cordiccart2pol.cpp:55]   --->   Operation 706 'fsub' 'x_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 707 [2/5] (7.25ns)   --->   "%y_copy_1_9 = fadd float %y_copy_1_8, %tmp_1_9" [cordiccart2pol.cpp:56]   --->   Operation 707 'fadd' 'y_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 708 [1/5] (7.25ns)   --->   "%x_copy_1_9 = fsub float %x_copy_1_8, %tmp_8_9" [cordiccart2pol.cpp:55]   --->   Operation 708 'fsub' 'x_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 709 [1/5] (7.25ns)   --->   "%y_copy_1_9 = fadd float %y_copy_1_8, %tmp_1_9" [cordiccart2pol.cpp:56]   --->   Operation 709 'fadd' 'y_copy_1_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.43>
ST_149 : Operation 710 [2/2] (5.43ns)   --->   "%tmp_28 = fcmp ogt float %y_copy_1_9, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 710 'fcmp' 'tmp_28' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 5.43>
ST_150 : Operation 711 [1/1] (0.00ns)   --->   "%bitcast_ln44_10 = bitcast float %y_copy_1_9 to i32" [cordiccart2pol.cpp:44]   --->   Operation 711 'bitcast' 'bitcast_ln44_10' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_10, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 712 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln44_10 = trunc i32 %bitcast_ln44_10 to i23" [cordiccart2pol.cpp:44]   --->   Operation 713 'trunc' 'trunc_ln44_10' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 714 [1/1] (1.55ns)   --->   "%icmp_ln44_20 = icmp ne i8 %tmp_27, -1" [cordiccart2pol.cpp:44]   --->   Operation 714 'icmp' 'icmp_ln44_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 715 [1/1] (2.44ns)   --->   "%icmp_ln44_21 = icmp eq i23 %trunc_ln44_10, 0" [cordiccart2pol.cpp:44]   --->   Operation 715 'icmp' 'icmp_ln44_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 716 [1/2] (5.43ns)   --->   "%tmp_28 = fcmp ogt float %y_copy_1_9, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 716 'fcmp' 'tmp_28' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 6.68>
ST_151 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_10)   --->   "%or_ln44_10 = or i1 %icmp_ln44_21, %icmp_ln44_20" [cordiccart2pol.cpp:44]   --->   Operation 717 'or' 'or_ln44_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_10)   --->   "%and_ln44_10 = and i1 %or_ln44_10, %tmp_28" [cordiccart2pol.cpp:44]   --->   Operation 718 'and' 'and_ln44_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 719 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_10 = select i1 %and_ln44_10, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 719 'select' 'select_ln55_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 720 [4/4] (5.70ns)   --->   "%tmp_7_s = fmul float %select_ln55_10, %y_copy_1_9" [cordiccart2pol.cpp:55]   --->   Operation 720 'fmul' 'tmp_7_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 721 [4/4] (5.70ns)   --->   "%tmp_s_13 = fmul float %select_ln55_10, %x_copy_1_9" [cordiccart2pol.cpp:56]   --->   Operation 721 'fmul' 'tmp_s_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 722 [4/4] (5.70ns)   --->   "%tmp_2_s = fmul float %select_ln55_10, 0x3F4FFFFF60000000" [cordiccart2pol.cpp:57]   --->   Operation 722 'fmul' 'tmp_2_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 5.70>
ST_152 : Operation 723 [3/4] (5.70ns)   --->   "%tmp_7_s = fmul float %select_ln55_10, %y_copy_1_9" [cordiccart2pol.cpp:55]   --->   Operation 723 'fmul' 'tmp_7_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 724 [3/4] (5.70ns)   --->   "%tmp_s_13 = fmul float %select_ln55_10, %x_copy_1_9" [cordiccart2pol.cpp:56]   --->   Operation 724 'fmul' 'tmp_s_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 725 [3/4] (5.70ns)   --->   "%tmp_2_s = fmul float %select_ln55_10, 0x3F4FFFFF60000000" [cordiccart2pol.cpp:57]   --->   Operation 725 'fmul' 'tmp_2_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 5.70>
ST_153 : Operation 726 [2/4] (5.70ns)   --->   "%tmp_7_s = fmul float %select_ln55_10, %y_copy_1_9" [cordiccart2pol.cpp:55]   --->   Operation 726 'fmul' 'tmp_7_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 727 [2/4] (5.70ns)   --->   "%tmp_s_13 = fmul float %select_ln55_10, %x_copy_1_9" [cordiccart2pol.cpp:56]   --->   Operation 727 'fmul' 'tmp_s_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 728 [2/4] (5.70ns)   --->   "%tmp_2_s = fmul float %select_ln55_10, 0x3F4FFFFF60000000" [cordiccart2pol.cpp:57]   --->   Operation 728 'fmul' 'tmp_2_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 5.70>
ST_154 : Operation 729 [1/4] (5.70ns)   --->   "%tmp_7_s = fmul float %select_ln55_10, %y_copy_1_9" [cordiccart2pol.cpp:55]   --->   Operation 729 'fmul' 'tmp_7_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 730 [1/4] (5.70ns)   --->   "%tmp_s_13 = fmul float %select_ln55_10, %x_copy_1_9" [cordiccart2pol.cpp:56]   --->   Operation 730 'fmul' 'tmp_s_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 731 [1/4] (5.70ns)   --->   "%tmp_2_s = fmul float %select_ln55_10, 0x3F4FFFFF60000000" [cordiccart2pol.cpp:57]   --->   Operation 731 'fmul' 'tmp_2_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 732 [4/4] (5.70ns)   --->   "%tmp_8_s = fmul float %tmp_7_s, 9.765625e-04" [cordiccart2pol.cpp:55]   --->   Operation 732 'fmul' 'tmp_8_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 733 [4/4] (5.70ns)   --->   "%tmp_1_s = fmul float %tmp_s_13, 9.765625e-04" [cordiccart2pol.cpp:56]   --->   Operation 733 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 734 [5/5] (7.25ns)   --->   "%angle_1 = fsub float %angle_9, %tmp_2_s" [cordiccart2pol.cpp:57]   --->   Operation 734 'fsub' 'angle_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 735 [3/4] (5.70ns)   --->   "%tmp_8_s = fmul float %tmp_7_s, 9.765625e-04" [cordiccart2pol.cpp:55]   --->   Operation 735 'fmul' 'tmp_8_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 736 [3/4] (5.70ns)   --->   "%tmp_1_s = fmul float %tmp_s_13, 9.765625e-04" [cordiccart2pol.cpp:56]   --->   Operation 736 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 737 [4/5] (7.25ns)   --->   "%angle_1 = fsub float %angle_9, %tmp_2_s" [cordiccart2pol.cpp:57]   --->   Operation 737 'fsub' 'angle_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 738 [2/4] (5.70ns)   --->   "%tmp_8_s = fmul float %tmp_7_s, 9.765625e-04" [cordiccart2pol.cpp:55]   --->   Operation 738 'fmul' 'tmp_8_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 739 [2/4] (5.70ns)   --->   "%tmp_1_s = fmul float %tmp_s_13, 9.765625e-04" [cordiccart2pol.cpp:56]   --->   Operation 739 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 740 [3/5] (7.25ns)   --->   "%angle_1 = fsub float %angle_9, %tmp_2_s" [cordiccart2pol.cpp:57]   --->   Operation 740 'fsub' 'angle_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 741 [1/4] (5.70ns)   --->   "%tmp_8_s = fmul float %tmp_7_s, 9.765625e-04" [cordiccart2pol.cpp:55]   --->   Operation 741 'fmul' 'tmp_8_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 742 [1/4] (5.70ns)   --->   "%tmp_1_s = fmul float %tmp_s_13, 9.765625e-04" [cordiccart2pol.cpp:56]   --->   Operation 742 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 743 [2/5] (7.25ns)   --->   "%angle_1 = fsub float %angle_9, %tmp_2_s" [cordiccart2pol.cpp:57]   --->   Operation 743 'fsub' 'angle_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 744 [5/5] (7.25ns)   --->   "%x_copy_1_s = fsub float %x_copy_1_9, %tmp_8_s" [cordiccart2pol.cpp:55]   --->   Operation 744 'fsub' 'x_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 745 [5/5] (7.25ns)   --->   "%y_copy_1_s = fadd float %y_copy_1_9, %tmp_1_s" [cordiccart2pol.cpp:56]   --->   Operation 745 'fadd' 'y_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 746 [1/5] (7.25ns)   --->   "%angle_1 = fsub float %angle_9, %tmp_2_s" [cordiccart2pol.cpp:57]   --->   Operation 746 'fsub' 'angle_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 747 [4/5] (7.25ns)   --->   "%x_copy_1_s = fsub float %x_copy_1_9, %tmp_8_s" [cordiccart2pol.cpp:55]   --->   Operation 747 'fsub' 'x_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 748 [4/5] (7.25ns)   --->   "%y_copy_1_s = fadd float %y_copy_1_9, %tmp_1_s" [cordiccart2pol.cpp:56]   --->   Operation 748 'fadd' 'y_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 749 [3/5] (7.25ns)   --->   "%x_copy_1_s = fsub float %x_copy_1_9, %tmp_8_s" [cordiccart2pol.cpp:55]   --->   Operation 749 'fsub' 'x_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 750 [3/5] (7.25ns)   --->   "%y_copy_1_s = fadd float %y_copy_1_9, %tmp_1_s" [cordiccart2pol.cpp:56]   --->   Operation 750 'fadd' 'y_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 751 [2/5] (7.25ns)   --->   "%x_copy_1_s = fsub float %x_copy_1_9, %tmp_8_s" [cordiccart2pol.cpp:55]   --->   Operation 751 'fsub' 'x_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 752 [2/5] (7.25ns)   --->   "%y_copy_1_s = fadd float %y_copy_1_9, %tmp_1_s" [cordiccart2pol.cpp:56]   --->   Operation 752 'fadd' 'y_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 753 [1/5] (7.25ns)   --->   "%x_copy_1_s = fsub float %x_copy_1_9, %tmp_8_s" [cordiccart2pol.cpp:55]   --->   Operation 753 'fsub' 'x_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 754 [1/5] (7.25ns)   --->   "%y_copy_1_s = fadd float %y_copy_1_9, %tmp_1_s" [cordiccart2pol.cpp:56]   --->   Operation 754 'fadd' 'y_copy_1_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 5.43>
ST_164 : Operation 755 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %y_copy_1_s, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 755 'fcmp' 'tmp_30' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 5.43>
ST_165 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln44_11 = bitcast float %y_copy_1_s to i32" [cordiccart2pol.cpp:44]   --->   Operation 756 'bitcast' 'bitcast_ln44_11' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_11, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 757 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln44_11 = trunc i32 %bitcast_ln44_11 to i23" [cordiccart2pol.cpp:44]   --->   Operation 758 'trunc' 'trunc_ln44_11' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 759 [1/1] (1.55ns)   --->   "%icmp_ln44_22 = icmp ne i8 %tmp_29, -1" [cordiccart2pol.cpp:44]   --->   Operation 759 'icmp' 'icmp_ln44_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 760 [1/1] (2.44ns)   --->   "%icmp_ln44_23 = icmp eq i23 %trunc_ln44_11, 0" [cordiccart2pol.cpp:44]   --->   Operation 760 'icmp' 'icmp_ln44_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 761 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %y_copy_1_s, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 761 'fcmp' 'tmp_30' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 6.68>
ST_166 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_11)   --->   "%or_ln44_11 = or i1 %icmp_ln44_23, %icmp_ln44_22" [cordiccart2pol.cpp:44]   --->   Operation 762 'or' 'or_ln44_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_11)   --->   "%and_ln44_11 = and i1 %or_ln44_11, %tmp_30" [cordiccart2pol.cpp:44]   --->   Operation 763 'and' 'and_ln44_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 764 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_11 = select i1 %and_ln44_11, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 764 'select' 'select_ln55_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_166 : Operation 765 [4/4] (5.70ns)   --->   "%tmp_7_10 = fmul float %select_ln55_11, %y_copy_1_s" [cordiccart2pol.cpp:55]   --->   Operation 765 'fmul' 'tmp_7_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 766 [4/4] (5.70ns)   --->   "%tmp_10_15 = fmul float %select_ln55_11, %x_copy_1_s" [cordiccart2pol.cpp:56]   --->   Operation 766 'fmul' 'tmp_10_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 767 [4/4] (5.70ns)   --->   "%tmp_2_10 = fmul float %select_ln55_11, 0x3F3FFFFFE0000000" [cordiccart2pol.cpp:57]   --->   Operation 767 'fmul' 'tmp_2_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 5.70>
ST_167 : Operation 768 [3/4] (5.70ns)   --->   "%tmp_7_10 = fmul float %select_ln55_11, %y_copy_1_s" [cordiccart2pol.cpp:55]   --->   Operation 768 'fmul' 'tmp_7_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 769 [3/4] (5.70ns)   --->   "%tmp_10_15 = fmul float %select_ln55_11, %x_copy_1_s" [cordiccart2pol.cpp:56]   --->   Operation 769 'fmul' 'tmp_10_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 770 [3/4] (5.70ns)   --->   "%tmp_2_10 = fmul float %select_ln55_11, 0x3F3FFFFFE0000000" [cordiccart2pol.cpp:57]   --->   Operation 770 'fmul' 'tmp_2_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 5.70>
ST_168 : Operation 771 [2/4] (5.70ns)   --->   "%tmp_7_10 = fmul float %select_ln55_11, %y_copy_1_s" [cordiccart2pol.cpp:55]   --->   Operation 771 'fmul' 'tmp_7_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 772 [2/4] (5.70ns)   --->   "%tmp_10_15 = fmul float %select_ln55_11, %x_copy_1_s" [cordiccart2pol.cpp:56]   --->   Operation 772 'fmul' 'tmp_10_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 773 [2/4] (5.70ns)   --->   "%tmp_2_10 = fmul float %select_ln55_11, 0x3F3FFFFFE0000000" [cordiccart2pol.cpp:57]   --->   Operation 773 'fmul' 'tmp_2_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 5.70>
ST_169 : Operation 774 [1/4] (5.70ns)   --->   "%tmp_7_10 = fmul float %select_ln55_11, %y_copy_1_s" [cordiccart2pol.cpp:55]   --->   Operation 774 'fmul' 'tmp_7_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 775 [1/4] (5.70ns)   --->   "%tmp_10_15 = fmul float %select_ln55_11, %x_copy_1_s" [cordiccart2pol.cpp:56]   --->   Operation 775 'fmul' 'tmp_10_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 776 [1/4] (5.70ns)   --->   "%tmp_2_10 = fmul float %select_ln55_11, 0x3F3FFFFFE0000000" [cordiccart2pol.cpp:57]   --->   Operation 776 'fmul' 'tmp_2_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 777 [4/4] (5.70ns)   --->   "%tmp_8_10_14 = fmul float %tmp_7_10, 0x3F40000000000000" [cordiccart2pol.cpp:55]   --->   Operation 777 'fmul' 'tmp_8_10_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 778 [4/4] (5.70ns)   --->   "%tmp_1_10 = fmul float %tmp_10_15, 0x3F40000000000000" [cordiccart2pol.cpp:56]   --->   Operation 778 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 779 [5/5] (7.25ns)   --->   "%angle_10 = fsub float %angle_1, %tmp_2_10" [cordiccart2pol.cpp:57]   --->   Operation 779 'fsub' 'angle_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 780 [3/4] (5.70ns)   --->   "%tmp_8_10_14 = fmul float %tmp_7_10, 0x3F40000000000000" [cordiccart2pol.cpp:55]   --->   Operation 780 'fmul' 'tmp_8_10_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 781 [3/4] (5.70ns)   --->   "%tmp_1_10 = fmul float %tmp_10_15, 0x3F40000000000000" [cordiccart2pol.cpp:56]   --->   Operation 781 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 782 [4/5] (7.25ns)   --->   "%angle_10 = fsub float %angle_1, %tmp_2_10" [cordiccart2pol.cpp:57]   --->   Operation 782 'fsub' 'angle_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 783 [2/4] (5.70ns)   --->   "%tmp_8_10_14 = fmul float %tmp_7_10, 0x3F40000000000000" [cordiccart2pol.cpp:55]   --->   Operation 783 'fmul' 'tmp_8_10_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 784 [2/4] (5.70ns)   --->   "%tmp_1_10 = fmul float %tmp_10_15, 0x3F40000000000000" [cordiccart2pol.cpp:56]   --->   Operation 784 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 785 [3/5] (7.25ns)   --->   "%angle_10 = fsub float %angle_1, %tmp_2_10" [cordiccart2pol.cpp:57]   --->   Operation 785 'fsub' 'angle_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.25>
ST_173 : Operation 786 [1/4] (5.70ns)   --->   "%tmp_8_10_14 = fmul float %tmp_7_10, 0x3F40000000000000" [cordiccart2pol.cpp:55]   --->   Operation 786 'fmul' 'tmp_8_10_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 787 [1/4] (5.70ns)   --->   "%tmp_1_10 = fmul float %tmp_10_15, 0x3F40000000000000" [cordiccart2pol.cpp:56]   --->   Operation 787 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 788 [2/5] (7.25ns)   --->   "%angle_10 = fsub float %angle_1, %tmp_2_10" [cordiccart2pol.cpp:57]   --->   Operation 788 'fsub' 'angle_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.25>
ST_174 : Operation 789 [5/5] (7.25ns)   --->   "%x_copy_1_10 = fsub float %x_copy_1_s, %tmp_8_10_14" [cordiccart2pol.cpp:55]   --->   Operation 789 'fsub' 'x_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 790 [5/5] (7.25ns)   --->   "%y_copy_1_10 = fadd float %y_copy_1_s, %tmp_1_10" [cordiccart2pol.cpp:56]   --->   Operation 790 'fadd' 'y_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 791 [1/5] (7.25ns)   --->   "%angle_10 = fsub float %angle_1, %tmp_2_10" [cordiccart2pol.cpp:57]   --->   Operation 791 'fsub' 'angle_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.25>
ST_175 : Operation 792 [4/5] (7.25ns)   --->   "%x_copy_1_10 = fsub float %x_copy_1_s, %tmp_8_10_14" [cordiccart2pol.cpp:55]   --->   Operation 792 'fsub' 'x_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 793 [4/5] (7.25ns)   --->   "%y_copy_1_10 = fadd float %y_copy_1_s, %tmp_1_10" [cordiccart2pol.cpp:56]   --->   Operation 793 'fadd' 'y_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.25>
ST_176 : Operation 794 [3/5] (7.25ns)   --->   "%x_copy_1_10 = fsub float %x_copy_1_s, %tmp_8_10_14" [cordiccart2pol.cpp:55]   --->   Operation 794 'fsub' 'x_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 795 [3/5] (7.25ns)   --->   "%y_copy_1_10 = fadd float %y_copy_1_s, %tmp_1_10" [cordiccart2pol.cpp:56]   --->   Operation 795 'fadd' 'y_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.25>
ST_177 : Operation 796 [2/5] (7.25ns)   --->   "%x_copy_1_10 = fsub float %x_copy_1_s, %tmp_8_10_14" [cordiccart2pol.cpp:55]   --->   Operation 796 'fsub' 'x_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 797 [2/5] (7.25ns)   --->   "%y_copy_1_10 = fadd float %y_copy_1_s, %tmp_1_10" [cordiccart2pol.cpp:56]   --->   Operation 797 'fadd' 'y_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.25>
ST_178 : Operation 798 [1/5] (7.25ns)   --->   "%x_copy_1_10 = fsub float %x_copy_1_s, %tmp_8_10_14" [cordiccart2pol.cpp:55]   --->   Operation 798 'fsub' 'x_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 799 [1/5] (7.25ns)   --->   "%y_copy_1_10 = fadd float %y_copy_1_s, %tmp_1_10" [cordiccart2pol.cpp:56]   --->   Operation 799 'fadd' 'y_copy_1_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 5.43>
ST_179 : Operation 800 [2/2] (5.43ns)   --->   "%tmp_32 = fcmp ogt float %y_copy_1_10, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 800 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 5.43>
ST_180 : Operation 801 [1/1] (0.00ns)   --->   "%bitcast_ln44_12 = bitcast float %y_copy_1_10 to i32" [cordiccart2pol.cpp:44]   --->   Operation 801 'bitcast' 'bitcast_ln44_12' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_12, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 802 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln44_12 = trunc i32 %bitcast_ln44_12 to i23" [cordiccart2pol.cpp:44]   --->   Operation 803 'trunc' 'trunc_ln44_12' <Predicate = true> <Delay = 0.00>
ST_180 : Operation 804 [1/1] (1.55ns)   --->   "%icmp_ln44_24 = icmp ne i8 %tmp_31, -1" [cordiccart2pol.cpp:44]   --->   Operation 804 'icmp' 'icmp_ln44_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 805 [1/1] (2.44ns)   --->   "%icmp_ln44_25 = icmp eq i23 %trunc_ln44_12, 0" [cordiccart2pol.cpp:44]   --->   Operation 805 'icmp' 'icmp_ln44_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 806 [1/2] (5.43ns)   --->   "%tmp_32 = fcmp ogt float %y_copy_1_10, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 806 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 6.68>
ST_181 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_12)   --->   "%or_ln44_12 = or i1 %icmp_ln44_25, %icmp_ln44_24" [cordiccart2pol.cpp:44]   --->   Operation 807 'or' 'or_ln44_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_12)   --->   "%and_ln44_12 = and i1 %or_ln44_12, %tmp_32" [cordiccart2pol.cpp:44]   --->   Operation 808 'and' 'and_ln44_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 809 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_12 = select i1 %and_ln44_12, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 809 'select' 'select_ln55_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 810 [4/4] (5.70ns)   --->   "%tmp_7_11 = fmul float %select_ln55_12, %y_copy_1_10" [cordiccart2pol.cpp:55]   --->   Operation 810 'fmul' 'tmp_7_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 811 [4/4] (5.70ns)   --->   "%tmp_11_16 = fmul float %select_ln55_12, %x_copy_1_10" [cordiccart2pol.cpp:56]   --->   Operation 811 'fmul' 'tmp_11_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 812 [4/4] (5.70ns)   --->   "%tmp_2_11 = fmul float %select_ln55_12, 0x3F30000000000000" [cordiccart2pol.cpp:57]   --->   Operation 812 'fmul' 'tmp_2_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 5.70>
ST_182 : Operation 813 [3/4] (5.70ns)   --->   "%tmp_7_11 = fmul float %select_ln55_12, %y_copy_1_10" [cordiccart2pol.cpp:55]   --->   Operation 813 'fmul' 'tmp_7_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 814 [3/4] (5.70ns)   --->   "%tmp_11_16 = fmul float %select_ln55_12, %x_copy_1_10" [cordiccart2pol.cpp:56]   --->   Operation 814 'fmul' 'tmp_11_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 815 [3/4] (5.70ns)   --->   "%tmp_2_11 = fmul float %select_ln55_12, 0x3F30000000000000" [cordiccart2pol.cpp:57]   --->   Operation 815 'fmul' 'tmp_2_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 5.70>
ST_183 : Operation 816 [2/4] (5.70ns)   --->   "%tmp_7_11 = fmul float %select_ln55_12, %y_copy_1_10" [cordiccart2pol.cpp:55]   --->   Operation 816 'fmul' 'tmp_7_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 817 [2/4] (5.70ns)   --->   "%tmp_11_16 = fmul float %select_ln55_12, %x_copy_1_10" [cordiccart2pol.cpp:56]   --->   Operation 817 'fmul' 'tmp_11_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 818 [2/4] (5.70ns)   --->   "%tmp_2_11 = fmul float %select_ln55_12, 0x3F30000000000000" [cordiccart2pol.cpp:57]   --->   Operation 818 'fmul' 'tmp_2_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 5.70>
ST_184 : Operation 819 [1/4] (5.70ns)   --->   "%tmp_7_11 = fmul float %select_ln55_12, %y_copy_1_10" [cordiccart2pol.cpp:55]   --->   Operation 819 'fmul' 'tmp_7_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 820 [1/4] (5.70ns)   --->   "%tmp_11_16 = fmul float %select_ln55_12, %x_copy_1_10" [cordiccart2pol.cpp:56]   --->   Operation 820 'fmul' 'tmp_11_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 821 [1/4] (5.70ns)   --->   "%tmp_2_11 = fmul float %select_ln55_12, 0x3F30000000000000" [cordiccart2pol.cpp:57]   --->   Operation 821 'fmul' 'tmp_2_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.25>
ST_185 : Operation 822 [4/4] (5.70ns)   --->   "%tmp_8_11 = fmul float %tmp_7_11, 0x3F30000000000000" [cordiccart2pol.cpp:55]   --->   Operation 822 'fmul' 'tmp_8_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 823 [4/4] (5.70ns)   --->   "%tmp_1_11 = fmul float %tmp_11_16, 0x3F30000000000000" [cordiccart2pol.cpp:56]   --->   Operation 823 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 824 [5/5] (7.25ns)   --->   "%angle_11 = fsub float %angle_10, %tmp_2_11" [cordiccart2pol.cpp:57]   --->   Operation 824 'fsub' 'angle_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 825 [3/4] (5.70ns)   --->   "%tmp_8_11 = fmul float %tmp_7_11, 0x3F30000000000000" [cordiccart2pol.cpp:55]   --->   Operation 825 'fmul' 'tmp_8_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 826 [3/4] (5.70ns)   --->   "%tmp_1_11 = fmul float %tmp_11_16, 0x3F30000000000000" [cordiccart2pol.cpp:56]   --->   Operation 826 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 827 [4/5] (7.25ns)   --->   "%angle_11 = fsub float %angle_10, %tmp_2_11" [cordiccart2pol.cpp:57]   --->   Operation 827 'fsub' 'angle_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 828 [2/4] (5.70ns)   --->   "%tmp_8_11 = fmul float %tmp_7_11, 0x3F30000000000000" [cordiccart2pol.cpp:55]   --->   Operation 828 'fmul' 'tmp_8_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 829 [2/4] (5.70ns)   --->   "%tmp_1_11 = fmul float %tmp_11_16, 0x3F30000000000000" [cordiccart2pol.cpp:56]   --->   Operation 829 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 830 [3/5] (7.25ns)   --->   "%angle_11 = fsub float %angle_10, %tmp_2_11" [cordiccart2pol.cpp:57]   --->   Operation 830 'fsub' 'angle_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 831 [1/4] (5.70ns)   --->   "%tmp_8_11 = fmul float %tmp_7_11, 0x3F30000000000000" [cordiccart2pol.cpp:55]   --->   Operation 831 'fmul' 'tmp_8_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 832 [1/4] (5.70ns)   --->   "%tmp_1_11 = fmul float %tmp_11_16, 0x3F30000000000000" [cordiccart2pol.cpp:56]   --->   Operation 832 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 833 [2/5] (7.25ns)   --->   "%angle_11 = fsub float %angle_10, %tmp_2_11" [cordiccart2pol.cpp:57]   --->   Operation 833 'fsub' 'angle_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.25>
ST_189 : Operation 834 [5/5] (7.25ns)   --->   "%x_copy_1_11 = fsub float %x_copy_1_10, %tmp_8_11" [cordiccart2pol.cpp:55]   --->   Operation 834 'fsub' 'x_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 835 [5/5] (7.25ns)   --->   "%y_copy_1_11 = fadd float %y_copy_1_10, %tmp_1_11" [cordiccart2pol.cpp:56]   --->   Operation 835 'fadd' 'y_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 836 [1/5] (7.25ns)   --->   "%angle_11 = fsub float %angle_10, %tmp_2_11" [cordiccart2pol.cpp:57]   --->   Operation 836 'fsub' 'angle_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.25>
ST_190 : Operation 837 [4/5] (7.25ns)   --->   "%x_copy_1_11 = fsub float %x_copy_1_10, %tmp_8_11" [cordiccart2pol.cpp:55]   --->   Operation 837 'fsub' 'x_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 838 [4/5] (7.25ns)   --->   "%y_copy_1_11 = fadd float %y_copy_1_10, %tmp_1_11" [cordiccart2pol.cpp:56]   --->   Operation 838 'fadd' 'y_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.25>
ST_191 : Operation 839 [3/5] (7.25ns)   --->   "%x_copy_1_11 = fsub float %x_copy_1_10, %tmp_8_11" [cordiccart2pol.cpp:55]   --->   Operation 839 'fsub' 'x_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 840 [3/5] (7.25ns)   --->   "%y_copy_1_11 = fadd float %y_copy_1_10, %tmp_1_11" [cordiccart2pol.cpp:56]   --->   Operation 840 'fadd' 'y_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.25>
ST_192 : Operation 841 [2/5] (7.25ns)   --->   "%x_copy_1_11 = fsub float %x_copy_1_10, %tmp_8_11" [cordiccart2pol.cpp:55]   --->   Operation 841 'fsub' 'x_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 842 [2/5] (7.25ns)   --->   "%y_copy_1_11 = fadd float %y_copy_1_10, %tmp_1_11" [cordiccart2pol.cpp:56]   --->   Operation 842 'fadd' 'y_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.25>
ST_193 : Operation 843 [1/5] (7.25ns)   --->   "%x_copy_1_11 = fsub float %x_copy_1_10, %tmp_8_11" [cordiccart2pol.cpp:55]   --->   Operation 843 'fsub' 'x_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 844 [1/5] (7.25ns)   --->   "%y_copy_1_11 = fadd float %y_copy_1_10, %tmp_1_11" [cordiccart2pol.cpp:56]   --->   Operation 844 'fadd' 'y_copy_1_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 5.43>
ST_194 : Operation 845 [2/2] (5.43ns)   --->   "%tmp_34 = fcmp ogt float %y_copy_1_11, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 845 'fcmp' 'tmp_34' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 5.43>
ST_195 : Operation 846 [1/1] (0.00ns)   --->   "%bitcast_ln44_13 = bitcast float %y_copy_1_11 to i32" [cordiccart2pol.cpp:44]   --->   Operation 846 'bitcast' 'bitcast_ln44_13' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_13, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 847 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln44_13 = trunc i32 %bitcast_ln44_13 to i23" [cordiccart2pol.cpp:44]   --->   Operation 848 'trunc' 'trunc_ln44_13' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 849 [1/1] (1.55ns)   --->   "%icmp_ln44_26 = icmp ne i8 %tmp_33, -1" [cordiccart2pol.cpp:44]   --->   Operation 849 'icmp' 'icmp_ln44_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 850 [1/1] (2.44ns)   --->   "%icmp_ln44_27 = icmp eq i23 %trunc_ln44_13, 0" [cordiccart2pol.cpp:44]   --->   Operation 850 'icmp' 'icmp_ln44_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 851 [1/2] (5.43ns)   --->   "%tmp_34 = fcmp ogt float %y_copy_1_11, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 851 'fcmp' 'tmp_34' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 6.68>
ST_196 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_13)   --->   "%or_ln44_13 = or i1 %icmp_ln44_27, %icmp_ln44_26" [cordiccart2pol.cpp:44]   --->   Operation 852 'or' 'or_ln44_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_13)   --->   "%and_ln44_13 = and i1 %or_ln44_13, %tmp_34" [cordiccart2pol.cpp:44]   --->   Operation 853 'and' 'and_ln44_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 854 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_13 = select i1 %and_ln44_13, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 854 'select' 'select_ln55_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_196 : Operation 855 [4/4] (5.70ns)   --->   "%tmp_7_12 = fmul float %select_ln55_13, %y_copy_1_11" [cordiccart2pol.cpp:55]   --->   Operation 855 'fmul' 'tmp_7_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 856 [4/4] (5.70ns)   --->   "%tmp_12_17 = fmul float %select_ln55_13, %x_copy_1_11" [cordiccart2pol.cpp:56]   --->   Operation 856 'fmul' 'tmp_12_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 857 [4/4] (5.70ns)   --->   "%tmp_2_12 = fmul float %select_ln55_13, 0x3F20000000000000" [cordiccart2pol.cpp:57]   --->   Operation 857 'fmul' 'tmp_2_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 5.70>
ST_197 : Operation 858 [3/4] (5.70ns)   --->   "%tmp_7_12 = fmul float %select_ln55_13, %y_copy_1_11" [cordiccart2pol.cpp:55]   --->   Operation 858 'fmul' 'tmp_7_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 859 [3/4] (5.70ns)   --->   "%tmp_12_17 = fmul float %select_ln55_13, %x_copy_1_11" [cordiccart2pol.cpp:56]   --->   Operation 859 'fmul' 'tmp_12_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 860 [3/4] (5.70ns)   --->   "%tmp_2_12 = fmul float %select_ln55_13, 0x3F20000000000000" [cordiccart2pol.cpp:57]   --->   Operation 860 'fmul' 'tmp_2_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 5.70>
ST_198 : Operation 861 [2/4] (5.70ns)   --->   "%tmp_7_12 = fmul float %select_ln55_13, %y_copy_1_11" [cordiccart2pol.cpp:55]   --->   Operation 861 'fmul' 'tmp_7_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 862 [2/4] (5.70ns)   --->   "%tmp_12_17 = fmul float %select_ln55_13, %x_copy_1_11" [cordiccart2pol.cpp:56]   --->   Operation 862 'fmul' 'tmp_12_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 863 [2/4] (5.70ns)   --->   "%tmp_2_12 = fmul float %select_ln55_13, 0x3F20000000000000" [cordiccart2pol.cpp:57]   --->   Operation 863 'fmul' 'tmp_2_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 5.70>
ST_199 : Operation 864 [1/4] (5.70ns)   --->   "%tmp_7_12 = fmul float %select_ln55_13, %y_copy_1_11" [cordiccart2pol.cpp:55]   --->   Operation 864 'fmul' 'tmp_7_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 865 [1/4] (5.70ns)   --->   "%tmp_12_17 = fmul float %select_ln55_13, %x_copy_1_11" [cordiccart2pol.cpp:56]   --->   Operation 865 'fmul' 'tmp_12_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 866 [1/4] (5.70ns)   --->   "%tmp_2_12 = fmul float %select_ln55_13, 0x3F20000000000000" [cordiccart2pol.cpp:57]   --->   Operation 866 'fmul' 'tmp_2_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.25>
ST_200 : Operation 867 [4/4] (5.70ns)   --->   "%tmp_8_12 = fmul float %tmp_7_12, 0x3F20000000000000" [cordiccart2pol.cpp:55]   --->   Operation 867 'fmul' 'tmp_8_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 868 [4/4] (5.70ns)   --->   "%tmp_1_12 = fmul float %tmp_12_17, 0x3F20000000000000" [cordiccart2pol.cpp:56]   --->   Operation 868 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 869 [5/5] (7.25ns)   --->   "%angle_12 = fsub float %angle_11, %tmp_2_12" [cordiccart2pol.cpp:57]   --->   Operation 869 'fsub' 'angle_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.25>
ST_201 : Operation 870 [3/4] (5.70ns)   --->   "%tmp_8_12 = fmul float %tmp_7_12, 0x3F20000000000000" [cordiccart2pol.cpp:55]   --->   Operation 870 'fmul' 'tmp_8_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 871 [3/4] (5.70ns)   --->   "%tmp_1_12 = fmul float %tmp_12_17, 0x3F20000000000000" [cordiccart2pol.cpp:56]   --->   Operation 871 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 872 [4/5] (7.25ns)   --->   "%angle_12 = fsub float %angle_11, %tmp_2_12" [cordiccart2pol.cpp:57]   --->   Operation 872 'fsub' 'angle_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.25>
ST_202 : Operation 873 [2/4] (5.70ns)   --->   "%tmp_8_12 = fmul float %tmp_7_12, 0x3F20000000000000" [cordiccart2pol.cpp:55]   --->   Operation 873 'fmul' 'tmp_8_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 874 [2/4] (5.70ns)   --->   "%tmp_1_12 = fmul float %tmp_12_17, 0x3F20000000000000" [cordiccart2pol.cpp:56]   --->   Operation 874 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 875 [3/5] (7.25ns)   --->   "%angle_12 = fsub float %angle_11, %tmp_2_12" [cordiccart2pol.cpp:57]   --->   Operation 875 'fsub' 'angle_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 876 [1/4] (5.70ns)   --->   "%tmp_8_12 = fmul float %tmp_7_12, 0x3F20000000000000" [cordiccart2pol.cpp:55]   --->   Operation 876 'fmul' 'tmp_8_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 877 [1/4] (5.70ns)   --->   "%tmp_1_12 = fmul float %tmp_12_17, 0x3F20000000000000" [cordiccart2pol.cpp:56]   --->   Operation 877 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 878 [2/5] (7.25ns)   --->   "%angle_12 = fsub float %angle_11, %tmp_2_12" [cordiccart2pol.cpp:57]   --->   Operation 878 'fsub' 'angle_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.25>
ST_204 : Operation 879 [5/5] (7.25ns)   --->   "%x_copy_1_12 = fsub float %x_copy_1_11, %tmp_8_12" [cordiccart2pol.cpp:55]   --->   Operation 879 'fsub' 'x_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 880 [5/5] (7.25ns)   --->   "%y_copy_1_12 = fadd float %y_copy_1_11, %tmp_1_12" [cordiccart2pol.cpp:56]   --->   Operation 880 'fadd' 'y_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 881 [1/5] (7.25ns)   --->   "%angle_12 = fsub float %angle_11, %tmp_2_12" [cordiccart2pol.cpp:57]   --->   Operation 881 'fsub' 'angle_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 882 [4/5] (7.25ns)   --->   "%x_copy_1_12 = fsub float %x_copy_1_11, %tmp_8_12" [cordiccart2pol.cpp:55]   --->   Operation 882 'fsub' 'x_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 883 [4/5] (7.25ns)   --->   "%y_copy_1_12 = fadd float %y_copy_1_11, %tmp_1_12" [cordiccart2pol.cpp:56]   --->   Operation 883 'fadd' 'y_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 884 [3/5] (7.25ns)   --->   "%x_copy_1_12 = fsub float %x_copy_1_11, %tmp_8_12" [cordiccart2pol.cpp:55]   --->   Operation 884 'fsub' 'x_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 885 [3/5] (7.25ns)   --->   "%y_copy_1_12 = fadd float %y_copy_1_11, %tmp_1_12" [cordiccart2pol.cpp:56]   --->   Operation 885 'fadd' 'y_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 886 [2/5] (7.25ns)   --->   "%x_copy_1_12 = fsub float %x_copy_1_11, %tmp_8_12" [cordiccart2pol.cpp:55]   --->   Operation 886 'fsub' 'x_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 887 [2/5] (7.25ns)   --->   "%y_copy_1_12 = fadd float %y_copy_1_11, %tmp_1_12" [cordiccart2pol.cpp:56]   --->   Operation 887 'fadd' 'y_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.25>
ST_208 : Operation 888 [1/5] (7.25ns)   --->   "%x_copy_1_12 = fsub float %x_copy_1_11, %tmp_8_12" [cordiccart2pol.cpp:55]   --->   Operation 888 'fsub' 'x_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 889 [1/5] (7.25ns)   --->   "%y_copy_1_12 = fadd float %y_copy_1_11, %tmp_1_12" [cordiccart2pol.cpp:56]   --->   Operation 889 'fadd' 'y_copy_1_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 5.43>
ST_209 : Operation 890 [2/2] (5.43ns)   --->   "%tmp_36 = fcmp ogt float %y_copy_1_12, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 890 'fcmp' 'tmp_36' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 5.43>
ST_210 : Operation 891 [1/1] (0.00ns)   --->   "%bitcast_ln44_14 = bitcast float %y_copy_1_12 to i32" [cordiccart2pol.cpp:44]   --->   Operation 891 'bitcast' 'bitcast_ln44_14' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_14, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 892 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln44_14 = trunc i32 %bitcast_ln44_14 to i23" [cordiccart2pol.cpp:44]   --->   Operation 893 'trunc' 'trunc_ln44_14' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 894 [1/1] (1.55ns)   --->   "%icmp_ln44_28 = icmp ne i8 %tmp_35, -1" [cordiccart2pol.cpp:44]   --->   Operation 894 'icmp' 'icmp_ln44_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 895 [1/1] (2.44ns)   --->   "%icmp_ln44_29 = icmp eq i23 %trunc_ln44_14, 0" [cordiccart2pol.cpp:44]   --->   Operation 895 'icmp' 'icmp_ln44_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 896 [1/2] (5.43ns)   --->   "%tmp_36 = fcmp ogt float %y_copy_1_12, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 896 'fcmp' 'tmp_36' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 6.68>
ST_211 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_14)   --->   "%or_ln44_14 = or i1 %icmp_ln44_29, %icmp_ln44_28" [cordiccart2pol.cpp:44]   --->   Operation 897 'or' 'or_ln44_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_14)   --->   "%and_ln44_14 = and i1 %or_ln44_14, %tmp_36" [cordiccart2pol.cpp:44]   --->   Operation 898 'and' 'and_ln44_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 899 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_14 = select i1 %and_ln44_14, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 899 'select' 'select_ln55_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_211 : Operation 900 [4/4] (5.70ns)   --->   "%tmp_7_13 = fmul float %select_ln55_14, %y_copy_1_12" [cordiccart2pol.cpp:55]   --->   Operation 900 'fmul' 'tmp_7_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 901 [4/4] (5.70ns)   --->   "%tmp_13_18 = fmul float %select_ln55_14, %x_copy_1_12" [cordiccart2pol.cpp:56]   --->   Operation 901 'fmul' 'tmp_13_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 902 [4/4] (5.70ns)   --->   "%tmp_2_13 = fmul float %select_ln55_14, 0x3F10000000000000" [cordiccart2pol.cpp:57]   --->   Operation 902 'fmul' 'tmp_2_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 5.70>
ST_212 : Operation 903 [3/4] (5.70ns)   --->   "%tmp_7_13 = fmul float %select_ln55_14, %y_copy_1_12" [cordiccart2pol.cpp:55]   --->   Operation 903 'fmul' 'tmp_7_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 904 [3/4] (5.70ns)   --->   "%tmp_13_18 = fmul float %select_ln55_14, %x_copy_1_12" [cordiccart2pol.cpp:56]   --->   Operation 904 'fmul' 'tmp_13_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 905 [3/4] (5.70ns)   --->   "%tmp_2_13 = fmul float %select_ln55_14, 0x3F10000000000000" [cordiccart2pol.cpp:57]   --->   Operation 905 'fmul' 'tmp_2_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 5.70>
ST_213 : Operation 906 [2/4] (5.70ns)   --->   "%tmp_7_13 = fmul float %select_ln55_14, %y_copy_1_12" [cordiccart2pol.cpp:55]   --->   Operation 906 'fmul' 'tmp_7_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 907 [2/4] (5.70ns)   --->   "%tmp_13_18 = fmul float %select_ln55_14, %x_copy_1_12" [cordiccart2pol.cpp:56]   --->   Operation 907 'fmul' 'tmp_13_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 908 [2/4] (5.70ns)   --->   "%tmp_2_13 = fmul float %select_ln55_14, 0x3F10000000000000" [cordiccart2pol.cpp:57]   --->   Operation 908 'fmul' 'tmp_2_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 5.70>
ST_214 : Operation 909 [1/4] (5.70ns)   --->   "%tmp_7_13 = fmul float %select_ln55_14, %y_copy_1_12" [cordiccart2pol.cpp:55]   --->   Operation 909 'fmul' 'tmp_7_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 910 [1/4] (5.70ns)   --->   "%tmp_13_18 = fmul float %select_ln55_14, %x_copy_1_12" [cordiccart2pol.cpp:56]   --->   Operation 910 'fmul' 'tmp_13_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 911 [1/4] (5.70ns)   --->   "%tmp_2_13 = fmul float %select_ln55_14, 0x3F10000000000000" [cordiccart2pol.cpp:57]   --->   Operation 911 'fmul' 'tmp_2_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.25>
ST_215 : Operation 912 [4/4] (5.70ns)   --->   "%tmp_8_13 = fmul float %tmp_7_13, 0x3F10000000000000" [cordiccart2pol.cpp:55]   --->   Operation 912 'fmul' 'tmp_8_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 913 [4/4] (5.70ns)   --->   "%tmp_1_13 = fmul float %tmp_13_18, 0x3F10000000000000" [cordiccart2pol.cpp:56]   --->   Operation 913 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 914 [5/5] (7.25ns)   --->   "%angle_13 = fsub float %angle_12, %tmp_2_13" [cordiccart2pol.cpp:57]   --->   Operation 914 'fsub' 'angle_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.25>
ST_216 : Operation 915 [3/4] (5.70ns)   --->   "%tmp_8_13 = fmul float %tmp_7_13, 0x3F10000000000000" [cordiccart2pol.cpp:55]   --->   Operation 915 'fmul' 'tmp_8_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 916 [3/4] (5.70ns)   --->   "%tmp_1_13 = fmul float %tmp_13_18, 0x3F10000000000000" [cordiccart2pol.cpp:56]   --->   Operation 916 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 917 [4/5] (7.25ns)   --->   "%angle_13 = fsub float %angle_12, %tmp_2_13" [cordiccart2pol.cpp:57]   --->   Operation 917 'fsub' 'angle_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.25>
ST_217 : Operation 918 [2/4] (5.70ns)   --->   "%tmp_8_13 = fmul float %tmp_7_13, 0x3F10000000000000" [cordiccart2pol.cpp:55]   --->   Operation 918 'fmul' 'tmp_8_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 919 [2/4] (5.70ns)   --->   "%tmp_1_13 = fmul float %tmp_13_18, 0x3F10000000000000" [cordiccart2pol.cpp:56]   --->   Operation 919 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 920 [3/5] (7.25ns)   --->   "%angle_13 = fsub float %angle_12, %tmp_2_13" [cordiccart2pol.cpp:57]   --->   Operation 920 'fsub' 'angle_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.25>
ST_218 : Operation 921 [1/4] (5.70ns)   --->   "%tmp_8_13 = fmul float %tmp_7_13, 0x3F10000000000000" [cordiccart2pol.cpp:55]   --->   Operation 921 'fmul' 'tmp_8_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 922 [1/4] (5.70ns)   --->   "%tmp_1_13 = fmul float %tmp_13_18, 0x3F10000000000000" [cordiccart2pol.cpp:56]   --->   Operation 922 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 923 [2/5] (7.25ns)   --->   "%angle_13 = fsub float %angle_12, %tmp_2_13" [cordiccart2pol.cpp:57]   --->   Operation 923 'fsub' 'angle_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.25>
ST_219 : Operation 924 [5/5] (7.25ns)   --->   "%x_copy_1_13 = fsub float %x_copy_1_12, %tmp_8_13" [cordiccart2pol.cpp:55]   --->   Operation 924 'fsub' 'x_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 925 [5/5] (7.25ns)   --->   "%y_copy_1_13 = fadd float %y_copy_1_12, %tmp_1_13" [cordiccart2pol.cpp:56]   --->   Operation 925 'fadd' 'y_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 926 [1/5] (7.25ns)   --->   "%angle_13 = fsub float %angle_12, %tmp_2_13" [cordiccart2pol.cpp:57]   --->   Operation 926 'fsub' 'angle_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.25>
ST_220 : Operation 927 [4/5] (7.25ns)   --->   "%x_copy_1_13 = fsub float %x_copy_1_12, %tmp_8_13" [cordiccart2pol.cpp:55]   --->   Operation 927 'fsub' 'x_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 928 [4/5] (7.25ns)   --->   "%y_copy_1_13 = fadd float %y_copy_1_12, %tmp_1_13" [cordiccart2pol.cpp:56]   --->   Operation 928 'fadd' 'y_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.25>
ST_221 : Operation 929 [3/5] (7.25ns)   --->   "%x_copy_1_13 = fsub float %x_copy_1_12, %tmp_8_13" [cordiccart2pol.cpp:55]   --->   Operation 929 'fsub' 'x_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 930 [3/5] (7.25ns)   --->   "%y_copy_1_13 = fadd float %y_copy_1_12, %tmp_1_13" [cordiccart2pol.cpp:56]   --->   Operation 930 'fadd' 'y_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.25>
ST_222 : Operation 931 [2/5] (7.25ns)   --->   "%x_copy_1_13 = fsub float %x_copy_1_12, %tmp_8_13" [cordiccart2pol.cpp:55]   --->   Operation 931 'fsub' 'x_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 932 [2/5] (7.25ns)   --->   "%y_copy_1_13 = fadd float %y_copy_1_12, %tmp_1_13" [cordiccart2pol.cpp:56]   --->   Operation 932 'fadd' 'y_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.25>
ST_223 : Operation 933 [1/5] (7.25ns)   --->   "%x_copy_1_13 = fsub float %x_copy_1_12, %tmp_8_13" [cordiccart2pol.cpp:55]   --->   Operation 933 'fsub' 'x_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 934 [1/5] (7.25ns)   --->   "%y_copy_1_13 = fadd float %y_copy_1_12, %tmp_1_13" [cordiccart2pol.cpp:56]   --->   Operation 934 'fadd' 'y_copy_1_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 5.43>
ST_224 : Operation 935 [2/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %y_copy_1_13, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 935 'fcmp' 'tmp_38' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 5.43>
ST_225 : Operation 936 [1/1] (0.00ns)   --->   "%bitcast_ln44_15 = bitcast float %y_copy_1_13 to i32" [cordiccart2pol.cpp:44]   --->   Operation 936 'bitcast' 'bitcast_ln44_15' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln44_15, i32 23, i32 30)" [cordiccart2pol.cpp:44]   --->   Operation 937 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln44_15 = trunc i32 %bitcast_ln44_15 to i23" [cordiccart2pol.cpp:44]   --->   Operation 938 'trunc' 'trunc_ln44_15' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 939 [1/1] (1.55ns)   --->   "%icmp_ln44_30 = icmp ne i8 %tmp_37, -1" [cordiccart2pol.cpp:44]   --->   Operation 939 'icmp' 'icmp_ln44_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 940 [1/1] (2.44ns)   --->   "%icmp_ln44_31 = icmp eq i23 %trunc_ln44_15, 0" [cordiccart2pol.cpp:44]   --->   Operation 940 'icmp' 'icmp_ln44_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 941 [1/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %y_copy_1_13, 0.000000e+00" [cordiccart2pol.cpp:44]   --->   Operation 941 'fcmp' 'tmp_38' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 6.68>
ST_226 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_15)   --->   "%or_ln44_15 = or i1 %icmp_ln44_31, %icmp_ln44_30" [cordiccart2pol.cpp:44]   --->   Operation 942 'or' 'or_ln44_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_15)   --->   "%and_ln44_15 = and i1 %or_ln44_15, %tmp_38" [cordiccart2pol.cpp:44]   --->   Operation 943 'and' 'and_ln44_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 944 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln55_15 = select i1 %and_ln44_15, float -1.000000e+00, float 1.000000e+00" [cordiccart2pol.cpp:55]   --->   Operation 944 'select' 'select_ln55_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 945 [4/4] (5.70ns)   --->   "%tmp_7_14 = fmul float %select_ln55_15, %y_copy_1_13" [cordiccart2pol.cpp:55]   --->   Operation 945 'fmul' 'tmp_7_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 946 [4/4] (5.70ns)   --->   "%tmp_2_14 = fmul float %select_ln55_15, 0x3F00000000000000" [cordiccart2pol.cpp:57]   --->   Operation 946 'fmul' 'tmp_2_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 5.70>
ST_227 : Operation 947 [3/4] (5.70ns)   --->   "%tmp_7_14 = fmul float %select_ln55_15, %y_copy_1_13" [cordiccart2pol.cpp:55]   --->   Operation 947 'fmul' 'tmp_7_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 948 [3/4] (5.70ns)   --->   "%tmp_2_14 = fmul float %select_ln55_15, 0x3F00000000000000" [cordiccart2pol.cpp:57]   --->   Operation 948 'fmul' 'tmp_2_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 5.70>
ST_228 : Operation 949 [2/4] (5.70ns)   --->   "%tmp_7_14 = fmul float %select_ln55_15, %y_copy_1_13" [cordiccart2pol.cpp:55]   --->   Operation 949 'fmul' 'tmp_7_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 950 [2/4] (5.70ns)   --->   "%tmp_2_14 = fmul float %select_ln55_15, 0x3F00000000000000" [cordiccart2pol.cpp:57]   --->   Operation 950 'fmul' 'tmp_2_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 5.70>
ST_229 : Operation 951 [1/4] (5.70ns)   --->   "%tmp_7_14 = fmul float %select_ln55_15, %y_copy_1_13" [cordiccart2pol.cpp:55]   --->   Operation 951 'fmul' 'tmp_7_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 952 [1/4] (5.70ns)   --->   "%tmp_2_14 = fmul float %select_ln55_15, 0x3F00000000000000" [cordiccart2pol.cpp:57]   --->   Operation 952 'fmul' 'tmp_2_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.25>
ST_230 : Operation 953 [4/4] (5.70ns)   --->   "%tmp_8_14 = fmul float %tmp_7_14, 0x3F00000000000000" [cordiccart2pol.cpp:55]   --->   Operation 953 'fmul' 'tmp_8_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 954 [5/5] (7.25ns)   --->   "%angle_14 = fsub float %angle_13, %tmp_2_14" [cordiccart2pol.cpp:57]   --->   Operation 954 'fsub' 'angle_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.25>
ST_231 : Operation 955 [3/4] (5.70ns)   --->   "%tmp_8_14 = fmul float %tmp_7_14, 0x3F00000000000000" [cordiccart2pol.cpp:55]   --->   Operation 955 'fmul' 'tmp_8_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 956 [4/5] (7.25ns)   --->   "%angle_14 = fsub float %angle_13, %tmp_2_14" [cordiccart2pol.cpp:57]   --->   Operation 956 'fsub' 'angle_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.25>
ST_232 : Operation 957 [2/4] (5.70ns)   --->   "%tmp_8_14 = fmul float %tmp_7_14, 0x3F00000000000000" [cordiccart2pol.cpp:55]   --->   Operation 957 'fmul' 'tmp_8_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 958 [3/5] (7.25ns)   --->   "%angle_14 = fsub float %angle_13, %tmp_2_14" [cordiccart2pol.cpp:57]   --->   Operation 958 'fsub' 'angle_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.25>
ST_233 : Operation 959 [1/4] (5.70ns)   --->   "%tmp_8_14 = fmul float %tmp_7_14, 0x3F00000000000000" [cordiccart2pol.cpp:55]   --->   Operation 959 'fmul' 'tmp_8_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 960 [2/5] (7.25ns)   --->   "%angle_14 = fsub float %angle_13, %tmp_2_14" [cordiccart2pol.cpp:57]   --->   Operation 960 'fsub' 'angle_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.25>
ST_234 : Operation 961 [5/5] (7.25ns)   --->   "%x_copy_1_14 = fsub float %x_copy_1_13, %tmp_8_14" [cordiccart2pol.cpp:55]   --->   Operation 961 'fsub' 'x_copy_1_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 962 [1/5] (7.25ns)   --->   "%angle_14 = fsub float %angle_13, %tmp_2_14" [cordiccart2pol.cpp:57]   --->   Operation 962 'fsub' 'angle_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.25>
ST_235 : Operation 963 [4/5] (7.25ns)   --->   "%x_copy_1_14 = fsub float %x_copy_1_13, %tmp_8_14" [cordiccart2pol.cpp:55]   --->   Operation 963 'fsub' 'x_copy_1_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.25>
ST_236 : Operation 964 [3/5] (7.25ns)   --->   "%x_copy_1_14 = fsub float %x_copy_1_13, %tmp_8_14" [cordiccart2pol.cpp:55]   --->   Operation 964 'fsub' 'x_copy_1_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.25>
ST_237 : Operation 965 [2/5] (7.25ns)   --->   "%x_copy_1_14 = fsub float %x_copy_1_13, %tmp_8_14" [cordiccart2pol.cpp:55]   --->   Operation 965 'fsub' 'x_copy_1_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.25>
ST_238 : Operation 966 [1/5] (7.25ns)   --->   "%x_copy_1_14 = fsub float %x_copy_1_13, %tmp_8_14" [cordiccart2pol.cpp:55]   --->   Operation 966 'fsub' 'x_copy_1_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 4.43>
ST_239 : Operation 967 [2/2] (4.43ns)   --->   "%tmp_3_19 = fpext float %x_copy_1_14 to double" [cordiccart2pol.cpp:61]   --->   Operation 967 'fpext' 'tmp_3_19' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 240 <SV = 239> <Delay = 4.43>
ST_240 : Operation 968 [1/2] (4.43ns)   --->   "%tmp_3_19 = fpext float %x_copy_1_14 to double" [cordiccart2pol.cpp:61]   --->   Operation 968 'fpext' 'tmp_3_19' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.78>
ST_241 : Operation 969 [6/6] (7.78ns)   --->   "%tmp_4_20 = fmul double %tmp_3_19, 6.072530e-01" [cordiccart2pol.cpp:61]   --->   Operation 969 'dmul' 'tmp_4_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.78>
ST_242 : Operation 970 [5/6] (7.78ns)   --->   "%tmp_4_20 = fmul double %tmp_3_19, 6.072530e-01" [cordiccart2pol.cpp:61]   --->   Operation 970 'dmul' 'tmp_4_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.78>
ST_243 : Operation 971 [4/6] (7.78ns)   --->   "%tmp_4_20 = fmul double %tmp_3_19, 6.072530e-01" [cordiccart2pol.cpp:61]   --->   Operation 971 'dmul' 'tmp_4_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.78>
ST_244 : Operation 972 [3/6] (7.78ns)   --->   "%tmp_4_20 = fmul double %tmp_3_19, 6.072530e-01" [cordiccart2pol.cpp:61]   --->   Operation 972 'dmul' 'tmp_4_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.78>
ST_245 : Operation 973 [2/6] (7.78ns)   --->   "%tmp_4_20 = fmul double %tmp_3_19, 6.072530e-01" [cordiccart2pol.cpp:61]   --->   Operation 973 'dmul' 'tmp_4_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.78>
ST_246 : Operation 974 [1/6] (7.78ns)   --->   "%tmp_4_20 = fmul double %tmp_3_19, 6.072530e-01" [cordiccart2pol.cpp:61]   --->   Operation 974 'dmul' 'tmp_4_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 5.20>
ST_247 : Operation 975 [2/2] (5.20ns)   --->   "%tmp_5_21 = fptrunc double %tmp_4_20 to float" [cordiccart2pol.cpp:61]   --->   Operation 975 'fptrunc' 'tmp_5_21' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 248 <SV = 247> <Delay = 5.20>
ST_248 : Operation 976 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %x) nounwind, !map !7"   --->   Operation 976 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 977 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %y) nounwind, !map !13"   --->   Operation 977 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 978 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %r) nounwind, !map !17"   --->   Operation 978 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 979 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %theta) nounwind, !map !23"   --->   Operation 979 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 980 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @cordiccart2pol_str) nounwind"   --->   Operation 980 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 981 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [cordiccart2pol.cpp:21]   --->   Operation 981 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 982 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %theta, float %angle_14) nounwind" [cordiccart2pol.cpp:60]   --->   Operation 982 'write' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 983 [1/2] (5.20ns)   --->   "%tmp_5_21 = fptrunc double %tmp_4_20 to float" [cordiccart2pol.cpp:61]   --->   Operation 983 'fptrunc' 'tmp_5_21' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_248 : Operation 984 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %r, float %tmp_5_21) nounwind" [cordiccart2pol.cpp:61]   --->   Operation 984 'write' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 985 [1/1] (0.00ns)   --->   "ret void" [cordiccart2pol.cpp:62]   --->   Operation 985 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.43ns
The critical path consists of the following:
	wire read on port 'y' (cordiccart2pol.cpp:19) [10]  (0 ns)
	'fcmp' operation ('tmp_1', cordiccart2pol.cpp:26) [19]  (5.43 ns)

 <State 2>: 7.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', cordiccart2pol.cpp:26) [19]  (5.43 ns)
	'and' operation ('and_ln26', cordiccart2pol.cpp:26) [20]  (0.978 ns)
	'select' operation ('x_copy', cordiccart2pol.cpp:26) [27]  (0.993 ns)

 <State 3>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln29', cordiccart2pol.cpp:29) [22]  (0 ns)
	'select' operation ('y_copy', cordiccart2pol.cpp:26) [28]  (0.993 ns)
	'fcmp' operation ('tmp_8', cordiccart2pol.cpp:44) [35]  (5.43 ns)

 <State 4>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', cordiccart2pol.cpp:44) [35]  (5.43 ns)

 <State 5>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44', cordiccart2pol.cpp:44) [34]  (0 ns)
	'and' operation ('and_ln44', cordiccart2pol.cpp:44) [36]  (0 ns)
	'select' operation ('select_ln55', cordiccart2pol.cpp:55) [37]  (0.978 ns)
	'fmul' operation ('tmp_7', cordiccart2pol.cpp:55) [38]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cordiccart2pol.cpp:55) [38]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cordiccart2pol.cpp:55) [38]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7', cordiccart2pol.cpp:55) [38]  (5.7 ns)

 <State 9>: 7.95ns
The critical path consists of the following:
	'select' operation ('select_ln26', cordiccart2pol.cpp:26) [26]  (0.698 ns)
	'fsub' operation ('angle', cordiccart2pol.cpp:57) [43]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1', cordiccart2pol.cpp:55) [39]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1', cordiccart2pol.cpp:55) [39]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1', cordiccart2pol.cpp:55) [39]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1', cordiccart2pol.cpp:55) [39]  (7.26 ns)

 <State 14>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', cordiccart2pol.cpp:44) [50]  (5.43 ns)

 <State 15>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', cordiccart2pol.cpp:44) [50]  (5.43 ns)

 <State 16>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_1', cordiccart2pol.cpp:44) [49]  (0 ns)
	'and' operation ('and_ln44_1', cordiccart2pol.cpp:44) [51]  (0 ns)
	'select' operation ('select_ln55_1', cordiccart2pol.cpp:55) [52]  (0.978 ns)
	'fmul' operation ('tmp_7_1', cordiccart2pol.cpp:55) [53]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_1', cordiccart2pol.cpp:55) [53]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_1', cordiccart2pol.cpp:55) [53]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_1', cordiccart2pol.cpp:55) [53]  (5.7 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_s', cordiccart2pol.cpp:57) [60]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_s', cordiccart2pol.cpp:57) [60]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_s', cordiccart2pol.cpp:57) [60]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_s', cordiccart2pol.cpp:57) [60]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_1', cordiccart2pol.cpp:55) [55]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_1', cordiccart2pol.cpp:55) [55]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_1', cordiccart2pol.cpp:55) [55]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_1', cordiccart2pol.cpp:55) [55]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_1', cordiccart2pol.cpp:55) [55]  (7.26 ns)

 <State 29>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', cordiccart2pol.cpp:44) [67]  (5.43 ns)

 <State 30>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', cordiccart2pol.cpp:44) [67]  (5.43 ns)

 <State 31>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_2', cordiccart2pol.cpp:44) [66]  (0 ns)
	'and' operation ('and_ln44_2', cordiccart2pol.cpp:44) [68]  (0 ns)
	'select' operation ('select_ln55_2', cordiccart2pol.cpp:55) [69]  (0.978 ns)
	'fmul' operation ('tmp_7_2', cordiccart2pol.cpp:55) [70]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_2', cordiccart2pol.cpp:55) [70]  (5.7 ns)

 <State 33>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_2', cordiccart2pol.cpp:55) [70]  (5.7 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_2', cordiccart2pol.cpp:55) [70]  (5.7 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_2', cordiccart2pol.cpp:57) [77]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_2', cordiccart2pol.cpp:57) [77]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_2', cordiccart2pol.cpp:57) [77]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_2', cordiccart2pol.cpp:57) [77]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_2', cordiccart2pol.cpp:55) [72]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_2', cordiccart2pol.cpp:55) [72]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_2', cordiccart2pol.cpp:55) [72]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_2', cordiccart2pol.cpp:55) [72]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_2', cordiccart2pol.cpp:55) [72]  (7.26 ns)

 <State 44>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', cordiccart2pol.cpp:44) [84]  (5.43 ns)

 <State 45>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', cordiccart2pol.cpp:44) [84]  (5.43 ns)

 <State 46>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_3', cordiccart2pol.cpp:44) [83]  (0 ns)
	'and' operation ('and_ln44_3', cordiccart2pol.cpp:44) [85]  (0 ns)
	'select' operation ('select_ln55_3', cordiccart2pol.cpp:55) [86]  (0.978 ns)
	'fmul' operation ('tmp_7_3', cordiccart2pol.cpp:55) [87]  (5.7 ns)

 <State 47>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_3', cordiccart2pol.cpp:55) [87]  (5.7 ns)

 <State 48>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_3', cordiccart2pol.cpp:55) [87]  (5.7 ns)

 <State 49>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_3', cordiccart2pol.cpp:55) [87]  (5.7 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_3', cordiccart2pol.cpp:57) [94]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_3', cordiccart2pol.cpp:57) [94]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_3', cordiccart2pol.cpp:57) [94]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_3', cordiccart2pol.cpp:57) [94]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_3', cordiccart2pol.cpp:55) [89]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_3', cordiccart2pol.cpp:55) [89]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_3', cordiccart2pol.cpp:55) [89]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_3', cordiccart2pol.cpp:55) [89]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_3', cordiccart2pol.cpp:55) [89]  (7.26 ns)

 <State 59>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', cordiccart2pol.cpp:44) [101]  (5.43 ns)

 <State 60>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', cordiccart2pol.cpp:44) [101]  (5.43 ns)

 <State 61>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_4', cordiccart2pol.cpp:44) [100]  (0 ns)
	'and' operation ('and_ln44_4', cordiccart2pol.cpp:44) [102]  (0 ns)
	'select' operation ('select_ln55_4', cordiccart2pol.cpp:55) [103]  (0.978 ns)
	'fmul' operation ('tmp_7_4', cordiccart2pol.cpp:55) [104]  (5.7 ns)

 <State 62>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_4', cordiccart2pol.cpp:55) [104]  (5.7 ns)

 <State 63>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_4', cordiccart2pol.cpp:55) [104]  (5.7 ns)

 <State 64>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_4', cordiccart2pol.cpp:55) [104]  (5.7 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_4', cordiccart2pol.cpp:57) [111]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_4', cordiccart2pol.cpp:57) [111]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_4', cordiccart2pol.cpp:57) [111]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_4', cordiccart2pol.cpp:57) [111]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_4', cordiccart2pol.cpp:55) [106]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_4', cordiccart2pol.cpp:55) [106]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_4', cordiccart2pol.cpp:55) [106]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_4', cordiccart2pol.cpp:55) [106]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_4', cordiccart2pol.cpp:55) [106]  (7.26 ns)

 <State 74>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', cordiccart2pol.cpp:44) [118]  (5.43 ns)

 <State 75>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', cordiccart2pol.cpp:44) [118]  (5.43 ns)

 <State 76>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_5', cordiccart2pol.cpp:44) [117]  (0 ns)
	'and' operation ('and_ln44_5', cordiccart2pol.cpp:44) [119]  (0 ns)
	'select' operation ('select_ln55_5', cordiccart2pol.cpp:55) [120]  (0.978 ns)
	'fmul' operation ('tmp_7_5', cordiccart2pol.cpp:55) [121]  (5.7 ns)

 <State 77>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_5', cordiccart2pol.cpp:55) [121]  (5.7 ns)

 <State 78>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_5', cordiccart2pol.cpp:55) [121]  (5.7 ns)

 <State 79>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_5', cordiccart2pol.cpp:55) [121]  (5.7 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_5', cordiccart2pol.cpp:57) [128]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_5', cordiccart2pol.cpp:57) [128]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_5', cordiccart2pol.cpp:57) [128]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_5', cordiccart2pol.cpp:57) [128]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_5', cordiccart2pol.cpp:55) [123]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_5', cordiccart2pol.cpp:55) [123]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_5', cordiccart2pol.cpp:55) [123]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_5', cordiccart2pol.cpp:55) [123]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_5', cordiccart2pol.cpp:55) [123]  (7.26 ns)

 <State 89>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_20', cordiccart2pol.cpp:44) [135]  (5.43 ns)

 <State 90>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_20', cordiccart2pol.cpp:44) [135]  (5.43 ns)

 <State 91>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_6', cordiccart2pol.cpp:44) [134]  (0 ns)
	'and' operation ('and_ln44_6', cordiccart2pol.cpp:44) [136]  (0 ns)
	'select' operation ('select_ln55_6', cordiccart2pol.cpp:55) [137]  (0.978 ns)
	'fmul' operation ('tmp_7_6', cordiccart2pol.cpp:55) [138]  (5.7 ns)

 <State 92>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_6', cordiccart2pol.cpp:55) [138]  (5.7 ns)

 <State 93>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_6', cordiccart2pol.cpp:55) [138]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_6', cordiccart2pol.cpp:55) [138]  (5.7 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_6', cordiccart2pol.cpp:57) [145]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_6', cordiccart2pol.cpp:57) [145]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_6', cordiccart2pol.cpp:57) [145]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_6', cordiccart2pol.cpp:57) [145]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_6', cordiccart2pol.cpp:55) [140]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_6', cordiccart2pol.cpp:55) [140]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_6', cordiccart2pol.cpp:55) [140]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_6', cordiccart2pol.cpp:55) [140]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_6', cordiccart2pol.cpp:55) [140]  (7.26 ns)

 <State 104>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', cordiccart2pol.cpp:44) [152]  (5.43 ns)

 <State 105>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', cordiccart2pol.cpp:44) [152]  (5.43 ns)

 <State 106>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_7', cordiccart2pol.cpp:44) [151]  (0 ns)
	'and' operation ('and_ln44_7', cordiccart2pol.cpp:44) [153]  (0 ns)
	'select' operation ('select_ln55_7', cordiccart2pol.cpp:55) [154]  (0.978 ns)
	'fmul' operation ('tmp_7_7', cordiccart2pol.cpp:55) [155]  (5.7 ns)

 <State 107>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_7', cordiccart2pol.cpp:55) [155]  (5.7 ns)

 <State 108>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_7', cordiccart2pol.cpp:55) [155]  (5.7 ns)

 <State 109>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_7', cordiccart2pol.cpp:55) [155]  (5.7 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_7', cordiccart2pol.cpp:57) [162]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_7', cordiccart2pol.cpp:57) [162]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_7', cordiccart2pol.cpp:57) [162]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_7', cordiccart2pol.cpp:57) [162]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_7', cordiccart2pol.cpp:55) [157]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_7', cordiccart2pol.cpp:55) [157]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_7', cordiccart2pol.cpp:55) [157]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_7', cordiccart2pol.cpp:55) [157]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_7', cordiccart2pol.cpp:55) [157]  (7.26 ns)

 <State 119>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', cordiccart2pol.cpp:44) [169]  (5.43 ns)

 <State 120>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', cordiccart2pol.cpp:44) [169]  (5.43 ns)

 <State 121>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_8', cordiccart2pol.cpp:44) [168]  (0 ns)
	'and' operation ('and_ln44_8', cordiccart2pol.cpp:44) [170]  (0 ns)
	'select' operation ('select_ln55_8', cordiccart2pol.cpp:55) [171]  (0.978 ns)
	'fmul' operation ('tmp_7_8', cordiccart2pol.cpp:55) [172]  (5.7 ns)

 <State 122>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_8', cordiccart2pol.cpp:55) [172]  (5.7 ns)

 <State 123>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_8', cordiccart2pol.cpp:55) [172]  (5.7 ns)

 <State 124>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_8', cordiccart2pol.cpp:55) [172]  (5.7 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_8', cordiccart2pol.cpp:57) [179]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_8', cordiccart2pol.cpp:57) [179]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_8', cordiccart2pol.cpp:57) [179]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_8', cordiccart2pol.cpp:57) [179]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_8', cordiccart2pol.cpp:55) [174]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_8', cordiccart2pol.cpp:55) [174]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_8', cordiccart2pol.cpp:55) [174]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_8', cordiccart2pol.cpp:55) [174]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_8', cordiccart2pol.cpp:55) [174]  (7.26 ns)

 <State 134>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', cordiccart2pol.cpp:44) [186]  (5.43 ns)

 <State 135>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', cordiccart2pol.cpp:44) [186]  (5.43 ns)

 <State 136>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_9', cordiccart2pol.cpp:44) [185]  (0 ns)
	'and' operation ('and_ln44_9', cordiccart2pol.cpp:44) [187]  (0 ns)
	'select' operation ('select_ln55_9', cordiccart2pol.cpp:55) [188]  (0.978 ns)
	'fmul' operation ('tmp_7_9_11', cordiccart2pol.cpp:55) [189]  (5.7 ns)

 <State 137>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_9_11', cordiccart2pol.cpp:55) [189]  (5.7 ns)

 <State 138>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_9_11', cordiccart2pol.cpp:55) [189]  (5.7 ns)

 <State 139>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_9_11', cordiccart2pol.cpp:55) [189]  (5.7 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_9', cordiccart2pol.cpp:57) [196]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_9', cordiccart2pol.cpp:57) [196]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_9', cordiccart2pol.cpp:57) [196]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_9', cordiccart2pol.cpp:57) [196]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_9', cordiccart2pol.cpp:55) [191]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_9', cordiccart2pol.cpp:55) [191]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_9', cordiccart2pol.cpp:55) [191]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_9', cordiccart2pol.cpp:55) [191]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_9', cordiccart2pol.cpp:55) [191]  (7.26 ns)

 <State 149>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', cordiccart2pol.cpp:44) [203]  (5.43 ns)

 <State 150>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_28', cordiccart2pol.cpp:44) [203]  (5.43 ns)

 <State 151>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_10', cordiccart2pol.cpp:44) [202]  (0 ns)
	'and' operation ('and_ln44_10', cordiccart2pol.cpp:44) [204]  (0 ns)
	'select' operation ('select_ln55_10', cordiccart2pol.cpp:55) [205]  (0.978 ns)
	'fmul' operation ('tmp_7_s', cordiccart2pol.cpp:55) [206]  (5.7 ns)

 <State 152>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_s', cordiccart2pol.cpp:55) [206]  (5.7 ns)

 <State 153>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_s', cordiccart2pol.cpp:55) [206]  (5.7 ns)

 <State 154>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_s', cordiccart2pol.cpp:55) [206]  (5.7 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_1', cordiccart2pol.cpp:57) [213]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_1', cordiccart2pol.cpp:57) [213]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_1', cordiccart2pol.cpp:57) [213]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_1', cordiccart2pol.cpp:57) [213]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_s', cordiccart2pol.cpp:55) [208]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_s', cordiccart2pol.cpp:55) [208]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_s', cordiccart2pol.cpp:55) [208]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_s', cordiccart2pol.cpp:55) [208]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_s', cordiccart2pol.cpp:55) [208]  (7.26 ns)

 <State 164>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', cordiccart2pol.cpp:44) [220]  (5.43 ns)

 <State 165>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', cordiccart2pol.cpp:44) [220]  (5.43 ns)

 <State 166>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_11', cordiccart2pol.cpp:44) [219]  (0 ns)
	'and' operation ('and_ln44_11', cordiccart2pol.cpp:44) [221]  (0 ns)
	'select' operation ('select_ln55_11', cordiccart2pol.cpp:55) [222]  (0.978 ns)
	'fmul' operation ('tmp_7_10', cordiccart2pol.cpp:55) [223]  (5.7 ns)

 <State 167>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_10', cordiccart2pol.cpp:55) [223]  (5.7 ns)

 <State 168>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_10', cordiccart2pol.cpp:55) [223]  (5.7 ns)

 <State 169>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_10', cordiccart2pol.cpp:55) [223]  (5.7 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_10', cordiccart2pol.cpp:57) [230]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_10', cordiccart2pol.cpp:57) [230]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_10', cordiccart2pol.cpp:57) [230]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_10', cordiccart2pol.cpp:57) [230]  (7.26 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_10', cordiccart2pol.cpp:55) [225]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_10', cordiccart2pol.cpp:55) [225]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_10', cordiccart2pol.cpp:55) [225]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_10', cordiccart2pol.cpp:55) [225]  (7.26 ns)

 <State 178>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_10', cordiccart2pol.cpp:55) [225]  (7.26 ns)

 <State 179>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_32', cordiccart2pol.cpp:44) [237]  (5.43 ns)

 <State 180>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_32', cordiccart2pol.cpp:44) [237]  (5.43 ns)

 <State 181>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_12', cordiccart2pol.cpp:44) [236]  (0 ns)
	'and' operation ('and_ln44_12', cordiccart2pol.cpp:44) [238]  (0 ns)
	'select' operation ('select_ln55_12', cordiccart2pol.cpp:55) [239]  (0.978 ns)
	'fmul' operation ('tmp_7_11', cordiccart2pol.cpp:55) [240]  (5.7 ns)

 <State 182>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_11', cordiccart2pol.cpp:55) [240]  (5.7 ns)

 <State 183>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_11', cordiccart2pol.cpp:55) [240]  (5.7 ns)

 <State 184>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_11', cordiccart2pol.cpp:55) [240]  (5.7 ns)

 <State 185>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_11', cordiccart2pol.cpp:57) [247]  (7.26 ns)

 <State 186>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_11', cordiccart2pol.cpp:57) [247]  (7.26 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_11', cordiccart2pol.cpp:57) [247]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_11', cordiccart2pol.cpp:57) [247]  (7.26 ns)

 <State 189>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_11', cordiccart2pol.cpp:55) [242]  (7.26 ns)

 <State 190>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_11', cordiccart2pol.cpp:55) [242]  (7.26 ns)

 <State 191>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_11', cordiccart2pol.cpp:55) [242]  (7.26 ns)

 <State 192>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_11', cordiccart2pol.cpp:55) [242]  (7.26 ns)

 <State 193>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_11', cordiccart2pol.cpp:55) [242]  (7.26 ns)

 <State 194>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', cordiccart2pol.cpp:44) [254]  (5.43 ns)

 <State 195>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', cordiccart2pol.cpp:44) [254]  (5.43 ns)

 <State 196>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_13', cordiccart2pol.cpp:44) [253]  (0 ns)
	'and' operation ('and_ln44_13', cordiccart2pol.cpp:44) [255]  (0 ns)
	'select' operation ('select_ln55_13', cordiccart2pol.cpp:55) [256]  (0.978 ns)
	'fmul' operation ('tmp_7_12', cordiccart2pol.cpp:55) [257]  (5.7 ns)

 <State 197>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_12', cordiccart2pol.cpp:55) [257]  (5.7 ns)

 <State 198>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_12', cordiccart2pol.cpp:55) [257]  (5.7 ns)

 <State 199>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_12', cordiccart2pol.cpp:55) [257]  (5.7 ns)

 <State 200>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_12', cordiccart2pol.cpp:57) [264]  (7.26 ns)

 <State 201>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_12', cordiccart2pol.cpp:57) [264]  (7.26 ns)

 <State 202>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_12', cordiccart2pol.cpp:57) [264]  (7.26 ns)

 <State 203>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_12', cordiccart2pol.cpp:57) [264]  (7.26 ns)

 <State 204>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_12', cordiccart2pol.cpp:55) [259]  (7.26 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_12', cordiccart2pol.cpp:55) [259]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_12', cordiccart2pol.cpp:55) [259]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_12', cordiccart2pol.cpp:55) [259]  (7.26 ns)

 <State 208>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_12', cordiccart2pol.cpp:55) [259]  (7.26 ns)

 <State 209>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_36', cordiccart2pol.cpp:44) [271]  (5.43 ns)

 <State 210>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_36', cordiccart2pol.cpp:44) [271]  (5.43 ns)

 <State 211>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_14', cordiccart2pol.cpp:44) [270]  (0 ns)
	'and' operation ('and_ln44_14', cordiccart2pol.cpp:44) [272]  (0 ns)
	'select' operation ('select_ln55_14', cordiccart2pol.cpp:55) [273]  (0.978 ns)
	'fmul' operation ('tmp_7_13', cordiccart2pol.cpp:55) [274]  (5.7 ns)

 <State 212>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_13', cordiccart2pol.cpp:55) [274]  (5.7 ns)

 <State 213>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_13', cordiccart2pol.cpp:55) [274]  (5.7 ns)

 <State 214>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_13', cordiccart2pol.cpp:55) [274]  (5.7 ns)

 <State 215>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_13', cordiccart2pol.cpp:57) [281]  (7.26 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_13', cordiccart2pol.cpp:57) [281]  (7.26 ns)

 <State 217>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_13', cordiccart2pol.cpp:57) [281]  (7.26 ns)

 <State 218>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_13', cordiccart2pol.cpp:57) [281]  (7.26 ns)

 <State 219>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_13', cordiccart2pol.cpp:55) [276]  (7.26 ns)

 <State 220>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_13', cordiccart2pol.cpp:55) [276]  (7.26 ns)

 <State 221>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_13', cordiccart2pol.cpp:55) [276]  (7.26 ns)

 <State 222>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_13', cordiccart2pol.cpp:55) [276]  (7.26 ns)

 <State 223>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_13', cordiccart2pol.cpp:55) [276]  (7.26 ns)

 <State 224>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_38', cordiccart2pol.cpp:44) [288]  (5.43 ns)

 <State 225>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_38', cordiccart2pol.cpp:44) [288]  (5.43 ns)

 <State 226>: 6.68ns
The critical path consists of the following:
	'or' operation ('or_ln44_15', cordiccart2pol.cpp:44) [287]  (0 ns)
	'and' operation ('and_ln44_15', cordiccart2pol.cpp:44) [289]  (0 ns)
	'select' operation ('select_ln55_15', cordiccart2pol.cpp:55) [290]  (0.978 ns)
	'fmul' operation ('tmp_7_14', cordiccart2pol.cpp:55) [291]  (5.7 ns)

 <State 227>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_14', cordiccart2pol.cpp:55) [291]  (5.7 ns)

 <State 228>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_14', cordiccart2pol.cpp:55) [291]  (5.7 ns)

 <State 229>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_14', cordiccart2pol.cpp:55) [291]  (5.7 ns)

 <State 230>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_14', cordiccart2pol.cpp:57) [295]  (7.26 ns)

 <State 231>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_14', cordiccart2pol.cpp:57) [295]  (7.26 ns)

 <State 232>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_14', cordiccart2pol.cpp:57) [295]  (7.26 ns)

 <State 233>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('angle_14', cordiccart2pol.cpp:57) [295]  (7.26 ns)

 <State 234>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_14', cordiccart2pol.cpp:55) [293]  (7.26 ns)

 <State 235>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_14', cordiccart2pol.cpp:55) [293]  (7.26 ns)

 <State 236>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_14', cordiccart2pol.cpp:55) [293]  (7.26 ns)

 <State 237>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_14', cordiccart2pol.cpp:55) [293]  (7.26 ns)

 <State 238>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('x_copy_1_14', cordiccart2pol.cpp:55) [293]  (7.26 ns)

 <State 239>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_3_19', cordiccart2pol.cpp:61) [297]  (4.44 ns)

 <State 240>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_3_19', cordiccart2pol.cpp:61) [297]  (4.44 ns)

 <State 241>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_20', cordiccart2pol.cpp:61) [298]  (7.79 ns)

 <State 242>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_20', cordiccart2pol.cpp:61) [298]  (7.79 ns)

 <State 243>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_20', cordiccart2pol.cpp:61) [298]  (7.79 ns)

 <State 244>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_20', cordiccart2pol.cpp:61) [298]  (7.79 ns)

 <State 245>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_20', cordiccart2pol.cpp:61) [298]  (7.79 ns)

 <State 246>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_4_20', cordiccart2pol.cpp:61) [298]  (7.79 ns)

 <State 247>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_5_21', cordiccart2pol.cpp:61) [299]  (5.2 ns)

 <State 248>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_5_21', cordiccart2pol.cpp:61) [299]  (5.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
