Assembler report for Antoine_Phan_vhdl1
Wed Sep 07 16:49:21 2022
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: P:/ECSE 222/Projects/A1/output_files/Antoine_Phan_vhdl1.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Sep 07 16:49:21 2022 ;
; Revision Name         ; Antoine_Phan_vhdl1                    ;
; Top-level Entity Name ; or_gate                               ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-------------------------------------------------------------+
; Assembler Generated Files                                   ;
+-------------------------------------------------------------+
; File Name                                                   ;
+-------------------------------------------------------------+
; P:/ECSE 222/Projects/A1/output_files/Antoine_Phan_vhdl1.sof ;
+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Assembler Device Options: P:/ECSE 222/Projects/A1/output_files/Antoine_Phan_vhdl1.sof ;
+----------------+----------------------------------------------------------------------+
; Option         ; Setting                                                              ;
+----------------+----------------------------------------------------------------------+
; Device         ; 5CSEMA5F31C6                                                         ;
; JTAG usercode  ; 0x00AF4EC1                                                           ;
; Checksum       ; 0x00AF4EC1                                                           ;
+----------------+----------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Sep 07 16:49:11 2022
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Antoine_Phan_vhdl1 -c Antoine_Phan_vhdl1
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5018 megabytes
    Info: Processing ended: Wed Sep 07 16:49:21 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


