#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 10 19:14:51 2016
# Process ID: 14737
# Log file: /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/design_1_wrapper.vdi
# Journal file: /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1830.605 ; gain = 508.562 ; free physical = 2875 ; free virtual = 12551
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:31]
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS: 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1913.570 ; gain = 992.363 ; free physical = 2791 ; free virtual = 12457
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1924.582 ; gain = 3.012 ; free physical = 2791 ; free virtual = 12457
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 32 load pin(s).
INFO: [Opt 31-194] Inserted BUFG pixel_clk_out_BUFG_inst to drive 367 load(s) on clock net pixel_clk_out
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cf4e3d37

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2777 ; free virtual = 12443

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 35 load pin(s).
INFO: [Opt 31-10] Eliminated 2758 cells.
Phase 2 Constant Propagation | Checksum: 138ea1f16

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2761 ; free virtual = 12427

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 9209 unconnected nets.
INFO: [Opt 31-11] Eliminated 3030 unconnected cells.
Phase 3 Sweep | Checksum: 17e35ff19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2758 ; free virtual = 12424

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2758 ; free virtual = 12424
Ending Logic Optimization Task | Checksum: 17e35ff19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2759 ; free virtual = 12425
Implement Debug Cores | Checksum: 1ce5dd9a1
Logic Optimization | Checksum: 1ce5dd9a1

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 144
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 18b50b9b6

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2019.590 ; gain = 0.000 ; free physical = 2659 ; free virtual = 12325
Ending Power Optimization Task | Checksum: 18b50b9b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2019.590 ; gain = 95.008 ; free physical = 2659 ; free virtual = 12325
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2019.590 ; gain = 106.020 ; free physical = 2660 ; free virtual = 12326
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2051.605 ; gain = 0.000 ; free physical = 2658 ; free virtual = 12327
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2051.609 ; gain = 32.020 ; free physical = 2646 ; free virtual = 12321
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[1]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[2]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[3]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SSRB) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SSRB) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: eca0da37

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2051.613 ; gain = 0.000 ; free physical = 2640 ; free virtual = 12315

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2051.613 ; gain = 0.000 ; free physical = 2640 ; free virtual = 12315
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2051.613 ; gain = 0.000 ; free physical = 2640 ; free virtual = 12315

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: a9eba2aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.613 ; gain = 0.000 ; free physical = 2640 ; free virtual = 12315
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: a9eba2aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2051.613 ; gain = 0.000 ; free physical = 2628 ; free virtual = 12304

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: a9eba2aa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2051.613 ; gain = 0.000 ; free physical = 2636 ; free virtual = 12311

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 818b30b2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2051.613 ; gain = 0.000 ; free physical = 2636 ; free virtual = 12311
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d443ed12

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2051.613 ; gain = 0.000 ; free physical = 2636 ; free virtual = 12311

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1b97049bb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2090.402 ; gain = 38.789 ; free physical = 2554 ; free virtual = 12229
Phase 2.2.1 Place Init Design | Checksum: 18d46ea12

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2199.207 ; gain = 147.594 ; free physical = 2440 ; free virtual = 12115
Phase 2.2 Build Placer Netlist Model | Checksum: 18d46ea12

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2199.207 ; gain = 147.594 ; free physical = 2440 ; free virtual = 12115

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 18d46ea12

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2199.207 ; gain = 147.594 ; free physical = 2440 ; free virtual = 12115
Phase 2.3 Constrain Clocks/Macros | Checksum: 18d46ea12

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 2199.207 ; gain = 147.594 ; free physical = 2440 ; free virtual = 12115
Phase 2 Placer Initialization | Checksum: 18d46ea12

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2199.207 ; gain = 147.594 ; free physical = 2440 ; free virtual = 12115

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1cdfb1580

Time (s): cpu = 00:04:55 ; elapsed = 00:02:20 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2272 ; free virtual = 11947

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1cdfb1580

Time (s): cpu = 00:04:58 ; elapsed = 00:02:20 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2271 ; free virtual = 11946

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 190603ad3

Time (s): cpu = 00:06:01 ; elapsed = 00:02:42 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2261 ; free virtual = 11937

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1453f9d79

Time (s): cpu = 00:06:04 ; elapsed = 00:02:44 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2261 ; free virtual = 11936

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1453f9d79

Time (s): cpu = 00:06:04 ; elapsed = 00:02:44 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2261 ; free virtual = 11936

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1a09c73a1

Time (s): cpu = 00:06:24 ; elapsed = 00:02:50 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2257 ; free virtual = 11933

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 16d78d402

Time (s): cpu = 00:06:25 ; elapsed = 00:02:50 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2257 ; free virtual = 11933

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 11b40056d

Time (s): cpu = 00:06:50 ; elapsed = 00:03:10 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2246 ; free virtual = 11921
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 11b40056d

Time (s): cpu = 00:06:50 ; elapsed = 00:03:11 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2246 ; free virtual = 11921

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 11b40056d

Time (s): cpu = 00:06:53 ; elapsed = 00:03:11 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2246 ; free virtual = 11921

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 11b40056d

Time (s): cpu = 00:06:53 ; elapsed = 00:03:12 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2246 ; free virtual = 11921
Phase 4.6 Small Shape Detail Placement | Checksum: 11b40056d

Time (s): cpu = 00:06:53 ; elapsed = 00:03:12 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2246 ; free virtual = 11921

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 11b40056d

Time (s): cpu = 00:06:56 ; elapsed = 00:03:15 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2245 ; free virtual = 11920
Phase 4 Detail Placement | Checksum: 11b40056d

Time (s): cpu = 00:06:56 ; elapsed = 00:03:15 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2245 ; free virtual = 11920

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: c1af10a5

Time (s): cpu = 00:06:59 ; elapsed = 00:03:16 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2245 ; free virtual = 11920

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: c1af10a5

Time (s): cpu = 00:06:59 ; elapsed = 00:03:16 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2245 ; free virtual = 11920

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 16ec9b260

Time (s): cpu = 00:07:38 ; elapsed = 00:03:29 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2243 ; free virtual = 11918
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.527. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 16ec9b260

Time (s): cpu = 00:07:38 ; elapsed = 00:03:29 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2242 ; free virtual = 11918
Phase 5.2.2 Post Placement Optimization | Checksum: 16ec9b260

Time (s): cpu = 00:07:38 ; elapsed = 00:03:29 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2242 ; free virtual = 11918
Phase 5.2 Post Commit Optimization | Checksum: 16ec9b260

Time (s): cpu = 00:07:38 ; elapsed = 00:03:29 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2240 ; free virtual = 11915
WARNING: [Place 46-14] Placer has a high congestion level. Please run route_design if needed to identify more accurate regions of congestion. You can use the route congestion metrics in the device view and/or check the logfile for congestion reports.

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 16ec9b260

Time (s): cpu = 00:07:38 ; elapsed = 00:03:29 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2240 ; free virtual = 11915

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 16ec9b260

Time (s): cpu = 00:07:38 ; elapsed = 00:03:29 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2240 ; free virtual = 11915

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 16ec9b260

Time (s): cpu = 00:07:39 ; elapsed = 00:03:30 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2240 ; free virtual = 11915
Phase 5.5 Placer Reporting | Checksum: 16ec9b260

Time (s): cpu = 00:07:39 ; elapsed = 00:03:30 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2240 ; free virtual = 11915

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 17c286594

Time (s): cpu = 00:07:39 ; elapsed = 00:03:30 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2240 ; free virtual = 11915
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 17c286594

Time (s): cpu = 00:07:39 ; elapsed = 00:03:30 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2240 ; free virtual = 11915
Ending Placer Task | Checksum: 104fc4829

Time (s): cpu = 00:07:39 ; elapsed = 00:03:30 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2239 ; free virtual = 11915
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:45 ; elapsed = 00:03:34 . Memory (MB): peak = 2329.168 ; gain = 277.555 ; free physical = 2239 ; free virtual = 11914
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2163 ; free virtual = 11911
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2219 ; free virtual = 11909
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2219 ; free virtual = 11908
report_utilization: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2218 ; free virtual = 11908
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2218 ; free virtual = 11908
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1efb1e4b7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2225 ; free virtual = 11915

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1efb1e4b7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2221 ; free virtual = 11911

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1efb1e4b7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2221 ; free virtual = 11911
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 95d1193a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:56 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2215 ; free virtual = 11906
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.873  | TNS=0.000  | WHS=-0.362 | THS=-205.970|

Phase 2 Router Initialization | Checksum: b7c8ac3d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:01 . Memory (MB): peak = 2329.168 ; gain = 0.000 ; free physical = 2214 ; free virtual = 11904

Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 10a8e0598

Time (s): cpu = 00:22:13 ; elapsed = 00:06:28 . Memory (MB): peak = 2765.090 ; gain = 435.922 ; free physical = 1760 ; free virtual = 11451

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 191b02e13

Time (s): cpu = 00:28:43 ; elapsed = 00:09:01 . Memory (MB): peak = 2765.090 ; gain = 435.922 ; free physical = 1822 ; free virtual = 11513
Phase 3 Initial Routing | Checksum: 127a4667b

Time (s): cpu = 00:28:59 ; elapsed = 00:09:06 . Memory (MB): peak = 2765.090 ; gain = 435.922 ; free physical = 1820 ; free virtual = 11511

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1dda00807

Time (s): cpu = 00:28:59 ; elapsed = 00:09:07 . Memory (MB): peak = 2765.090 ; gain = 435.922 ; free physical = 1817 ; free virtual = 11508

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 146037
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 10 19:51:34 2016
# Process ID: 16086
# Log file: /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/design_1_wrapper.vdi
# Journal file: /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1830.605 ; gain = 508.562 ; free physical = 2721 ; free virtual = 12423
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:31]
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/ilim/Documents/Headlight/arm_core_load_luts/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS: 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1913.570 ; gain = 992.363 ; free physical = 2646 ; free virtual = 12338
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1924.582 ; gain = 3.012 ; free physical = 2645 ; free virtual = 12338

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 32 load pin(s).
INFO: [Opt 31-194] Inserted BUFG pixel_clk_out_BUFG_inst to drive 367 load(s) on clock net pixel_clk_out
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cf4e3d37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2624 ; free virtual = 12316

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 35 load pin(s).
INFO: [Opt 31-10] Eliminated 2758 cells.
Phase 2 Constant Propagation | Checksum: 138ea1f16

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2619 ; free virtual = 12312

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 9209 unconnected nets.
INFO: [Opt 31-11] Eliminated 3030 unconnected cells.
Phase 3 Sweep | Checksum: 17e35ff19

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2617 ; free virtual = 12310

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2617 ; free virtual = 12310
Ending Logic Optimization Task | Checksum: 17e35ff19

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1924.582 ; gain = 0.000 ; free physical = 2617 ; free virtual = 12310
Implement Debug Cores | Checksum: 1ce5dd9a1
Logic Optimization | Checksum: 1ce5dd9a1
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1924.582 ; gain = 11.012 ; free physical = 2615 ; free virtual = 12308
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1956.598 ; gain = 0.000 ; free physical = 2613 ; free virtual = 12308
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1956.602 ; gain = 32.020 ; free physical = 2611 ; free virtual = 12304
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ilim/Documents/Headlight/arm_core_load_luts/a.runs/impl_4/design_1_wrapper_drc_opted.rpt.
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[1]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[2]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[3]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SSRB) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMB (net: design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/SSRB) which is driven by a register (design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: eca0da37

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1956.605 ; gain = 0.000 ; free physical = 2605 ; free virtual = 12298

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1956.605 ; gain = 0.000 ; free physical = 2605 ; free virtual = 12298
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1956.605 ; gain = 0.000 ; free physical = 2605 ; free virtual = 12298

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: a9eba2aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1956.605 ; gain = 0.000 ; free physical = 2605 ; free virtual = 12298
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: a9eba2aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1956.605 ; gain = 0.000 ; free physical = 2597 ; free virtual = 12290

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: a9eba2aa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1956.605 ; gain = 0.000 ; free physical = 2597 ; free virtual = 12290

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 818b30b2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1956.605 ; gain = 0.000 ; free physical = 2597 ; free virtual = 12290
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d443ed12

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1956.605 ; gain = 0.000 ; free physical = 2597 ; free virtual = 12290

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 17c15f37f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2064.387 ; gain = 107.781 ; free physical = 2454 ; free virtual = 12146
Phase 2.2.1 Place Init Design | Checksum: 17ad0b179

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.559 ; gain = 218.953 ; free physical = 2359 ; free virtual = 12052
Phase 2.2 Build Placer Netlist Model | Checksum: 17ad0b179

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.559 ; gain = 218.953 ; free physical = 2359 ; free virtual = 12052

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 17ad0b179

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.559 ; gain = 218.953 ; free physical = 2359 ; free virtual = 12052
Phase 2.3 Constrain Clocks/Macros | Checksum: 17ad0b179

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.559 ; gain = 218.953 ; free physical = 2359 ; free virtual = 12052
Phase 2 Placer Initialization | Checksum: 17ad0b179

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2175.559 ; gain = 218.953 ; free physical = 2359 ; free virtual = 12052

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1c35233f4

Time (s): cpu = 00:05:09 ; elapsed = 00:02:27 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2304 ; free virtual = 11996

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c35233f4

Time (s): cpu = 00:05:11 ; elapsed = 00:02:28 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2303 ; free virtual = 11996

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 21971273d

Time (s): cpu = 00:06:14 ; elapsed = 00:02:50 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2291 ; free virtual = 11984

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 14f0c5209

Time (s): cpu = 00:06:17 ; elapsed = 00:02:52 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2290 ; free virtual = 11983

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 14f0c5209

Time (s): cpu = 00:06:17 ; elapsed = 00:02:52 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2290 ; free virtual = 11983

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1c1eed5bb

Time (s): cpu = 00:06:38 ; elapsed = 00:02:58 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2285 ; free virtual = 11978

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 21b97d0d6

Time (s): cpu = 00:06:38 ; elapsed = 00:02:58 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2285 ; free virtual = 11978

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 261387454

Time (s): cpu = 00:07:03 ; elapsed = 00:03:18 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2284 ; free virtual = 11977
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 261387454

Time (s): cpu = 00:07:03 ; elapsed = 00:03:18 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2284 ; free virtual = 11977

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 261387454

Time (s): cpu = 00:07:05 ; elapsed = 00:03:19 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2283 ; free virtual = 11976

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 261387454

Time (s): cpu = 00:07:06 ; elapsed = 00:03:19 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2283 ; free virtual = 11976
Phase 4.6 Small Shape Detail Placement | Checksum: 261387454

Time (s): cpu = 00:07:06 ; elapsed = 00:03:19 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2283 ; free virtual = 11976

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 261387454

Time (s): cpu = 00:07:09 ; elapsed = 00:03:23 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2282 ; free virtual = 11975
Phase 4 Detail Placement | Checksum: 261387454

Time (s): cpu = 00:07:09 ; elapsed = 00:03:23 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2282 ; free virtual = 11975

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: b4dbed86

Time (s): cpu = 00:07:12 ; elapsed = 00:03:24 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2282 ; free virtual = 11975

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: b4dbed86

Time (s): cpu = 00:07:12 ; elapsed = 00:03:24 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2282 ; free virtual = 11975

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: f3a352b9

Time (s): cpu = 00:07:52 ; elapsed = 00:03:37 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2279 ; free virtual = 11972
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.532. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: f3a352b9

Time (s): cpu = 00:07:52 ; elapsed = 00:03:37 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2279 ; free virtual = 11972
Phase 5.2.2 Post Placement Optimization | Checksum: f3a352b9

Time (s): cpu = 00:07:52 ; elapsed = 00:03:38 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2279 ; free virtual = 11972
Phase 5.2 Post Commit Optimization | Checksum: f3a352b9

Time (s): cpu = 00:07:52 ; elapsed = 00:03:38 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2279 ; free virtual = 11972
WARNING: [Place 46-14] Placer has a high congestion level. Please run route_design if needed to identify more accurate regions of congestion. You can use the route congestion metrics in the device view and/or check the logfile for congestion reports.

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: f3a352b9

Time (s): cpu = 00:07:53 ; elapsed = 00:03:38 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2278 ; free virtual = 11971

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: f3a352b9

Time (s): cpu = 00:07:53 ; elapsed = 00:03:38 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2278 ; free virtual = 11971

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: f3a352b9

Time (s): cpu = 00:07:53 ; elapsed = 00:03:38 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2278 ; free virtual = 11971
Phase 5.5 Placer Reporting | Checksum: f3a352b9

Time (s): cpu = 00:07:53 ; elapsed = 00:03:38 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2278 ; free virtual = 11971

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1010205ed

Time (s): cpu = 00:07:53 ; elapsed = 00:03:39 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2278 ; free virtual = 11971
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1010205ed

Time (s): cpu = 00:07:53 ; elapsed = 00:03:39 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2279 ; free virtual = 11972
Ending Placer Task | Checksum: e9344542

Time (s): cpu = 00:07:54 ; elapsed = 00:03:39 . Memory (MB): peak = 2322.082 ; gain = 365.477 ; free physical = 2280 ; free virtual = 11972
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:00 ; elapsed = 00:03:43 . Memory (MB): peak = 2322.082 ; gain = 365.480 ; free physical = 2279 ; free virtual = 11972
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2204 ; free virtual = 11970
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2276 ; free virtual = 11969
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2274 ; free virtual = 11967
report_utilization: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2266 ; free virtual = 11959
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2266 ; free virtual = 11959
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1af875b2f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2267 ; free virtual = 11959

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1af875b2f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2265 ; free virtual = 11958

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1af875b2f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2265 ; free virtual = 11958
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: a212c6ed

Time (s): cpu = 00:01:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2255 ; free virtual = 11948
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.737  | TNS=0.000  | WHS=-0.392 | THS=-198.220|

Phase 2 Router Initialization | Checksum: 1447fc5cc

Time (s): cpu = 00:02:09 ; elapsed = 00:01:01 . Memory (MB): peak = 2322.082 ; gain = 0.000 ; free physical = 2256 ; free virtual = 11948

Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 2884e3477

Time (s): cpu = 00:19:57 ; elapsed = 00:05:52 . Memory (MB): peak = 2734.707 ; gain = 412.625 ; free physical = 1845 ; free virtual = 11538

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: 20d733d95

Time (s): cpu = 00:25:35 ; elapsed = 00:08:01 . Memory (MB): peak = 2734.707 ; gain = 412.625 ; free physical = 1799 ; free virtual = 11492
Phase 3 Initial Routing | Checksum: 167caf42c

Time (s): cpu = 00:25:52 ; elapsed = 00:08:07 . Memory (MB): peak = 2734.707 ; gain = 412.625 ; free physical = 1794 ; free virtual = 11487

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1465d170d

Time (s): cpu = 00:25:52 ; elapsed = 00:08:07 . Memory (MB): peak = 2734.707 ; gain = 412.625 ; free physical = 1792 ; free virtual = 11486

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 141581
 Number of Nodes with overlaps = 98028
