{
  "module_name": "pfc-r8a7790.c",
  "hash_id": "345c0f81cdd52f7a8f62f4c3750d33143a21691345b877691d5b479f63855362",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a7790.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/sys_soc.h>\n\n#include \"core.h\"\n#include \"sh_pfc.h\"\n\n \n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\\\n\tPORT_GP_CFG_32(0, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_30(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_30(2, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(3, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_32(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(5, fn, sfx, SH_PFC_PIN_CFG_PULL_UP)\n\n#define CPU_ALL_NOGP(fn)\t\t\\\n\tPIN_NOGP_CFG(ASEBRK_N_ACK, \"ASEBRK#/ACK\", fn, SH_PFC_PIN_CFG_PULL_DOWN), \\\n\tPIN_NOGP(IIC0_SDA, \"AF15\", fn),\t\\\n\tPIN_NOGP(IIC0_SCL, \"AG15\", fn),\t\\\n\tPIN_NOGP(IIC3_SDA, \"AH15\", fn),\t\\\n\tPIN_NOGP(IIC3_SCL, \"AJ15\", fn), \\\n\tPIN_NOGP_CFG(TCK, \"TCK\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(TDI, \"TDI\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(TMS, \"TMS\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPIN_NOGP_CFG(TRST_N, \"TRST#\", fn, SH_PFC_PIN_CFG_PULL_UP)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\n\t \n\tFN_IP0_2_0, FN_IP0_5_3, FN_IP0_8_6, FN_IP0_11_9, FN_IP0_15_12,\n\tFN_IP0_19_16, FN_IP0_22_20, FN_IP0_26_23, FN_IP0_30_27,\n\tFN_IP1_3_0, FN_IP1_7_4, FN_IP1_11_8, FN_IP1_14_12,\n\tFN_IP1_17_15, FN_IP1_21_18, FN_IP1_25_22, FN_IP1_27_26,\n\tFN_IP1_29_28, FN_IP2_2_0, FN_IP2_5_3, FN_IP2_8_6, FN_IP2_11_9,\n\tFN_IP2_14_12, FN_IP2_17_15, FN_IP2_21_18, FN_IP2_25_22,\n\tFN_IP2_28_26, FN_IP3_3_0, FN_IP3_7_4, FN_IP3_11_8,\n\tFN_IP3_14_12, FN_IP3_17_15,\n\n\t \n\tFN_IP3_19_18, FN_IP3_22_20, FN_IP3_25_23, FN_IP3_28_26,\n\tFN_IP3_31_29, FN_IP4_2_0, FN_IP4_5_3, FN_IP4_8_6, FN_IP4_11_9,\n\tFN_IP4_14_12, FN_IP4_17_15, FN_IP4_20_18, FN_IP4_23_21,\n\tFN_IP4_26_24, FN_IP4_29_27, FN_IP5_2_0, FN_IP5_5_3, FN_IP5_9_6,\n\tFN_IP5_12_10, FN_IP5_14_13, FN_IP5_17_15, FN_IP5_20_18,\n\tFN_IP5_23_21, FN_IP5_26_24, FN_IP5_29_27, FN_IP6_2_0,\n\tFN_IP6_5_3, FN_IP6_8_6, FN_IP6_10_9, FN_IP6_13_11,\n\n\t \n\tFN_IP7_28_27, FN_IP7_30_29, FN_IP8_1_0, FN_IP8_3_2, FN_IP8_5_4,\n\tFN_IP8_7_6, FN_IP8_9_8, FN_IP8_11_10, FN_IP8_13_12, FN_IP8_15_14,\n\tFN_IP8_17_16, FN_IP8_19_18, FN_IP8_21_20, FN_IP8_23_22,\n\tFN_IP8_25_24, FN_IP8_26, FN_IP8_27, FN_VI1_DATA7_VI1_B7,\n\tFN_IP6_16_14, FN_IP6_19_17, FN_IP6_22_20, FN_IP6_25_23,\n\tFN_IP6_28_26, FN_IP6_31_29, FN_IP7_2_0, FN_IP7_5_3, FN_IP7_7_6,\n\tFN_IP7_9_8, FN_IP7_12_10, FN_IP7_15_13,\n\n\t \n\tFN_IP8_28, FN_IP8_30_29, FN_IP9_1_0, FN_IP9_3_2, FN_IP9_5_4,\n\tFN_IP9_7_6, FN_IP9_11_8, FN_IP9_15_12, FN_IP9_17_16, FN_IP9_19_18,\n\tFN_IP9_21_20, FN_IP9_23_22, FN_IP9_25_24, FN_IP9_27_26,\n\tFN_IP9_31_28, FN_IP10_3_0, FN_IP10_6_4, FN_IP10_10_7, FN_IP10_14_11,\n\tFN_IP10_18_15, FN_IP10_22_19, FN_IP10_25_23, FN_IP10_29_26,\n\tFN_IP11_3_0, FN_IP11_4, FN_IP11_6_5, FN_IP11_8_7, FN_IP11_10_9,\n\tFN_IP11_12_11, FN_IP11_14_13, FN_IP11_17_15, FN_IP11_21_18,\n\n\t \n\tFN_IP11_23_22, FN_IP11_26_24, FN_IP11_29_27, FN_IP11_31_30,\n\tFN_IP12_1_0, FN_IP12_3_2, FN_IP12_5_4, FN_IP12_7_6, FN_IP12_10_8,\n\tFN_IP12_13_11, FN_IP12_16_14, FN_IP12_19_17, FN_IP12_22_20,\n\tFN_IP12_24_23, FN_IP12_27_25, FN_IP12_30_28, FN_IP13_2_0,\n\tFN_IP13_6_3, FN_IP13_9_7, FN_IP13_12_10, FN_IP13_15_13,\n\tFN_IP13_18_16, FN_IP13_22_19, FN_IP13_25_23, FN_IP13_28_26,\n\tFN_IP13_30_29, FN_IP14_2_0, FN_IP14_5_3, FN_IP14_8_6, FN_IP14_11_9,\n\tFN_IP14_15_12, FN_IP14_18_16,\n\n\t \n\tFN_IP14_21_19, FN_IP14_24_22, FN_IP14_27_25, FN_IP14_30_28,\n\tFN_IP15_2_0, FN_IP15_5_3, FN_IP15_8_6, FN_IP15_11_9, FN_IP15_13_12,\n\tFN_IP15_15_14, FN_IP15_17_16, FN_IP15_19_18, FN_IP15_22_20,\n\tFN_IP15_25_23, FN_IP15_27_26, FN_IP15_29_28, FN_IP16_2_0,\n\tFN_IP16_5_3, FN_USB0_PWEN, FN_USB0_OVC_VBUS, FN_IP16_6, FN_IP16_7,\n\tFN_USB2_PWEN, FN_USB2_OVC, FN_AVS1, FN_AVS2, FN_DU_DOTCLKIN0,\n\tFN_IP7_26_25, FN_DU_DOTCLKIN2, FN_IP7_18_16, FN_IP7_21_19, FN_IP7_24_22,\n\n\t \n\tFN_D0, FN_MSIOF3_SCK_B, FN_VI3_DATA0, FN_VI0_G4, FN_VI0_G4_B,\n\tFN_D1, FN_MSIOF3_SYNC_B, FN_VI3_DATA1, FN_VI0_G5,\n\tFN_VI0_G5_B, FN_D2, FN_MSIOF3_RXD_B, FN_VI3_DATA2,\n\tFN_VI0_G6, FN_VI0_G6_B, FN_D3, FN_MSIOF3_TXD_B,\n\tFN_VI3_DATA3, FN_VI0_G7, FN_VI0_G7_B, FN_D4,\n\tFN_SCIFB1_RXD_F, FN_SCIFB0_RXD_C, FN_VI3_DATA4,\n\tFN_VI0_R0, FN_VI0_R0_B, FN_RX0_B, FN_D5,\n\tFN_SCIFB1_TXD_F, FN_SCIFB0_TXD_C, FN_VI3_DATA5,\n\tFN_VI0_R1, FN_VI0_R1_B, FN_TX0_B, FN_D6,\n\tFN_IIC2_SCL_C, FN_VI3_DATA6, FN_VI0_R2, FN_VI0_R2_B,\n\tFN_I2C2_SCL_C, FN_D7, FN_AD_DI_B, FN_IIC2_SDA_C,\n\tFN_VI3_DATA7, FN_VI0_R3, FN_VI0_R3_B, FN_I2C2_SDA_C, FN_TCLK1,\n\tFN_D8, FN_SCIFA1_SCK_C, FN_AVB_TXD0,\n\tFN_VI0_G0, FN_VI0_G0_B, FN_VI2_DATA0_VI2_B0,\n\n\t \n\tFN_D9, FN_SCIFA1_RXD_C, FN_AVB_TXD1,\n\tFN_VI0_G1, FN_VI0_G1_B, FN_VI2_DATA1_VI2_B1, FN_D10,\n\tFN_SCIFA1_TXD_C, FN_AVB_TXD2,\n\tFN_VI0_G2, FN_VI0_G2_B, FN_VI2_DATA2_VI2_B2, FN_D11,\n\tFN_SCIFA1_CTS_N_C, FN_AVB_TXD3,\n\tFN_VI0_G3, FN_VI0_G3_B, FN_VI2_DATA3_VI2_B3,\n\tFN_D12, FN_SCIFA1_RTS_N_C, FN_AVB_TXD4,\n\tFN_VI0_HSYNC_N, FN_VI0_HSYNC_N_B, FN_VI2_DATA4_VI2_B4,\n\tFN_D13, FN_AVB_TXD5, FN_VI0_VSYNC_N,\n\tFN_VI0_VSYNC_N_B, FN_VI2_DATA5_VI2_B5, FN_D14,\n\tFN_SCIFB1_RXD_C, FN_AVB_TXD6, FN_RX1_B,\n\tFN_VI0_CLKENB, FN_VI0_CLKENB_B, FN_VI2_DATA6_VI2_B6,\n\tFN_D15, FN_SCIFB1_TXD_C, FN_AVB_TXD7, FN_TX1_B,\n\tFN_VI0_FIELD, FN_VI0_FIELD_B, FN_VI2_DATA7_VI2_B7,\n\tFN_A0, FN_PWM3, FN_A1, FN_PWM4,\n\n\t \n\tFN_A2, FN_PWM5, FN_MSIOF1_SS1_B, FN_A3,\n\tFN_PWM6, FN_MSIOF1_SS2_B, FN_A4, FN_MSIOF1_TXD_B,\n\tFN_TPU0TO0, FN_A5, FN_SCIFA1_TXD_B, FN_TPU0TO1,\n\tFN_A6, FN_SCIFA1_RTS_N_B, FN_TPU0TO2, FN_A7,\n\tFN_SCIFA1_SCK_B, FN_AUDIO_CLKOUT_B, FN_TPU0TO3,\n\tFN_A8, FN_SCIFA1_RXD_B, FN_SSI_SCK5_B, FN_VI0_R4,\n\tFN_VI0_R4_B, FN_SCIFB2_RXD_C, FN_RX2_B, FN_VI2_DATA0_VI2_B0_B,\n\tFN_A9, FN_SCIFA1_CTS_N_B, FN_SSI_WS5_B, FN_VI0_R5,\n\tFN_VI0_R5_B, FN_SCIFB2_TXD_C, FN_TX2_B, FN_VI2_DATA1_VI2_B1_B,\n\tFN_A10, FN_SSI_SDATA5_B, FN_MSIOF2_SYNC, FN_VI0_R6,\n\tFN_VI0_R6_B, FN_VI2_DATA2_VI2_B2_B,\n\n\t \n\tFN_A11, FN_SCIFB2_CTS_N_B, FN_MSIOF2_SCK, FN_VI1_R0,\n\tFN_VI1_R0_B, FN_VI2_G0, FN_VI2_DATA3_VI2_B3_B,\n\tFN_A12, FN_SCIFB2_RXD_B, FN_MSIOF2_TXD, FN_VI1_R1,\n\tFN_VI1_R1_B, FN_VI2_G1, FN_VI2_DATA4_VI2_B4_B,\n\tFN_A13, FN_SCIFB2_RTS_N_B, FN_EX_WAIT2,\n\tFN_MSIOF2_RXD, FN_VI1_R2, FN_VI1_R2_B, FN_VI2_G2,\n\tFN_VI2_DATA5_VI2_B5_B, FN_A14, FN_SCIFB2_TXD_B,\n\tFN_ATACS11_N, FN_MSIOF2_SS1, FN_A15, FN_SCIFB2_SCK_B,\n\tFN_ATARD1_N, FN_MSIOF2_SS2, FN_A16, FN_ATAWR1_N,\n\tFN_A17, FN_AD_DO_B, FN_ATADIR1_N, FN_A18,\n\tFN_AD_CLK_B, FN_ATAG1_N, FN_A19, FN_AD_NCS_N_B,\n\tFN_ATACS01_N, FN_EX_WAIT0_B, FN_A20, FN_SPCLK,\n\tFN_VI1_R3, FN_VI1_R3_B, FN_VI2_G4,\n\n\t \n\tFN_A21, FN_MOSI_IO0, FN_VI1_R4, FN_VI1_R4_B, FN_VI2_G5,\n\tFN_A22, FN_MISO_IO1, FN_VI1_R5, FN_VI1_R5_B,\n\tFN_VI2_G6, FN_A23, FN_IO2, FN_VI1_G7,\n\tFN_VI1_G7_B, FN_VI2_G7, FN_A24, FN_IO3,\n\tFN_VI1_R7, FN_VI1_R7_B, FN_VI2_CLKENB,\n\tFN_VI2_CLKENB_B, FN_A25, FN_SSL, FN_VI1_G6,\n\tFN_VI1_G6_B, FN_VI2_FIELD, FN_VI2_FIELD_B, FN_CS0_N,\n\tFN_VI1_R6, FN_VI1_R6_B, FN_VI2_G3, FN_MSIOF0_SS2_B,\n\tFN_CS1_N_A26, FN_SPEEDIN, FN_VI0_R7, FN_VI0_R7_B,\n\tFN_VI2_CLK, FN_VI2_CLK_B, FN_EX_CS0_N, FN_HRX1_B,\n\tFN_VI1_G5, FN_VI1_G5_B, FN_VI2_R0, FN_HTX0_B,\n\tFN_MSIOF0_SS1_B, FN_EX_CS1_N, FN_GPS_CLK,\n\tFN_HCTS1_N_B, FN_VI1_FIELD, FN_VI1_FIELD_B,\n\tFN_VI2_R1, FN_EX_CS2_N, FN_GPS_SIGN, FN_HRTS1_N_B,\n\tFN_VI3_CLKENB, FN_VI1_G0, FN_VI1_G0_B, FN_VI2_R2,\n\n\t \n\tFN_EX_CS3_N, FN_GPS_MAG, FN_VI3_FIELD, FN_VI1_G1, FN_VI1_G1_B,\n\tFN_VI2_R3, FN_EX_CS4_N, FN_MSIOF1_SCK_B, FN_VI3_HSYNC_N,\n\tFN_VI2_HSYNC_N, FN_IIC1_SCL, FN_VI2_HSYNC_N_B,\n\tFN_INTC_EN0_N, FN_I2C1_SCL, FN_EX_CS5_N, FN_CAN0_RX,\n\tFN_MSIOF1_RXD_B, FN_VI3_VSYNC_N, FN_VI1_G2,\n\tFN_VI1_G2_B, FN_VI2_R4, FN_IIC1_SDA, FN_INTC_EN1_N,\n\tFN_I2C1_SDA, FN_BS_N, FN_IETX, FN_HTX1_B,\n\tFN_CAN1_TX, FN_DRACK0, FN_IETX_C, FN_RD_N,\n\tFN_CAN0_TX, FN_SCIFA0_SCK_B, FN_RD_WR_N, FN_VI1_G3,\n\tFN_VI1_G3_B, FN_VI2_R5, FN_SCIFA0_RXD_B,\n\tFN_WE0_N, FN_IECLK, FN_CAN_CLK,\n\tFN_VI2_VSYNC_N, FN_SCIFA0_TXD_B, FN_VI2_VSYNC_N_B,\n\tFN_WE1_N, FN_IERX, FN_CAN1_RX, FN_VI1_G4,\n\tFN_VI1_G4_B, FN_VI2_R6, FN_SCIFA0_CTS_N_B,\n\tFN_IERX_C, FN_EX_WAIT0, FN_IRQ3,\n\tFN_VI3_CLK, FN_SCIFA0_RTS_N_B, FN_HRX0_B,\n\tFN_MSIOF0_SCK_B, FN_DREQ0_N, FN_VI1_HSYNC_N,\n\tFN_VI1_HSYNC_N_B, FN_VI2_R7, FN_SSI_SCK78_C,\n\tFN_SSI_WS78_B,\n\n\t \n\tFN_DACK0, FN_IRQ0, FN_SSI_SCK6_B,\n\tFN_VI1_VSYNC_N, FN_VI1_VSYNC_N_B, FN_SSI_WS78_C,\n\tFN_DREQ1_N, FN_VI1_CLKENB, FN_VI1_CLKENB_B,\n\tFN_SSI_SDATA7_C, FN_SSI_SCK78_B, FN_DACK1, FN_IRQ1,\n\tFN_SSI_WS6_B, FN_SSI_SDATA8_C,\n\tFN_DREQ2_N, FN_HSCK1_B, FN_HCTS0_N_B,\n\tFN_MSIOF0_TXD_B, FN_DACK2, FN_IRQ2,\n\tFN_SSI_SDATA6_B, FN_HRTS0_N_B, FN_MSIOF0_RXD_B,\n\tFN_ETH_CRS_DV, FN_STP_ISCLK_0_B,\n\tFN_TS_SDEN0_D, FN_GLO_Q0_C, FN_IIC2_SCL_E,\n\tFN_I2C2_SCL_E, FN_ETH_RX_ER,\n\tFN_STP_ISD_0_B, FN_TS_SPSYNC0_D, FN_GLO_Q1_C,\n\tFN_IIC2_SDA_E, FN_I2C2_SDA_E, FN_ETH_RXD0,\n\tFN_STP_ISEN_0_B, FN_TS_SDAT0_D, FN_GLO_I0_C,\n\tFN_SCIFB1_SCK_G, FN_SCK1_E, FN_ETH_RXD1,\n\tFN_HRX0_E, FN_STP_ISSYNC_0_B,\n\tFN_TS_SCK0_D, FN_GLO_I1_C, FN_SCIFB1_RXD_G,\n\tFN_RX1_E, FN_ETH_LINK, FN_HTX0_E,\n\tFN_STP_IVCXO27_0_B, FN_SCIFB1_TXD_G, FN_TX1_E,\n\tFN_ETH_REF_CLK, FN_HCTS0_N_E,\n\tFN_STP_IVCXO27_1_B, FN_HRX0_F,\n\n\t \n\tFN_ETH_MDIO, FN_HRTS0_N_E,\n\tFN_SIM0_D_C, FN_HCTS0_N_F, FN_ETH_TXD1,\n\tFN_HTX0_F, FN_BPFCLK_G,\n\tFN_ETH_TX_EN, FN_SIM0_CLK_C,\n\tFN_HRTS0_N_F, FN_ETH_MAGIC,\n\tFN_SIM0_RST_C, FN_ETH_TXD0,\n\tFN_STP_ISCLK_1_B, FN_TS_SDEN1_C, FN_GLO_SCLK_C,\n\tFN_ETH_MDC, FN_STP_ISD_1_B,\n\tFN_TS_SPSYNC1_C, FN_GLO_SDATA_C, FN_PWM0,\n\tFN_SCIFA2_SCK_C, FN_STP_ISEN_1_B, FN_TS_SDAT1_C,\n\tFN_GLO_SS_C, FN_PWM1, FN_SCIFA2_TXD_C,\n\tFN_STP_ISSYNC_1_B, FN_TS_SCK1_C, FN_GLO_RFON_C,\n\tFN_PCMOE_N, FN_PWM2, FN_PWMFSW0, FN_SCIFA2_RXD_C,\n\tFN_PCMWE_N, FN_IECLK_C, FN_DU_DOTCLKIN1,\n\tFN_AUDIO_CLKC, FN_AUDIO_CLKOUT_C, FN_VI0_CLK,\n\tFN_ATACS00_N, FN_AVB_RXD1,\n\tFN_VI0_DATA0_VI0_B0, FN_ATACS10_N, FN_AVB_RXD2,\n\n\t \n\tFN_VI0_DATA1_VI0_B1, FN_ATARD0_N, FN_AVB_RXD3,\n\tFN_VI0_DATA2_VI0_B2, FN_ATAWR0_N,\n\tFN_AVB_RXD4, FN_VI0_DATA3_VI0_B3, FN_ATADIR0_N,\n\tFN_AVB_RXD5, FN_VI0_DATA4_VI0_B4, FN_ATAG0_N,\n\tFN_AVB_RXD6, FN_VI0_DATA5_VI0_B5, FN_EX_WAIT1,\n\tFN_AVB_RXD7, FN_VI0_DATA6_VI0_B6, FN_AVB_RX_ER,\n\tFN_VI0_DATA7_VI0_B7, FN_AVB_RX_CLK,\n\tFN_VI1_CLK, FN_AVB_RX_DV,\n\tFN_VI1_DATA0_VI1_B0, FN_SCIFA1_SCK_D,\n\tFN_AVB_CRS, FN_VI1_DATA1_VI1_B1,\n\tFN_SCIFA1_RXD_D, FN_AVB_MDC,\n\tFN_VI1_DATA2_VI1_B2, FN_SCIFA1_TXD_D, FN_AVB_MDIO,\n\tFN_VI1_DATA3_VI1_B3, FN_SCIFA1_CTS_N_D,\n\tFN_AVB_GTX_CLK, FN_VI1_DATA4_VI1_B4, FN_SCIFA1_RTS_N_D,\n\tFN_AVB_MAGIC, FN_VI1_DATA5_VI1_B5,\n\tFN_AVB_PHY_INT, FN_VI1_DATA6_VI1_B6, FN_AVB_GTXREFCLK,\n\tFN_SD0_CLK, FN_VI1_DATA0_VI1_B0_B, FN_SD0_CMD,\n\tFN_SCIFB1_SCK_B, FN_VI1_DATA1_VI1_B1_B,\n\n\t \n\tFN_SD0_DAT0, FN_SCIFB1_RXD_B, FN_VI1_DATA2_VI1_B2_B,\n\tFN_SD0_DAT1, FN_SCIFB1_TXD_B, FN_VI1_DATA3_VI1_B3_B,\n\tFN_SD0_DAT2, FN_SCIFB1_CTS_N_B, FN_VI1_DATA4_VI1_B4_B,\n\tFN_SD0_DAT3, FN_SCIFB1_RTS_N_B, FN_VI1_DATA5_VI1_B5_B,\n\tFN_SD0_CD, FN_MMC0_D6, FN_TS_SDEN0_B, FN_USB0_EXTP,\n\tFN_GLO_SCLK, FN_VI1_DATA6_VI1_B6_B, FN_IIC1_SCL_B,\n\tFN_I2C1_SCL_B, FN_VI2_DATA6_VI2_B6_B, FN_SD0_WP,\n\tFN_MMC0_D7, FN_TS_SPSYNC0_B, FN_USB0_IDIN,\n\tFN_GLO_SDATA, FN_VI1_DATA7_VI1_B7_B, FN_IIC1_SDA_B,\n\tFN_I2C1_SDA_B, FN_VI2_DATA7_VI2_B7_B, FN_SD1_CLK,\n\tFN_AVB_TX_EN, FN_SD1_CMD,\n\tFN_AVB_TX_ER, FN_SCIFB0_SCK_B,\n\tFN_SD1_DAT0, FN_AVB_TX_CLK,\n\tFN_SCIFB0_RXD_B, FN_SD1_DAT1, FN_AVB_LINK,\n\tFN_SCIFB0_TXD_B, FN_SD1_DAT2,\n\tFN_AVB_COL, FN_SCIFB0_CTS_N_B,\n\tFN_SD1_DAT3, FN_AVB_RXD0,\n\tFN_SCIFB0_RTS_N_B, FN_SD1_CD, FN_MMC1_D6,\n\tFN_TS_SDEN1, FN_USB1_EXTP, FN_GLO_SS, FN_VI0_CLK_B,\n\tFN_IIC2_SCL_D, FN_I2C2_SCL_D, FN_SIM0_CLK_B,\n\tFN_VI3_CLK_B,\n\n\t \n\tFN_SD1_WP, FN_MMC1_D7, FN_TS_SPSYNC1, FN_USB1_IDIN,\n\tFN_GLO_RFON, FN_VI1_CLK_B, FN_IIC2_SDA_D, FN_I2C2_SDA_D,\n\tFN_SIM0_D_B, FN_SD2_CLK, FN_MMC0_CLK, FN_SIM0_CLK,\n\tFN_VI0_DATA0_VI0_B0_B, FN_TS_SDEN0_C, FN_GLO_SCLK_B,\n\tFN_VI3_DATA0_B, FN_SD2_CMD, FN_MMC0_CMD, FN_SIM0_D,\n\tFN_VI0_DATA1_VI0_B1_B, FN_SCIFB1_SCK_E, FN_SCK1_D,\n\tFN_TS_SPSYNC0_C, FN_GLO_SDATA_B, FN_VI3_DATA1_B,\n\tFN_SD2_DAT0, FN_MMC0_D0, FN_FMCLK_B,\n\tFN_VI0_DATA2_VI0_B2_B, FN_SCIFB1_RXD_E, FN_RX1_D,\n\tFN_TS_SDAT0_C, FN_GLO_SS_B, FN_VI3_DATA2_B,\n\tFN_SD2_DAT1, FN_MMC0_D1, FN_FMIN_B,\n\tFN_VI0_DATA3_VI0_B3_B, FN_SCIFB1_TXD_E, FN_TX1_D,\n\tFN_TS_SCK0_C, FN_GLO_RFON_B, FN_VI3_DATA3_B,\n\tFN_SD2_DAT2, FN_MMC0_D2, FN_BPFCLK_B,\n\tFN_VI0_DATA4_VI0_B4_B, FN_HRX0_D, FN_TS_SDEN1_B,\n\tFN_GLO_Q0_B, FN_VI3_DATA4_B, FN_SD2_DAT3,\n\tFN_MMC0_D3, FN_SIM0_RST, FN_VI0_DATA5_VI0_B5_B,\n\tFN_HTX0_D, FN_TS_SPSYNC1_B, FN_GLO_Q1_B,\n\tFN_VI3_DATA5_B, FN_SD2_CD, FN_MMC0_D4,\n\tFN_TS_SDAT0_B, FN_USB2_EXTP, FN_GLO_I0,\n\tFN_VI0_DATA6_VI0_B6_B, FN_HCTS0_N_D, FN_TS_SDAT1_B,\n\tFN_GLO_I0_B, FN_VI3_DATA6_B,\n\n\t \n\tFN_SD2_WP, FN_MMC0_D5, FN_TS_SCK0_B, FN_USB2_IDIN,\n\tFN_GLO_I1, FN_VI0_DATA7_VI0_B7_B, FN_HRTS0_N_D,\n\tFN_TS_SCK1_B, FN_GLO_I1_B, FN_VI3_DATA7_B,\n\tFN_SD3_CLK, FN_MMC1_CLK, FN_SD3_CMD, FN_MMC1_CMD,\n\tFN_MTS_N, FN_SD3_DAT0, FN_MMC1_D0, FN_STM_N,\n\tFN_SD3_DAT1, FN_MMC1_D1, FN_MDATA, FN_SD3_DAT2,\n\tFN_MMC1_D2, FN_SDATA, FN_SD3_DAT3, FN_MMC1_D3,\n\tFN_SCKZ, FN_SD3_CD, FN_MMC1_D4, FN_TS_SDAT1,\n\tFN_VSP, FN_GLO_Q0, FN_SIM0_RST_B, FN_SD3_WP,\n\tFN_MMC1_D5, FN_TS_SCK1, FN_GLO_Q1, FN_FMIN_C,\n\tFN_FMIN_E, FN_FMIN_F,\n\tFN_MLB_CLK, FN_IIC2_SCL_B, FN_I2C2_SCL_B,\n\tFN_MLB_SIG, FN_SCIFB1_RXD_D, FN_RX1_C, FN_IIC2_SDA_B,\n\tFN_I2C2_SDA_B, FN_MLB_DAT,\n\tFN_SCIFB1_TXD_D, FN_TX1_C, FN_BPFCLK_C,\n\tFN_SSI_SCK0129, FN_CAN_CLK_B,\n\tFN_MOUT0,\n\n\t \n\tFN_SSI_WS0129, FN_CAN0_TX_B, FN_MOUT1,\n\tFN_SSI_SDATA0, FN_CAN0_RX_B, FN_MOUT2,\n\tFN_SSI_SDATA1, FN_CAN1_TX_B, FN_MOUT5,\n\tFN_SSI_SDATA2, FN_CAN1_RX_B, FN_SSI_SCK1, FN_MOUT6,\n\tFN_SSI_SCK34, FN_STP_OPWM_0, FN_SCIFB0_SCK,\n\tFN_MSIOF1_SCK, FN_CAN_DEBUG_HW_TRIGGER, FN_SSI_WS34,\n\tFN_STP_IVCXO27_0, FN_SCIFB0_RXD, FN_MSIOF1_SYNC,\n\tFN_CAN_STEP0, FN_SSI_SDATA3, FN_STP_ISCLK_0,\n\tFN_SCIFB0_TXD, FN_MSIOF1_SS1, FN_CAN_TXCLK,\n\tFN_SSI_SCK4, FN_STP_ISD_0, FN_SCIFB0_CTS_N,\n\tFN_MSIOF1_SS2, FN_SSI_SCK5_C, FN_CAN_DEBUGOUT0,\n\tFN_SSI_WS4, FN_STP_ISEN_0, FN_SCIFB0_RTS_N,\n\tFN_MSIOF1_TXD, FN_SSI_WS5_C, FN_CAN_DEBUGOUT1,\n\tFN_SSI_SDATA4, FN_STP_ISSYNC_0, FN_MSIOF1_RXD,\n\tFN_CAN_DEBUGOUT2, FN_SSI_SCK5, FN_SCIFB1_SCK,\n\tFN_IERX_B, FN_DU2_EXHSYNC_DU2_HSYNC, FN_QSTH_QHS,\n\tFN_CAN_DEBUGOUT3, FN_SSI_WS5, FN_SCIFB1_RXD,\n\tFN_IECLK_B, FN_DU2_EXVSYNC_DU2_VSYNC, FN_QSTB_QHE,\n\tFN_CAN_DEBUGOUT4,\n\n\t \n\tFN_SSI_SDATA5, FN_SCIFB1_TXD, FN_IETX_B, FN_DU2_DR2,\n\tFN_LCDOUT2, FN_CAN_DEBUGOUT5, FN_SSI_SCK6,\n\tFN_SCIFB1_CTS_N, FN_BPFCLK_D,\n\tFN_DU2_DR3, FN_LCDOUT3, FN_CAN_DEBUGOUT6,\n\tFN_BPFCLK_F, FN_SSI_WS6,\n\tFN_SCIFB1_RTS_N, FN_CAN0_TX_D, FN_DU2_DR4,\n\tFN_LCDOUT4, FN_CAN_DEBUGOUT7, FN_SSI_SDATA6,\n\tFN_FMIN_D, FN_DU2_DR5, FN_LCDOUT5,\n\tFN_CAN_DEBUGOUT8, FN_SSI_SCK78, FN_STP_IVCXO27_1,\n\tFN_SCK1, FN_SCIFA1_SCK, FN_DU2_DR6, FN_LCDOUT6,\n\tFN_CAN_DEBUGOUT9, FN_SSI_WS78, FN_STP_ISCLK_1,\n\tFN_SCIFB2_SCK, FN_SCIFA2_CTS_N, FN_DU2_DR7,\n\tFN_LCDOUT7, FN_CAN_DEBUGOUT10, FN_SSI_SDATA7,\n\tFN_STP_ISD_1, FN_SCIFB2_RXD, FN_SCIFA2_RTS_N,\n\tFN_TCLK2, FN_QSTVA_QVS, FN_CAN_DEBUGOUT11,\n\tFN_BPFCLK_E, FN_SSI_SDATA7_B,\n\tFN_FMIN_G, FN_SSI_SDATA8,\n\tFN_STP_ISEN_1, FN_SCIFB2_TXD, FN_CAN0_TX_C,\n\tFN_CAN_DEBUGOUT12, FN_SSI_SDATA8_B, FN_SSI_SDATA9,\n\tFN_STP_ISSYNC_1, FN_SCIFB2_CTS_N, FN_SSI_WS1,\n\tFN_SSI_SDATA5_C, FN_CAN_DEBUGOUT13, FN_AUDIO_CLKA,\n\tFN_SCIFB2_RTS_N, FN_CAN_DEBUGOUT14,\n\n\t \n\tFN_AUDIO_CLKB, FN_SCIF_CLK, FN_CAN0_RX_D,\n\tFN_DVC_MUTE, FN_CAN0_RX_C, FN_CAN_DEBUGOUT15,\n\tFN_REMOCON, FN_SCIFA0_SCK, FN_HSCK1, FN_SCK0,\n\tFN_MSIOF3_SS2, FN_DU2_DG2, FN_LCDOUT10, FN_IIC1_SDA_C,\n\tFN_I2C1_SDA_C, FN_SCIFA0_RXD, FN_HRX1, FN_RX0,\n\tFN_DU2_DR0, FN_LCDOUT0, FN_SCIFA0_TXD, FN_HTX1,\n\tFN_TX0, FN_DU2_DR1, FN_LCDOUT1, FN_SCIFA0_CTS_N,\n\tFN_HCTS1_N, FN_CTS0_N, FN_MSIOF3_SYNC, FN_DU2_DG3,\n\tFN_LCDOUT11, FN_PWM0_B, FN_IIC1_SCL_C, FN_I2C1_SCL_C,\n\tFN_SCIFA0_RTS_N, FN_HRTS1_N, FN_RTS0_N,\n\tFN_MSIOF3_SS1, FN_DU2_DG0, FN_LCDOUT8, FN_PWM1_B,\n\tFN_SCIFA1_RXD, FN_AD_DI, FN_RX1,\n\tFN_DU2_EXODDF_DU2_ODDF_DISP_CDE, FN_QCPV_QDE,\n\tFN_SCIFA1_TXD, FN_AD_DO, FN_TX1, FN_DU2_DG1,\n\tFN_LCDOUT9, FN_SCIFA1_CTS_N, FN_AD_CLK,\n\tFN_CTS1_N, FN_MSIOF3_RXD, FN_DU0_DOTCLKOUT, FN_QCLK,\n\tFN_SCIFA1_RTS_N, FN_AD_NCS_N, FN_RTS1_N,\n\tFN_MSIOF3_TXD, FN_DU1_DOTCLKOUT, FN_QSTVB_QVE,\n\tFN_HRTS0_N_C,\n\n\t \n\tFN_SCIFA2_SCK, FN_FMCLK, FN_SCK2, FN_MSIOF3_SCK, FN_DU2_DG7,\n\tFN_LCDOUT15, FN_SCIF_CLK_B, FN_SCIFA2_RXD, FN_FMIN,\n\tFN_TX2, FN_DU2_DB0, FN_LCDOUT16, FN_IIC2_SCL, FN_I2C2_SCL,\n\tFN_SCIFA2_TXD, FN_BPFCLK, FN_RX2, FN_DU2_DB1, FN_LCDOUT17,\n\tFN_IIC2_SDA, FN_I2C2_SDA, FN_HSCK0, FN_TS_SDEN0,\n\tFN_DU2_DG4, FN_LCDOUT12, FN_HCTS0_N_C, FN_HRX0,\n\tFN_DU2_DB2, FN_LCDOUT18, FN_HTX0, FN_DU2_DB3,\n\tFN_LCDOUT19, FN_HCTS0_N, FN_SSI_SCK9, FN_DU2_DB4,\n\tFN_LCDOUT20, FN_HRTS0_N, FN_SSI_WS9, FN_DU2_DB5,\n\tFN_LCDOUT21, FN_MSIOF0_SCK, FN_TS_SDAT0, FN_ADICLK,\n\tFN_DU2_DB6, FN_LCDOUT22, FN_MSIOF0_SYNC, FN_TS_SCK0,\n\tFN_SSI_SCK2, FN_ADIDATA, FN_DU2_DB7, FN_LCDOUT23,\n\tFN_HRX0_C, FN_MSIOF0_SS1, FN_ADICHS0,\n\tFN_DU2_DG5, FN_LCDOUT13, FN_MSIOF0_TXD, FN_ADICHS1,\n\tFN_DU2_DG6, FN_LCDOUT14,\n\n\t \n\tFN_MSIOF0_SS2, FN_AUDIO_CLKOUT, FN_ADICHS2,\n\tFN_DU2_DISP, FN_QPOLA, FN_HTX0_C, FN_SCIFA2_TXD_B,\n\tFN_MSIOF0_RXD, FN_TS_SPSYNC0, FN_SSI_WS2,\n\tFN_ADICS_SAMP, FN_DU2_CDE, FN_QPOLB, FN_SCIFA2_RXD_B,\n\tFN_USB1_PWEN, FN_AUDIO_CLKOUT_D, FN_USB1_OVC,\n\tFN_TCLK1_B,\n\n\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, FN_SEL_SCIF1_3,\n\tFN_SEL_SCIF1_4,\n\tFN_SEL_SCIFB_0, FN_SEL_SCIFB_1, FN_SEL_SCIFB_2,\n\tFN_SEL_SCIFB2_0, FN_SEL_SCIFB2_1, FN_SEL_SCIFB2_2,\n\tFN_SEL_SCIFB1_0, FN_SEL_SCIFB1_1, FN_SEL_SCIFB1_2, FN_SEL_SCIFB1_3,\n\tFN_SEL_SCIFB1_4,\n\tFN_SEL_SCIFB1_5, FN_SEL_SCIFB1_6,\n\tFN_SEL_SCIFA1_0, FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2, FN_SEL_SCIFA1_3,\n\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1,\n\tFN_SEL_SCFA_0, FN_SEL_SCFA_1,\n\tFN_SEL_SOF1_0, FN_SEL_SOF1_1,\n\tFN_SEL_SSI7_0, FN_SEL_SSI7_1, FN_SEL_SSI7_2,\n\tFN_SEL_SSI6_0, FN_SEL_SSI6_1,\n\tFN_SEL_SSI5_0, FN_SEL_SSI5_1, FN_SEL_SSI5_2,\n\tFN_SEL_VI3_0, FN_SEL_VI3_1,\n\tFN_SEL_VI2_0, FN_SEL_VI2_1,\n\tFN_SEL_VI1_0, FN_SEL_VI1_1,\n\tFN_SEL_VI0_0, FN_SEL_VI0_1,\n\tFN_SEL_TSIF1_0, FN_SEL_TSIF1_1, FN_SEL_TSIF1_2,\n\tFN_SEL_LBS_0, FN_SEL_LBS_1,\n\tFN_SEL_TSIF0_0, FN_SEL_TSIF0_1, FN_SEL_TSIF0_2, FN_SEL_TSIF0_3,\n\tFN_SEL_SOF3_0, FN_SEL_SOF3_1,\n\tFN_SEL_SOF0_0, FN_SEL_SOF0_1,\n\n\tFN_SEL_TMU1_0, FN_SEL_TMU1_1,\n\tFN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,\n\tFN_SEL_SCIFCLK_0, FN_SEL_SCIFCLK_1,\n\tFN_SEL_CAN0_0, FN_SEL_CAN0_1, FN_SEL_CAN0_2, FN_SEL_CAN0_3,\n\tFN_SEL_CANCLK_0, FN_SEL_CANCLK_1,\n\tFN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1, FN_SEL_SCIFA2_2,\n\tFN_SEL_CAN1_0, FN_SEL_CAN1_1,\n\tFN_SEL_SCIF2_0, FN_SEL_SCIF2_1,\n\tFN_SEL_ADI_0, FN_SEL_ADI_1,\n\tFN_SEL_SSP_0, FN_SEL_SSP_1,\n\tFN_SEL_FM_0, FN_SEL_FM_1, FN_SEL_FM_2, FN_SEL_FM_3,\n\tFN_SEL_FM_4, FN_SEL_FM_5, FN_SEL_FM_6,\n\tFN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1, FN_SEL_HSCIF0_2, FN_SEL_HSCIF0_3,\n\tFN_SEL_HSCIF0_4, FN_SEL_HSCIF0_5,\n\tFN_SEL_GPS_0, FN_SEL_GPS_1, FN_SEL_GPS_2,\n\tFN_SEL_SIM_0, FN_SEL_SIM_1, FN_SEL_SIM_2,\n\tFN_SEL_SSI8_0, FN_SEL_SSI8_1, FN_SEL_SSI8_2,\n\n\tFN_SEL_IICDVFS_0, FN_SEL_IICDVFS_1,\n\tFN_SEL_IIC0_0, FN_SEL_IIC0_1,\n\tFN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2,\n\tFN_SEL_IIC2_0, FN_SEL_IIC2_1, FN_SEL_IIC2_2, FN_SEL_IIC2_3,\n\tFN_SEL_IIC2_4,\n\tFN_SEL_IIC1_0, FN_SEL_IIC1_1, FN_SEL_IIC1_2,\n\tFN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,\n\tFN_SEL_I2C2_4,\n\tFN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\n\tVI1_DATA7_VI1_B7_MARK,\n\n\tUSB0_PWEN_MARK, USB0_OVC_VBUS_MARK,\n\tUSB2_PWEN_MARK, USB2_OVC_MARK, AVS1_MARK, AVS2_MARK,\n\tDU_DOTCLKIN0_MARK, DU_DOTCLKIN2_MARK,\n\n\tD0_MARK, MSIOF3_SCK_B_MARK, VI3_DATA0_MARK, VI0_G4_MARK, VI0_G4_B_MARK,\n\tD1_MARK, MSIOF3_SYNC_B_MARK, VI3_DATA1_MARK, VI0_G5_MARK,\n\tVI0_G5_B_MARK, D2_MARK, MSIOF3_RXD_B_MARK, VI3_DATA2_MARK,\n\tVI0_G6_MARK, VI0_G6_B_MARK, D3_MARK, MSIOF3_TXD_B_MARK,\n\tVI3_DATA3_MARK, VI0_G7_MARK, VI0_G7_B_MARK, D4_MARK,\n\tSCIFB1_RXD_F_MARK, SCIFB0_RXD_C_MARK, VI3_DATA4_MARK,\n\tVI0_R0_MARK, VI0_R0_B_MARK, RX0_B_MARK, D5_MARK,\n\tSCIFB1_TXD_F_MARK, SCIFB0_TXD_C_MARK, VI3_DATA5_MARK,\n\tVI0_R1_MARK, VI0_R1_B_MARK, TX0_B_MARK, D6_MARK,\n\tIIC2_SCL_C_MARK, VI3_DATA6_MARK, VI0_R2_MARK, VI0_R2_B_MARK,\n\tI2C2_SCL_C_MARK, D7_MARK, AD_DI_B_MARK, IIC2_SDA_C_MARK,\n\tVI3_DATA7_MARK, VI0_R3_MARK, VI0_R3_B_MARK, I2C2_SDA_C_MARK, TCLK1_MARK,\n\tD8_MARK, SCIFA1_SCK_C_MARK, AVB_TXD0_MARK,\n\tVI0_G0_MARK, VI0_G0_B_MARK, VI2_DATA0_VI2_B0_MARK,\n\n\tD9_MARK, SCIFA1_RXD_C_MARK, AVB_TXD1_MARK,\n\tVI0_G1_MARK, VI0_G1_B_MARK, VI2_DATA1_VI2_B1_MARK, D10_MARK,\n\tSCIFA1_TXD_C_MARK, AVB_TXD2_MARK,\n\tVI0_G2_MARK, VI0_G2_B_MARK, VI2_DATA2_VI2_B2_MARK, D11_MARK,\n\tSCIFA1_CTS_N_C_MARK, AVB_TXD3_MARK,\n\tVI0_G3_MARK, VI0_G3_B_MARK, VI2_DATA3_VI2_B3_MARK,\n\tD12_MARK, SCIFA1_RTS_N_C_MARK, AVB_TXD4_MARK,\n\tVI0_HSYNC_N_MARK, VI0_HSYNC_N_B_MARK, VI2_DATA4_VI2_B4_MARK,\n\tD13_MARK, AVB_TXD5_MARK, VI0_VSYNC_N_MARK,\n\tVI0_VSYNC_N_B_MARK, VI2_DATA5_VI2_B5_MARK, D14_MARK,\n\tSCIFB1_RXD_C_MARK, AVB_TXD6_MARK, RX1_B_MARK,\n\tVI0_CLKENB_MARK, VI0_CLKENB_B_MARK, VI2_DATA6_VI2_B6_MARK,\n\tD15_MARK, SCIFB1_TXD_C_MARK, AVB_TXD7_MARK, TX1_B_MARK,\n\tVI0_FIELD_MARK, VI0_FIELD_B_MARK, VI2_DATA7_VI2_B7_MARK,\n\tA0_MARK, PWM3_MARK, A1_MARK, PWM4_MARK,\n\n\tA2_MARK, PWM5_MARK, MSIOF1_SS1_B_MARK, A3_MARK,\n\tPWM6_MARK, MSIOF1_SS2_B_MARK, A4_MARK, MSIOF1_TXD_B_MARK,\n\tTPU0TO0_MARK, A5_MARK, SCIFA1_TXD_B_MARK, TPU0TO1_MARK,\n\tA6_MARK, SCIFA1_RTS_N_B_MARK, TPU0TO2_MARK, A7_MARK,\n\tSCIFA1_SCK_B_MARK, AUDIO_CLKOUT_B_MARK, TPU0TO3_MARK,\n\tA8_MARK, SCIFA1_RXD_B_MARK, SSI_SCK5_B_MARK, VI0_R4_MARK,\n\tVI0_R4_B_MARK, SCIFB2_RXD_C_MARK, RX2_B_MARK, VI2_DATA0_VI2_B0_B_MARK,\n\tA9_MARK, SCIFA1_CTS_N_B_MARK, SSI_WS5_B_MARK, VI0_R5_MARK,\n\tVI0_R5_B_MARK, SCIFB2_TXD_C_MARK, TX2_B_MARK, VI2_DATA1_VI2_B1_B_MARK,\n\tA10_MARK, SSI_SDATA5_B_MARK, MSIOF2_SYNC_MARK, VI0_R6_MARK,\n\tVI0_R6_B_MARK, VI2_DATA2_VI2_B2_B_MARK,\n\n\tA11_MARK, SCIFB2_CTS_N_B_MARK, MSIOF2_SCK_MARK, VI1_R0_MARK,\n\tVI1_R0_B_MARK, VI2_G0_MARK, VI2_DATA3_VI2_B3_B_MARK,\n\tA12_MARK, SCIFB2_RXD_B_MARK, MSIOF2_TXD_MARK, VI1_R1_MARK,\n\tVI1_R1_B_MARK, VI2_G1_MARK, VI2_DATA4_VI2_B4_B_MARK,\n\tA13_MARK, SCIFB2_RTS_N_B_MARK, EX_WAIT2_MARK,\n\tMSIOF2_RXD_MARK, VI1_R2_MARK, VI1_R2_B_MARK, VI2_G2_MARK,\n\tVI2_DATA5_VI2_B5_B_MARK, A14_MARK, SCIFB2_TXD_B_MARK,\n\tATACS11_N_MARK, MSIOF2_SS1_MARK, A15_MARK, SCIFB2_SCK_B_MARK,\n\tATARD1_N_MARK, MSIOF2_SS2_MARK, A16_MARK, ATAWR1_N_MARK,\n\tA17_MARK, AD_DO_B_MARK, ATADIR1_N_MARK, A18_MARK,\n\tAD_CLK_B_MARK, ATAG1_N_MARK, A19_MARK, AD_NCS_N_B_MARK,\n\tATACS01_N_MARK, EX_WAIT0_B_MARK, A20_MARK, SPCLK_MARK,\n\tVI1_R3_MARK, VI1_R3_B_MARK, VI2_G4_MARK,\n\n\tA21_MARK, MOSI_IO0_MARK, VI1_R4_MARK, VI1_R4_B_MARK, VI2_G5_MARK,\n\tA22_MARK, MISO_IO1_MARK, VI1_R5_MARK, VI1_R5_B_MARK,\n\tVI2_G6_MARK, A23_MARK, IO2_MARK, VI1_G7_MARK,\n\tVI1_G7_B_MARK, VI2_G7_MARK, A24_MARK, IO3_MARK,\n\tVI1_R7_MARK, VI1_R7_B_MARK, VI2_CLKENB_MARK,\n\tVI2_CLKENB_B_MARK, A25_MARK, SSL_MARK, VI1_G6_MARK,\n\tVI1_G6_B_MARK, VI2_FIELD_MARK, VI2_FIELD_B_MARK, CS0_N_MARK,\n\tVI1_R6_MARK, VI1_R6_B_MARK, VI2_G3_MARK, MSIOF0_SS2_B_MARK,\n\tCS1_N_A26_MARK, SPEEDIN_MARK, VI0_R7_MARK, VI0_R7_B_MARK,\n\tVI2_CLK_MARK, VI2_CLK_B_MARK, EX_CS0_N_MARK, HRX1_B_MARK,\n\tVI1_G5_MARK, VI1_G5_B_MARK, VI2_R0_MARK, HTX0_B_MARK,\n\tMSIOF0_SS1_B_MARK, EX_CS1_N_MARK, GPS_CLK_MARK,\n\tHCTS1_N_B_MARK, VI1_FIELD_MARK, VI1_FIELD_B_MARK,\n\tVI2_R1_MARK, EX_CS2_N_MARK, GPS_SIGN_MARK, HRTS1_N_B_MARK,\n\tVI3_CLKENB_MARK, VI1_G0_MARK, VI1_G0_B_MARK, VI2_R2_MARK,\n\n\tEX_CS3_N_MARK, GPS_MAG_MARK, VI3_FIELD_MARK,\n\tVI1_G1_MARK, VI1_G1_B_MARK, VI2_R3_MARK,\n\tEX_CS4_N_MARK, MSIOF1_SCK_B_MARK, VI3_HSYNC_N_MARK,\n\tVI2_HSYNC_N_MARK, IIC1_SCL_MARK, VI2_HSYNC_N_B_MARK,\n\tINTC_EN0_N_MARK, I2C1_SCL_MARK, EX_CS5_N_MARK, CAN0_RX_MARK,\n\tMSIOF1_RXD_B_MARK, VI3_VSYNC_N_MARK, VI1_G2_MARK,\n\tVI1_G2_B_MARK, VI2_R4_MARK, IIC1_SDA_MARK, INTC_EN1_N_MARK,\n\tI2C1_SDA_MARK, BS_N_MARK, IETX_MARK, HTX1_B_MARK,\n\tCAN1_TX_MARK, DRACK0_MARK, IETX_C_MARK, RD_N_MARK,\n\tCAN0_TX_MARK, SCIFA0_SCK_B_MARK, RD_WR_N_MARK, VI1_G3_MARK,\n\tVI1_G3_B_MARK, VI2_R5_MARK, SCIFA0_RXD_B_MARK,\n\tWE0_N_MARK, IECLK_MARK, CAN_CLK_MARK,\n\tVI2_VSYNC_N_MARK, SCIFA0_TXD_B_MARK, VI2_VSYNC_N_B_MARK,\n\tWE1_N_MARK, IERX_MARK, CAN1_RX_MARK, VI1_G4_MARK,\n\tVI1_G4_B_MARK, VI2_R6_MARK, SCIFA0_CTS_N_B_MARK,\n\tIERX_C_MARK, EX_WAIT0_MARK, IRQ3_MARK,\n\tVI3_CLK_MARK, SCIFA0_RTS_N_B_MARK, HRX0_B_MARK,\n\tMSIOF0_SCK_B_MARK, DREQ0_N_MARK, VI1_HSYNC_N_MARK,\n\tVI1_HSYNC_N_B_MARK, VI2_R7_MARK, SSI_SCK78_C_MARK,\n\tSSI_WS78_B_MARK,\n\n\tDACK0_MARK, IRQ0_MARK, SSI_SCK6_B_MARK,\n\tVI1_VSYNC_N_MARK, VI1_VSYNC_N_B_MARK, SSI_WS78_C_MARK,\n\tDREQ1_N_MARK, VI1_CLKENB_MARK, VI1_CLKENB_B_MARK,\n\tSSI_SDATA7_C_MARK, SSI_SCK78_B_MARK, DACK1_MARK, IRQ1_MARK,\n\tSSI_WS6_B_MARK, SSI_SDATA8_C_MARK,\n\tDREQ2_N_MARK, HSCK1_B_MARK, HCTS0_N_B_MARK,\n\tMSIOF0_TXD_B_MARK, DACK2_MARK, IRQ2_MARK,\n\tSSI_SDATA6_B_MARK, HRTS0_N_B_MARK, MSIOF0_RXD_B_MARK,\n\tETH_CRS_DV_MARK, STP_ISCLK_0_B_MARK,\n\tTS_SDEN0_D_MARK, GLO_Q0_C_MARK, IIC2_SCL_E_MARK,\n\tI2C2_SCL_E_MARK, ETH_RX_ER_MARK,\n\tSTP_ISD_0_B_MARK, TS_SPSYNC0_D_MARK, GLO_Q1_C_MARK,\n\tIIC2_SDA_E_MARK, I2C2_SDA_E_MARK, ETH_RXD0_MARK,\n\tSTP_ISEN_0_B_MARK, TS_SDAT0_D_MARK, GLO_I0_C_MARK,\n\tSCIFB1_SCK_G_MARK, SCK1_E_MARK, ETH_RXD1_MARK,\n\tHRX0_E_MARK, STP_ISSYNC_0_B_MARK,\n\tTS_SCK0_D_MARK, GLO_I1_C_MARK, SCIFB1_RXD_G_MARK,\n\tRX1_E_MARK, ETH_LINK_MARK, HTX0_E_MARK,\n\tSTP_IVCXO27_0_B_MARK, SCIFB1_TXD_G_MARK, TX1_E_MARK,\n\tETH_REF_CLK_MARK, HCTS0_N_E_MARK,\n\tSTP_IVCXO27_1_B_MARK, HRX0_F_MARK,\n\n\tETH_MDIO_MARK, HRTS0_N_E_MARK,\n\tSIM0_D_C_MARK, HCTS0_N_F_MARK, ETH_TXD1_MARK,\n\tHTX0_F_MARK, BPFCLK_G_MARK,\n\tETH_TX_EN_MARK, SIM0_CLK_C_MARK,\n\tHRTS0_N_F_MARK, ETH_MAGIC_MARK,\n\tSIM0_RST_C_MARK, ETH_TXD0_MARK,\n\tSTP_ISCLK_1_B_MARK, TS_SDEN1_C_MARK, GLO_SCLK_C_MARK,\n\tETH_MDC_MARK, STP_ISD_1_B_MARK,\n\tTS_SPSYNC1_C_MARK, GLO_SDATA_C_MARK, PWM0_MARK,\n\tSCIFA2_SCK_C_MARK, STP_ISEN_1_B_MARK, TS_SDAT1_C_MARK,\n\tGLO_SS_C_MARK, PWM1_MARK, SCIFA2_TXD_C_MARK,\n\tSTP_ISSYNC_1_B_MARK, TS_SCK1_C_MARK, GLO_RFON_C_MARK,\n\tPCMOE_N_MARK, PWM2_MARK, PWMFSW0_MARK, SCIFA2_RXD_C_MARK,\n\tPCMWE_N_MARK, IECLK_C_MARK, DU_DOTCLKIN1_MARK,\n\tAUDIO_CLKC_MARK, AUDIO_CLKOUT_C_MARK, VI0_CLK_MARK,\n\tATACS00_N_MARK, AVB_RXD1_MARK,\n\tVI0_DATA0_VI0_B0_MARK, ATACS10_N_MARK, AVB_RXD2_MARK,\n\n\tVI0_DATA1_VI0_B1_MARK, ATARD0_N_MARK, AVB_RXD3_MARK,\n\tVI0_DATA2_VI0_B2_MARK, ATAWR0_N_MARK,\n\tAVB_RXD4_MARK, VI0_DATA3_VI0_B3_MARK, ATADIR0_N_MARK,\n\tAVB_RXD5_MARK, VI0_DATA4_VI0_B4_MARK, ATAG0_N_MARK,\n\tAVB_RXD6_MARK, VI0_DATA5_VI0_B5_MARK, EX_WAIT1_MARK,\n\tAVB_RXD7_MARK, VI0_DATA6_VI0_B6_MARK, AVB_RX_ER_MARK,\n\tVI0_DATA7_VI0_B7_MARK, AVB_RX_CLK_MARK,\n\tVI1_CLK_MARK, AVB_RX_DV_MARK,\n\tVI1_DATA0_VI1_B0_MARK, SCIFA1_SCK_D_MARK,\n\tAVB_CRS_MARK, VI1_DATA1_VI1_B1_MARK,\n\tSCIFA1_RXD_D_MARK, AVB_MDC_MARK,\n\tVI1_DATA2_VI1_B2_MARK, SCIFA1_TXD_D_MARK, AVB_MDIO_MARK,\n\tVI1_DATA3_VI1_B3_MARK, SCIFA1_CTS_N_D_MARK,\n\tAVB_GTX_CLK_MARK, VI1_DATA4_VI1_B4_MARK, SCIFA1_RTS_N_D_MARK,\n\tAVB_MAGIC_MARK, VI1_DATA5_VI1_B5_MARK,\n\tAVB_PHY_INT_MARK, VI1_DATA6_VI1_B6_MARK, AVB_GTXREFCLK_MARK,\n\tSD0_CLK_MARK, VI1_DATA0_VI1_B0_B_MARK, SD0_CMD_MARK,\n\tSCIFB1_SCK_B_MARK, VI1_DATA1_VI1_B1_B_MARK,\n\n\tSD0_DAT0_MARK, SCIFB1_RXD_B_MARK, VI1_DATA2_VI1_B2_B_MARK,\n\tSD0_DAT1_MARK, SCIFB1_TXD_B_MARK, VI1_DATA3_VI1_B3_B_MARK,\n\tSD0_DAT2_MARK, SCIFB1_CTS_N_B_MARK, VI1_DATA4_VI1_B4_B_MARK,\n\tSD0_DAT3_MARK, SCIFB1_RTS_N_B_MARK, VI1_DATA5_VI1_B5_B_MARK,\n\tSD0_CD_MARK, MMC0_D6_MARK, TS_SDEN0_B_MARK, USB0_EXTP_MARK,\n\tGLO_SCLK_MARK, VI1_DATA6_VI1_B6_B_MARK, IIC1_SCL_B_MARK,\n\tI2C1_SCL_B_MARK, VI2_DATA6_VI2_B6_B_MARK, SD0_WP_MARK,\n\tMMC0_D7_MARK, TS_SPSYNC0_B_MARK, USB0_IDIN_MARK,\n\tGLO_SDATA_MARK, VI1_DATA7_VI1_B7_B_MARK, IIC1_SDA_B_MARK,\n\tI2C1_SDA_B_MARK, VI2_DATA7_VI2_B7_B_MARK, SD1_CLK_MARK,\n\tAVB_TX_EN_MARK, SD1_CMD_MARK,\n\tAVB_TX_ER_MARK, SCIFB0_SCK_B_MARK,\n\tSD1_DAT0_MARK, AVB_TX_CLK_MARK,\n\tSCIFB0_RXD_B_MARK, SD1_DAT1_MARK, AVB_LINK_MARK,\n\tSCIFB0_TXD_B_MARK, SD1_DAT2_MARK,\n\tAVB_COL_MARK, SCIFB0_CTS_N_B_MARK,\n\tSD1_DAT3_MARK, AVB_RXD0_MARK,\n\tSCIFB0_RTS_N_B_MARK, SD1_CD_MARK, MMC1_D6_MARK,\n\tTS_SDEN1_MARK, USB1_EXTP_MARK, GLO_SS_MARK, VI0_CLK_B_MARK,\n\tIIC2_SCL_D_MARK, I2C2_SCL_D_MARK, SIM0_CLK_B_MARK,\n\tVI3_CLK_B_MARK,\n\n\tSD1_WP_MARK, MMC1_D7_MARK, TS_SPSYNC1_MARK, USB1_IDIN_MARK,\n\tGLO_RFON_MARK, VI1_CLK_B_MARK, IIC2_SDA_D_MARK, I2C2_SDA_D_MARK,\n\tSIM0_D_B_MARK, SD2_CLK_MARK, MMC0_CLK_MARK, SIM0_CLK_MARK,\n\tVI0_DATA0_VI0_B0_B_MARK, TS_SDEN0_C_MARK, GLO_SCLK_B_MARK,\n\tVI3_DATA0_B_MARK, SD2_CMD_MARK, MMC0_CMD_MARK, SIM0_D_MARK,\n\tVI0_DATA1_VI0_B1_B_MARK, SCIFB1_SCK_E_MARK, SCK1_D_MARK,\n\tTS_SPSYNC0_C_MARK, GLO_SDATA_B_MARK, VI3_DATA1_B_MARK,\n\tSD2_DAT0_MARK, MMC0_D0_MARK, FMCLK_B_MARK,\n\tVI0_DATA2_VI0_B2_B_MARK, SCIFB1_RXD_E_MARK, RX1_D_MARK,\n\tTS_SDAT0_C_MARK, GLO_SS_B_MARK, VI3_DATA2_B_MARK,\n\tSD2_DAT1_MARK, MMC0_D1_MARK, FMIN_B_MARK,\n\tVI0_DATA3_VI0_B3_B_MARK, SCIFB1_TXD_E_MARK, TX1_D_MARK,\n\tTS_SCK0_C_MARK, GLO_RFON_B_MARK, VI3_DATA3_B_MARK,\n\tSD2_DAT2_MARK, MMC0_D2_MARK, BPFCLK_B_MARK,\n\tVI0_DATA4_VI0_B4_B_MARK, HRX0_D_MARK, TS_SDEN1_B_MARK,\n\tGLO_Q0_B_MARK, VI3_DATA4_B_MARK, SD2_DAT3_MARK,\n\tMMC0_D3_MARK, SIM0_RST_MARK, VI0_DATA5_VI0_B5_B_MARK,\n\tHTX0_D_MARK, TS_SPSYNC1_B_MARK, GLO_Q1_B_MARK,\n\tVI3_DATA5_B_MARK, SD2_CD_MARK, MMC0_D4_MARK,\n\tTS_SDAT0_B_MARK, USB2_EXTP_MARK, GLO_I0_MARK,\n\tVI0_DATA6_VI0_B6_B_MARK, HCTS0_N_D_MARK, TS_SDAT1_B_MARK,\n\tGLO_I0_B_MARK, VI3_DATA6_B_MARK,\n\n\tSD2_WP_MARK, MMC0_D5_MARK, TS_SCK0_B_MARK, USB2_IDIN_MARK,\n\tGLO_I1_MARK, VI0_DATA7_VI0_B7_B_MARK, HRTS0_N_D_MARK,\n\tTS_SCK1_B_MARK, GLO_I1_B_MARK, VI3_DATA7_B_MARK,\n\tSD3_CLK_MARK, MMC1_CLK_MARK, SD3_CMD_MARK, MMC1_CMD_MARK,\n\tMTS_N_MARK, SD3_DAT0_MARK, MMC1_D0_MARK, STM_N_MARK,\n\tSD3_DAT1_MARK, MMC1_D1_MARK, MDATA_MARK, SD3_DAT2_MARK,\n\tMMC1_D2_MARK, SDATA_MARK, SD3_DAT3_MARK, MMC1_D3_MARK,\n\tSCKZ_MARK, SD3_CD_MARK, MMC1_D4_MARK, TS_SDAT1_MARK,\n\tVSP_MARK, GLO_Q0_MARK, SIM0_RST_B_MARK, SD3_WP_MARK,\n\tMMC1_D5_MARK, TS_SCK1_MARK, GLO_Q1_MARK, FMIN_C_MARK,\n\tFMIN_E_MARK, FMIN_F_MARK,\n\tMLB_CLK_MARK, IIC2_SCL_B_MARK, I2C2_SCL_B_MARK,\n\tMLB_SIG_MARK, SCIFB1_RXD_D_MARK, RX1_C_MARK, IIC2_SDA_B_MARK,\n\tI2C2_SDA_B_MARK, MLB_DAT_MARK,\n\tSCIFB1_TXD_D_MARK, TX1_C_MARK, BPFCLK_C_MARK,\n\tSSI_SCK0129_MARK, CAN_CLK_B_MARK,\n\tMOUT0_MARK,\n\n\tSSI_WS0129_MARK, CAN0_TX_B_MARK, MOUT1_MARK,\n\tSSI_SDATA0_MARK, CAN0_RX_B_MARK, MOUT2_MARK,\n\tSSI_SDATA1_MARK, CAN1_TX_B_MARK, MOUT5_MARK,\n\tSSI_SDATA2_MARK, CAN1_RX_B_MARK, SSI_SCK1_MARK, MOUT6_MARK,\n\tSSI_SCK34_MARK, STP_OPWM_0_MARK, SCIFB0_SCK_MARK,\n\tMSIOF1_SCK_MARK, CAN_DEBUG_HW_TRIGGER_MARK, SSI_WS34_MARK,\n\tSTP_IVCXO27_0_MARK, SCIFB0_RXD_MARK, MSIOF1_SYNC_MARK,\n\tCAN_STEP0_MARK, SSI_SDATA3_MARK, STP_ISCLK_0_MARK,\n\tSCIFB0_TXD_MARK, MSIOF1_SS1_MARK, CAN_TXCLK_MARK,\n\tSSI_SCK4_MARK, STP_ISD_0_MARK, SCIFB0_CTS_N_MARK,\n\tMSIOF1_SS2_MARK, SSI_SCK5_C_MARK, CAN_DEBUGOUT0_MARK,\n\tSSI_WS4_MARK, STP_ISEN_0_MARK, SCIFB0_RTS_N_MARK,\n\tMSIOF1_TXD_MARK, SSI_WS5_C_MARK, CAN_DEBUGOUT1_MARK,\n\tSSI_SDATA4_MARK, STP_ISSYNC_0_MARK, MSIOF1_RXD_MARK,\n\tCAN_DEBUGOUT2_MARK, SSI_SCK5_MARK, SCIFB1_SCK_MARK,\n\tIERX_B_MARK, DU2_EXHSYNC_DU2_HSYNC_MARK, QSTH_QHS_MARK,\n\tCAN_DEBUGOUT3_MARK, SSI_WS5_MARK, SCIFB1_RXD_MARK,\n\tIECLK_B_MARK, DU2_EXVSYNC_DU2_VSYNC_MARK, QSTB_QHE_MARK,\n\tCAN_DEBUGOUT4_MARK,\n\n\tSSI_SDATA5_MARK, SCIFB1_TXD_MARK, IETX_B_MARK, DU2_DR2_MARK,\n\tLCDOUT2_MARK, CAN_DEBUGOUT5_MARK, SSI_SCK6_MARK,\n\tSCIFB1_CTS_N_MARK, BPFCLK_D_MARK,\n\tDU2_DR3_MARK, LCDOUT3_MARK, CAN_DEBUGOUT6_MARK,\n\tBPFCLK_F_MARK, SSI_WS6_MARK,\n\tSCIFB1_RTS_N_MARK, CAN0_TX_D_MARK, DU2_DR4_MARK,\n\tLCDOUT4_MARK, CAN_DEBUGOUT7_MARK, SSI_SDATA6_MARK,\n\tFMIN_D_MARK, DU2_DR5_MARK, LCDOUT5_MARK,\n\tCAN_DEBUGOUT8_MARK, SSI_SCK78_MARK, STP_IVCXO27_1_MARK,\n\tSCK1_MARK, SCIFA1_SCK_MARK, DU2_DR6_MARK, LCDOUT6_MARK,\n\tCAN_DEBUGOUT9_MARK, SSI_WS78_MARK, STP_ISCLK_1_MARK,\n\tSCIFB2_SCK_MARK, SCIFA2_CTS_N_MARK, DU2_DR7_MARK,\n\tLCDOUT7_MARK, CAN_DEBUGOUT10_MARK, SSI_SDATA7_MARK,\n\tSTP_ISD_1_MARK, SCIFB2_RXD_MARK, SCIFA2_RTS_N_MARK,\n\tTCLK2_MARK, QSTVA_QVS_MARK, CAN_DEBUGOUT11_MARK,\n\tBPFCLK_E_MARK, SSI_SDATA7_B_MARK,\n\tFMIN_G_MARK, SSI_SDATA8_MARK,\n\tSTP_ISEN_1_MARK, SCIFB2_TXD_MARK, CAN0_TX_C_MARK,\n\tCAN_DEBUGOUT12_MARK, SSI_SDATA8_B_MARK, SSI_SDATA9_MARK,\n\tSTP_ISSYNC_1_MARK, SCIFB2_CTS_N_MARK, SSI_WS1_MARK,\n\tSSI_SDATA5_C_MARK, CAN_DEBUGOUT13_MARK, AUDIO_CLKA_MARK,\n\tSCIFB2_RTS_N_MARK, CAN_DEBUGOUT14_MARK,\n\n\tAUDIO_CLKB_MARK, SCIF_CLK_MARK, CAN0_RX_D_MARK,\n\tDVC_MUTE_MARK, CAN0_RX_C_MARK, CAN_DEBUGOUT15_MARK,\n\tREMOCON_MARK, SCIFA0_SCK_MARK, HSCK1_MARK, SCK0_MARK,\n\tMSIOF3_SS2_MARK, DU2_DG2_MARK, LCDOUT10_MARK, IIC1_SDA_C_MARK,\n\tI2C1_SDA_C_MARK, SCIFA0_RXD_MARK, HRX1_MARK, RX0_MARK,\n\tDU2_DR0_MARK, LCDOUT0_MARK, SCIFA0_TXD_MARK, HTX1_MARK,\n\tTX0_MARK, DU2_DR1_MARK, LCDOUT1_MARK, SCIFA0_CTS_N_MARK,\n\tHCTS1_N_MARK, CTS0_N_MARK, MSIOF3_SYNC_MARK, DU2_DG3_MARK,\n\tLCDOUT11_MARK, PWM0_B_MARK, IIC1_SCL_C_MARK, I2C1_SCL_C_MARK,\n\tSCIFA0_RTS_N_MARK, HRTS1_N_MARK, RTS0_N_MARK,\n\tMSIOF3_SS1_MARK, DU2_DG0_MARK, LCDOUT8_MARK, PWM1_B_MARK,\n\tSCIFA1_RXD_MARK, AD_DI_MARK, RX1_MARK,\n\tDU2_EXODDF_DU2_ODDF_DISP_CDE_MARK, QCPV_QDE_MARK,\n\tSCIFA1_TXD_MARK, AD_DO_MARK, TX1_MARK, DU2_DG1_MARK,\n\tLCDOUT9_MARK, SCIFA1_CTS_N_MARK, AD_CLK_MARK,\n\tCTS1_N_MARK, MSIOF3_RXD_MARK, DU0_DOTCLKOUT_MARK, QCLK_MARK,\n\tSCIFA1_RTS_N_MARK, AD_NCS_N_MARK, RTS1_N_MARK,\n\tMSIOF3_TXD_MARK, DU1_DOTCLKOUT_MARK, QSTVB_QVE_MARK,\n\tHRTS0_N_C_MARK,\n\n\tSCIFA2_SCK_MARK, FMCLK_MARK, SCK2_MARK, MSIOF3_SCK_MARK, DU2_DG7_MARK,\n\tLCDOUT15_MARK, SCIF_CLK_B_MARK, SCIFA2_RXD_MARK, FMIN_MARK,\n\tTX2_MARK, DU2_DB0_MARK, LCDOUT16_MARK, IIC2_SCL_MARK, I2C2_SCL_MARK,\n\tSCIFA2_TXD_MARK, BPFCLK_MARK, RX2_MARK, DU2_DB1_MARK, LCDOUT17_MARK,\n\tIIC2_SDA_MARK, I2C2_SDA_MARK, HSCK0_MARK, TS_SDEN0_MARK,\n\tDU2_DG4_MARK, LCDOUT12_MARK, HCTS0_N_C_MARK, HRX0_MARK,\n\tDU2_DB2_MARK, LCDOUT18_MARK, HTX0_MARK, DU2_DB3_MARK,\n\tLCDOUT19_MARK, HCTS0_N_MARK, SSI_SCK9_MARK, DU2_DB4_MARK,\n\tLCDOUT20_MARK, HRTS0_N_MARK, SSI_WS9_MARK, DU2_DB5_MARK,\n\tLCDOUT21_MARK, MSIOF0_SCK_MARK, TS_SDAT0_MARK, ADICLK_MARK,\n\tDU2_DB6_MARK, LCDOUT22_MARK, MSIOF0_SYNC_MARK, TS_SCK0_MARK,\n\tSSI_SCK2_MARK, ADIDATA_MARK, DU2_DB7_MARK, LCDOUT23_MARK,\n\tHRX0_C_MARK, MSIOF0_SS1_MARK, ADICHS0_MARK,\n\tDU2_DG5_MARK, LCDOUT13_MARK, MSIOF0_TXD_MARK, ADICHS1_MARK,\n\tDU2_DG6_MARK, LCDOUT14_MARK,\n\n\tMSIOF0_SS2_MARK, AUDIO_CLKOUT_MARK, ADICHS2_MARK,\n\tDU2_DISP_MARK, QPOLA_MARK, HTX0_C_MARK, SCIFA2_TXD_B_MARK,\n\tMSIOF0_RXD_MARK, TS_SPSYNC0_MARK, SSI_WS2_MARK,\n\tADICS_SAMP_MARK, DU2_CDE_MARK, QPOLB_MARK, SCIFA2_RXD_B_MARK,\n\tUSB1_PWEN_MARK, AUDIO_CLKOUT_D_MARK, USB1_OVC_MARK,\n\tTCLK1_B_MARK,\n\n\tIIC0_SCL_MARK, IIC0_SDA_MARK, I2C0_SCL_MARK, I2C0_SDA_MARK,\n\tIIC3_SCL_MARK, IIC3_SDA_MARK, I2C3_SCL_MARK, I2C3_SDA_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),  \n\n\tPINMUX_SINGLE(VI1_DATA7_VI1_B7),\n\tPINMUX_SINGLE(USB0_PWEN),\n\tPINMUX_SINGLE(USB0_OVC_VBUS),\n\tPINMUX_SINGLE(USB2_PWEN),\n\tPINMUX_SINGLE(USB2_OVC),\n\tPINMUX_SINGLE(AVS1),\n\tPINMUX_SINGLE(AVS2),\n\tPINMUX_SINGLE(DU_DOTCLKIN0),\n\tPINMUX_SINGLE(DU_DOTCLKIN2),\n\n\tPINMUX_IPSR_GPSR(IP0_2_0, D0),\n\tPINMUX_IPSR_MSEL(IP0_2_0, MSIOF3_SCK_B, SEL_SOF3_1),\n\tPINMUX_IPSR_MSEL(IP0_2_0, VI3_DATA0, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP0_2_0, VI0_G4, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_2_0, VI0_G4_B, SEL_VI0_1),\n\tPINMUX_IPSR_GPSR(IP0_5_3, D1),\n\tPINMUX_IPSR_MSEL(IP0_5_3, MSIOF3_SYNC_B, SEL_SOF3_1),\n\tPINMUX_IPSR_MSEL(IP0_5_3, VI3_DATA1, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP0_5_3, VI0_G5, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_5_3, VI0_G5_B, SEL_VI0_1),\n\tPINMUX_IPSR_GPSR(IP0_8_6, D2),\n\tPINMUX_IPSR_MSEL(IP0_8_6, MSIOF3_RXD_B, SEL_SOF3_1),\n\tPINMUX_IPSR_MSEL(IP0_8_6, VI3_DATA2, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP0_8_6, VI0_G6, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_8_6, VI0_G6_B, SEL_VI0_1),\n\tPINMUX_IPSR_GPSR(IP0_11_9, D3),\n\tPINMUX_IPSR_MSEL(IP0_11_9, MSIOF3_TXD_B, SEL_SOF3_1),\n\tPINMUX_IPSR_MSEL(IP0_11_9, VI3_DATA3, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP0_11_9, VI0_G7, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_11_9, VI0_G7_B, SEL_VI0_1),\n\tPINMUX_IPSR_GPSR(IP0_15_12, D4),\n\tPINMUX_IPSR_MSEL(IP0_15_12, SCIFB1_RXD_F, SEL_SCIFB1_5),\n\tPINMUX_IPSR_MSEL(IP0_15_12, SCIFB0_RXD_C, SEL_SCIFB_2),\n\tPINMUX_IPSR_MSEL(IP0_15_12, VI3_DATA4, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP0_15_12, VI0_R0, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_15_12, VI0_R0_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP0_15_12, RX0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_GPSR(IP0_19_16, D5),\n\tPINMUX_IPSR_MSEL(IP0_19_16, SCIFB1_TXD_F, SEL_SCIFB1_5),\n\tPINMUX_IPSR_MSEL(IP0_19_16, SCIFB0_TXD_C, SEL_SCIFB_2),\n\tPINMUX_IPSR_MSEL(IP0_19_16, VI3_DATA5, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP0_19_16, VI0_R1, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_19_16, VI0_R1_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP0_19_16, TX0_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_GPSR(IP0_22_20, D6),\n\tPINMUX_IPSR_MSEL(IP0_22_20, IIC2_SCL_C, SEL_IIC2_2),\n\tPINMUX_IPSR_MSEL(IP0_22_20, VI3_DATA6, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP0_22_20, VI0_R2, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_22_20, VI0_R2_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP0_22_20, I2C2_SCL_C, SEL_I2C2_2),\n\tPINMUX_IPSR_GPSR(IP0_26_23, D7),\n\tPINMUX_IPSR_MSEL(IP0_26_23, AD_DI_B, SEL_ADI_1),\n\tPINMUX_IPSR_MSEL(IP0_26_23, IIC2_SDA_C, SEL_IIC2_2),\n\tPINMUX_IPSR_MSEL(IP0_26_23, VI3_DATA7, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP0_26_23, VI0_R3, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_26_23, VI0_R3_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP0_26_23, I2C2_SDA_C, SEL_I2C2_2),\n\tPINMUX_IPSR_MSEL(IP0_26_23, TCLK1, SEL_TMU1_0),\n\tPINMUX_IPSR_GPSR(IP0_30_27, D8),\n\tPINMUX_IPSR_MSEL(IP0_30_27, SCIFA1_SCK_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_GPSR(IP0_30_27, AVB_TXD0),\n\tPINMUX_IPSR_MSEL(IP0_30_27, VI0_G0, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP0_30_27, VI0_G0_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP0_30_27, VI2_DATA0_VI2_B0, SEL_VI2_0),\n\n\tPINMUX_IPSR_GPSR(IP1_3_0, D9),\n\tPINMUX_IPSR_MSEL(IP1_3_0, SCIFA1_RXD_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_GPSR(IP1_3_0, AVB_TXD1),\n\tPINMUX_IPSR_MSEL(IP1_3_0, VI0_G1, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP1_3_0, VI0_G1_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP1_3_0, VI2_DATA1_VI2_B1, SEL_VI2_0),\n\tPINMUX_IPSR_GPSR(IP1_7_4, D10),\n\tPINMUX_IPSR_MSEL(IP1_7_4, SCIFA1_TXD_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_GPSR(IP1_7_4, AVB_TXD2),\n\tPINMUX_IPSR_MSEL(IP1_7_4, VI0_G2, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP1_7_4, VI0_G2_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP1_7_4, VI2_DATA2_VI2_B2, SEL_VI2_0),\n\tPINMUX_IPSR_GPSR(IP1_11_8, D11),\n\tPINMUX_IPSR_MSEL(IP1_11_8, SCIFA1_CTS_N_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_GPSR(IP1_11_8, AVB_TXD3),\n\tPINMUX_IPSR_MSEL(IP1_11_8, VI0_G3, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP1_11_8, VI0_G3_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP1_11_8, VI2_DATA3_VI2_B3, SEL_VI2_0),\n\tPINMUX_IPSR_GPSR(IP1_14_12, D12),\n\tPINMUX_IPSR_MSEL(IP1_14_12, SCIFA1_RTS_N_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_GPSR(IP1_14_12, AVB_TXD4),\n\tPINMUX_IPSR_MSEL(IP1_14_12, VI0_HSYNC_N, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP1_14_12, VI0_HSYNC_N_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP1_14_12, VI2_DATA4_VI2_B4, SEL_VI2_0),\n\tPINMUX_IPSR_GPSR(IP1_17_15, D13),\n\tPINMUX_IPSR_GPSR(IP1_17_15, AVB_TXD5),\n\tPINMUX_IPSR_MSEL(IP1_17_15, VI0_VSYNC_N, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP1_17_15, VI0_VSYNC_N_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP1_17_15, VI2_DATA5_VI2_B5, SEL_VI2_0),\n\tPINMUX_IPSR_GPSR(IP1_21_18, D14),\n\tPINMUX_IPSR_MSEL(IP1_21_18, SCIFB1_RXD_C, SEL_SCIFB1_2),\n\tPINMUX_IPSR_GPSR(IP1_21_18, AVB_TXD6),\n\tPINMUX_IPSR_MSEL(IP1_21_18, RX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_MSEL(IP1_21_18, VI0_CLKENB, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP1_21_18, VI0_CLKENB_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP1_21_18, VI2_DATA6_VI2_B6, SEL_VI2_0),\n\tPINMUX_IPSR_GPSR(IP1_25_22, D15),\n\tPINMUX_IPSR_MSEL(IP1_25_22, SCIFB1_TXD_C, SEL_SCIFB1_2),\n\tPINMUX_IPSR_GPSR(IP1_25_22, AVB_TXD7),\n\tPINMUX_IPSR_MSEL(IP1_25_22, TX1_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_MSEL(IP1_25_22, VI0_FIELD, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP1_25_22, VI0_FIELD_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP1_25_22, VI2_DATA7_VI2_B7, SEL_VI2_0),\n\tPINMUX_IPSR_GPSR(IP1_27_26, A0),\n\tPINMUX_IPSR_GPSR(IP1_27_26, PWM3),\n\tPINMUX_IPSR_GPSR(IP1_29_28, A1),\n\tPINMUX_IPSR_GPSR(IP1_29_28, PWM4),\n\n\tPINMUX_IPSR_GPSR(IP2_2_0, A2),\n\tPINMUX_IPSR_GPSR(IP2_2_0, PWM5),\n\tPINMUX_IPSR_MSEL(IP2_2_0, MSIOF1_SS1_B, SEL_SOF1_1),\n\tPINMUX_IPSR_GPSR(IP2_5_3, A3),\n\tPINMUX_IPSR_GPSR(IP2_5_3, PWM6),\n\tPINMUX_IPSR_MSEL(IP2_5_3, MSIOF1_SS2_B, SEL_SOF1_1),\n\tPINMUX_IPSR_GPSR(IP2_8_6, A4),\n\tPINMUX_IPSR_MSEL(IP2_8_6, MSIOF1_TXD_B, SEL_SOF1_1),\n\tPINMUX_IPSR_GPSR(IP2_8_6, TPU0TO0),\n\tPINMUX_IPSR_GPSR(IP2_11_9, A5),\n\tPINMUX_IPSR_MSEL(IP2_11_9, SCIFA1_TXD_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_GPSR(IP2_11_9, TPU0TO1),\n\tPINMUX_IPSR_GPSR(IP2_14_12, A6),\n\tPINMUX_IPSR_MSEL(IP2_14_12, SCIFA1_RTS_N_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_GPSR(IP2_14_12, TPU0TO2),\n\tPINMUX_IPSR_GPSR(IP2_17_15, A7),\n\tPINMUX_IPSR_MSEL(IP2_17_15, SCIFA1_SCK_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_GPSR(IP2_17_15, AUDIO_CLKOUT_B),\n\tPINMUX_IPSR_GPSR(IP2_17_15, TPU0TO3),\n\tPINMUX_IPSR_GPSR(IP2_21_18, A8),\n\tPINMUX_IPSR_MSEL(IP2_21_18, SCIFA1_RXD_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_MSEL(IP2_21_18, SSI_SCK5_B, SEL_SSI5_1),\n\tPINMUX_IPSR_MSEL(IP2_21_18, VI0_R4, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP2_21_18, VI0_R4_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP2_21_18, SCIFB2_RXD_C, SEL_SCIFB2_2),\n\tPINMUX_IPSR_MSEL(IP2_21_18, RX2_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP2_21_18, VI2_DATA0_VI2_B0_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP2_25_22, A9),\n\tPINMUX_IPSR_MSEL(IP2_25_22, SCIFA1_CTS_N_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_MSEL(IP2_25_22, SSI_WS5_B, SEL_SSI5_1),\n\tPINMUX_IPSR_MSEL(IP2_25_22, VI0_R5, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP2_25_22, VI0_R5_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP2_25_22, SCIFB2_TXD_C, SEL_SCIFB2_2),\n\tPINMUX_IPSR_MSEL(IP2_25_22, TX2_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP2_25_22, VI2_DATA1_VI2_B1_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP2_28_26, A10),\n\tPINMUX_IPSR_MSEL(IP2_28_26, SSI_SDATA5_B, SEL_SSI5_1),\n\tPINMUX_IPSR_GPSR(IP2_28_26, MSIOF2_SYNC),\n\tPINMUX_IPSR_MSEL(IP2_28_26, VI0_R6, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP2_28_26, VI0_R6_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP2_28_26, VI2_DATA2_VI2_B2_B, SEL_VI2_1),\n\n\tPINMUX_IPSR_GPSR(IP3_3_0, A11),\n\tPINMUX_IPSR_MSEL(IP3_3_0, SCIFB2_CTS_N_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_GPSR(IP3_3_0, MSIOF2_SCK),\n\tPINMUX_IPSR_MSEL(IP3_3_0, VI1_R0, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP3_3_0, VI1_R0_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP3_3_0, VI2_G0),\n\tPINMUX_IPSR_MSEL(IP3_3_0, VI2_DATA3_VI2_B3_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP3_7_4, A12),\n\tPINMUX_IPSR_MSEL(IP3_7_4, SCIFB2_RXD_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_GPSR(IP3_7_4, MSIOF2_TXD),\n\tPINMUX_IPSR_MSEL(IP3_7_4, VI1_R1, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP3_7_4, VI1_R1_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP3_7_4, VI2_G1),\n\tPINMUX_IPSR_MSEL(IP3_7_4, VI2_DATA4_VI2_B4_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP3_11_8, A13),\n\tPINMUX_IPSR_MSEL(IP3_11_8, SCIFB2_RTS_N_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_GPSR(IP3_11_8, EX_WAIT2),\n\tPINMUX_IPSR_GPSR(IP3_11_8, MSIOF2_RXD),\n\tPINMUX_IPSR_MSEL(IP3_11_8, VI1_R2, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP3_11_8, VI1_R2_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP3_11_8, VI2_G2),\n\tPINMUX_IPSR_MSEL(IP3_11_8, VI2_DATA5_VI2_B5_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP3_14_12, A14),\n\tPINMUX_IPSR_MSEL(IP3_14_12, SCIFB2_TXD_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_GPSR(IP3_14_12, ATACS11_N),\n\tPINMUX_IPSR_GPSR(IP3_14_12, MSIOF2_SS1),\n\tPINMUX_IPSR_GPSR(IP3_17_15, A15),\n\tPINMUX_IPSR_MSEL(IP3_17_15, SCIFB2_SCK_B, SEL_SCIFB2_1),\n\tPINMUX_IPSR_GPSR(IP3_17_15, ATARD1_N),\n\tPINMUX_IPSR_GPSR(IP3_17_15, MSIOF2_SS2),\n\tPINMUX_IPSR_GPSR(IP3_19_18, A16),\n\tPINMUX_IPSR_GPSR(IP3_19_18, ATAWR1_N),\n\tPINMUX_IPSR_GPSR(IP3_22_20, A17),\n\tPINMUX_IPSR_MSEL(IP3_22_20, AD_DO_B, SEL_ADI_1),\n\tPINMUX_IPSR_GPSR(IP3_22_20, ATADIR1_N),\n\tPINMUX_IPSR_GPSR(IP3_25_23, A18),\n\tPINMUX_IPSR_MSEL(IP3_25_23, AD_CLK_B, SEL_ADI_1),\n\tPINMUX_IPSR_GPSR(IP3_25_23, ATAG1_N),\n\tPINMUX_IPSR_GPSR(IP3_28_26, A19),\n\tPINMUX_IPSR_MSEL(IP3_28_26, AD_NCS_N_B, SEL_ADI_1),\n\tPINMUX_IPSR_GPSR(IP3_28_26, ATACS01_N),\n\tPINMUX_IPSR_MSEL(IP3_28_26, EX_WAIT0_B, SEL_LBS_1),\n\tPINMUX_IPSR_GPSR(IP3_31_29, A20),\n\tPINMUX_IPSR_GPSR(IP3_31_29, SPCLK),\n\tPINMUX_IPSR_MSEL(IP3_31_29, VI1_R3, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP3_31_29, VI1_R3_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP3_31_29, VI2_G4),\n\n\tPINMUX_IPSR_GPSR(IP4_2_0, A21),\n\tPINMUX_IPSR_GPSR(IP4_2_0, MOSI_IO0),\n\tPINMUX_IPSR_MSEL(IP4_2_0, VI1_R4, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_2_0, VI1_R4_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP4_2_0, VI2_G5),\n\tPINMUX_IPSR_GPSR(IP4_5_3, A22),\n\tPINMUX_IPSR_GPSR(IP4_5_3, MISO_IO1),\n\tPINMUX_IPSR_MSEL(IP4_5_3, VI1_R5, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_5_3, VI1_R5_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP4_5_3, VI2_G6),\n\tPINMUX_IPSR_GPSR(IP4_8_6, A23),\n\tPINMUX_IPSR_GPSR(IP4_8_6, IO2),\n\tPINMUX_IPSR_MSEL(IP4_8_6, VI1_G7, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_8_6, VI1_G7_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP4_8_6, VI2_G7),\n\tPINMUX_IPSR_GPSR(IP4_11_9, A24),\n\tPINMUX_IPSR_GPSR(IP4_11_9, IO3),\n\tPINMUX_IPSR_MSEL(IP4_11_9, VI1_R7, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_11_9, VI1_R7_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP4_11_9, VI2_CLKENB, SEL_VI2_0),\n\tPINMUX_IPSR_MSEL(IP4_11_9, VI2_CLKENB_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP4_14_12, A25),\n\tPINMUX_IPSR_GPSR(IP4_14_12, SSL),\n\tPINMUX_IPSR_MSEL(IP4_14_12, VI1_G6, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_14_12, VI1_G6_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP4_14_12, VI2_FIELD, SEL_VI2_0),\n\tPINMUX_IPSR_MSEL(IP4_14_12, VI2_FIELD_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP4_17_15, CS0_N),\n\tPINMUX_IPSR_MSEL(IP4_17_15, VI1_R6, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_17_15, VI1_R6_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP4_17_15, VI2_G3),\n\tPINMUX_IPSR_MSEL(IP4_17_15, MSIOF0_SS2_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP4_20_18, CS1_N_A26),\n\tPINMUX_IPSR_GPSR(IP4_20_18, SPEEDIN),\n\tPINMUX_IPSR_MSEL(IP4_20_18, VI0_R7, SEL_VI0_0),\n\tPINMUX_IPSR_MSEL(IP4_20_18, VI0_R7_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP4_20_18, VI2_CLK, SEL_VI2_0),\n\tPINMUX_IPSR_MSEL(IP4_20_18, VI2_CLK_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP4_23_21, EX_CS0_N),\n\tPINMUX_IPSR_MSEL(IP4_23_21, HRX1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP4_23_21, VI1_G5, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_23_21, VI1_G5_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP4_23_21, VI2_R0),\n\tPINMUX_IPSR_MSEL(IP4_23_21, HTX0_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP4_23_21, MSIOF0_SS1_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP4_26_24, EX_CS1_N),\n\tPINMUX_IPSR_GPSR(IP4_26_24, GPS_CLK),\n\tPINMUX_IPSR_MSEL(IP4_26_24, HCTS1_N_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP4_26_24, VI1_FIELD, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_26_24, VI1_FIELD_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP4_26_24, VI2_R1),\n\tPINMUX_IPSR_GPSR(IP4_29_27, EX_CS2_N),\n\tPINMUX_IPSR_GPSR(IP4_29_27, GPS_SIGN),\n\tPINMUX_IPSR_MSEL(IP4_29_27, HRTS1_N_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_GPSR(IP4_29_27, VI3_CLKENB),\n\tPINMUX_IPSR_MSEL(IP4_29_27, VI1_G0, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP4_29_27, VI1_G0_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP4_29_27, VI2_R2),\n\n\tPINMUX_IPSR_GPSR(IP5_2_0, EX_CS3_N),\n\tPINMUX_IPSR_GPSR(IP5_2_0, GPS_MAG),\n\tPINMUX_IPSR_GPSR(IP5_2_0, VI3_FIELD),\n\tPINMUX_IPSR_MSEL(IP5_2_0, VI1_G1, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP5_2_0, VI1_G1_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_2_0, VI2_R3),\n\tPINMUX_IPSR_GPSR(IP5_5_3, EX_CS4_N),\n\tPINMUX_IPSR_MSEL(IP5_5_3, MSIOF1_SCK_B, SEL_SOF1_1),\n\tPINMUX_IPSR_GPSR(IP5_5_3, VI3_HSYNC_N),\n\tPINMUX_IPSR_MSEL(IP5_5_3, VI2_HSYNC_N, SEL_VI2_0),\n\tPINMUX_IPSR_MSEL(IP5_5_3, IIC1_SCL, SEL_IIC1_0),\n\tPINMUX_IPSR_MSEL(IP5_5_3, VI2_HSYNC_N_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP5_5_3, INTC_EN0_N),\n\tPINMUX_IPSR_MSEL(IP5_5_3, I2C1_SCL, SEL_I2C1_0),\n\tPINMUX_IPSR_GPSR(IP5_9_6, EX_CS5_N),\n\tPINMUX_IPSR_MSEL(IP5_9_6, CAN0_RX, SEL_CAN0_0),\n\tPINMUX_IPSR_MSEL(IP5_9_6, MSIOF1_RXD_B, SEL_SOF1_1),\n\tPINMUX_IPSR_GPSR(IP5_9_6, VI3_VSYNC_N),\n\tPINMUX_IPSR_MSEL(IP5_9_6, VI1_G2, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP5_9_6, VI1_G2_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_9_6, VI2_R4),\n\tPINMUX_IPSR_MSEL(IP5_9_6, IIC1_SDA, SEL_IIC1_0),\n\tPINMUX_IPSR_GPSR(IP5_9_6, INTC_EN1_N),\n\tPINMUX_IPSR_MSEL(IP5_9_6, I2C1_SDA, SEL_I2C1_0),\n\tPINMUX_IPSR_GPSR(IP5_12_10, BS_N),\n\tPINMUX_IPSR_MSEL(IP5_12_10, IETX, SEL_IEB_0),\n\tPINMUX_IPSR_MSEL(IP5_12_10, HTX1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP5_12_10, CAN1_TX, SEL_CAN1_0),\n\tPINMUX_IPSR_GPSR(IP5_12_10, DRACK0),\n\tPINMUX_IPSR_MSEL(IP5_12_10, IETX_C, SEL_IEB_2),\n\tPINMUX_IPSR_GPSR(IP5_14_13, RD_N),\n\tPINMUX_IPSR_MSEL(IP5_14_13, CAN0_TX, SEL_CAN0_0),\n\tPINMUX_IPSR_MSEL(IP5_14_13, SCIFA0_SCK_B, SEL_SCFA_1),\n\tPINMUX_IPSR_GPSR(IP5_17_15, RD_WR_N),\n\tPINMUX_IPSR_MSEL(IP5_17_15, VI1_G3, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP5_17_15, VI1_G3_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_17_15, VI2_R5),\n\tPINMUX_IPSR_MSEL(IP5_17_15, SCIFA0_RXD_B, SEL_SCFA_1),\n\tPINMUX_IPSR_GPSR(IP5_20_18, WE0_N),\n\tPINMUX_IPSR_MSEL(IP5_20_18, IECLK, SEL_IEB_0),\n\tPINMUX_IPSR_MSEL(IP5_20_18, CAN_CLK, SEL_CANCLK_0),\n\tPINMUX_IPSR_MSEL(IP5_20_18, VI2_VSYNC_N, SEL_VI2_0),\n\tPINMUX_IPSR_MSEL(IP5_20_18, SCIFA0_TXD_B, SEL_SCFA_1),\n\tPINMUX_IPSR_MSEL(IP5_20_18, VI2_VSYNC_N_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP5_23_21, WE1_N),\n\tPINMUX_IPSR_MSEL(IP5_23_21, IERX, SEL_IEB_0),\n\tPINMUX_IPSR_MSEL(IP5_23_21, CAN1_RX, SEL_CAN1_0),\n\tPINMUX_IPSR_MSEL(IP5_23_21, VI1_G4, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP5_23_21, VI1_G4_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_23_21, VI2_R6),\n\tPINMUX_IPSR_MSEL(IP5_23_21, SCIFA0_CTS_N_B, SEL_SCFA_1),\n\tPINMUX_IPSR_MSEL(IP5_23_21, IERX_C, SEL_IEB_2),\n\tPINMUX_IPSR_MSEL(IP5_26_24, EX_WAIT0, SEL_LBS_0),\n\tPINMUX_IPSR_GPSR(IP5_26_24, IRQ3),\n\tPINMUX_IPSR_MSEL(IP5_26_24, VI3_CLK, SEL_VI3_0),\n\tPINMUX_IPSR_MSEL(IP5_26_24, SCIFA0_RTS_N_B, SEL_SCFA_1),\n\tPINMUX_IPSR_MSEL(IP5_26_24, HRX0_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP5_26_24, MSIOF0_SCK_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP5_29_27, DREQ0_N),\n\tPINMUX_IPSR_MSEL(IP5_29_27, VI1_HSYNC_N, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP5_29_27, VI1_HSYNC_N_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP5_29_27, VI2_R7),\n\tPINMUX_IPSR_MSEL(IP5_29_27, SSI_SCK78_C, SEL_SSI7_2),\n\tPINMUX_IPSR_MSEL(IP5_29_27, SSI_WS78_B, SEL_SSI7_1),\n\n\tPINMUX_IPSR_GPSR(IP6_2_0, DACK0),\n\tPINMUX_IPSR_GPSR(IP6_2_0, IRQ0),\n\tPINMUX_IPSR_MSEL(IP6_2_0, SSI_SCK6_B, SEL_SSI6_1),\n\tPINMUX_IPSR_MSEL(IP6_2_0, VI1_VSYNC_N, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP6_2_0, VI1_VSYNC_N_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP6_2_0, SSI_WS78_C, SEL_SSI7_2),\n\tPINMUX_IPSR_GPSR(IP6_5_3, DREQ1_N),\n\tPINMUX_IPSR_MSEL(IP6_5_3, VI1_CLKENB, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP6_5_3, VI1_CLKENB_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP6_5_3, SSI_SDATA7_C, SEL_SSI7_2),\n\tPINMUX_IPSR_MSEL(IP6_5_3, SSI_SCK78_B, SEL_SSI7_1),\n\tPINMUX_IPSR_GPSR(IP6_8_6, DACK1),\n\tPINMUX_IPSR_GPSR(IP6_8_6, IRQ1),\n\tPINMUX_IPSR_MSEL(IP6_8_6, SSI_WS6_B, SEL_SSI6_1),\n\tPINMUX_IPSR_MSEL(IP6_8_6, SSI_SDATA8_C, SEL_SSI8_2),\n\tPINMUX_IPSR_GPSR(IP6_10_9, DREQ2_N),\n\tPINMUX_IPSR_MSEL(IP6_10_9, HSCK1_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP6_10_9, HCTS0_N_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP6_10_9, MSIOF0_TXD_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP6_13_11, DACK2),\n\tPINMUX_IPSR_GPSR(IP6_13_11, IRQ2),\n\tPINMUX_IPSR_MSEL(IP6_13_11, SSI_SDATA6_B, SEL_SSI6_1),\n\tPINMUX_IPSR_MSEL(IP6_13_11, HRTS0_N_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP6_13_11, MSIOF0_RXD_B, SEL_SOF0_1),\n\tPINMUX_IPSR_GPSR(IP6_16_14, ETH_CRS_DV),\n\tPINMUX_IPSR_MSEL(IP6_16_14, STP_ISCLK_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP6_16_14, TS_SDEN0_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP6_16_14, GLO_Q0_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP6_16_14, IIC2_SCL_E, SEL_IIC2_4),\n\tPINMUX_IPSR_MSEL(IP6_16_14, I2C2_SCL_E, SEL_I2C2_4),\n\tPINMUX_IPSR_GPSR(IP6_19_17, ETH_RX_ER),\n\tPINMUX_IPSR_MSEL(IP6_19_17, STP_ISD_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP6_19_17, TS_SPSYNC0_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP6_19_17, GLO_Q1_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP6_19_17, IIC2_SDA_E, SEL_IIC2_4),\n\tPINMUX_IPSR_MSEL(IP6_19_17, I2C2_SDA_E, SEL_I2C2_4),\n\tPINMUX_IPSR_GPSR(IP6_22_20, ETH_RXD0),\n\tPINMUX_IPSR_MSEL(IP6_22_20, STP_ISEN_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP6_22_20, TS_SDAT0_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP6_22_20, GLO_I0_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP6_22_20, SCIFB1_SCK_G, SEL_SCIFB1_6),\n\tPINMUX_IPSR_MSEL(IP6_22_20, SCK1_E, SEL_SCIF1_4),\n\tPINMUX_IPSR_GPSR(IP6_25_23, ETH_RXD1),\n\tPINMUX_IPSR_MSEL(IP6_25_23, HRX0_E, SEL_HSCIF0_4),\n\tPINMUX_IPSR_MSEL(IP6_25_23, STP_ISSYNC_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP6_25_23, TS_SCK0_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP6_25_23, GLO_I1_C, SEL_GPS_2),\n\tPINMUX_IPSR_MSEL(IP6_25_23, SCIFB1_RXD_G, SEL_SCIFB1_6),\n\tPINMUX_IPSR_MSEL(IP6_25_23, RX1_E, SEL_SCIF1_4),\n\tPINMUX_IPSR_GPSR(IP6_28_26, ETH_LINK),\n\tPINMUX_IPSR_MSEL(IP6_28_26, HTX0_E, SEL_HSCIF0_4),\n\tPINMUX_IPSR_MSEL(IP6_28_26, STP_IVCXO27_0_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP6_28_26, SCIFB1_TXD_G, SEL_SCIFB1_6),\n\tPINMUX_IPSR_MSEL(IP6_28_26, TX1_E, SEL_SCIF1_4),\n\tPINMUX_IPSR_GPSR(IP6_31_29, ETH_REF_CLK),\n\tPINMUX_IPSR_MSEL(IP6_31_29, HCTS0_N_E, SEL_HSCIF0_4),\n\tPINMUX_IPSR_MSEL(IP6_31_29, STP_IVCXO27_1_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP6_31_29, HRX0_F, SEL_HSCIF0_5),\n\n\tPINMUX_IPSR_GPSR(IP7_2_0, ETH_MDIO),\n\tPINMUX_IPSR_MSEL(IP7_2_0, HRTS0_N_E, SEL_HSCIF0_4),\n\tPINMUX_IPSR_MSEL(IP7_2_0, SIM0_D_C, SEL_SIM_2),\n\tPINMUX_IPSR_MSEL(IP7_2_0, HCTS0_N_F, SEL_HSCIF0_5),\n\tPINMUX_IPSR_GPSR(IP7_5_3, ETH_TXD1),\n\tPINMUX_IPSR_MSEL(IP7_5_3, HTX0_F, SEL_HSCIF0_5),\n\tPINMUX_IPSR_MSEL(IP7_5_3, BPFCLK_G, SEL_FM_6),\n\tPINMUX_IPSR_GPSR(IP7_7_6, ETH_TX_EN),\n\tPINMUX_IPSR_MSEL(IP7_7_6, SIM0_CLK_C, SEL_SIM_2),\n\tPINMUX_IPSR_MSEL(IP7_7_6, HRTS0_N_F, SEL_HSCIF0_5),\n\tPINMUX_IPSR_GPSR(IP7_9_8, ETH_MAGIC),\n\tPINMUX_IPSR_MSEL(IP7_9_8, SIM0_RST_C, SEL_SIM_2),\n\tPINMUX_IPSR_GPSR(IP7_12_10, ETH_TXD0),\n\tPINMUX_IPSR_MSEL(IP7_12_10, STP_ISCLK_1_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP7_12_10, TS_SDEN1_C, SEL_TSIF1_2),\n\tPINMUX_IPSR_MSEL(IP7_12_10, GLO_SCLK_C, SEL_GPS_2),\n\tPINMUX_IPSR_GPSR(IP7_15_13, ETH_MDC),\n\tPINMUX_IPSR_MSEL(IP7_15_13, STP_ISD_1_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP7_15_13, TS_SPSYNC1_C, SEL_TSIF1_2),\n\tPINMUX_IPSR_MSEL(IP7_15_13, GLO_SDATA_C, SEL_GPS_2),\n\tPINMUX_IPSR_GPSR(IP7_18_16, PWM0),\n\tPINMUX_IPSR_MSEL(IP7_18_16, SCIFA2_SCK_C, SEL_SCIFA2_2),\n\tPINMUX_IPSR_MSEL(IP7_18_16, STP_ISEN_1_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP7_18_16, TS_SDAT1_C, SEL_TSIF1_2),\n\tPINMUX_IPSR_MSEL(IP7_18_16, GLO_SS_C, SEL_GPS_2),\n\tPINMUX_IPSR_GPSR(IP7_21_19, PWM1),\n\tPINMUX_IPSR_MSEL(IP7_21_19, SCIFA2_TXD_C, SEL_SCIFA2_2),\n\tPINMUX_IPSR_MSEL(IP7_21_19, STP_ISSYNC_1_B, SEL_SSP_1),\n\tPINMUX_IPSR_MSEL(IP7_21_19, TS_SCK1_C, SEL_TSIF1_2),\n\tPINMUX_IPSR_MSEL(IP7_21_19, GLO_RFON_C, SEL_GPS_2),\n\tPINMUX_IPSR_GPSR(IP7_21_19, PCMOE_N),\n\tPINMUX_IPSR_GPSR(IP7_24_22, PWM2),\n\tPINMUX_IPSR_GPSR(IP7_24_22, PWMFSW0),\n\tPINMUX_IPSR_MSEL(IP7_24_22, SCIFA2_RXD_C, SEL_SCIFA2_2),\n\tPINMUX_IPSR_GPSR(IP7_24_22, PCMWE_N),\n\tPINMUX_IPSR_MSEL(IP7_24_22, IECLK_C, SEL_IEB_2),\n\tPINMUX_IPSR_GPSR(IP7_26_25, DU_DOTCLKIN1),\n\tPINMUX_IPSR_GPSR(IP7_26_25, AUDIO_CLKC),\n\tPINMUX_IPSR_GPSR(IP7_26_25, AUDIO_CLKOUT_C),\n\tPINMUX_IPSR_MSEL(IP7_28_27, VI0_CLK, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP7_28_27, ATACS00_N),\n\tPINMUX_IPSR_GPSR(IP7_28_27, AVB_RXD1),\n\tPINMUX_IPSR_MSEL(IP7_30_29, VI0_DATA0_VI0_B0, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP7_30_29, ATACS10_N),\n\tPINMUX_IPSR_GPSR(IP7_30_29, AVB_RXD2),\n\n\tPINMUX_IPSR_MSEL(IP8_1_0, VI0_DATA1_VI0_B1, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP8_1_0, ATARD0_N),\n\tPINMUX_IPSR_GPSR(IP8_1_0, AVB_RXD3),\n\tPINMUX_IPSR_MSEL(IP8_3_2, VI0_DATA2_VI0_B2, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP8_3_2, ATAWR0_N),\n\tPINMUX_IPSR_GPSR(IP8_3_2, AVB_RXD4),\n\tPINMUX_IPSR_MSEL(IP8_5_4, VI0_DATA3_VI0_B3, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP8_5_4, ATADIR0_N),\n\tPINMUX_IPSR_GPSR(IP8_5_4, AVB_RXD5),\n\tPINMUX_IPSR_MSEL(IP8_7_6, VI0_DATA4_VI0_B4, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP8_7_6, ATAG0_N),\n\tPINMUX_IPSR_GPSR(IP8_7_6, AVB_RXD6),\n\tPINMUX_IPSR_MSEL(IP8_9_8, VI0_DATA5_VI0_B5, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP8_9_8, EX_WAIT1),\n\tPINMUX_IPSR_GPSR(IP8_9_8, AVB_RXD7),\n\tPINMUX_IPSR_MSEL(IP8_11_10, VI0_DATA6_VI0_B6, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP8_11_10, AVB_RX_ER),\n\tPINMUX_IPSR_MSEL(IP8_13_12, VI0_DATA7_VI0_B7, SEL_VI0_0),\n\tPINMUX_IPSR_GPSR(IP8_13_12, AVB_RX_CLK),\n\tPINMUX_IPSR_MSEL(IP8_15_14, VI1_CLK, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP8_15_14, AVB_RX_DV),\n\tPINMUX_IPSR_MSEL(IP8_17_16, VI1_DATA0_VI1_B0, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP8_17_16, SCIFA1_SCK_D, SEL_SCIFA1_3),\n\tPINMUX_IPSR_GPSR(IP8_17_16, AVB_CRS),\n\tPINMUX_IPSR_MSEL(IP8_19_18, VI1_DATA1_VI1_B1, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP8_19_18, SCIFA1_RXD_D, SEL_SCIFA1_3),\n\tPINMUX_IPSR_GPSR(IP8_19_18, AVB_MDC),\n\tPINMUX_IPSR_MSEL(IP8_21_20, VI1_DATA2_VI1_B2, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP8_21_20, SCIFA1_TXD_D, SEL_SCIFA1_3),\n\tPINMUX_IPSR_GPSR(IP8_21_20, AVB_MDIO),\n\tPINMUX_IPSR_MSEL(IP8_23_22, VI1_DATA3_VI1_B3, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP8_23_22, SCIFA1_CTS_N_D, SEL_SCIFA1_3),\n\tPINMUX_IPSR_GPSR(IP8_23_22, AVB_GTX_CLK),\n\tPINMUX_IPSR_MSEL(IP8_25_24, VI1_DATA4_VI1_B4, SEL_VI1_0),\n\tPINMUX_IPSR_MSEL(IP8_25_24, SCIFA1_RTS_N_D, SEL_SCIFA1_3),\n\tPINMUX_IPSR_GPSR(IP8_25_24, AVB_MAGIC),\n\tPINMUX_IPSR_MSEL(IP8_26, VI1_DATA5_VI1_B5, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP8_26, AVB_PHY_INT),\n\tPINMUX_IPSR_MSEL(IP8_27, VI1_DATA6_VI1_B6, SEL_VI1_0),\n\tPINMUX_IPSR_GPSR(IP8_27, AVB_GTXREFCLK),\n\tPINMUX_IPSR_GPSR(IP8_28, SD0_CLK),\n\tPINMUX_IPSR_MSEL(IP8_28, VI1_DATA0_VI1_B0_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP8_30_29, SD0_CMD),\n\tPINMUX_IPSR_MSEL(IP8_30_29, SCIFB1_SCK_B, SEL_SCIFB1_1),\n\tPINMUX_IPSR_MSEL(IP8_30_29, VI1_DATA1_VI1_B1_B, SEL_VI1_1),\n\n\tPINMUX_IPSR_GPSR(IP9_1_0, SD0_DAT0),\n\tPINMUX_IPSR_MSEL(IP9_1_0, SCIFB1_RXD_B, SEL_SCIFB1_1),\n\tPINMUX_IPSR_MSEL(IP9_1_0, VI1_DATA2_VI1_B2_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP9_3_2, SD0_DAT1),\n\tPINMUX_IPSR_MSEL(IP9_3_2, SCIFB1_TXD_B, SEL_SCIFB1_1),\n\tPINMUX_IPSR_MSEL(IP9_3_2, VI1_DATA3_VI1_B3_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP9_5_4, SD0_DAT2),\n\tPINMUX_IPSR_MSEL(IP9_5_4, SCIFB1_CTS_N_B, SEL_SCIFB1_1),\n\tPINMUX_IPSR_MSEL(IP9_5_4, VI1_DATA4_VI1_B4_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP9_7_6, SD0_DAT3),\n\tPINMUX_IPSR_MSEL(IP9_7_6, SCIFB1_RTS_N_B, SEL_SCIFB1_1),\n\tPINMUX_IPSR_MSEL(IP9_7_6, VI1_DATA5_VI1_B5_B, SEL_VI1_1),\n\tPINMUX_IPSR_GPSR(IP9_11_8, SD0_CD),\n\tPINMUX_IPSR_GPSR(IP9_11_8, MMC0_D6),\n\tPINMUX_IPSR_MSEL(IP9_11_8, TS_SDEN0_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_GPSR(IP9_11_8, USB0_EXTP),\n\tPINMUX_IPSR_MSEL(IP9_11_8, GLO_SCLK, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP9_11_8, VI1_DATA6_VI1_B6_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP9_11_8, IIC1_SCL_B, SEL_IIC1_1),\n\tPINMUX_IPSR_MSEL(IP9_11_8, I2C1_SCL_B, SEL_I2C1_1),\n\tPINMUX_IPSR_MSEL(IP9_11_8, VI2_DATA6_VI2_B6_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP9_15_12, SD0_WP),\n\tPINMUX_IPSR_GPSR(IP9_15_12, MMC0_D7),\n\tPINMUX_IPSR_MSEL(IP9_15_12, TS_SPSYNC0_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_GPSR(IP9_15_12, USB0_IDIN),\n\tPINMUX_IPSR_MSEL(IP9_15_12, GLO_SDATA, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP9_15_12, VI1_DATA7_VI1_B7_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP9_15_12, IIC1_SDA_B, SEL_IIC1_1),\n\tPINMUX_IPSR_MSEL(IP9_15_12, I2C1_SDA_B, SEL_I2C1_1),\n\tPINMUX_IPSR_MSEL(IP9_15_12, VI2_DATA7_VI2_B7_B, SEL_VI2_1),\n\tPINMUX_IPSR_GPSR(IP9_17_16, SD1_CLK),\n\tPINMUX_IPSR_GPSR(IP9_17_16, AVB_TX_EN),\n\tPINMUX_IPSR_GPSR(IP9_19_18, SD1_CMD),\n\tPINMUX_IPSR_GPSR(IP9_19_18, AVB_TX_ER),\n\tPINMUX_IPSR_MSEL(IP9_19_18, SCIFB0_SCK_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_GPSR(IP9_21_20, SD1_DAT0),\n\tPINMUX_IPSR_GPSR(IP9_21_20, AVB_TX_CLK),\n\tPINMUX_IPSR_MSEL(IP9_21_20, SCIFB0_RXD_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_GPSR(IP9_23_22, SD1_DAT1),\n\tPINMUX_IPSR_GPSR(IP9_23_22, AVB_LINK),\n\tPINMUX_IPSR_MSEL(IP9_23_22, SCIFB0_TXD_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_GPSR(IP9_25_24, SD1_DAT2),\n\tPINMUX_IPSR_GPSR(IP9_25_24, AVB_COL),\n\tPINMUX_IPSR_MSEL(IP9_25_24, SCIFB0_CTS_N_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_GPSR(IP9_27_26, SD1_DAT3),\n\tPINMUX_IPSR_GPSR(IP9_27_26, AVB_RXD0),\n\tPINMUX_IPSR_MSEL(IP9_27_26, SCIFB0_RTS_N_B, SEL_SCIFB_1),\n\tPINMUX_IPSR_GPSR(IP9_31_28, SD1_CD),\n\tPINMUX_IPSR_GPSR(IP9_31_28, MMC1_D6),\n\tPINMUX_IPSR_MSEL(IP9_31_28, TS_SDEN1, SEL_TSIF1_0),\n\tPINMUX_IPSR_GPSR(IP9_31_28, USB1_EXTP),\n\tPINMUX_IPSR_MSEL(IP9_31_28, GLO_SS, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP9_31_28, VI0_CLK_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP9_31_28, IIC2_SCL_D, SEL_IIC2_3),\n\tPINMUX_IPSR_MSEL(IP9_31_28, I2C2_SCL_D, SEL_I2C2_3),\n\tPINMUX_IPSR_MSEL(IP9_31_28, SIM0_CLK_B, SEL_SIM_1),\n\tPINMUX_IPSR_MSEL(IP9_31_28, VI3_CLK_B, SEL_VI3_1),\n\n\tPINMUX_IPSR_GPSR(IP10_3_0, SD1_WP),\n\tPINMUX_IPSR_GPSR(IP10_3_0, MMC1_D7),\n\tPINMUX_IPSR_MSEL(IP10_3_0, TS_SPSYNC1, SEL_TSIF1_0),\n\tPINMUX_IPSR_GPSR(IP10_3_0, USB1_IDIN),\n\tPINMUX_IPSR_MSEL(IP10_3_0, GLO_RFON, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP10_3_0, VI1_CLK_B, SEL_VI1_1),\n\tPINMUX_IPSR_MSEL(IP10_3_0, IIC2_SDA_D, SEL_IIC2_3),\n\tPINMUX_IPSR_MSEL(IP10_3_0, I2C2_SDA_D, SEL_I2C2_3),\n\tPINMUX_IPSR_MSEL(IP10_3_0, SIM0_D_B, SEL_SIM_1),\n\tPINMUX_IPSR_GPSR(IP10_6_4, SD2_CLK),\n\tPINMUX_IPSR_GPSR(IP10_6_4, MMC0_CLK),\n\tPINMUX_IPSR_MSEL(IP10_6_4, SIM0_CLK, SEL_SIM_0),\n\tPINMUX_IPSR_MSEL(IP10_6_4, VI0_DATA0_VI0_B0_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP10_6_4, TS_SDEN0_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP10_6_4, GLO_SCLK_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_6_4, VI3_DATA0_B, SEL_VI3_1),\n\tPINMUX_IPSR_GPSR(IP10_10_7, SD2_CMD),\n\tPINMUX_IPSR_GPSR(IP10_10_7, MMC0_CMD),\n\tPINMUX_IPSR_MSEL(IP10_10_7, SIM0_D, SEL_SIM_0),\n\tPINMUX_IPSR_MSEL(IP10_10_7, VI0_DATA1_VI0_B1_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP10_10_7, SCIFB1_SCK_E, SEL_SCIFB1_4),\n\tPINMUX_IPSR_MSEL(IP10_10_7, SCK1_D, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP10_10_7, TS_SPSYNC0_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP10_10_7, GLO_SDATA_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_10_7, VI3_DATA1_B, SEL_VI3_1),\n\tPINMUX_IPSR_GPSR(IP10_14_11, SD2_DAT0),\n\tPINMUX_IPSR_GPSR(IP10_14_11, MMC0_D0),\n\tPINMUX_IPSR_MSEL(IP10_14_11, FMCLK_B, SEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP10_14_11, VI0_DATA2_VI0_B2_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP10_14_11, SCIFB1_RXD_E, SEL_SCIFB1_4),\n\tPINMUX_IPSR_MSEL(IP10_14_11, RX1_D, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP10_14_11, TS_SDAT0_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP10_14_11, GLO_SS_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_14_11, VI3_DATA2_B, SEL_VI3_1),\n\tPINMUX_IPSR_GPSR(IP10_18_15, SD2_DAT1),\n\tPINMUX_IPSR_GPSR(IP10_18_15, MMC0_D1),\n\tPINMUX_IPSR_MSEL(IP10_18_15, FMIN_B, SEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP10_18_15, VI0_DATA3_VI0_B3_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP10_18_15, SCIFB1_TXD_E, SEL_SCIFB1_4),\n\tPINMUX_IPSR_MSEL(IP10_18_15, TX1_D, SEL_SCIF1_3),\n\tPINMUX_IPSR_MSEL(IP10_18_15, TS_SCK0_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP10_18_15, GLO_RFON_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_18_15, VI3_DATA3_B, SEL_VI3_1),\n\tPINMUX_IPSR_GPSR(IP10_22_19, SD2_DAT2),\n\tPINMUX_IPSR_GPSR(IP10_22_19, MMC0_D2),\n\tPINMUX_IPSR_MSEL(IP10_22_19, BPFCLK_B, SEL_FM_1),\n\tPINMUX_IPSR_MSEL(IP10_22_19, VI0_DATA4_VI0_B4_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP10_22_19, HRX0_D, SEL_HSCIF0_3),\n\tPINMUX_IPSR_MSEL(IP10_22_19, TS_SDEN1_B, SEL_TSIF1_1),\n\tPINMUX_IPSR_MSEL(IP10_22_19, GLO_Q0_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_22_19, VI3_DATA4_B, SEL_VI3_1),\n\tPINMUX_IPSR_GPSR(IP10_25_23, SD2_DAT3),\n\tPINMUX_IPSR_GPSR(IP10_25_23, MMC0_D3),\n\tPINMUX_IPSR_MSEL(IP10_25_23, SIM0_RST, SEL_SIM_0),\n\tPINMUX_IPSR_MSEL(IP10_25_23, VI0_DATA5_VI0_B5_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP10_25_23, HTX0_D, SEL_HSCIF0_3),\n\tPINMUX_IPSR_MSEL(IP10_25_23, TS_SPSYNC1_B, SEL_TSIF1_1),\n\tPINMUX_IPSR_MSEL(IP10_25_23, GLO_Q1_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_25_23, VI3_DATA5_B, SEL_VI3_1),\n\tPINMUX_IPSR_GPSR(IP10_29_26, SD2_CD),\n\tPINMUX_IPSR_GPSR(IP10_29_26, MMC0_D4),\n\tPINMUX_IPSR_MSEL(IP10_29_26, TS_SDAT0_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_GPSR(IP10_29_26, USB2_EXTP),\n\tPINMUX_IPSR_MSEL(IP10_29_26, GLO_I0, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP10_29_26, VI0_DATA6_VI0_B6_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP10_29_26, HCTS0_N_D, SEL_HSCIF0_3),\n\tPINMUX_IPSR_MSEL(IP10_29_26, TS_SDAT1_B, SEL_TSIF1_1),\n\tPINMUX_IPSR_MSEL(IP10_29_26, GLO_I0_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP10_29_26, VI3_DATA6_B, SEL_VI3_1),\n\n\tPINMUX_IPSR_GPSR(IP11_3_0, SD2_WP),\n\tPINMUX_IPSR_GPSR(IP11_3_0, MMC0_D5),\n\tPINMUX_IPSR_MSEL(IP11_3_0, TS_SCK0_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_GPSR(IP11_3_0, USB2_IDIN),\n\tPINMUX_IPSR_MSEL(IP11_3_0, GLO_I1, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP11_3_0, VI0_DATA7_VI0_B7_B, SEL_VI0_1),\n\tPINMUX_IPSR_MSEL(IP11_3_0, HRTS0_N_D, SEL_HSCIF0_3),\n\tPINMUX_IPSR_MSEL(IP11_3_0, TS_SCK1_B, SEL_TSIF1_1),\n\tPINMUX_IPSR_MSEL(IP11_3_0, GLO_I1_B, SEL_GPS_1),\n\tPINMUX_IPSR_MSEL(IP11_3_0, VI3_DATA7_B, SEL_VI3_1),\n\tPINMUX_IPSR_GPSR(IP11_4, SD3_CLK),\n\tPINMUX_IPSR_GPSR(IP11_4, MMC1_CLK),\n\tPINMUX_IPSR_GPSR(IP11_6_5, SD3_CMD),\n\tPINMUX_IPSR_GPSR(IP11_6_5, MMC1_CMD),\n\tPINMUX_IPSR_GPSR(IP11_6_5, MTS_N),\n\tPINMUX_IPSR_GPSR(IP11_8_7, SD3_DAT0),\n\tPINMUX_IPSR_GPSR(IP11_8_7, MMC1_D0),\n\tPINMUX_IPSR_GPSR(IP11_8_7, STM_N),\n\tPINMUX_IPSR_GPSR(IP11_10_9, SD3_DAT1),\n\tPINMUX_IPSR_GPSR(IP11_10_9, MMC1_D1),\n\tPINMUX_IPSR_GPSR(IP11_10_9, MDATA),\n\tPINMUX_IPSR_GPSR(IP11_12_11, SD3_DAT2),\n\tPINMUX_IPSR_GPSR(IP11_12_11, MMC1_D2),\n\tPINMUX_IPSR_GPSR(IP11_12_11, SDATA),\n\tPINMUX_IPSR_GPSR(IP11_14_13, SD3_DAT3),\n\tPINMUX_IPSR_GPSR(IP11_14_13, MMC1_D3),\n\tPINMUX_IPSR_GPSR(IP11_14_13, SCKZ),\n\tPINMUX_IPSR_GPSR(IP11_17_15, SD3_CD),\n\tPINMUX_IPSR_GPSR(IP11_17_15, MMC1_D4),\n\tPINMUX_IPSR_MSEL(IP11_17_15, TS_SDAT1, SEL_TSIF1_0),\n\tPINMUX_IPSR_GPSR(IP11_17_15, VSP),\n\tPINMUX_IPSR_MSEL(IP11_17_15, GLO_Q0, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP11_17_15, SIM0_RST_B, SEL_SIM_1),\n\tPINMUX_IPSR_GPSR(IP11_21_18, SD3_WP),\n\tPINMUX_IPSR_GPSR(IP11_21_18, MMC1_D5),\n\tPINMUX_IPSR_MSEL(IP11_21_18, TS_SCK1, SEL_TSIF1_0),\n\tPINMUX_IPSR_MSEL(IP11_21_18, GLO_Q1, SEL_GPS_0),\n\tPINMUX_IPSR_MSEL(IP11_21_18, FMIN_C, SEL_FM_2),\n\tPINMUX_IPSR_MSEL(IP11_21_18, FMIN_E, SEL_FM_4),\n\tPINMUX_IPSR_MSEL(IP11_21_18, FMIN_F, SEL_FM_5),\n\tPINMUX_IPSR_GPSR(IP11_23_22, MLB_CLK),\n\tPINMUX_IPSR_MSEL(IP11_23_22, IIC2_SCL_B, SEL_IIC2_1),\n\tPINMUX_IPSR_MSEL(IP11_23_22, I2C2_SCL_B, SEL_I2C2_1),\n\tPINMUX_IPSR_GPSR(IP11_26_24, MLB_SIG),\n\tPINMUX_IPSR_MSEL(IP11_26_24, SCIFB1_RXD_D, SEL_SCIFB1_3),\n\tPINMUX_IPSR_MSEL(IP11_26_24, RX1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP11_26_24, IIC2_SDA_B, SEL_IIC2_1),\n\tPINMUX_IPSR_MSEL(IP11_26_24, I2C2_SDA_B, SEL_I2C2_1),\n\tPINMUX_IPSR_GPSR(IP11_29_27, MLB_DAT),\n\tPINMUX_IPSR_MSEL(IP11_29_27, SCIFB1_TXD_D, SEL_SCIFB1_3),\n\tPINMUX_IPSR_MSEL(IP11_29_27, TX1_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP11_29_27, BPFCLK_C, SEL_FM_2),\n\tPINMUX_IPSR_GPSR(IP11_31_30, SSI_SCK0129),\n\tPINMUX_IPSR_MSEL(IP11_31_30, CAN_CLK_B, SEL_CANCLK_1),\n\tPINMUX_IPSR_GPSR(IP11_31_30, MOUT0),\n\n\tPINMUX_IPSR_GPSR(IP12_1_0, SSI_WS0129),\n\tPINMUX_IPSR_MSEL(IP12_1_0, CAN0_TX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_GPSR(IP12_1_0, MOUT1),\n\tPINMUX_IPSR_GPSR(IP12_3_2, SSI_SDATA0),\n\tPINMUX_IPSR_MSEL(IP12_3_2, CAN0_RX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_GPSR(IP12_3_2, MOUT2),\n\tPINMUX_IPSR_GPSR(IP12_5_4, SSI_SDATA1),\n\tPINMUX_IPSR_MSEL(IP12_5_4, CAN1_TX_B, SEL_CAN1_1),\n\tPINMUX_IPSR_GPSR(IP12_5_4, MOUT5),\n\tPINMUX_IPSR_GPSR(IP12_7_6, SSI_SDATA2),\n\tPINMUX_IPSR_MSEL(IP12_7_6, CAN1_RX_B, SEL_CAN1_1),\n\tPINMUX_IPSR_GPSR(IP12_7_6, SSI_SCK1),\n\tPINMUX_IPSR_GPSR(IP12_7_6, MOUT6),\n\tPINMUX_IPSR_GPSR(IP12_10_8, SSI_SCK34),\n\tPINMUX_IPSR_GPSR(IP12_10_8, STP_OPWM_0),\n\tPINMUX_IPSR_MSEL(IP12_10_8, SCIFB0_SCK, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP12_10_8, MSIOF1_SCK, SEL_SOF1_0),\n\tPINMUX_IPSR_GPSR(IP12_10_8, CAN_DEBUG_HW_TRIGGER),\n\tPINMUX_IPSR_GPSR(IP12_13_11, SSI_WS34),\n\tPINMUX_IPSR_MSEL(IP12_13_11, STP_IVCXO27_0, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP12_13_11, SCIFB0_RXD, SEL_SCIFB_0),\n\tPINMUX_IPSR_GPSR(IP12_13_11, MSIOF1_SYNC),\n\tPINMUX_IPSR_GPSR(IP12_13_11, CAN_STEP0),\n\tPINMUX_IPSR_GPSR(IP12_16_14, SSI_SDATA3),\n\tPINMUX_IPSR_MSEL(IP12_16_14, STP_ISCLK_0, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP12_16_14, SCIFB0_TXD, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP12_16_14, MSIOF1_SS1, SEL_SOF1_0),\n\tPINMUX_IPSR_GPSR(IP12_16_14, CAN_TXCLK),\n\tPINMUX_IPSR_GPSR(IP12_19_17, SSI_SCK4),\n\tPINMUX_IPSR_MSEL(IP12_19_17, STP_ISD_0, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP12_19_17, SCIFB0_CTS_N, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP12_19_17, MSIOF1_SS2, SEL_SOF1_0),\n\tPINMUX_IPSR_MSEL(IP12_19_17, SSI_SCK5_C, SEL_SSI5_2),\n\tPINMUX_IPSR_GPSR(IP12_19_17, CAN_DEBUGOUT0),\n\tPINMUX_IPSR_GPSR(IP12_22_20, SSI_WS4),\n\tPINMUX_IPSR_MSEL(IP12_22_20, STP_ISEN_0, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP12_22_20, SCIFB0_RTS_N, SEL_SCIFB_0),\n\tPINMUX_IPSR_MSEL(IP12_22_20, MSIOF1_TXD, SEL_SOF1_0),\n\tPINMUX_IPSR_MSEL(IP12_22_20, SSI_WS5_C, SEL_SSI5_2),\n\tPINMUX_IPSR_GPSR(IP12_22_20, CAN_DEBUGOUT1),\n\tPINMUX_IPSR_GPSR(IP12_24_23, SSI_SDATA4),\n\tPINMUX_IPSR_MSEL(IP12_24_23, STP_ISSYNC_0, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP12_24_23, MSIOF1_RXD, SEL_SOF1_0),\n\tPINMUX_IPSR_GPSR(IP12_24_23, CAN_DEBUGOUT2),\n\tPINMUX_IPSR_MSEL(IP12_27_25, SSI_SCK5, SEL_SSI5_0),\n\tPINMUX_IPSR_MSEL(IP12_27_25, SCIFB1_SCK, SEL_SCIFB1_0),\n\tPINMUX_IPSR_MSEL(IP12_27_25, IERX_B, SEL_IEB_1),\n\tPINMUX_IPSR_GPSR(IP12_27_25, DU2_EXHSYNC_DU2_HSYNC),\n\tPINMUX_IPSR_GPSR(IP12_27_25, QSTH_QHS),\n\tPINMUX_IPSR_GPSR(IP12_27_25, CAN_DEBUGOUT3),\n\tPINMUX_IPSR_MSEL(IP12_30_28, SSI_WS5, SEL_SSI5_0),\n\tPINMUX_IPSR_MSEL(IP12_30_28, SCIFB1_RXD, SEL_SCIFB1_0),\n\tPINMUX_IPSR_MSEL(IP12_30_28, IECLK_B, SEL_IEB_1),\n\tPINMUX_IPSR_GPSR(IP12_30_28, DU2_EXVSYNC_DU2_VSYNC),\n\tPINMUX_IPSR_GPSR(IP12_30_28, QSTB_QHE),\n\tPINMUX_IPSR_GPSR(IP12_30_28, CAN_DEBUGOUT4),\n\n\tPINMUX_IPSR_MSEL(IP13_2_0, SSI_SDATA5, SEL_SSI5_0),\n\tPINMUX_IPSR_MSEL(IP13_2_0, SCIFB1_TXD, SEL_SCIFB1_0),\n\tPINMUX_IPSR_MSEL(IP13_2_0, IETX_B, SEL_IEB_1),\n\tPINMUX_IPSR_GPSR(IP13_2_0, DU2_DR2),\n\tPINMUX_IPSR_GPSR(IP13_2_0, LCDOUT2),\n\tPINMUX_IPSR_GPSR(IP13_2_0, CAN_DEBUGOUT5),\n\tPINMUX_IPSR_MSEL(IP13_6_3, SSI_SCK6, SEL_SSI6_0),\n\tPINMUX_IPSR_MSEL(IP13_6_3, SCIFB1_CTS_N, SEL_SCIFB1_0),\n\tPINMUX_IPSR_MSEL(IP13_6_3, BPFCLK_D, SEL_FM_3),\n\tPINMUX_IPSR_GPSR(IP13_6_3, DU2_DR3),\n\tPINMUX_IPSR_GPSR(IP13_6_3, LCDOUT3),\n\tPINMUX_IPSR_GPSR(IP13_6_3, CAN_DEBUGOUT6),\n\tPINMUX_IPSR_MSEL(IP13_6_3, BPFCLK_F, SEL_FM_5),\n\tPINMUX_IPSR_MSEL(IP13_9_7, SSI_WS6, SEL_SSI6_0),\n\tPINMUX_IPSR_MSEL(IP13_9_7, SCIFB1_RTS_N, SEL_SCIFB1_0),\n\tPINMUX_IPSR_MSEL(IP13_9_7, CAN0_TX_D, SEL_CAN0_3),\n\tPINMUX_IPSR_GPSR(IP13_9_7, DU2_DR4),\n\tPINMUX_IPSR_GPSR(IP13_9_7, LCDOUT4),\n\tPINMUX_IPSR_GPSR(IP13_9_7, CAN_DEBUGOUT7),\n\tPINMUX_IPSR_MSEL(IP13_12_10, SSI_SDATA6, SEL_SSI6_0),\n\tPINMUX_IPSR_MSEL(IP13_12_10, FMIN_D, SEL_FM_3),\n\tPINMUX_IPSR_GPSR(IP13_12_10, DU2_DR5),\n\tPINMUX_IPSR_GPSR(IP13_12_10, LCDOUT5),\n\tPINMUX_IPSR_GPSR(IP13_12_10, CAN_DEBUGOUT8),\n\tPINMUX_IPSR_MSEL(IP13_15_13, SSI_SCK78, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP13_15_13, STP_IVCXO27_1, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP13_15_13, SCK1, SEL_SCIF1_0),\n\tPINMUX_IPSR_MSEL(IP13_15_13, SCIFA1_SCK, SEL_SCIFA1_0),\n\tPINMUX_IPSR_GPSR(IP13_15_13, DU2_DR6),\n\tPINMUX_IPSR_GPSR(IP13_15_13, LCDOUT6),\n\tPINMUX_IPSR_GPSR(IP13_15_13, CAN_DEBUGOUT9),\n\tPINMUX_IPSR_MSEL(IP13_18_16, SSI_WS78, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP13_18_16, STP_ISCLK_1, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP13_18_16, SCIFB2_SCK, SEL_SCIFB2_0),\n\tPINMUX_IPSR_GPSR(IP13_18_16, SCIFA2_CTS_N),\n\tPINMUX_IPSR_GPSR(IP13_18_16, DU2_DR7),\n\tPINMUX_IPSR_GPSR(IP13_18_16, LCDOUT7),\n\tPINMUX_IPSR_GPSR(IP13_18_16, CAN_DEBUGOUT10),\n\tPINMUX_IPSR_MSEL(IP13_22_19, SSI_SDATA7, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP13_22_19, STP_ISD_1, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP13_22_19, SCIFB2_RXD, SEL_SCIFB2_0),\n\tPINMUX_IPSR_GPSR(IP13_22_19, SCIFA2_RTS_N),\n\tPINMUX_IPSR_GPSR(IP13_22_19, TCLK2),\n\tPINMUX_IPSR_GPSR(IP13_22_19, QSTVA_QVS),\n\tPINMUX_IPSR_GPSR(IP13_22_19, CAN_DEBUGOUT11),\n\tPINMUX_IPSR_MSEL(IP13_22_19, BPFCLK_E, SEL_FM_4),\n\tPINMUX_IPSR_MSEL(IP13_22_19, SSI_SDATA7_B, SEL_SSI7_1),\n\tPINMUX_IPSR_MSEL(IP13_22_19, FMIN_G, SEL_FM_6),\n\tPINMUX_IPSR_MSEL(IP13_25_23, SSI_SDATA8, SEL_SSI8_0),\n\tPINMUX_IPSR_MSEL(IP13_25_23, STP_ISEN_1, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP13_25_23, SCIFB2_TXD, SEL_SCIFB2_0),\n\tPINMUX_IPSR_MSEL(IP13_25_23, CAN0_TX_C, SEL_CAN0_2),\n\tPINMUX_IPSR_GPSR(IP13_25_23, CAN_DEBUGOUT12),\n\tPINMUX_IPSR_MSEL(IP13_25_23, SSI_SDATA8_B, SEL_SSI8_1),\n\tPINMUX_IPSR_GPSR(IP13_28_26, SSI_SDATA9),\n\tPINMUX_IPSR_MSEL(IP13_28_26, STP_ISSYNC_1, SEL_SSP_0),\n\tPINMUX_IPSR_MSEL(IP13_28_26, SCIFB2_CTS_N, SEL_SCIFB2_0),\n\tPINMUX_IPSR_GPSR(IP13_28_26, SSI_WS1),\n\tPINMUX_IPSR_MSEL(IP13_28_26, SSI_SDATA5_C, SEL_SSI5_2),\n\tPINMUX_IPSR_GPSR(IP13_28_26, CAN_DEBUGOUT13),\n\tPINMUX_IPSR_GPSR(IP13_30_29, AUDIO_CLKA),\n\tPINMUX_IPSR_MSEL(IP13_30_29, SCIFB2_RTS_N, SEL_SCIFB2_0),\n\tPINMUX_IPSR_GPSR(IP13_30_29, CAN_DEBUGOUT14),\n\n\tPINMUX_IPSR_GPSR(IP14_2_0, AUDIO_CLKB),\n\tPINMUX_IPSR_MSEL(IP14_2_0, SCIF_CLK, SEL_SCIFCLK_0),\n\tPINMUX_IPSR_MSEL(IP14_2_0, CAN0_RX_D, SEL_CAN0_3),\n\tPINMUX_IPSR_GPSR(IP14_2_0, DVC_MUTE),\n\tPINMUX_IPSR_MSEL(IP14_2_0, CAN0_RX_C, SEL_CAN0_2),\n\tPINMUX_IPSR_GPSR(IP14_2_0, CAN_DEBUGOUT15),\n\tPINMUX_IPSR_GPSR(IP14_2_0, REMOCON),\n\tPINMUX_IPSR_MSEL(IP14_5_3, SCIFA0_SCK, SEL_SCFA_0),\n\tPINMUX_IPSR_MSEL(IP14_5_3, HSCK1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_GPSR(IP14_5_3, SCK0),\n\tPINMUX_IPSR_GPSR(IP14_5_3, MSIOF3_SS2),\n\tPINMUX_IPSR_GPSR(IP14_5_3, DU2_DG2),\n\tPINMUX_IPSR_GPSR(IP14_5_3, LCDOUT10),\n\tPINMUX_IPSR_MSEL(IP14_5_3, IIC1_SDA_C, SEL_IIC1_2),\n\tPINMUX_IPSR_MSEL(IP14_5_3, I2C1_SDA_C, SEL_I2C1_2),\n\tPINMUX_IPSR_MSEL(IP14_8_6, SCIFA0_RXD, SEL_SCFA_0),\n\tPINMUX_IPSR_MSEL(IP14_8_6, HRX1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP14_8_6, RX0, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP14_8_6, DU2_DR0),\n\tPINMUX_IPSR_GPSR(IP14_8_6, LCDOUT0),\n\tPINMUX_IPSR_MSEL(IP14_11_9, SCIFA0_TXD, SEL_SCFA_0),\n\tPINMUX_IPSR_MSEL(IP14_11_9, HTX1, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP14_11_9, TX0, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP14_11_9, DU2_DR1),\n\tPINMUX_IPSR_GPSR(IP14_11_9, LCDOUT1),\n\tPINMUX_IPSR_MSEL(IP14_15_12, SCIFA0_CTS_N, SEL_SCFA_0),\n\tPINMUX_IPSR_MSEL(IP14_15_12, HCTS1_N, SEL_HSCIF1_0),\n\tPINMUX_IPSR_GPSR(IP14_15_12, CTS0_N),\n\tPINMUX_IPSR_MSEL(IP14_15_12, MSIOF3_SYNC, SEL_SOF3_0),\n\tPINMUX_IPSR_GPSR(IP14_15_12, DU2_DG3),\n\tPINMUX_IPSR_GPSR(IP14_15_12, LCDOUT11),\n\tPINMUX_IPSR_GPSR(IP14_15_12, PWM0_B),\n\tPINMUX_IPSR_MSEL(IP14_15_12, IIC1_SCL_C, SEL_IIC1_2),\n\tPINMUX_IPSR_MSEL(IP14_15_12, I2C1_SCL_C, SEL_I2C1_2),\n\tPINMUX_IPSR_MSEL(IP14_18_16, SCIFA0_RTS_N, SEL_SCFA_0),\n\tPINMUX_IPSR_MSEL(IP14_18_16, HRTS1_N, SEL_HSCIF1_0),\n\tPINMUX_IPSR_GPSR(IP14_18_16, RTS0_N),\n\tPINMUX_IPSR_GPSR(IP14_18_16, MSIOF3_SS1),\n\tPINMUX_IPSR_GPSR(IP14_18_16, DU2_DG0),\n\tPINMUX_IPSR_GPSR(IP14_18_16, LCDOUT8),\n\tPINMUX_IPSR_GPSR(IP14_18_16, PWM1_B),\n\tPINMUX_IPSR_MSEL(IP14_21_19, SCIFA1_RXD, SEL_SCIFA1_0),\n\tPINMUX_IPSR_MSEL(IP14_21_19, AD_DI, SEL_ADI_0),\n\tPINMUX_IPSR_MSEL(IP14_21_19, RX1, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP14_21_19, DU2_EXODDF_DU2_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP14_21_19, QCPV_QDE),\n\tPINMUX_IPSR_MSEL(IP14_24_22, SCIFA1_TXD, SEL_SCIFA1_0),\n\tPINMUX_IPSR_MSEL(IP14_24_22, AD_DO, SEL_ADI_0),\n\tPINMUX_IPSR_MSEL(IP14_24_22, TX1, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP14_24_22, DU2_DG1),\n\tPINMUX_IPSR_GPSR(IP14_24_22, LCDOUT9),\n\tPINMUX_IPSR_MSEL(IP14_27_25, SCIFA1_CTS_N, SEL_SCIFA1_0),\n\tPINMUX_IPSR_MSEL(IP14_27_25, AD_CLK, SEL_ADI_0),\n\tPINMUX_IPSR_GPSR(IP14_27_25, CTS1_N),\n\tPINMUX_IPSR_MSEL(IP14_27_25, MSIOF3_RXD, SEL_SOF3_0),\n\tPINMUX_IPSR_GPSR(IP14_27_25, DU0_DOTCLKOUT),\n\tPINMUX_IPSR_GPSR(IP14_27_25, QCLK),\n\tPINMUX_IPSR_MSEL(IP14_30_28, SCIFA1_RTS_N, SEL_SCIFA1_0),\n\tPINMUX_IPSR_MSEL(IP14_30_28, AD_NCS_N, SEL_ADI_0),\n\tPINMUX_IPSR_GPSR(IP14_30_28, RTS1_N),\n\tPINMUX_IPSR_MSEL(IP14_30_28, MSIOF3_TXD, SEL_SOF3_0),\n\tPINMUX_IPSR_GPSR(IP14_30_28, DU1_DOTCLKOUT),\n\tPINMUX_IPSR_GPSR(IP14_30_28, QSTVB_QVE),\n\tPINMUX_IPSR_MSEL(IP14_30_28, HRTS0_N_C, SEL_HSCIF0_2),\n\n\tPINMUX_IPSR_MSEL(IP15_2_0, SCIFA2_SCK, SEL_SCIFA2_0),\n\tPINMUX_IPSR_MSEL(IP15_2_0, FMCLK, SEL_FM_0),\n\tPINMUX_IPSR_GPSR(IP15_2_0, SCK2),\n\tPINMUX_IPSR_MSEL(IP15_2_0, MSIOF3_SCK, SEL_SOF3_0),\n\tPINMUX_IPSR_GPSR(IP15_2_0, DU2_DG7),\n\tPINMUX_IPSR_GPSR(IP15_2_0, LCDOUT15),\n\tPINMUX_IPSR_MSEL(IP15_2_0, SCIF_CLK_B, SEL_SCIFCLK_1),\n\tPINMUX_IPSR_MSEL(IP15_5_3, SCIFA2_RXD, SEL_SCIFA2_0),\n\tPINMUX_IPSR_MSEL(IP15_5_3, FMIN, SEL_FM_0),\n\tPINMUX_IPSR_MSEL(IP15_5_3, TX2, SEL_SCIF2_0),\n\tPINMUX_IPSR_GPSR(IP15_5_3, DU2_DB0),\n\tPINMUX_IPSR_GPSR(IP15_5_3, LCDOUT16),\n\tPINMUX_IPSR_MSEL(IP15_5_3, IIC2_SCL, SEL_IIC2_0),\n\tPINMUX_IPSR_MSEL(IP15_5_3, I2C2_SCL, SEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP15_8_6, SCIFA2_TXD, SEL_SCIFA2_0),\n\tPINMUX_IPSR_MSEL(IP15_8_6, BPFCLK, SEL_FM_0),\n\tPINMUX_IPSR_MSEL(IP15_8_6, RX2, SEL_SCIF2_0),\n\tPINMUX_IPSR_GPSR(IP15_8_6, DU2_DB1),\n\tPINMUX_IPSR_GPSR(IP15_8_6, LCDOUT17),\n\tPINMUX_IPSR_MSEL(IP15_8_6, IIC2_SDA, SEL_IIC2_0),\n\tPINMUX_IPSR_MSEL(IP15_8_6, I2C2_SDA, SEL_I2C2_0),\n\tPINMUX_IPSR_GPSR(IP15_11_9, HSCK0),\n\tPINMUX_IPSR_MSEL(IP15_11_9, TS_SDEN0, SEL_TSIF0_0),\n\tPINMUX_IPSR_GPSR(IP15_11_9, DU2_DG4),\n\tPINMUX_IPSR_GPSR(IP15_11_9, LCDOUT12),\n\tPINMUX_IPSR_MSEL(IP15_11_9, HCTS0_N_C, SEL_HSCIF0_2),\n\tPINMUX_IPSR_MSEL(IP15_13_12, HRX0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP15_13_12, DU2_DB2),\n\tPINMUX_IPSR_GPSR(IP15_13_12, LCDOUT18),\n\tPINMUX_IPSR_MSEL(IP15_15_14, HTX0, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP15_15_14, DU2_DB3),\n\tPINMUX_IPSR_GPSR(IP15_15_14, LCDOUT19),\n\tPINMUX_IPSR_MSEL(IP15_17_16, HCTS0_N, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP15_17_16, SSI_SCK9),\n\tPINMUX_IPSR_GPSR(IP15_17_16, DU2_DB4),\n\tPINMUX_IPSR_GPSR(IP15_17_16, LCDOUT20),\n\tPINMUX_IPSR_MSEL(IP15_19_18, HRTS0_N, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP15_19_18, SSI_WS9),\n\tPINMUX_IPSR_GPSR(IP15_19_18, DU2_DB5),\n\tPINMUX_IPSR_GPSR(IP15_19_18, LCDOUT21),\n\tPINMUX_IPSR_MSEL(IP15_22_20, MSIOF0_SCK, SEL_SOF0_0),\n\tPINMUX_IPSR_MSEL(IP15_22_20, TS_SDAT0, SEL_TSIF0_0),\n\tPINMUX_IPSR_GPSR(IP15_22_20, ADICLK),\n\tPINMUX_IPSR_GPSR(IP15_22_20, DU2_DB6),\n\tPINMUX_IPSR_GPSR(IP15_22_20, LCDOUT22),\n\tPINMUX_IPSR_GPSR(IP15_25_23, MSIOF0_SYNC),\n\tPINMUX_IPSR_MSEL(IP15_25_23, TS_SCK0, SEL_TSIF0_0),\n\tPINMUX_IPSR_GPSR(IP15_25_23, SSI_SCK2),\n\tPINMUX_IPSR_GPSR(IP15_25_23, ADIDATA),\n\tPINMUX_IPSR_GPSR(IP15_25_23, DU2_DB7),\n\tPINMUX_IPSR_GPSR(IP15_25_23, LCDOUT23),\n\tPINMUX_IPSR_MSEL(IP15_25_23, HRX0_C, SEL_SCIFA2_1),\n\tPINMUX_IPSR_MSEL(IP15_27_26, MSIOF0_SS1, SEL_SOF0_0),\n\tPINMUX_IPSR_GPSR(IP15_27_26, ADICHS0),\n\tPINMUX_IPSR_GPSR(IP15_27_26, DU2_DG5),\n\tPINMUX_IPSR_GPSR(IP15_27_26, LCDOUT13),\n\tPINMUX_IPSR_MSEL(IP15_29_28, MSIOF0_TXD, SEL_SOF0_0),\n\tPINMUX_IPSR_GPSR(IP15_29_28, ADICHS1),\n\tPINMUX_IPSR_GPSR(IP15_29_28, DU2_DG6),\n\tPINMUX_IPSR_GPSR(IP15_29_28, LCDOUT14),\n\n\tPINMUX_IPSR_MSEL(IP16_2_0, MSIOF0_SS2, SEL_SOF0_0),\n\tPINMUX_IPSR_GPSR(IP16_2_0, AUDIO_CLKOUT),\n\tPINMUX_IPSR_GPSR(IP16_2_0, ADICHS2),\n\tPINMUX_IPSR_GPSR(IP16_2_0, DU2_DISP),\n\tPINMUX_IPSR_GPSR(IP16_2_0, QPOLA),\n\tPINMUX_IPSR_MSEL(IP16_2_0, HTX0_C, SEL_HSCIF0_2),\n\tPINMUX_IPSR_MSEL(IP16_2_0, SCIFA2_TXD_B, SEL_SCIFA2_1),\n\tPINMUX_IPSR_MSEL(IP16_5_3, MSIOF0_RXD, SEL_SOF0_0),\n\tPINMUX_IPSR_MSEL(IP16_5_3, TS_SPSYNC0, SEL_TSIF0_0),\n\tPINMUX_IPSR_GPSR(IP16_5_3, SSI_WS2),\n\tPINMUX_IPSR_GPSR(IP16_5_3, ADICS_SAMP),\n\tPINMUX_IPSR_GPSR(IP16_5_3, DU2_CDE),\n\tPINMUX_IPSR_GPSR(IP16_5_3, QPOLB),\n\tPINMUX_IPSR_MSEL(IP16_5_3, SCIFA2_RXD_B, SEL_HSCIF0_2),\n\tPINMUX_IPSR_GPSR(IP16_6, USB1_PWEN),\n\tPINMUX_IPSR_GPSR(IP16_6, AUDIO_CLKOUT_D),\n\tPINMUX_IPSR_GPSR(IP16_7, USB1_OVC),\n\tPINMUX_IPSR_MSEL(IP16_7, TCLK1_B, SEL_TMU1_1),\n\n\tPINMUX_DATA(IIC0_SCL_MARK, FN_SEL_IIC0_0),\n\tPINMUX_DATA(IIC0_SDA_MARK, FN_SEL_IIC0_0),\n\tPINMUX_DATA(I2C0_SCL_MARK, FN_SEL_IIC0_1),\n\tPINMUX_DATA(I2C0_SDA_MARK, FN_SEL_IIC0_1),\n\n\tPINMUX_DATA(IIC3_SCL_MARK, FN_SEL_IICDVFS_0),\n\tPINMUX_DATA(IIC3_SDA_MARK, FN_SEL_IICDVFS_0),\n\tPINMUX_DATA(I2C3_SCL_MARK, FN_SEL_IICDVFS_1),\n\tPINMUX_DATA(I2C3_SDA_MARK, FN_SEL_IICDVFS_1),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int audio_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25),\n};\nstatic const unsigned int audio_clk_a_mux[] = {\n\tAUDIO_CLKA_MARK,\n};\nstatic const unsigned int audio_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26),\n};\nstatic const unsigned int audio_clk_b_mux[] = {\n\tAUDIO_CLKB_MARK,\n};\nstatic const unsigned int audio_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 27),\n};\nstatic const unsigned int audio_clk_c_mux[] = {\n\tAUDIO_CLKC_MARK,\n};\nstatic const unsigned int audio_clkout_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int audio_clkout_mux[] = {\n\tAUDIO_CLKOUT_MARK,\n};\nstatic const unsigned int audio_clkout_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 23),\n};\nstatic const unsigned int audio_clkout_b_mux[] = {\n\tAUDIO_CLKOUT_B_MARK,\n};\nstatic const unsigned int audio_clkout_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 27),\n};\nstatic const unsigned int audio_clkout_c_mux[] = {\n\tAUDIO_CLKOUT_C_MARK,\n};\nstatic const unsigned int audio_clkout_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int audio_clkout_d_mux[] = {\n\tAUDIO_CLKOUT_D_MARK,\n};\n \nstatic const unsigned int avb_link_pins[] = {\n\tRCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int avb_link_mux[] = {\n\tAVB_LINK_MARK,\n};\nstatic const unsigned int avb_magic_pins[] = {\n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int avb_magic_mux[] = {\n\tAVB_MAGIC_MARK,\n};\nstatic const unsigned int avb_phy_int_pins[] = {\n\tRCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int avb_phy_int_mux[] = {\n\tAVB_PHY_INT_MARK,\n};\nstatic const unsigned int avb_mdio_pins[] = {\n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int avb_mdio_mux[] = {\n\tAVB_MDC_MARK, AVB_MDIO_MARK,\n};\nstatic const unsigned int avb_mii_pins[] = {\n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),\n\tRCAR_GP_PIN(0, 11),\n\n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n\tRCAR_GP_PIN(2, 2),\n\n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int avb_mii_mux[] = {\n\tAVB_TXD0_MARK, AVB_TXD1_MARK, AVB_TXD2_MARK,\n\tAVB_TXD3_MARK,\n\n\tAVB_RXD0_MARK, AVB_RXD1_MARK, AVB_RXD2_MARK,\n\tAVB_RXD3_MARK,\n\n\tAVB_RX_ER_MARK, AVB_RX_CLK_MARK, AVB_RX_DV_MARK,\n\tAVB_CRS_MARK, AVB_TX_EN_MARK, AVB_TX_ER_MARK,\n\tAVB_TX_CLK_MARK, AVB_COL_MARK,\n};\nstatic const unsigned int avb_gmii_pins[] = {\n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),\n\tRCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n\n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 4),\n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 6),\n\n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 13), RCAR_GP_PIN(2, 16),\n\tRCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9), RCAR_GP_PIN(3, 10),\n\tRCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int avb_gmii_mux[] = {\n\tAVB_TXD0_MARK, AVB_TXD1_MARK, AVB_TXD2_MARK,\n\tAVB_TXD3_MARK, AVB_TXD4_MARK, AVB_TXD5_MARK,\n\tAVB_TXD6_MARK, AVB_TXD7_MARK,\n\n\tAVB_RXD0_MARK, AVB_RXD1_MARK, AVB_RXD2_MARK,\n\tAVB_RXD3_MARK, AVB_RXD4_MARK, AVB_RXD5_MARK,\n\tAVB_RXD6_MARK, AVB_RXD7_MARK,\n\n\tAVB_RX_ER_MARK, AVB_RX_CLK_MARK, AVB_RX_DV_MARK,\n\tAVB_CRS_MARK, AVB_GTX_CLK_MARK, AVB_GTXREFCLK_MARK,\n\tAVB_TX_EN_MARK, AVB_TX_ER_MARK, AVB_TX_CLK_MARK,\n\tAVB_COL_MARK,\n};\n \nstatic const unsigned int can0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17),\n\t \n\tRCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int can0_data_mux[] = {\n\tCAN0_RX_MARK,\n\tCAN0_TX_MARK,\n};\nstatic const unsigned int can0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5),\n\t \n\tRCAR_GP_PIN(4, 4),\n};\nstatic const unsigned int can0_data_b_mux[] = {\n\tCAN0_RX_B_MARK,\n\tCAN0_TX_B_MARK,\n};\nstatic const unsigned int can0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26),\n\t \n\tRCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int can0_data_c_mux[] = {\n\tCAN0_RX_C_MARK,\n\tCAN0_TX_C_MARK,\n};\nstatic const unsigned int can0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26),\n\t \n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int can0_data_d_mux[] = {\n\tCAN0_RX_D_MARK,\n\tCAN0_TX_D_MARK,\n};\n \nstatic const unsigned int can1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n\t \n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int can1_data_mux[] = {\n\tCAN1_RX_MARK,\n\tCAN1_TX_MARK,\n};\nstatic const unsigned int can1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7),\n\t \n\tRCAR_GP_PIN(4, 6),\n};\nstatic const unsigned int can1_data_b_mux[] = {\n\tCAN1_RX_B_MARK,\n\tCAN1_TX_B_MARK,\n};\n \nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21),\n};\n\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n\nstatic const unsigned int can_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3),\n};\n\nstatic const unsigned int can_clk_b_mux[] = {\n\tCAN_CLK_B_MARK,\n};\n \nstatic const unsigned int du_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21), RCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 19),\n\tRCAR_GP_PIN(4, 18), RCAR_GP_PIN(4, 17), RCAR_GP_PIN(4, 16),\n\tRCAR_GP_PIN(5, 4),  RCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 14),\n\tRCAR_GP_PIN(5, 7),  RCAR_GP_PIN(4, 30), RCAR_GP_PIN(4, 27),\n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 11),\n\tRCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 9),  RCAR_GP_PIN(5, 8),\n};\nstatic const unsigned int du_rgb666_mux[] = {\n\tDU2_DR7_MARK, DU2_DR6_MARK, DU2_DR5_MARK, DU2_DR4_MARK,\n\tDU2_DR3_MARK, DU2_DR2_MARK,\n\tDU2_DG7_MARK, DU2_DG6_MARK, DU2_DG5_MARK, DU2_DG4_MARK,\n\tDU2_DG3_MARK, DU2_DG2_MARK,\n\tDU2_DB7_MARK, DU2_DB6_MARK, DU2_DB5_MARK, DU2_DB4_MARK,\n\tDU2_DB3_MARK, DU2_DB2_MARK,\n};\nstatic const unsigned int du_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21), RCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 19),\n\tRCAR_GP_PIN(4, 18), RCAR_GP_PIN(4, 17), RCAR_GP_PIN(4, 16),\n\tRCAR_GP_PIN(4, 29), RCAR_GP_PIN(4, 28), RCAR_GP_PIN(5, 4),\n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 7),\n\tRCAR_GP_PIN(4, 30), RCAR_GP_PIN(4, 27), RCAR_GP_PIN(5, 1),\n\tRCAR_GP_PIN(4, 31), RCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 12),\n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 9),\n\tRCAR_GP_PIN(5, 8),  RCAR_GP_PIN(5, 6),  RCAR_GP_PIN(5, 5),\n};\nstatic const unsigned int du_rgb888_mux[] = {\n\tDU2_DR7_MARK, DU2_DR6_MARK, DU2_DR5_MARK, DU2_DR4_MARK,\n\tDU2_DR3_MARK, DU2_DR2_MARK, DU2_DR1_MARK, DU2_DR0_MARK,\n\tDU2_DG7_MARK, DU2_DG6_MARK, DU2_DG5_MARK, DU2_DG4_MARK,\n\tDU2_DG3_MARK, DU2_DG2_MARK, DU2_DG1_MARK, DU2_DG0_MARK,\n\tDU2_DB7_MARK, DU2_DB6_MARK, DU2_DB5_MARK, DU2_DB4_MARK,\n\tDU2_DB3_MARK, DU2_DB2_MARK, DU2_DB1_MARK, DU2_DB0_MARK,\n};\nstatic const unsigned int du_clk_out_0_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int du_clk_out_0_mux[] = {\n\tDU0_DOTCLKOUT_MARK\n};\nstatic const unsigned int du_clk_out_1_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int du_clk_out_1_mux[] = {\n\tDU1_DOTCLKOUT_MARK\n};\nstatic const unsigned int du_sync_0_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 14), RCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int du_sync_0_mux[] = {\n\tDU2_EXVSYNC_DU2_VSYNC_MARK, DU2_EXHSYNC_DU2_HSYNC_MARK,\n\tDU2_EXODDF_DU2_ODDF_DISP_CDE_MARK\n};\nstatic const unsigned int du_sync_1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 14), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int du_sync_1_mux[] = {\n\tDU2_EXVSYNC_DU2_VSYNC_MARK, DU2_EXHSYNC_DU2_HSYNC_MARK,\n\tDU2_DISP_MARK\n};\nstatic const unsigned int du_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17),\n};\nstatic const unsigned int du_cde_mux[] = {\n\tDU2_CDE_MARK,\n};\n \nstatic const unsigned int du0_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 26),\n};\nstatic const unsigned int du0_clk_in_mux[] = {\n\tDU_DOTCLKIN0_MARK\n};\n \nstatic const unsigned int du1_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 27),\n};\nstatic const unsigned int du1_clk_in_mux[] = {\n\tDU_DOTCLKIN1_MARK,\n};\n \nstatic const unsigned int du2_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 28),\n};\nstatic const unsigned int du2_clk_in_mux[] = {\n\tDU_DOTCLKIN2_MARK,\n};\n \nstatic const unsigned int eth_link_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 22),\n};\nstatic const unsigned int eth_link_mux[] = {\n\tETH_LINK_MARK,\n};\nstatic const unsigned int eth_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 27),\n};\nstatic const unsigned int eth_magic_mux[] = {\n\tETH_MAGIC_MARK,\n};\nstatic const unsigned int eth_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 29), RCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int eth_mdio_mux[] = {\n\tETH_MDC_MARK, ETH_MDIO_MARK,\n};\nstatic const unsigned int eth_rmii_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 20), RCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 19),\n\tRCAR_GP_PIN(2, 18), RCAR_GP_PIN(2, 28), RCAR_GP_PIN(2, 25),\n\tRCAR_GP_PIN(2, 26), RCAR_GP_PIN(2, 23),\n};\nstatic const unsigned int eth_rmii_mux[] = {\n\tETH_RXD0_MARK, ETH_RXD1_MARK, ETH_RX_ER_MARK, ETH_CRS_DV_MARK,\n\tETH_TXD0_MARK, ETH_TXD1_MARK, ETH_TX_EN_MARK, ETH_REF_CLK_MARK,\n};\n \nstatic const unsigned int hscif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),\n};\nstatic const unsigned int hscif0_data_mux[] = {\n\tHRX0_MARK, HTX0_MARK,\n};\nstatic const unsigned int hscif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7),\n};\nstatic const unsigned int hscif0_clk_mux[] = {\n\tHSCK0_MARK,\n};\nstatic const unsigned int hscif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int hscif0_ctrl_mux[] = {\n\tHRTS0_N_MARK, HCTS0_N_MARK,\n};\nstatic const unsigned int hscif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 12),\n};\nstatic const unsigned int hscif0_data_b_mux[] = {\n\tHRX0_B_MARK, HTX0_B_MARK,\n};\nstatic const unsigned int hscif0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 29), RCAR_GP_PIN(1, 28),\n};\nstatic const unsigned int hscif0_ctrl_b_mux[] = {\n\tHRTS0_N_B_MARK, HCTS0_N_B_MARK,\n};\nstatic const unsigned int hscif0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int hscif0_data_c_mux[] = {\n\tHRX0_C_MARK, HTX0_C_MARK,\n};\nstatic const unsigned int hscif0_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3), RCAR_GP_PIN(5, 7),\n};\nstatic const unsigned int hscif0_ctrl_c_mux[] = {\n\tHRTS0_N_C_MARK, HCTS0_N_C_MARK,\n};\nstatic const unsigned int hscif0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 20), RCAR_GP_PIN(3, 21),\n};\nstatic const unsigned int hscif0_data_d_mux[] = {\n\tHRX0_D_MARK, HTX0_D_MARK,\n};\nstatic const unsigned int hscif0_ctrl_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 22),\n};\nstatic const unsigned int hscif0_ctrl_d_mux[] = {\n\tHRTS0_N_D_MARK, HCTS0_N_D_MARK,\n};\nstatic const unsigned int hscif0_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 22),\n};\nstatic const unsigned int hscif0_data_e_mux[] = {\n\tHRX0_E_MARK, HTX0_E_MARK,\n};\nstatic const unsigned int hscif0_ctrl_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24), RCAR_GP_PIN(2, 23),\n};\nstatic const unsigned int hscif0_ctrl_e_mux[] = {\n\tHRTS0_N_E_MARK, HCTS0_N_E_MARK,\n};\nstatic const unsigned int hscif0_data_f_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 25),\n};\nstatic const unsigned int hscif0_data_f_mux[] = {\n\tHRX0_F_MARK, HTX0_F_MARK,\n};\nstatic const unsigned int hscif0_ctrl_f_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 26), RCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int hscif0_ctrl_f_mux[] = {\n\tHRTS0_N_F_MARK, HCTS0_N_F_MARK,\n};\n \nstatic const unsigned int hscif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int hscif1_data_mux[] = {\n\tHRX1_MARK, HTX1_MARK,\n};\nstatic const unsigned int hscif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int hscif1_clk_mux[] = {\n\tHSCK1_MARK,\n};\nstatic const unsigned int hscif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 31), RCAR_GP_PIN(4, 30),\n};\nstatic const unsigned int hscif1_ctrl_mux[] = {\n\tHRTS1_N_MARK, HCTS1_N_MARK,\n};\nstatic const unsigned int hscif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int hscif1_data_b_mux[] = {\n\tHRX1_B_MARK, HTX1_B_MARK,\n};\nstatic const unsigned int hscif1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 28),\n};\nstatic const unsigned int hscif1_clk_b_mux[] = {\n\tHSCK1_B_MARK,\n};\nstatic const unsigned int hscif1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int hscif1_ctrl_b_mux[] = {\n\tHRTS1_N_B_MARK, HCTS1_N_B_MARK,\n};\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tPIN_IIC0_SCL, PIN_IIC0_SDA,\n};\nstatic const unsigned int i2c0_mux[] = {\n\tI2C0_SCL_MARK, I2C0_SDA_MARK,\n};\n \nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tI2C1_SCL_MARK, I2C1_SDA_MARK,\n};\nstatic const unsigned int i2c1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int i2c1_b_mux[] = {\n\tI2C1_SCL_B_MARK, I2C1_SDA_B_MARK,\n};\nstatic const unsigned int i2c1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30), RCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int i2c1_c_mux[] = {\n\tI2C1_SCL_C_MARK, I2C1_SDA_C_MARK,\n};\n \nstatic const unsigned int i2c2_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int i2c2_mux[] = {\n\tI2C2_SCL_MARK, I2C2_SDA_MARK,\n};\nstatic const unsigned int i2c2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int i2c2_b_mux[] = {\n\tI2C2_SCL_B_MARK, I2C2_SDA_B_MARK,\n};\nstatic const unsigned int i2c2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int i2c2_c_mux[] = {\n\tI2C2_SCL_C_MARK, I2C2_SDA_C_MARK,\n};\nstatic const unsigned int i2c2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int i2c2_d_mux[] = {\n\tI2C2_SCL_D_MARK, I2C2_SDA_D_MARK,\n};\nstatic const unsigned int i2c2_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18), RCAR_GP_PIN(2, 19),\n};\nstatic const unsigned int i2c2_e_mux[] = {\n\tI2C2_SCL_E_MARK, I2C2_SDA_E_MARK,\n};\n \nstatic const unsigned int i2c3_pins[] = {\n\t \n\tPIN_IIC3_SCL, PIN_IIC3_SDA,\n};\nstatic const unsigned int i2c3_mux[] = {\n\tI2C3_SCL_MARK, I2C3_SDA_MARK,\n};\n \nstatic const unsigned int iic0_pins[] = {\n\t \n\tPIN_IIC0_SCL, PIN_IIC0_SDA,\n};\nstatic const unsigned int iic0_mux[] = {\n\tIIC0_SCL_MARK, IIC0_SDA_MARK,\n};\n \nstatic const unsigned int iic1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int iic1_mux[] = {\n\tIIC1_SCL_MARK, IIC1_SDA_MARK,\n};\nstatic const unsigned int iic1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int iic1_b_mux[] = {\n\tIIC1_SCL_B_MARK, IIC1_SDA_B_MARK,\n};\nstatic const unsigned int iic1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30), RCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int iic1_c_mux[] = {\n\tIIC1_SCL_C_MARK, IIC1_SDA_C_MARK,\n};\n \nstatic const unsigned int iic2_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int iic2_mux[] = {\n\tIIC2_SCL_MARK, IIC2_SDA_MARK,\n};\nstatic const unsigned int iic2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int iic2_b_mux[] = {\n\tIIC2_SCL_B_MARK, IIC2_SDA_B_MARK,\n};\nstatic const unsigned int iic2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int iic2_c_mux[] = {\n\tIIC2_SCL_C_MARK, IIC2_SDA_C_MARK,\n};\nstatic const unsigned int iic2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int iic2_d_mux[] = {\n\tIIC2_SCL_D_MARK, IIC2_SDA_D_MARK,\n};\nstatic const unsigned int iic2_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18), RCAR_GP_PIN(2, 19),\n};\nstatic const unsigned int iic2_e_mux[] = {\n\tIIC2_SCL_E_MARK, IIC2_SDA_E_MARK,\n};\n \nstatic const unsigned int iic3_pins[] = {\n\t \n\tPIN_IIC3_SCL, PIN_IIC3_SDA,\n};\nstatic const unsigned int iic3_mux[] = {\n\tIIC3_SCL_MARK, IIC3_SDA_MARK,\n};\n \nstatic const unsigned int intc_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int intc_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int intc_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 29),\n};\nstatic const unsigned int intc_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int intc_irq3_mux[] = {\n\tIRQ3_MARK,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7790\n \nstatic const unsigned int mlb_3pin_pins[] = {\n\tRCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1), RCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int mlb_3pin_mux[] = {\n\tMLB_CLK_MARK, MLB_SIG_MARK, MLB_DAT_MARK,\n};\n#endif  \n\n \nstatic const unsigned int mmc0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18), RCAR_GP_PIN(3, 19),\n\tRCAR_GP_PIN(3, 20), RCAR_GP_PIN(3, 21),\n\tRCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 23),\n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int mmc0_data_mux[] = {\n\tMMC0_D0_MARK, MMC0_D1_MARK, MMC0_D2_MARK, MMC0_D3_MARK,\n\tMMC0_D4_MARK, MMC0_D5_MARK, MMC0_D6_MARK, MMC0_D7_MARK,\n};\nstatic const unsigned int mmc0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16), RCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int mmc0_ctrl_mux[] = {\n\tMMC0_CLK_MARK, MMC0_CMD_MARK,\n};\n \nstatic const unsigned int mmc1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 26), RCAR_GP_PIN(3, 27),\n\tRCAR_GP_PIN(3, 28), RCAR_GP_PIN(3, 29),\n\tRCAR_GP_PIN(3, 30), RCAR_GP_PIN(3, 31),\n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int mmc1_data_mux[] = {\n\tMMC1_D0_MARK, MMC1_D1_MARK, MMC1_D2_MARK, MMC1_D3_MARK,\n\tMMC1_D4_MARK, MMC1_D5_MARK, MMC1_D6_MARK, MMC1_D7_MARK,\n};\nstatic const unsigned int mmc1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 24), RCAR_GP_PIN(3, 25),\n};\nstatic const unsigned int mmc1_ctrl_mux[] = {\n\tMMC1_CLK_MARK, MMC1_CMD_MARK,\n};\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17),\n};\nstatic const unsigned int msiof0_rx_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\nstatic const unsigned int msiof0_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int msiof0_tx_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\n\nstatic const unsigned int msiof0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int msiof0_clk_b_mux[] = {\n\tMSIOF0_SCK_B_MARK,\n};\nstatic const unsigned int msiof0_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 12),\n};\nstatic const unsigned int msiof0_ss1_b_mux[] = {\n\tMSIOF0_SS1_B_MARK,\n};\nstatic const unsigned int msiof0_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int msiof0_ss2_b_mux[] = {\n\tMSIOF0_SS2_B_MARK,\n};\nstatic const unsigned int msiof0_rx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 29),\n};\nstatic const unsigned int msiof0_rx_b_mux[] = {\n\tMSIOF0_RXD_B_MARK,\n};\nstatic const unsigned int msiof0_tx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 28),\n};\nstatic const unsigned int msiof0_tx_b_mux[] = {\n\tMSIOF0_TXD_B_MARK,\n};\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8),\n};\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 9),\n};\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 10),\n};\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 11),\n};\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\nstatic const unsigned int msiof1_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int msiof1_rx_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\nstatic const unsigned int msiof1_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 12),\n};\nstatic const unsigned int msiof1_tx_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\n\nstatic const unsigned int msiof1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16),\n};\nstatic const unsigned int msiof1_clk_b_mux[] = {\n\tMSIOF1_SCK_B_MARK,\n};\nstatic const unsigned int msiof1_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int msiof1_ss1_b_mux[] = {\n\tMSIOF1_SS1_B_MARK,\n};\nstatic const unsigned int msiof1_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int msiof1_ss2_b_mux[] = {\n\tMSIOF1_SS2_B_MARK,\n};\nstatic const unsigned int msiof1_rx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int msiof1_rx_b_mux[] = {\n\tMSIOF1_RXD_B_MARK,\n};\nstatic const unsigned int msiof1_tx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20),\n};\nstatic const unsigned int msiof1_tx_b_mux[] = {\n\tMSIOF1_TXD_B_MARK,\n};\n \nstatic const unsigned int msiof2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 27),\n};\nstatic const unsigned int msiof2_clk_mux[] = {\n\tMSIOF2_SCK_MARK,\n};\nstatic const unsigned int msiof2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 26),\n};\nstatic const unsigned int msiof2_sync_mux[] = {\n\tMSIOF2_SYNC_MARK,\n};\nstatic const unsigned int msiof2_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 30),\n};\nstatic const unsigned int msiof2_ss1_mux[] = {\n\tMSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 31),\n};\nstatic const unsigned int msiof2_ss2_mux[] = {\n\tMSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 29),\n};\nstatic const unsigned int msiof2_rx_mux[] = {\n\tMSIOF2_RXD_MARK,\n};\nstatic const unsigned int msiof2_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 28),\n};\nstatic const unsigned int msiof2_tx_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\n \nstatic const unsigned int msiof3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int msiof3_clk_mux[] = {\n\tMSIOF3_SCK_MARK,\n};\nstatic const unsigned int msiof3_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30),\n};\nstatic const unsigned int msiof3_sync_mux[] = {\n\tMSIOF3_SYNC_MARK,\n};\nstatic const unsigned int msiof3_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 31),\n};\nstatic const unsigned int msiof3_ss1_mux[] = {\n\tMSIOF3_SS1_MARK,\n};\nstatic const unsigned int msiof3_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int msiof3_ss2_mux[] = {\n\tMSIOF3_SS2_MARK,\n};\nstatic const unsigned int msiof3_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int msiof3_rx_mux[] = {\n\tMSIOF3_RXD_MARK,\n};\nstatic const unsigned int msiof3_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int msiof3_tx_mux[] = {\n\tMSIOF3_TXD_MARK,\n};\n\nstatic const unsigned int msiof3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0),\n};\nstatic const unsigned int msiof3_clk_b_mux[] = {\n\tMSIOF3_SCK_B_MARK,\n};\nstatic const unsigned int msiof3_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int msiof3_sync_b_mux[] = {\n\tMSIOF3_SYNC_B_MARK,\n};\nstatic const unsigned int msiof3_rx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2),\n};\nstatic const unsigned int msiof3_rx_b_mux[] = {\n\tMSIOF3_RXD_B_MARK,\n};\nstatic const unsigned int msiof3_tx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 3),\n};\nstatic const unsigned int msiof3_tx_b_mux[] = {\n\tMSIOF3_TXD_B_MARK,\n};\n \nstatic const unsigned int pwm0_pins[] = {\n\tRCAR_GP_PIN(5, 29),\n};\nstatic const unsigned int pwm0_mux[] = {\n\tPWM0_MARK,\n};\nstatic const unsigned int pwm0_b_pins[] = {\n\tRCAR_GP_PIN(4, 30),\n};\nstatic const unsigned int pwm0_b_mux[] = {\n\tPWM0_B_MARK,\n};\nstatic const unsigned int pwm1_pins[] = {\n\tRCAR_GP_PIN(5, 30),\n};\nstatic const unsigned int pwm1_mux[] = {\n\tPWM1_MARK,\n};\nstatic const unsigned int pwm1_b_pins[] = {\n\tRCAR_GP_PIN(4, 31),\n};\nstatic const unsigned int pwm1_b_mux[] = {\n\tPWM1_B_MARK,\n};\nstatic const unsigned int pwm2_pins[] = {\n\tRCAR_GP_PIN(5, 31),\n};\nstatic const unsigned int pwm2_mux[] = {\n\tPWM2_MARK,\n};\nstatic const unsigned int pwm3_pins[] = {\n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int pwm3_mux[] = {\n\tPWM3_MARK,\n};\nstatic const unsigned int pwm4_pins[] = {\n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int pwm4_mux[] = {\n\tPWM4_MARK,\n};\nstatic const unsigned int pwm5_pins[] = {\n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int pwm5_mux[] = {\n\tPWM5_MARK,\n};\nstatic const unsigned int pwm6_pins[] = {\n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int pwm6_mux[] = {\n\tPWM6_MARK,\n};\n \nstatic const unsigned int qspi_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int qspi_ctrl_mux[] = {\n\tSPCLK_MARK, SSL_MARK,\n};\nstatic const unsigned int qspi_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int qspi_data_mux[] = {\n\tMOSI_IO0_MARK, MISO_IO1_MARK, IO2_MARK, IO3_MARK,\n};\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int scif0_clk_mux[] = {\n\tSCK0_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 31), RCAR_GP_PIN(4, 30),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_N_MARK, CTS0_N_MARK,\n};\nstatic const unsigned int scif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int scif0_data_b_mux[] = {\n\tRX0_B_MARK, TX0_B_MARK,\n};\n \nstatic const unsigned int scif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 1),\n};\nstatic const unsigned int scif1_data_mux[] = {\n\tRX1_MARK, TX1_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3), RCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\nstatic const unsigned int scif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int scif1_data_b_mux[] = {\n\tRX1_B_MARK, TX1_B_MARK,\n};\nstatic const unsigned int scif1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 1), RCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int scif1_data_c_mux[] = {\n\tRX1_C_MARK, TX1_C_MARK,\n};\nstatic const unsigned int scif1_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18), RCAR_GP_PIN(3, 19),\n};\nstatic const unsigned int scif1_data_d_mux[] = {\n\tRX1_D_MARK, TX1_D_MARK,\n};\nstatic const unsigned int scif1_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int scif1_clk_d_mux[] = {\n\tSCK1_D_MARK,\n};\nstatic const unsigned int scif1_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 22),\n};\nstatic const unsigned int scif1_data_e_mux[] = {\n\tRX1_E_MARK, TX1_E_MARK,\n};\nstatic const unsigned int scif1_clk_e_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 20),\n};\nstatic const unsigned int scif1_clk_e_mux[] = {\n\tSCK1_E_MARK,\n};\n \nstatic const unsigned int scif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 5),\n};\nstatic const unsigned int scif2_data_mux[] = {\n\tRX2_MARK, TX2_MARK,\n};\nstatic const unsigned int scif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int scif2_clk_mux[] = {\n\tSCK2_MARK,\n};\nstatic const unsigned int scif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),\n};\nstatic const unsigned int scif2_data_b_mux[] = {\n\tRX2_B_MARK, TX2_B_MARK,\n};\n \nstatic const unsigned int scifa0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int scifa0_data_mux[] = {\n\tSCIFA0_RXD_MARK, SCIFA0_TXD_MARK,\n};\nstatic const unsigned int scifa0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int scifa0_clk_mux[] = {\n\tSCIFA0_SCK_MARK,\n};\nstatic const unsigned int scifa0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 31), RCAR_GP_PIN(4, 30),\n};\nstatic const unsigned int scifa0_ctrl_mux[] = {\n\tSCIFA0_RTS_N_MARK, SCIFA0_CTS_N_MARK,\n};\nstatic const unsigned int scifa0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int scifa0_data_b_mux[] = {\n\tSCIFA0_RXD_B_MARK, SCIFA0_TXD_B_MARK\n};\nstatic const unsigned int scifa0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int scifa0_clk_b_mux[] = {\n\tSCIFA0_SCK_B_MARK,\n};\nstatic const unsigned int scifa0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int scifa0_ctrl_b_mux[] = {\n\tSCIFA0_RTS_N_B_MARK, SCIFA0_CTS_N_B_MARK,\n};\n \nstatic const unsigned int scifa1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 1),\n};\nstatic const unsigned int scifa1_data_mux[] = {\n\tSCIFA1_RXD_MARK, SCIFA1_TXD_MARK,\n};\nstatic const unsigned int scifa1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20),\n};\nstatic const unsigned int scifa1_clk_mux[] = {\n\tSCIFA1_SCK_MARK,\n};\nstatic const unsigned int scifa1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3), RCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int scifa1_ctrl_mux[] = {\n\tSCIFA1_RTS_N_MARK, SCIFA1_CTS_N_MARK,\n};\nstatic const unsigned int scifa1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 21),\n};\nstatic const unsigned int scifa1_data_b_mux[] = {\n\tSCIFA1_RXD_B_MARK, SCIFA1_TXD_B_MARK,\n};\nstatic const unsigned int scifa1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 23),\n};\nstatic const unsigned int scifa1_clk_b_mux[] = {\n\tSCIFA1_SCK_B_MARK,\n};\nstatic const unsigned int scifa1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 22), RCAR_GP_PIN(0, 25),\n};\nstatic const unsigned int scifa1_ctrl_b_mux[] = {\n\tSCIFA1_RTS_N_B_MARK, SCIFA1_CTS_N_B_MARK,\n};\nstatic const unsigned int scifa1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int scifa1_data_c_mux[] = {\n\tSCIFA1_RXD_C_MARK, SCIFA1_TXD_C_MARK,\n};\nstatic const unsigned int scifa1_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int scifa1_clk_c_mux[] = {\n\tSCIFA1_SCK_C_MARK,\n};\nstatic const unsigned int scifa1_ctrl_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int scifa1_ctrl_c_mux[] = {\n\tSCIFA1_RTS_N_C_MARK, SCIFA1_CTS_N_C_MARK,\n};\nstatic const unsigned int scifa1_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int scifa1_data_d_mux[] = {\n\tSCIFA1_RXD_D_MARK, SCIFA1_TXD_D_MARK,\n};\nstatic const unsigned int scifa1_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int scifa1_clk_d_mux[] = {\n\tSCIFA1_SCK_D_MARK,\n};\nstatic const unsigned int scifa1_ctrl_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int scifa1_ctrl_d_mux[] = {\n\tSCIFA1_RTS_N_D_MARK, SCIFA1_CTS_N_D_MARK,\n};\n \nstatic const unsigned int scifa2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int scifa2_data_mux[] = {\n\tSCIFA2_RXD_MARK, SCIFA2_TXD_MARK,\n};\nstatic const unsigned int scifa2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int scifa2_clk_mux[] = {\n\tSCIFA2_SCK_MARK,\n};\nstatic const unsigned int scifa2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 21),\n};\nstatic const unsigned int scifa2_ctrl_mux[] = {\n\tSCIFA2_RTS_N_MARK, SCIFA2_CTS_N_MARK,\n};\nstatic const unsigned int scifa2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int scifa2_data_b_mux[] = {\n\tSCIFA2_RXD_B_MARK, SCIFA2_TXD_B_MARK,\n};\nstatic const unsigned int scifa2_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 31), RCAR_GP_PIN(5, 30),\n};\nstatic const unsigned int scifa2_data_c_mux[] = {\n\tSCIFA2_RXD_C_MARK, SCIFA2_TXD_C_MARK,\n};\nstatic const unsigned int scifa2_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 29),\n};\nstatic const unsigned int scifa2_clk_c_mux[] = {\n\tSCIFA2_SCK_C_MARK,\n};\n \nstatic const unsigned int scifb0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 9), RCAR_GP_PIN(4, 10),\n};\nstatic const unsigned int scifb0_data_mux[] = {\n\tSCIFB0_RXD_MARK, SCIFB0_TXD_MARK,\n};\nstatic const unsigned int scifb0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8),\n};\nstatic const unsigned int scifb0_clk_mux[] = {\n\tSCIFB0_SCK_MARK,\n};\nstatic const unsigned int scifb0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 12), RCAR_GP_PIN(4, 11),\n};\nstatic const unsigned int scifb0_ctrl_mux[] = {\n\tSCIFB0_RTS_N_MARK, SCIFB0_CTS_N_MARK,\n};\nstatic const unsigned int scifb0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int scifb0_data_b_mux[] = {\n\tSCIFB0_RXD_B_MARK, SCIFB0_TXD_B_MARK,\n};\nstatic const unsigned int scifb0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int scifb0_clk_b_mux[] = {\n\tSCIFB0_SCK_B_MARK,\n};\nstatic const unsigned int scifb0_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int scifb0_ctrl_b_mux[] = {\n\tSCIFB0_RTS_N_B_MARK, SCIFB0_CTS_N_B_MARK,\n};\nstatic const unsigned int scifb0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int scifb0_data_c_mux[] = {\n\tSCIFB0_RXD_C_MARK, SCIFB0_TXD_C_MARK,\n};\n \nstatic const unsigned int scifb1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int scifb1_data_mux[] = {\n\tSCIFB1_RXD_MARK, SCIFB1_TXD_MARK,\n};\nstatic const unsigned int scifb1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14),\n};\nstatic const unsigned int scifb1_clk_mux[] = {\n\tSCIFB1_SCK_MARK,\n};\nstatic const unsigned int scifb1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18), RCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int scifb1_ctrl_mux[] = {\n\tSCIFB1_RTS_N_MARK, SCIFB1_CTS_N_MARK,\n};\nstatic const unsigned int scifb1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n};\nstatic const unsigned int scifb1_data_b_mux[] = {\n\tSCIFB1_RXD_B_MARK, SCIFB1_TXD_B_MARK,\n};\nstatic const unsigned int scifb1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int scifb1_clk_b_mux[] = {\n\tSCIFB1_SCK_B_MARK,\n};\nstatic const unsigned int scifb1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 4),\n};\nstatic const unsigned int scifb1_ctrl_b_mux[] = {\n\tSCIFB1_RTS_N_B_MARK, SCIFB1_CTS_N_B_MARK,\n};\nstatic const unsigned int scifb1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int scifb1_data_c_mux[] = {\n\tSCIFB1_RXD_C_MARK, SCIFB1_TXD_C_MARK,\n};\nstatic const unsigned int scifb1_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 1), RCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int scifb1_data_d_mux[] = {\n\tSCIFB1_RXD_D_MARK, SCIFB1_TXD_D_MARK,\n};\nstatic const unsigned int scifb1_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18), RCAR_GP_PIN(3, 19),\n};\nstatic const unsigned int scifb1_data_e_mux[] = {\n\tSCIFB1_RXD_E_MARK, SCIFB1_TXD_E_MARK,\n};\nstatic const unsigned int scifb1_clk_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int scifb1_clk_e_mux[] = {\n\tSCIFB1_SCK_E_MARK,\n};\nstatic const unsigned int scifb1_data_f_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int scifb1_data_f_mux[] = {\n\tSCIFB1_RXD_F_MARK, SCIFB1_TXD_F_MARK,\n};\nstatic const unsigned int scifb1_data_g_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21), RCAR_GP_PIN(2, 22),\n};\nstatic const unsigned int scifb1_data_g_mux[] = {\n\tSCIFB1_RXD_G_MARK, SCIFB1_TXD_G_MARK,\n};\nstatic const unsigned int scifb1_clk_g_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 20),\n};\nstatic const unsigned int scifb1_clk_g_mux[] = {\n\tSCIFB1_SCK_G_MARK,\n};\n \nstatic const unsigned int scifb2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int scifb2_data_mux[] = {\n\tSCIFB2_RXD_MARK, SCIFB2_TXD_MARK,\n};\nstatic const unsigned int scifb2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21),\n};\nstatic const unsigned int scifb2_clk_mux[] = {\n\tSCIFB2_SCK_MARK,\n};\nstatic const unsigned int scifb2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25), RCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int scifb2_ctrl_mux[] = {\n\tSCIFB2_RTS_N_MARK, SCIFB2_CTS_N_MARK,\n};\nstatic const unsigned int scifb2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 28), RCAR_GP_PIN(0, 30),\n};\nstatic const unsigned int scifb2_data_b_mux[] = {\n\tSCIFB2_RXD_B_MARK, SCIFB2_TXD_B_MARK,\n};\nstatic const unsigned int scifb2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 31),\n};\nstatic const unsigned int scifb2_clk_b_mux[] = {\n\tSCIFB2_SCK_B_MARK,\n};\nstatic const unsigned int scifb2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 29), RCAR_GP_PIN(0, 27),\n};\nstatic const unsigned int scifb2_ctrl_b_mux[] = {\n\tSCIFB2_RTS_N_B_MARK, SCIFB2_CTS_N_B_MARK,\n};\nstatic const unsigned int scifb2_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),\n};\nstatic const unsigned int scifb2_data_c_mux[] = {\n\tSCIFB2_RXD_C_MARK, SCIFB2_TXD_C_MARK,\n};\n \nstatic const unsigned int scif_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26),\n};\nstatic const unsigned int scif_clk_mux[] = {\n\tSCIF_CLK_MARK,\n};\nstatic const unsigned int scif_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int scif_clk_b_mux[] = {\n\tSCIF_CLK_B_MARK,\n};\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5),\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSD0_DAT0_MARK, SD0_DAT1_MARK, SD0_DAT2_MARK, SD0_DAT3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSD0_CLK_MARK, SD0_CMD_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6),\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSD0_CD_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSD0_WP_MARK,\n};\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11), RCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSD1_DAT0_MARK, SD1_DAT1_MARK, SD1_DAT2_MARK, SD1_DAT3_MARK,\n};\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSD1_CLK_MARK, SD1_CMD_MARK,\n};\nstatic const unsigned int sdhi1_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int sdhi1_cd_mux[] = {\n\tSD1_CD_MARK,\n};\nstatic const unsigned int sdhi1_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int sdhi1_wp_mux[] = {\n\tSD1_WP_MARK,\n};\n \nstatic const unsigned int sdhi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18), RCAR_GP_PIN(3, 19), RCAR_GP_PIN(3, 20), RCAR_GP_PIN(3, 21),\n};\nstatic const unsigned int sdhi2_data_mux[] = {\n\tSD2_DAT0_MARK, SD2_DAT1_MARK, SD2_DAT2_MARK, SD2_DAT3_MARK,\n};\nstatic const unsigned int sdhi2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16), RCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int sdhi2_ctrl_mux[] = {\n\tSD2_CLK_MARK, SD2_CMD_MARK,\n};\nstatic const unsigned int sdhi2_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22),\n};\nstatic const unsigned int sdhi2_cd_mux[] = {\n\tSD2_CD_MARK,\n};\nstatic const unsigned int sdhi2_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 23),\n};\nstatic const unsigned int sdhi2_wp_mux[] = {\n\tSD2_WP_MARK,\n};\n \nstatic const unsigned int sdhi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 26), RCAR_GP_PIN(3, 27), RCAR_GP_PIN(3, 28), RCAR_GP_PIN(3, 29),\n};\nstatic const unsigned int sdhi3_data_mux[] = {\n\tSD3_DAT0_MARK, SD3_DAT1_MARK, SD3_DAT2_MARK, SD3_DAT3_MARK,\n};\nstatic const unsigned int sdhi3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 24), RCAR_GP_PIN(3, 25),\n};\nstatic const unsigned int sdhi3_ctrl_mux[] = {\n\tSD3_CLK_MARK, SD3_CMD_MARK,\n};\nstatic const unsigned int sdhi3_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 30),\n};\nstatic const unsigned int sdhi3_cd_mux[] = {\n\tSD3_CD_MARK,\n};\nstatic const unsigned int sdhi3_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 31),\n};\nstatic const unsigned int sdhi3_wp_mux[] = {\n\tSD3_WP_MARK,\n};\n \nstatic const unsigned int ssi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int ssi0_data_mux[] = {\n\tSSI_SDATA0_MARK,\n};\nstatic const unsigned int ssi0129_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3), RCAR_GP_PIN(4, 4),\n};\nstatic const unsigned int ssi0129_ctrl_mux[] = {\n\tSSI_SCK0129_MARK, SSI_WS0129_MARK,\n};\nstatic const unsigned int ssi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6),\n};\nstatic const unsigned int ssi1_data_mux[] = {\n\tSSI_SDATA1_MARK,\n};\nstatic const unsigned int ssi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7), RCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int ssi1_ctrl_mux[] = {\n\tSSI_SCK1_MARK, SSI_WS1_MARK,\n};\nstatic const unsigned int ssi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7),\n};\nstatic const unsigned int ssi2_data_mux[] = {\n\tSSI_SDATA2_MARK,\n};\nstatic const unsigned int ssi2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 17),\n};\nstatic const unsigned int ssi2_ctrl_mux[] = {\n\tSSI_SCK2_MARK, SSI_WS2_MARK,\n};\nstatic const unsigned int ssi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 10),\n};\nstatic const unsigned int ssi3_data_mux[] = {\n\tSSI_SDATA3_MARK\n};\nstatic const unsigned int ssi34_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n};\nstatic const unsigned int ssi34_ctrl_mux[] = {\n\tSSI_SCK34_MARK, SSI_WS34_MARK,\n};\nstatic const unsigned int ssi4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int ssi4_data_mux[] = {\n\tSSI_SDATA4_MARK,\n};\nstatic const unsigned int ssi4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 12),\n};\nstatic const unsigned int ssi4_ctrl_mux[] = {\n\tSSI_SCK4_MARK, SSI_WS4_MARK,\n};\nstatic const unsigned int ssi5_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16), RCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int ssi5_mux[] = {\n\tSSI_SDATA5_MARK, SSI_SCK5_MARK, SSI_WS5_MARK,\n};\nstatic const unsigned int ssi5_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 26), RCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),\n};\nstatic const unsigned int ssi5_b_mux[] = {\n\tSSI_SDATA5_B_MARK, SSI_SCK5_B_MARK, SSI_WS5_B_MARK\n};\nstatic const unsigned int ssi5_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 24), RCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 12),\n};\nstatic const unsigned int ssi5_c_mux[] = {\n\tSSI_SDATA5_C_MARK, SSI_SCK5_C_MARK, SSI_WS5_C_MARK,\n};\nstatic const unsigned int ssi6_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19), RCAR_GP_PIN(4, 17), RCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int ssi6_mux[] = {\n\tSSI_SDATA6_MARK, SSI_SCK6_MARK, SSI_WS6_MARK,\n};\nstatic const unsigned int ssi6_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 29), RCAR_GP_PIN(1, 25), RCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int ssi6_b_mux[] = {\n\tSSI_SDATA6_B_MARK, SSI_SCK6_B_MARK, SSI_WS6_B_MARK,\n};\nstatic const unsigned int ssi7_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int ssi7_data_mux[] = {\n\tSSI_SDATA7_MARK,\n};\nstatic const unsigned int ssi7_b_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int ssi7_b_data_mux[] = {\n\tSSI_SDATA7_B_MARK,\n};\nstatic const unsigned int ssi7_c_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int ssi7_c_data_mux[] = {\n\tSSI_SDATA7_C_MARK,\n};\nstatic const unsigned int ssi78_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 21),\n};\nstatic const unsigned int ssi78_ctrl_mux[] = {\n\tSSI_SCK78_MARK, SSI_WS78_MARK,\n};\nstatic const unsigned int ssi78_b_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int ssi78_b_ctrl_mux[] = {\n\tSSI_SCK78_B_MARK, SSI_WS78_B_MARK,\n};\nstatic const unsigned int ssi78_c_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24), RCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int ssi78_c_ctrl_mux[] = {\n\tSSI_SCK78_C_MARK, SSI_WS78_C_MARK,\n};\nstatic const unsigned int ssi8_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int ssi8_data_mux[] = {\n\tSSI_SDATA8_MARK,\n};\nstatic const unsigned int ssi8_b_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int ssi8_b_data_mux[] = {\n\tSSI_SDATA8_B_MARK,\n};\nstatic const unsigned int ssi8_c_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int ssi8_c_data_mux[] = {\n\tSSI_SDATA8_C_MARK,\n};\nstatic const unsigned int ssi9_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int ssi9_data_mux[] = {\n\tSSI_SDATA9_MARK,\n};\nstatic const unsigned int ssi9_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),\n};\nstatic const unsigned int ssi9_ctrl_mux[] = {\n\tSSI_SCK9_MARK, SSI_WS9_MARK,\n};\n \nstatic const unsigned int tpu0_to0_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 20),\n};\nstatic const unsigned int tpu0_to0_mux[] = {\n\tTPU0TO0_MARK,\n};\nstatic const unsigned int tpu0_to1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 21),\n};\nstatic const unsigned int tpu0_to1_mux[] = {\n\tTPU0TO1_MARK,\n};\nstatic const unsigned int tpu0_to2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 22),\n};\nstatic const unsigned int tpu0_to2_mux[] = {\n\tTPU0TO2_MARK,\n};\nstatic const unsigned int tpu0_to3_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 23),\n};\nstatic const unsigned int tpu0_to3_mux[] = {\n\tTPU0TO3_MARK,\n};\n \nstatic const unsigned int usb0_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int usb0_mux[] = {\n\tUSB0_OVC_VBUS_MARK, USB0_PWEN_MARK,\n};\n \nstatic const unsigned int usb1_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20), RCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int usb1_mux[] = {\n\tUSB1_PWEN_MARK, USB1_OVC_MARK,\n};\n \nstatic const unsigned int usb2_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 22), RCAR_GP_PIN(5, 23),\n};\nstatic const unsigned int usb2_mux[] = {\n\tUSB2_PWEN_MARK, USB2_OVC_MARK,\n};\n \nstatic const unsigned int vin0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1), RCAR_GP_PIN(2, 2),\n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 4),\n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 6),\n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n\t \n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9),\n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 1),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\t \n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),\n\tRCAR_GP_PIN(0, 26), RCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int vin0_data_mux[] = {\n\t \n\tVI0_DATA0_VI0_B0_MARK, VI0_DATA1_VI0_B1_MARK,\n\tVI0_DATA2_VI0_B2_MARK, VI0_DATA3_VI0_B3_MARK,\n\tVI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK,\n\tVI0_DATA6_VI0_B6_MARK, VI0_DATA7_VI0_B7_MARK,\n\t \n\tVI0_G0_MARK, VI0_G1_MARK,\n\tVI0_G2_MARK, VI0_G3_MARK,\n\tVI0_G4_MARK, VI0_G5_MARK,\n\tVI0_G6_MARK, VI0_G7_MARK,\n\t \n\tVI0_R0_MARK, VI0_R1_MARK,\n\tVI0_R2_MARK, VI0_R3_MARK,\n\tVI0_R4_MARK, VI0_R5_MARK,\n\tVI0_R6_MARK, VI0_R7_MARK,\n};\nstatic const unsigned int vin0_data18_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 4),\n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 6),\n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n\t \n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 1),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\t \n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),\n\tRCAR_GP_PIN(0, 26), RCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int vin0_data18_mux[] = {\n\t \n\tVI0_DATA2_VI0_B2_MARK, VI0_DATA3_VI0_B3_MARK,\n\tVI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK,\n\tVI0_DATA6_VI0_B6_MARK, VI0_DATA7_VI0_B7_MARK,\n\t \n\tVI0_G2_MARK, VI0_G3_MARK,\n\tVI0_G4_MARK, VI0_G5_MARK,\n\tVI0_G6_MARK, VI0_G7_MARK,\n\t \n\tVI0_R2_MARK, VI0_R3_MARK,\n\tVI0_R4_MARK, VI0_R5_MARK,\n\tVI0_R6_MARK, VI0_R7_MARK,\n};\nstatic const unsigned int vin0_sync_pins[] = {\n\tRCAR_GP_PIN(0, 12),  \n\tRCAR_GP_PIN(0, 13),  \n};\nstatic const unsigned int vin0_sync_mux[] = {\n\tVI0_HSYNC_N_MARK,\n\tVI0_VSYNC_N_MARK,\n};\nstatic const unsigned int vin0_field_pins[] = {\n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int vin0_field_mux[] = {\n\tVI0_FIELD_MARK,\n};\nstatic const unsigned int vin0_clkenb_pins[] = {\n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int vin0_clkenb_mux[] = {\n\tVI0_CLKENB_MARK,\n};\nstatic const unsigned int vin0_clk_pins[] = {\n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int vin0_clk_mux[] = {\n\tVI0_CLK_MARK,\n};\n \nstatic const unsigned int vin1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),\n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 15),\n\tRCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 17),\n\t \n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 15),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 20),\n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 7),\n\t \n\tRCAR_GP_PIN(0, 27), RCAR_GP_PIN(0, 28),\n\tRCAR_GP_PIN(0, 29), RCAR_GP_PIN(1, 4),\n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 6),\n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int vin1_data_mux[] = {\n\t \n\tVI1_DATA0_VI1_B0_MARK, VI1_DATA1_VI1_B1_MARK,\n\tVI1_DATA2_VI1_B2_MARK, VI1_DATA3_VI1_B3_MARK,\n\tVI1_DATA4_VI1_B4_MARK, VI1_DATA5_VI1_B5_MARK,\n\tVI1_DATA6_VI1_B6_MARK, VI1_DATA7_VI1_B7_MARK,\n\t \n\tVI1_G0_MARK, VI1_G1_MARK,\n\tVI1_G2_MARK, VI1_G3_MARK,\n\tVI1_G4_MARK, VI1_G5_MARK,\n\tVI1_G6_MARK, VI1_G7_MARK,\n\t \n\tVI1_R0_MARK, VI1_R1_MARK,\n\tVI1_R2_MARK, VI1_R3_MARK,\n\tVI1_R4_MARK, VI1_R5_MARK,\n\tVI1_R6_MARK, VI1_R7_MARK,\n};\nstatic const unsigned int vin1_data18_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 15),\n\tRCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 17),\n\t \n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 20),\n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 7),\n\t \n\tRCAR_GP_PIN(0, 29), RCAR_GP_PIN(1, 4),\n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 6),\n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int vin1_data18_mux[] = {\n\t \n\tVI1_DATA2_VI1_B2_MARK, VI1_DATA3_VI1_B3_MARK,\n\tVI1_DATA4_VI1_B4_MARK, VI1_DATA5_VI1_B5_MARK,\n\tVI1_DATA6_VI1_B6_MARK, VI1_DATA7_VI1_B7_MARK,\n\t \n\tVI1_G2_MARK, VI1_G3_MARK,\n\tVI1_G4_MARK, VI1_G5_MARK,\n\tVI1_G6_MARK, VI1_G7_MARK,\n\t \n\tVI1_R2_MARK, VI1_R3_MARK,\n\tVI1_R4_MARK, VI1_R5_MARK,\n\tVI1_R6_MARK, VI1_R7_MARK,\n};\nstatic const unsigned int vin1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 1),\n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5),\n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n\t \n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 15),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 20),\n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 7),\n\t \n\tRCAR_GP_PIN(0, 27), RCAR_GP_PIN(0, 28),\n\tRCAR_GP_PIN(0, 29), RCAR_GP_PIN(1, 4),\n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 6),\n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int vin1_data_b_mux[] = {\n\t \n\tVI1_DATA0_VI1_B0_B_MARK, VI1_DATA1_VI1_B1_B_MARK,\n\tVI1_DATA2_VI1_B2_B_MARK, VI1_DATA3_VI1_B3_B_MARK,\n\tVI1_DATA4_VI1_B4_B_MARK, VI1_DATA5_VI1_B5_B_MARK,\n\tVI1_DATA6_VI1_B6_B_MARK, VI1_DATA7_VI1_B7_B_MARK,\n\t \n\tVI1_G0_B_MARK, VI1_G1_B_MARK,\n\tVI1_G2_B_MARK, VI1_G3_B_MARK,\n\tVI1_G4_B_MARK, VI1_G5_B_MARK,\n\tVI1_G6_B_MARK, VI1_G7_B_MARK,\n\t \n\tVI1_R0_B_MARK, VI1_R1_B_MARK,\n\tVI1_R2_B_MARK, VI1_R3_B_MARK,\n\tVI1_R4_B_MARK, VI1_R5_B_MARK,\n\tVI1_R6_B_MARK, VI1_R7_B_MARK,\n};\nstatic const unsigned int vin1_data18_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),\n\tRCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5),\n\tRCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n\t \n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 20),\n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 7),\n\t \n\tRCAR_GP_PIN(0, 29), RCAR_GP_PIN(1, 4),\n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 6),\n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int vin1_data18_b_mux[] = {\n\t \n\tVI1_DATA2_VI1_B2_B_MARK, VI1_DATA3_VI1_B3_B_MARK,\n\tVI1_DATA4_VI1_B4_B_MARK, VI1_DATA5_VI1_B5_B_MARK,\n\tVI1_DATA6_VI1_B6_B_MARK, VI1_DATA7_VI1_B7_B_MARK,\n\t \n\tVI1_G2_B_MARK, VI1_G3_B_MARK,\n\tVI1_G4_B_MARK, VI1_G5_B_MARK,\n\tVI1_G6_B_MARK, VI1_G7_B_MARK,\n\t \n\tVI1_R2_B_MARK, VI1_R3_B_MARK,\n\tVI1_R4_B_MARK, VI1_R5_B_MARK,\n\tVI1_R6_B_MARK, VI1_R7_B_MARK,\n};\nstatic const unsigned int vin1_sync_pins[] = {\n\tRCAR_GP_PIN(1, 24),  \n\tRCAR_GP_PIN(1, 25),  \n};\nstatic const unsigned int vin1_sync_mux[] = {\n\tVI1_HSYNC_N_MARK,\n\tVI1_VSYNC_N_MARK,\n};\nstatic const unsigned int vin1_sync_b_pins[] = {\n\tRCAR_GP_PIN(1, 24),  \n\tRCAR_GP_PIN(1, 25),  \n};\nstatic const unsigned int vin1_sync_b_mux[] = {\n\tVI1_HSYNC_N_B_MARK,\n\tVI1_VSYNC_N_B_MARK,\n};\nstatic const unsigned int vin1_field_pins[] = {\n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int vin1_field_mux[] = {\n\tVI1_FIELD_MARK,\n};\nstatic const unsigned int vin1_field_b_pins[] = {\n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int vin1_field_b_mux[] = {\n\tVI1_FIELD_B_MARK,\n};\nstatic const unsigned int vin1_clkenb_pins[] = {\n\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int vin1_clkenb_mux[] = {\n\tVI1_CLKENB_MARK,\n};\nstatic const unsigned int vin1_clkenb_b_pins[] = {\n\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int vin1_clkenb_b_mux[] = {\n\tVI1_CLKENB_B_MARK,\n};\nstatic const unsigned int vin1_clk_pins[] = {\n\tRCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int vin1_clk_mux[] = {\n\tVI1_CLK_MARK,\n};\nstatic const unsigned int vin1_clk_b_pins[] = {\n\tRCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int vin1_clk_b_mux[] = {\n\tVI1_CLK_B_MARK,\n};\n \nstatic const unsigned int vin2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9),\n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n\t \n\tRCAR_GP_PIN(0, 27), RCAR_GP_PIN(0, 28),\n\tRCAR_GP_PIN(0, 29), RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\t \n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 13),\n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 15),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 20),\n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int vin2_data_mux[] = {\n\t \n\tVI2_DATA0_VI2_B0_MARK, VI2_DATA1_VI2_B1_MARK,\n\tVI2_DATA2_VI2_B2_MARK, VI2_DATA3_VI2_B3_MARK,\n\tVI2_DATA4_VI2_B4_MARK, VI2_DATA5_VI2_B5_MARK,\n\tVI2_DATA6_VI2_B6_MARK, VI2_DATA7_VI2_B7_MARK,\n\t \n\tVI2_G0_MARK, VI2_G1_MARK,\n\tVI2_G2_MARK, VI2_G3_MARK,\n\tVI2_G4_MARK, VI2_G5_MARK,\n\tVI2_G6_MARK, VI2_G7_MARK,\n\t \n\tVI2_R0_MARK, VI2_R1_MARK,\n\tVI2_R2_MARK, VI2_R3_MARK,\n\tVI2_R4_MARK, VI2_R5_MARK,\n\tVI2_R6_MARK, VI2_R7_MARK,\n};\nstatic const unsigned int vin2_data18_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 11),\n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),\n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n\t \n\tRCAR_GP_PIN(0, 29), RCAR_GP_PIN(1, 10),\n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),\n\tRCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\t \n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 15),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 20),\n\tRCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int vin2_data18_mux[] = {\n\t \n\tVI2_DATA2_VI2_B2_MARK, VI2_DATA3_VI2_B3_MARK,\n\tVI2_DATA4_VI2_B4_MARK, VI2_DATA5_VI2_B5_MARK,\n\tVI2_DATA6_VI2_B6_MARK, VI2_DATA7_VI2_B7_MARK,\n\t \n\tVI2_G2_MARK, VI2_G3_MARK,\n\tVI2_G4_MARK, VI2_G5_MARK,\n\tVI2_G6_MARK, VI2_G7_MARK,\n\t \n\tVI2_R2_MARK, VI2_R3_MARK,\n\tVI2_R4_MARK, VI2_R5_MARK,\n\tVI2_R6_MARK, VI2_R7_MARK,\n};\nstatic const unsigned int vin2_sync_pins[] = {\n\tRCAR_GP_PIN(1, 16),  \n\tRCAR_GP_PIN(1, 21),  \n};\nstatic const unsigned int vin2_sync_mux[] = {\n\tVI2_HSYNC_N_MARK,\n\tVI2_VSYNC_N_MARK,\n};\nstatic const unsigned int vin2_field_pins[] = {\n\tRCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int vin2_field_mux[] = {\n\tVI2_FIELD_MARK,\n};\nstatic const unsigned int vin2_clkenb_pins[] = {\n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int vin2_clkenb_mux[] = {\n\tVI2_CLKENB_MARK,\n};\nstatic const unsigned int vin2_clk_pins[] = {\n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int vin2_clk_mux[] = {\n\tVI2_CLK_MARK,\n};\n \nstatic const unsigned int vin3_data8_pins[] = {\n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 1),\n\tRCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),\n\tRCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 5),\n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int vin3_data8_mux[] = {\n\tVI3_DATA0_MARK, VI3_DATA1_MARK,\n\tVI3_DATA2_MARK, VI3_DATA3_MARK,\n\tVI3_DATA4_MARK, VI3_DATA5_MARK,\n\tVI3_DATA6_MARK, VI3_DATA7_MARK,\n};\nstatic const unsigned int vin3_sync_pins[] = {\n\tRCAR_GP_PIN(1, 16),  \n\tRCAR_GP_PIN(1, 17),  \n};\nstatic const unsigned int vin3_sync_mux[] = {\n\tVI3_HSYNC_N_MARK,\n\tVI3_VSYNC_N_MARK,\n};\nstatic const unsigned int vin3_field_pins[] = {\n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int vin3_field_mux[] = {\n\tVI3_FIELD_MARK,\n};\nstatic const unsigned int vin3_clkenb_pins[] = {\n\tRCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int vin3_clkenb_mux[] = {\n\tVI3_CLKENB_MARK,\n};\nstatic const unsigned int vin3_clk_pins[] = {\n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int vin3_clk_mux[] = {\n\tVI3_CLK_MARK,\n};\n\nstatic const struct {\n\tstruct sh_pfc_pin_group common[311];\n#ifdef CONFIG_PINCTRL_PFC_R8A7790\n\tstruct sh_pfc_pin_group automotive[1];\n#endif\n} pinmux_groups = {\n\t.common = {\n\t\tSH_PFC_PIN_GROUP(audio_clk_a),\n\t\tSH_PFC_PIN_GROUP(audio_clk_b),\n\t\tSH_PFC_PIN_GROUP(audio_clk_c),\n\t\tSH_PFC_PIN_GROUP(audio_clkout),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_b),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_c),\n\t\tSH_PFC_PIN_GROUP(audio_clkout_d),\n\t\tSH_PFC_PIN_GROUP(avb_link),\n\t\tSH_PFC_PIN_GROUP(avb_magic),\n\t\tSH_PFC_PIN_GROUP(avb_phy_int),\n\t\tSH_PFC_PIN_GROUP(avb_mdio),\n\t\tSH_PFC_PIN_GROUP(avb_mii),\n\t\tSH_PFC_PIN_GROUP(avb_gmii),\n\t\tSH_PFC_PIN_GROUP(can0_data),\n\t\tSH_PFC_PIN_GROUP(can0_data_b),\n\t\tSH_PFC_PIN_GROUP(can0_data_c),\n\t\tSH_PFC_PIN_GROUP(can0_data_d),\n\t\tSH_PFC_PIN_GROUP(can1_data),\n\t\tSH_PFC_PIN_GROUP(can1_data_b),\n\t\tSH_PFC_PIN_GROUP(can_clk),\n\t\tSH_PFC_PIN_GROUP(can_clk_b),\n\t\tSH_PFC_PIN_GROUP(du_rgb666),\n\t\tSH_PFC_PIN_GROUP(du_rgb888),\n\t\tSH_PFC_PIN_GROUP(du_clk_out_0),\n\t\tSH_PFC_PIN_GROUP(du_clk_out_1),\n\t\tSH_PFC_PIN_GROUP(du_sync_0),\n\t\tSH_PFC_PIN_GROUP(du_sync_1),\n\t\tSH_PFC_PIN_GROUP(du_cde),\n\t\tSH_PFC_PIN_GROUP(du0_clk_in),\n\t\tSH_PFC_PIN_GROUP(du1_clk_in),\n\t\tSH_PFC_PIN_GROUP(du2_clk_in),\n\t\tSH_PFC_PIN_GROUP(eth_link),\n\t\tSH_PFC_PIN_GROUP(eth_magic),\n\t\tSH_PFC_PIN_GROUP(eth_mdio),\n\t\tSH_PFC_PIN_GROUP(eth_rmii),\n\t\tSH_PFC_PIN_GROUP(hscif0_data),\n\t\tSH_PFC_PIN_GROUP(hscif0_clk),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_c),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_d),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl_d),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_e),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl_e),\n\t\tSH_PFC_PIN_GROUP(hscif0_data_f),\n\t\tSH_PFC_PIN_GROUP(hscif0_ctrl_f),\n\t\tSH_PFC_PIN_GROUP(hscif1_data),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk),\n\t\tSH_PFC_PIN_GROUP(hscif1_ctrl),\n\t\tSH_PFC_PIN_GROUP(hscif1_data_b),\n\t\tSH_PFC_PIN_GROUP(hscif1_clk_b),\n\t\tSH_PFC_PIN_GROUP(hscif1_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(i2c0),\n\t\tSH_PFC_PIN_GROUP(i2c1),\n\t\tSH_PFC_PIN_GROUP(i2c1_b),\n\t\tSH_PFC_PIN_GROUP(i2c1_c),\n\t\tSH_PFC_PIN_GROUP(i2c2),\n\t\tSH_PFC_PIN_GROUP(i2c2_b),\n\t\tSH_PFC_PIN_GROUP(i2c2_c),\n\t\tSH_PFC_PIN_GROUP(i2c2_d),\n\t\tSH_PFC_PIN_GROUP(i2c2_e),\n\t\tSH_PFC_PIN_GROUP(i2c3),\n\t\tSH_PFC_PIN_GROUP(iic0),\n\t\tSH_PFC_PIN_GROUP(iic1),\n\t\tSH_PFC_PIN_GROUP(iic1_b),\n\t\tSH_PFC_PIN_GROUP(iic1_c),\n\t\tSH_PFC_PIN_GROUP(iic2),\n\t\tSH_PFC_PIN_GROUP(iic2_b),\n\t\tSH_PFC_PIN_GROUP(iic2_c),\n\t\tSH_PFC_PIN_GROUP(iic2_d),\n\t\tSH_PFC_PIN_GROUP(iic2_e),\n\t\tSH_PFC_PIN_GROUP(iic3),\n\t\tSH_PFC_PIN_GROUP(intc_irq0),\n\t\tSH_PFC_PIN_GROUP(intc_irq1),\n\t\tSH_PFC_PIN_GROUP(intc_irq2),\n\t\tSH_PFC_PIN_GROUP(intc_irq3),\n\t\tBUS_DATA_PIN_GROUP(mmc0_data, 1),\n\t\tBUS_DATA_PIN_GROUP(mmc0_data, 4),\n\t\tBUS_DATA_PIN_GROUP(mmc0_data, 8),\n\t\tSH_PFC_PIN_GROUP(mmc0_ctrl),\n\t\tBUS_DATA_PIN_GROUP(mmc1_data, 1),\n\t\tBUS_DATA_PIN_GROUP(mmc1_data, 4),\n\t\tBUS_DATA_PIN_GROUP(mmc1_data, 8),\n\t\tSH_PFC_PIN_GROUP(mmc1_ctrl),\n\t\tSH_PFC_PIN_GROUP(msiof0_clk),\n\t\tSH_PFC_PIN_GROUP(msiof0_sync),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof0_rx),\n\t\tSH_PFC_PIN_GROUP(msiof0_tx),\n\t\tSH_PFC_PIN_GROUP(msiof0_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_rx_b),\n\t\tSH_PFC_PIN_GROUP(msiof0_tx_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk),\n\t\tSH_PFC_PIN_GROUP(msiof1_sync),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof1_rx),\n\t\tSH_PFC_PIN_GROUP(msiof1_tx),\n\t\tSH_PFC_PIN_GROUP(msiof1_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss1_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_ss2_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_rx_b),\n\t\tSH_PFC_PIN_GROUP(msiof1_tx_b),\n\t\tSH_PFC_PIN_GROUP(msiof2_clk),\n\t\tSH_PFC_PIN_GROUP(msiof2_sync),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof2_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof2_rx),\n\t\tSH_PFC_PIN_GROUP(msiof2_tx),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss1),\n\t\tSH_PFC_PIN_GROUP(msiof3_ss2),\n\t\tSH_PFC_PIN_GROUP(msiof3_rx),\n\t\tSH_PFC_PIN_GROUP(msiof3_tx),\n\t\tSH_PFC_PIN_GROUP(msiof3_clk_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_sync_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_rx_b),\n\t\tSH_PFC_PIN_GROUP(msiof3_tx_b),\n\t\tSH_PFC_PIN_GROUP(pwm0),\n\t\tSH_PFC_PIN_GROUP(pwm0_b),\n\t\tSH_PFC_PIN_GROUP(pwm1),\n\t\tSH_PFC_PIN_GROUP(pwm1_b),\n\t\tSH_PFC_PIN_GROUP(pwm2),\n\t\tSH_PFC_PIN_GROUP(pwm3),\n\t\tSH_PFC_PIN_GROUP(pwm4),\n\t\tSH_PFC_PIN_GROUP(pwm5),\n\t\tSH_PFC_PIN_GROUP(pwm6),\n\t\tSH_PFC_PIN_GROUP(qspi_ctrl),\n\t\tBUS_DATA_PIN_GROUP(qspi_data, 2),\n\t\tBUS_DATA_PIN_GROUP(qspi_data, 4),\n\t\tSH_PFC_PIN_GROUP(scif0_data),\n\t\tSH_PFC_PIN_GROUP(scif0_clk),\n\t\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\t\tSH_PFC_PIN_GROUP(scif0_data_b),\n\t\tSH_PFC_PIN_GROUP(scif1_data),\n\t\tSH_PFC_PIN_GROUP(scif1_clk),\n\t\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\t\tSH_PFC_PIN_GROUP(scif1_data_b),\n\t\tSH_PFC_PIN_GROUP(scif1_data_c),\n\t\tSH_PFC_PIN_GROUP(scif1_data_d),\n\t\tSH_PFC_PIN_GROUP(scif1_clk_d),\n\t\tSH_PFC_PIN_GROUP(scif1_data_e),\n\t\tSH_PFC_PIN_GROUP(scif1_clk_e),\n\t\tSH_PFC_PIN_GROUP(scif2_data),\n\t\tSH_PFC_PIN_GROUP(scif2_clk),\n\t\tSH_PFC_PIN_GROUP(scif2_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa0_data),\n\t\tSH_PFC_PIN_GROUP(scifa0_clk),\n\t\tSH_PFC_PIN_GROUP(scifa0_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifa0_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa0_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifa0_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(scifa1_data),\n\t\tSH_PFC_PIN_GROUP(scifa1_clk),\n\t\tSH_PFC_PIN_GROUP(scifa1_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifa1_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa1_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifa1_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(scifa1_data_c),\n\t\tSH_PFC_PIN_GROUP(scifa1_clk_c),\n\t\tSH_PFC_PIN_GROUP(scifa1_ctrl_c),\n\t\tSH_PFC_PIN_GROUP(scifa1_data_d),\n\t\tSH_PFC_PIN_GROUP(scifa1_clk_d),\n\t\tSH_PFC_PIN_GROUP(scifa1_ctrl_d),\n\t\tSH_PFC_PIN_GROUP(scifa2_data),\n\t\tSH_PFC_PIN_GROUP(scifa2_clk),\n\t\tSH_PFC_PIN_GROUP(scifa2_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifa2_data_b),\n\t\tSH_PFC_PIN_GROUP(scifa2_data_c),\n\t\tSH_PFC_PIN_GROUP(scifa2_clk_c),\n\t\tSH_PFC_PIN_GROUP(scifb0_data),\n\t\tSH_PFC_PIN_GROUP(scifb0_clk),\n\t\tSH_PFC_PIN_GROUP(scifb0_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifb0_data_b),\n\t\tSH_PFC_PIN_GROUP(scifb0_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifb0_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(scifb0_data_c),\n\t\tSH_PFC_PIN_GROUP(scifb1_data),\n\t\tSH_PFC_PIN_GROUP(scifb1_clk),\n\t\tSH_PFC_PIN_GROUP(scifb1_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_b),\n\t\tSH_PFC_PIN_GROUP(scifb1_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifb1_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_c),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_d),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_e),\n\t\tSH_PFC_PIN_GROUP(scifb1_clk_e),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_f),\n\t\tSH_PFC_PIN_GROUP(scifb1_data_g),\n\t\tSH_PFC_PIN_GROUP(scifb1_clk_g),\n\t\tSH_PFC_PIN_GROUP(scifb2_data),\n\t\tSH_PFC_PIN_GROUP(scifb2_clk),\n\t\tSH_PFC_PIN_GROUP(scifb2_ctrl),\n\t\tSH_PFC_PIN_GROUP(scifb2_data_b),\n\t\tSH_PFC_PIN_GROUP(scifb2_clk_b),\n\t\tSH_PFC_PIN_GROUP(scifb2_ctrl_b),\n\t\tSH_PFC_PIN_GROUP(scifb2_data_c),\n\t\tSH_PFC_PIN_GROUP(scif_clk),\n\t\tSH_PFC_PIN_GROUP(scif_clk_b),\n\t\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi1_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi1_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi2_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi2_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi2_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi2_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi2_wp),\n\t\tBUS_DATA_PIN_GROUP(sdhi3_data, 1),\n\t\tBUS_DATA_PIN_GROUP(sdhi3_data, 4),\n\t\tSH_PFC_PIN_GROUP(sdhi3_ctrl),\n\t\tSH_PFC_PIN_GROUP(sdhi3_cd),\n\t\tSH_PFC_PIN_GROUP(sdhi3_wp),\n\t\tSH_PFC_PIN_GROUP(ssi0_data),\n\t\tSH_PFC_PIN_GROUP(ssi0129_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi1_data),\n\t\tSH_PFC_PIN_GROUP(ssi1_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi2_data),\n\t\tSH_PFC_PIN_GROUP(ssi2_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi3_data),\n\t\tSH_PFC_PIN_GROUP(ssi34_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi4_data),\n\t\tSH_PFC_PIN_GROUP(ssi4_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi5),\n\t\tSH_PFC_PIN_GROUP(ssi5_b),\n\t\tSH_PFC_PIN_GROUP(ssi5_c),\n\t\tSH_PFC_PIN_GROUP(ssi6),\n\t\tSH_PFC_PIN_GROUP(ssi6_b),\n\t\tSH_PFC_PIN_GROUP(ssi7_data),\n\t\tSH_PFC_PIN_GROUP(ssi7_b_data),\n\t\tSH_PFC_PIN_GROUP(ssi7_c_data),\n\t\tSH_PFC_PIN_GROUP(ssi78_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi78_b_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi78_c_ctrl),\n\t\tSH_PFC_PIN_GROUP(ssi8_data),\n\t\tSH_PFC_PIN_GROUP(ssi8_b_data),\n\t\tSH_PFC_PIN_GROUP(ssi8_c_data),\n\t\tSH_PFC_PIN_GROUP(ssi9_data),\n\t\tSH_PFC_PIN_GROUP(ssi9_ctrl),\n\t\tSH_PFC_PIN_GROUP(tpu0_to0),\n\t\tSH_PFC_PIN_GROUP(tpu0_to1),\n\t\tSH_PFC_PIN_GROUP(tpu0_to2),\n\t\tSH_PFC_PIN_GROUP(tpu0_to3),\n\t\tSH_PFC_PIN_GROUP(usb0),\n\t\tSH_PFC_PIN_GROUP_SUBSET(usb0_ovc_vbus, usb0, 0, 1),\n\t\tSH_PFC_PIN_GROUP(usb1),\n\t\tSH_PFC_PIN_GROUP_SUBSET(usb1_pwen, usb1, 0, 1),\n\t\tSH_PFC_PIN_GROUP(usb2),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 24),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 20),\n\t\tSH_PFC_PIN_GROUP(vin0_data18),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 16),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 12),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 10),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 8),\n\t\tBUS_DATA_PIN_GROUP(vin0_data, 4),\n\t\tSH_PFC_PIN_GROUP(vin0_sync),\n\t\tSH_PFC_PIN_GROUP(vin0_field),\n\t\tSH_PFC_PIN_GROUP(vin0_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin0_clk),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 24),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 20),\n\t\tSH_PFC_PIN_GROUP(vin1_data18),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 16),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 12),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 10),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 8),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 4),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 24, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 20, _b),\n\t\tSH_PFC_PIN_GROUP(vin1_data18_b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 16, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 12, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 10, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 8, _b),\n\t\tBUS_DATA_PIN_GROUP(vin1_data, 4, _b),\n\t\tSH_PFC_PIN_GROUP(vin1_sync),\n\t\tSH_PFC_PIN_GROUP(vin1_sync_b),\n\t\tSH_PFC_PIN_GROUP(vin1_field),\n\t\tSH_PFC_PIN_GROUP(vin1_field_b),\n\t\tSH_PFC_PIN_GROUP(vin1_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin1_clkenb_b),\n\t\tSH_PFC_PIN_GROUP(vin1_clk),\n\t\tSH_PFC_PIN_GROUP(vin1_clk_b),\n\t\tBUS_DATA_PIN_GROUP(vin2_data, 24),\n\t\tSH_PFC_PIN_GROUP(vin2_data18),\n\t\tBUS_DATA_PIN_GROUP(vin2_data, 16),\n\t\tBUS_DATA_PIN_GROUP(vin2_data, 8),\n\t\tBUS_DATA_PIN_GROUP(vin2_data, 4),\n\t\tSH_PFC_PIN_GROUP_SUBSET(vin2_g8, vin2_data, 8, 8),\n\t\tSH_PFC_PIN_GROUP(vin2_sync),\n\t\tSH_PFC_PIN_GROUP(vin2_field),\n\t\tSH_PFC_PIN_GROUP(vin2_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin2_clk),\n\t\tSH_PFC_PIN_GROUP(vin3_data8),\n\t\tSH_PFC_PIN_GROUP(vin3_sync),\n\t\tSH_PFC_PIN_GROUP(vin3_field),\n\t\tSH_PFC_PIN_GROUP(vin3_clkenb),\n\t\tSH_PFC_PIN_GROUP(vin3_clk),\n\t},\n#ifdef CONFIG_PINCTRL_PFC_R8A7790\n\t.automotive = {\n\t\tSH_PFC_PIN_GROUP(mlb_3pin),\n\t}\n#endif  \n};\n\nstatic const char * const audio_clk_groups[] = {\n\t\"audio_clk_a\",\n\t\"audio_clk_b\",\n\t\"audio_clk_c\",\n\t\"audio_clkout\",\n\t\"audio_clkout_b\",\n\t\"audio_clkout_c\",\n\t\"audio_clkout_d\",\n};\n\nstatic const char * const avb_groups[] = {\n\t\"avb_link\",\n\t\"avb_magic\",\n\t\"avb_phy_int\",\n\t\"avb_mdio\",\n\t\"avb_mii\",\n\t\"avb_gmii\",\n};\n\nstatic const char * const can0_groups[] = {\n\t\"can0_data\",\n\t\"can0_data_b\",\n\t\"can0_data_c\",\n\t\"can0_data_d\",\n};\n\nstatic const char * const can1_groups[] = {\n\t\"can1_data\",\n\t\"can1_data_b\",\n};\n\nstatic const char * const can_clk_groups[] = {\n\t\"can_clk\",\n\t\"can_clk_b\",\n};\n\nstatic const char * const du_groups[] = {\n\t\"du_rgb666\",\n\t\"du_rgb888\",\n\t\"du_clk_out_0\",\n\t\"du_clk_out_1\",\n\t\"du_sync_0\",\n\t\"du_sync_1\",\n\t\"du_cde\",\n};\n\nstatic const char * const du0_groups[] = {\n\t\"du0_clk_in\",\n};\n\nstatic const char * const du1_groups[] = {\n\t\"du1_clk_in\",\n};\n\nstatic const char * const du2_groups[] = {\n\t\"du2_clk_in\",\n};\n\nstatic const char * const eth_groups[] = {\n\t\"eth_link\",\n\t\"eth_magic\",\n\t\"eth_mdio\",\n\t\"eth_rmii\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data\",\n\t\"hscif0_clk\",\n\t\"hscif0_ctrl\",\n\t\"hscif0_data_b\",\n\t\"hscif0_ctrl_b\",\n\t\"hscif0_data_c\",\n\t\"hscif0_ctrl_c\",\n\t\"hscif0_data_d\",\n\t\"hscif0_ctrl_d\",\n\t\"hscif0_data_e\",\n\t\"hscif0_ctrl_e\",\n\t\"hscif0_data_f\",\n\t\"hscif0_ctrl_f\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data\",\n\t\"hscif1_clk\",\n\t\"hscif1_ctrl\",\n\t\"hscif1_data_b\",\n\t\"hscif1_clk_b\",\n\t\"hscif1_ctrl_b\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n\t\"i2c1_b\",\n\t\"i2c1_c\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2\",\n\t\"i2c2_b\",\n\t\"i2c2_c\",\n\t\"i2c2_d\",\n\t\"i2c2_e\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n};\n\nstatic const char * const iic0_groups[] = {\n\t\"iic0\",\n};\n\nstatic const char * const iic1_groups[] = {\n\t\"iic1\",\n\t\"iic1_b\",\n\t\"iic1_c\",\n};\n\nstatic const char * const iic2_groups[] = {\n\t\"iic2\",\n\t\"iic2_b\",\n\t\"iic2_c\",\n\t\"iic2_d\",\n\t\"iic2_e\",\n};\n\nstatic const char * const iic3_groups[] = {\n\t\"iic3\",\n};\n\nstatic const char * const intc_groups[] = {\n\t\"intc_irq0\",\n\t\"intc_irq1\",\n\t\"intc_irq2\",\n\t\"intc_irq3\",\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7790\nstatic const char * const mlb_groups[] = {\n\t\"mlb_3pin\",\n};\n#endif  \n\nstatic const char * const mmc0_groups[] = {\n\t\"mmc0_data1\",\n\t\"mmc0_data4\",\n\t\"mmc0_data8\",\n\t\"mmc0_ctrl\",\n};\n\nstatic const char * const mmc1_groups[] = {\n\t\"mmc1_data1\",\n\t\"mmc1_data4\",\n\t\"mmc1_data8\",\n\t\"mmc1_ctrl\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_rx\",\n\t\"msiof0_tx\",\n\t\"msiof0_clk_b\",\n\t\"msiof0_ss1_b\",\n\t\"msiof0_ss2_b\",\n\t\"msiof0_rx_b\",\n\t\"msiof0_tx_b\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_rx\",\n\t\"msiof1_tx\",\n\t\"msiof1_clk_b\",\n\t\"msiof1_ss1_b\",\n\t\"msiof1_ss2_b\",\n\t\"msiof1_rx_b\",\n\t\"msiof1_tx_b\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk\",\n\t\"msiof2_sync\",\n\t\"msiof2_ss1\",\n\t\"msiof2_ss2\",\n\t\"msiof2_rx\",\n\t\"msiof2_tx\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_clk\",\n\t\"msiof3_sync\",\n\t\"msiof3_ss1\",\n\t\"msiof3_ss2\",\n\t\"msiof3_rx\",\n\t\"msiof3_tx\",\n\t\"msiof3_clk_b\",\n\t\"msiof3_sync_b\",\n\t\"msiof3_rx_b\",\n\t\"msiof3_tx_b\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0\",\n\t\"pwm0_b\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1\",\n\t\"pwm1_b\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"pwm5\",\n};\n\nstatic const char * const pwm6_groups[] = {\n\t\"pwm6\",\n};\n\nstatic const char * const qspi_groups[] = {\n\t\"qspi_ctrl\",\n\t\"qspi_data2\",\n\t\"qspi_data4\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_clk\",\n\t\"scif0_ctrl\",\n\t\"scif0_data_b\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n\t\"scif1_data_b\",\n\t\"scif1_data_c\",\n\t\"scif1_data_d\",\n\t\"scif1_clk_d\",\n\t\"scif1_data_e\",\n\t\"scif1_clk_e\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data\",\n\t\"scif2_clk\",\n\t\"scif2_data_b\",\n};\n\nstatic const char * const scifa0_groups[] = {\n\t\"scifa0_data\",\n\t\"scifa0_clk\",\n\t\"scifa0_ctrl\",\n\t\"scifa0_data_b\",\n\t\"scifa0_clk_b\",\n\t\"scifa0_ctrl_b\",\n};\n\nstatic const char * const scifa1_groups[] = {\n\t\"scifa1_data\",\n\t\"scifa1_clk\",\n\t\"scifa1_ctrl\",\n\t\"scifa1_data_b\",\n\t\"scifa1_clk_b\",\n\t\"scifa1_ctrl_b\",\n\t\"scifa1_data_c\",\n\t\"scifa1_clk_c\",\n\t\"scifa1_ctrl_c\",\n\t\"scifa1_data_d\",\n\t\"scifa1_clk_d\",\n\t\"scifa1_ctrl_d\",\n};\n\nstatic const char * const scifa2_groups[] = {\n\t\"scifa2_data\",\n\t\"scifa2_clk\",\n\t\"scifa2_ctrl\",\n\t\"scifa2_data_b\",\n\t\"scifa2_data_c\",\n\t\"scifa2_clk_c\",\n};\n\nstatic const char * const scifb0_groups[] = {\n\t\"scifb0_data\",\n\t\"scifb0_clk\",\n\t\"scifb0_ctrl\",\n\t\"scifb0_data_b\",\n\t\"scifb0_clk_b\",\n\t\"scifb0_ctrl_b\",\n\t\"scifb0_data_c\",\n};\n\nstatic const char * const scifb1_groups[] = {\n\t\"scifb1_data\",\n\t\"scifb1_clk\",\n\t\"scifb1_ctrl\",\n\t\"scifb1_data_b\",\n\t\"scifb1_clk_b\",\n\t\"scifb1_ctrl_b\",\n\t\"scifb1_data_c\",\n\t\"scifb1_data_d\",\n\t\"scifb1_data_e\",\n\t\"scifb1_clk_e\",\n\t\"scifb1_data_f\",\n\t\"scifb1_data_g\",\n\t\"scifb1_clk_g\",\n};\n\nstatic const char * const scifb2_groups[] = {\n\t\"scifb2_data\",\n\t\"scifb2_clk\",\n\t\"scifb2_ctrl\",\n\t\"scifb2_data_b\",\n\t\"scifb2_clk_b\",\n\t\"scifb2_ctrl_b\",\n\t\"scifb2_data_c\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n\t\"scif_clk_b\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n\t\"sdhi1_cd\",\n\t\"sdhi1_wp\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_data1\",\n\t\"sdhi2_data4\",\n\t\"sdhi2_ctrl\",\n\t\"sdhi2_cd\",\n\t\"sdhi2_wp\",\n};\n\nstatic const char * const sdhi3_groups[] = {\n\t\"sdhi3_data1\",\n\t\"sdhi3_data4\",\n\t\"sdhi3_ctrl\",\n\t\"sdhi3_cd\",\n\t\"sdhi3_wp\",\n};\n\nstatic const char * const ssi_groups[] = {\n\t\"ssi0_data\",\n\t\"ssi0129_ctrl\",\n\t\"ssi1_data\",\n\t\"ssi1_ctrl\",\n\t\"ssi2_data\",\n\t\"ssi2_ctrl\",\n\t\"ssi3_data\",\n\t\"ssi34_ctrl\",\n\t\"ssi4_data\",\n\t\"ssi4_ctrl\",\n\t\"ssi5\",\n\t\"ssi5_b\",\n\t\"ssi5_c\",\n\t\"ssi6\",\n\t\"ssi6_b\",\n\t\"ssi7_data\",\n\t\"ssi7_b_data\",\n\t\"ssi7_c_data\",\n\t\"ssi78_ctrl\",\n\t\"ssi78_b_ctrl\",\n\t\"ssi78_c_ctrl\",\n\t\"ssi8_data\",\n\t\"ssi8_b_data\",\n\t\"ssi8_c_data\",\n\t\"ssi9_data\",\n\t\"ssi9_ctrl\",\n};\n\nstatic const char * const tpu0_groups[] = {\n\t\"tpu0_to0\",\n\t\"tpu0_to1\",\n\t\"tpu0_to2\",\n\t\"tpu0_to3\",\n};\n\nstatic const char * const usb0_groups[] = {\n\t\"usb0\",\n\t\"usb0_ovc_vbus\",\n};\n\nstatic const char * const usb1_groups[] = {\n\t\"usb1\",\n\t\"usb1_pwen\",\n};\n\nstatic const char * const usb2_groups[] = {\n\t\"usb2\",\n};\n\nstatic const char * const vin0_groups[] = {\n\t\"vin0_data24\",\n\t\"vin0_data20\",\n\t\"vin0_data18\",\n\t\"vin0_data16\",\n\t\"vin0_data12\",\n\t\"vin0_data10\",\n\t\"vin0_data8\",\n\t\"vin0_data4\",\n\t\"vin0_sync\",\n\t\"vin0_field\",\n\t\"vin0_clkenb\",\n\t\"vin0_clk\",\n};\n\nstatic const char * const vin1_groups[] = {\n\t\"vin1_data24\",\n\t\"vin1_data20\",\n\t\"vin1_data18\",\n\t\"vin1_data16\",\n\t\"vin1_data12\",\n\t\"vin1_data10\",\n\t\"vin1_data8\",\n\t\"vin1_data4\",\n\t\"vin1_data24_b\",\n\t\"vin1_data20_b\",\n\t\"vin1_data18_b\",\n\t\"vin1_data16_b\",\n\t\"vin1_data12_b\",\n\t\"vin1_data10_b\",\n\t\"vin1_data8_b\",\n\t\"vin1_data4_b\",\n\t\"vin1_sync\",\n\t\"vin1_sync_b\",\n\t\"vin1_field\",\n\t\"vin1_field_b\",\n\t\"vin1_clkenb\",\n\t\"vin1_clkenb_b\",\n\t\"vin1_clk\",\n\t\"vin1_clk_b\",\n};\n\nstatic const char * const vin2_groups[] = {\n\t\"vin2_data24\",\n\t\"vin2_data18\",\n\t\"vin2_data16\",\n\t\"vin2_data8\",\n\t\"vin2_data4\",\n\t\"vin2_g8\",\n\t\"vin2_sync\",\n\t\"vin2_field\",\n\t\"vin2_clkenb\",\n\t\"vin2_clk\",\n};\n\nstatic const char * const vin3_groups[] = {\n\t\"vin3_data8\",\n\t\"vin3_sync\",\n\t\"vin3_field\",\n\t\"vin3_clkenb\",\n\t\"vin3_clk\",\n};\n\nstatic const struct {\n\tstruct sh_pfc_function common[58];\n#ifdef CONFIG_PINCTRL_PFC_R8A7790\n\tstruct sh_pfc_function automotive[1];\n#endif\n} pinmux_functions = {\n\t.common = {\n\t\tSH_PFC_FUNCTION(audio_clk),\n\t\tSH_PFC_FUNCTION(avb),\n\t\tSH_PFC_FUNCTION(can0),\n\t\tSH_PFC_FUNCTION(can1),\n\t\tSH_PFC_FUNCTION(can_clk),\n\t\tSH_PFC_FUNCTION(du),\n\t\tSH_PFC_FUNCTION(du0),\n\t\tSH_PFC_FUNCTION(du1),\n\t\tSH_PFC_FUNCTION(du2),\n\t\tSH_PFC_FUNCTION(eth),\n\t\tSH_PFC_FUNCTION(hscif0),\n\t\tSH_PFC_FUNCTION(hscif1),\n\t\tSH_PFC_FUNCTION(i2c0),\n\t\tSH_PFC_FUNCTION(i2c1),\n\t\tSH_PFC_FUNCTION(i2c2),\n\t\tSH_PFC_FUNCTION(i2c3),\n\t\tSH_PFC_FUNCTION(iic0),\n\t\tSH_PFC_FUNCTION(iic1),\n\t\tSH_PFC_FUNCTION(iic2),\n\t\tSH_PFC_FUNCTION(iic3),\n\t\tSH_PFC_FUNCTION(intc),\n\t\tSH_PFC_FUNCTION(mmc0),\n\t\tSH_PFC_FUNCTION(mmc1),\n\t\tSH_PFC_FUNCTION(msiof0),\n\t\tSH_PFC_FUNCTION(msiof1),\n\t\tSH_PFC_FUNCTION(msiof2),\n\t\tSH_PFC_FUNCTION(msiof3),\n\t\tSH_PFC_FUNCTION(pwm0),\n\t\tSH_PFC_FUNCTION(pwm1),\n\t\tSH_PFC_FUNCTION(pwm2),\n\t\tSH_PFC_FUNCTION(pwm3),\n\t\tSH_PFC_FUNCTION(pwm4),\n\t\tSH_PFC_FUNCTION(pwm5),\n\t\tSH_PFC_FUNCTION(pwm6),\n\t\tSH_PFC_FUNCTION(qspi),\n\t\tSH_PFC_FUNCTION(scif0),\n\t\tSH_PFC_FUNCTION(scif1),\n\t\tSH_PFC_FUNCTION(scif2),\n\t\tSH_PFC_FUNCTION(scifa0),\n\t\tSH_PFC_FUNCTION(scifa1),\n\t\tSH_PFC_FUNCTION(scifa2),\n\t\tSH_PFC_FUNCTION(scifb0),\n\t\tSH_PFC_FUNCTION(scifb1),\n\t\tSH_PFC_FUNCTION(scifb2),\n\t\tSH_PFC_FUNCTION(scif_clk),\n\t\tSH_PFC_FUNCTION(sdhi0),\n\t\tSH_PFC_FUNCTION(sdhi1),\n\t\tSH_PFC_FUNCTION(sdhi2),\n\t\tSH_PFC_FUNCTION(sdhi3),\n\t\tSH_PFC_FUNCTION(ssi),\n\t\tSH_PFC_FUNCTION(tpu0),\n\t\tSH_PFC_FUNCTION(usb0),\n\t\tSH_PFC_FUNCTION(usb1),\n\t\tSH_PFC_FUNCTION(usb2),\n\t\tSH_PFC_FUNCTION(vin0),\n\t\tSH_PFC_FUNCTION(vin1),\n\t\tSH_PFC_FUNCTION(vin2),\n\t\tSH_PFC_FUNCTION(vin3),\n\t},\n#ifdef CONFIG_PINCTRL_PFC_R8A7790\n\t.automotive = {\n\t\tSH_PFC_FUNCTION(mlb),\n\t}\n#endif  \n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xE6060004, 32, 1, GROUP(\n\t\tGP_0_31_FN, FN_IP3_17_15,\n\t\tGP_0_30_FN, FN_IP3_14_12,\n\t\tGP_0_29_FN, FN_IP3_11_8,\n\t\tGP_0_28_FN, FN_IP3_7_4,\n\t\tGP_0_27_FN, FN_IP3_3_0,\n\t\tGP_0_26_FN, FN_IP2_28_26,\n\t\tGP_0_25_FN, FN_IP2_25_22,\n\t\tGP_0_24_FN, FN_IP2_21_18,\n\t\tGP_0_23_FN, FN_IP2_17_15,\n\t\tGP_0_22_FN, FN_IP2_14_12,\n\t\tGP_0_21_FN, FN_IP2_11_9,\n\t\tGP_0_20_FN, FN_IP2_8_6,\n\t\tGP_0_19_FN, FN_IP2_5_3,\n\t\tGP_0_18_FN, FN_IP2_2_0,\n\t\tGP_0_17_FN, FN_IP1_29_28,\n\t\tGP_0_16_FN, FN_IP1_27_26,\n\t\tGP_0_15_FN, FN_IP1_25_22,\n\t\tGP_0_14_FN, FN_IP1_21_18,\n\t\tGP_0_13_FN, FN_IP1_17_15,\n\t\tGP_0_12_FN, FN_IP1_14_12,\n\t\tGP_0_11_FN, FN_IP1_11_8,\n\t\tGP_0_10_FN, FN_IP1_7_4,\n\t\tGP_0_9_FN, FN_IP1_3_0,\n\t\tGP_0_8_FN, FN_IP0_30_27,\n\t\tGP_0_7_FN, FN_IP0_26_23,\n\t\tGP_0_6_FN, FN_IP0_22_20,\n\t\tGP_0_5_FN, FN_IP0_19_16,\n\t\tGP_0_4_FN, FN_IP0_15_12,\n\t\tGP_0_3_FN, FN_IP0_11_9,\n\t\tGP_0_2_FN, FN_IP0_8_6,\n\t\tGP_0_1_FN, FN_IP0_5_3,\n\t\tGP_0_0_FN, FN_IP0_2_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xE6060008, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_1_29_FN, FN_IP6_13_11,\n\t\tGP_1_28_FN, FN_IP6_10_9,\n\t\tGP_1_27_FN, FN_IP6_8_6,\n\t\tGP_1_26_FN, FN_IP6_5_3,\n\t\tGP_1_25_FN, FN_IP6_2_0,\n\t\tGP_1_24_FN, FN_IP5_29_27,\n\t\tGP_1_23_FN, FN_IP5_26_24,\n\t\tGP_1_22_FN, FN_IP5_23_21,\n\t\tGP_1_21_FN, FN_IP5_20_18,\n\t\tGP_1_20_FN, FN_IP5_17_15,\n\t\tGP_1_19_FN, FN_IP5_14_13,\n\t\tGP_1_18_FN, FN_IP5_12_10,\n\t\tGP_1_17_FN, FN_IP5_9_6,\n\t\tGP_1_16_FN, FN_IP5_5_3,\n\t\tGP_1_15_FN, FN_IP5_2_0,\n\t\tGP_1_14_FN, FN_IP4_29_27,\n\t\tGP_1_13_FN, FN_IP4_26_24,\n\t\tGP_1_12_FN, FN_IP4_23_21,\n\t\tGP_1_11_FN, FN_IP4_20_18,\n\t\tGP_1_10_FN, FN_IP4_17_15,\n\t\tGP_1_9_FN, FN_IP4_14_12,\n\t\tGP_1_8_FN, FN_IP4_11_9,\n\t\tGP_1_7_FN, FN_IP4_8_6,\n\t\tGP_1_6_FN, FN_IP4_5_3,\n\t\tGP_1_5_FN, FN_IP4_2_0,\n\t\tGP_1_4_FN, FN_IP3_31_29,\n\t\tGP_1_3_FN, FN_IP3_28_26,\n\t\tGP_1_2_FN, FN_IP3_25_23,\n\t\tGP_1_1_FN, FN_IP3_22_20,\n\t\tGP_1_0_FN, FN_IP3_19_18, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xE606000C, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_2_29_FN, FN_IP7_15_13,\n\t\tGP_2_28_FN, FN_IP7_12_10,\n\t\tGP_2_27_FN, FN_IP7_9_8,\n\t\tGP_2_26_FN, FN_IP7_7_6,\n\t\tGP_2_25_FN, FN_IP7_5_3,\n\t\tGP_2_24_FN, FN_IP7_2_0,\n\t\tGP_2_23_FN, FN_IP6_31_29,\n\t\tGP_2_22_FN, FN_IP6_28_26,\n\t\tGP_2_21_FN, FN_IP6_25_23,\n\t\tGP_2_20_FN, FN_IP6_22_20,\n\t\tGP_2_19_FN, FN_IP6_19_17,\n\t\tGP_2_18_FN, FN_IP6_16_14,\n\t\tGP_2_17_FN, FN_VI1_DATA7_VI1_B7,\n\t\tGP_2_16_FN, FN_IP8_27,\n\t\tGP_2_15_FN, FN_IP8_26,\n\t\tGP_2_14_FN, FN_IP8_25_24,\n\t\tGP_2_13_FN, FN_IP8_23_22,\n\t\tGP_2_12_FN, FN_IP8_21_20,\n\t\tGP_2_11_FN, FN_IP8_19_18,\n\t\tGP_2_10_FN, FN_IP8_17_16,\n\t\tGP_2_9_FN, FN_IP8_15_14,\n\t\tGP_2_8_FN, FN_IP8_13_12,\n\t\tGP_2_7_FN, FN_IP8_11_10,\n\t\tGP_2_6_FN, FN_IP8_9_8,\n\t\tGP_2_5_FN, FN_IP8_7_6,\n\t\tGP_2_4_FN, FN_IP8_5_4,\n\t\tGP_2_3_FN, FN_IP8_3_2,\n\t\tGP_2_2_FN, FN_IP8_1_0,\n\t\tGP_2_1_FN, FN_IP7_30_29,\n\t\tGP_2_0_FN, FN_IP7_28_27 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xE6060010, 32, 1, GROUP(\n\t\tGP_3_31_FN, FN_IP11_21_18,\n\t\tGP_3_30_FN, FN_IP11_17_15,\n\t\tGP_3_29_FN, FN_IP11_14_13,\n\t\tGP_3_28_FN, FN_IP11_12_11,\n\t\tGP_3_27_FN, FN_IP11_10_9,\n\t\tGP_3_26_FN, FN_IP11_8_7,\n\t\tGP_3_25_FN, FN_IP11_6_5,\n\t\tGP_3_24_FN, FN_IP11_4,\n\t\tGP_3_23_FN, FN_IP11_3_0,\n\t\tGP_3_22_FN, FN_IP10_29_26,\n\t\tGP_3_21_FN, FN_IP10_25_23,\n\t\tGP_3_20_FN, FN_IP10_22_19,\n\t\tGP_3_19_FN, FN_IP10_18_15,\n\t\tGP_3_18_FN, FN_IP10_14_11,\n\t\tGP_3_17_FN, FN_IP10_10_7,\n\t\tGP_3_16_FN, FN_IP10_6_4,\n\t\tGP_3_15_FN, FN_IP10_3_0,\n\t\tGP_3_14_FN, FN_IP9_31_28,\n\t\tGP_3_13_FN, FN_IP9_27_26,\n\t\tGP_3_12_FN, FN_IP9_25_24,\n\t\tGP_3_11_FN, FN_IP9_23_22,\n\t\tGP_3_10_FN, FN_IP9_21_20,\n\t\tGP_3_9_FN, FN_IP9_19_18,\n\t\tGP_3_8_FN, FN_IP9_17_16,\n\t\tGP_3_7_FN, FN_IP9_15_12,\n\t\tGP_3_6_FN, FN_IP9_11_8,\n\t\tGP_3_5_FN, FN_IP9_7_6,\n\t\tGP_3_4_FN, FN_IP9_5_4,\n\t\tGP_3_3_FN, FN_IP9_3_2,\n\t\tGP_3_2_FN, FN_IP9_1_0,\n\t\tGP_3_1_FN, FN_IP8_30_29,\n\t\tGP_3_0_FN, FN_IP8_28 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xE6060014, 32, 1, GROUP(\n\t\tGP_4_31_FN, FN_IP14_18_16,\n\t\tGP_4_30_FN, FN_IP14_15_12,\n\t\tGP_4_29_FN, FN_IP14_11_9,\n\t\tGP_4_28_FN, FN_IP14_8_6,\n\t\tGP_4_27_FN, FN_IP14_5_3,\n\t\tGP_4_26_FN, FN_IP14_2_0,\n\t\tGP_4_25_FN, FN_IP13_30_29,\n\t\tGP_4_24_FN, FN_IP13_28_26,\n\t\tGP_4_23_FN, FN_IP13_25_23,\n\t\tGP_4_22_FN, FN_IP13_22_19,\n\t\tGP_4_21_FN, FN_IP13_18_16,\n\t\tGP_4_20_FN, FN_IP13_15_13,\n\t\tGP_4_19_FN, FN_IP13_12_10,\n\t\tGP_4_18_FN, FN_IP13_9_7,\n\t\tGP_4_17_FN, FN_IP13_6_3,\n\t\tGP_4_16_FN, FN_IP13_2_0,\n\t\tGP_4_15_FN, FN_IP12_30_28,\n\t\tGP_4_14_FN, FN_IP12_27_25,\n\t\tGP_4_13_FN, FN_IP12_24_23,\n\t\tGP_4_12_FN, FN_IP12_22_20,\n\t\tGP_4_11_FN, FN_IP12_19_17,\n\t\tGP_4_10_FN, FN_IP12_16_14,\n\t\tGP_4_9_FN, FN_IP12_13_11,\n\t\tGP_4_8_FN, FN_IP12_10_8,\n\t\tGP_4_7_FN, FN_IP12_7_6,\n\t\tGP_4_6_FN, FN_IP12_5_4,\n\t\tGP_4_5_FN, FN_IP12_3_2,\n\t\tGP_4_4_FN, FN_IP12_1_0,\n\t\tGP_4_3_FN, FN_IP11_31_30,\n\t\tGP_4_2_FN, FN_IP11_29_27,\n\t\tGP_4_1_FN, FN_IP11_26_24,\n\t\tGP_4_0_FN, FN_IP11_23_22 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR5\", 0xE6060018, 32, 1, GROUP(\n\t\tGP_5_31_FN, FN_IP7_24_22,\n\t\tGP_5_30_FN, FN_IP7_21_19,\n\t\tGP_5_29_FN, FN_IP7_18_16,\n\t\tGP_5_28_FN, FN_DU_DOTCLKIN2,\n\t\tGP_5_27_FN, FN_IP7_26_25,\n\t\tGP_5_26_FN, FN_DU_DOTCLKIN0,\n\t\tGP_5_25_FN, FN_AVS2,\n\t\tGP_5_24_FN, FN_AVS1,\n\t\tGP_5_23_FN, FN_USB2_OVC,\n\t\tGP_5_22_FN, FN_USB2_PWEN,\n\t\tGP_5_21_FN, FN_IP16_7,\n\t\tGP_5_20_FN, FN_IP16_6,\n\t\tGP_5_19_FN, FN_USB0_OVC_VBUS,\n\t\tGP_5_18_FN, FN_USB0_PWEN,\n\t\tGP_5_17_FN, FN_IP16_5_3,\n\t\tGP_5_16_FN, FN_IP16_2_0,\n\t\tGP_5_15_FN, FN_IP15_29_28,\n\t\tGP_5_14_FN, FN_IP15_27_26,\n\t\tGP_5_13_FN, FN_IP15_25_23,\n\t\tGP_5_12_FN, FN_IP15_22_20,\n\t\tGP_5_11_FN, FN_IP15_19_18,\n\t\tGP_5_10_FN, FN_IP15_17_16,\n\t\tGP_5_9_FN, FN_IP15_15_14,\n\t\tGP_5_8_FN, FN_IP15_13_12,\n\t\tGP_5_7_FN, FN_IP15_11_9,\n\t\tGP_5_6_FN, FN_IP15_8_6,\n\t\tGP_5_5_FN, FN_IP15_5_3,\n\t\tGP_5_4_FN, FN_IP15_2_0,\n\t\tGP_5_3_FN, FN_IP14_30_28,\n\t\tGP_5_2_FN, FN_IP14_27_25,\n\t\tGP_5_1_FN, FN_IP14_24_22,\n\t\tGP_5_0_FN, FN_IP14_21_19 ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR0\", 0xE6060020, 32,\n\t\t\t     GROUP(-1, 4, 4, 3, 4, 4, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_D8, FN_SCIFA1_SCK_C, FN_AVB_TXD0, 0,\n\t\tFN_VI0_G0, FN_VI0_G0_B, FN_VI2_DATA0_VI2_B0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_D7, FN_AD_DI_B, FN_IIC2_SDA_C,\n\t\tFN_VI3_DATA7, FN_VI0_R3, FN_VI0_R3_B, FN_I2C2_SDA_C,\n\t\tFN_TCLK1, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_D6, FN_IIC2_SCL_C, FN_VI3_DATA6, FN_VI0_R2, FN_VI0_R2_B,\n\t\tFN_I2C2_SCL_C, 0, 0,\n\t\t \n\t\tFN_D5, FN_SCIFB1_TXD_F, FN_SCIFB0_TXD_C, FN_VI3_DATA5,\n\t\tFN_VI0_R1, FN_VI0_R1_B, FN_TX0_B,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_D4, FN_SCIFB1_RXD_F, FN_SCIFB0_RXD_C, FN_VI3_DATA4,\n\t\tFN_VI0_R0, FN_VI0_R0_B, FN_RX0_B,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_D3, FN_MSIOF3_TXD_B,\tFN_VI3_DATA3, FN_VI0_G7, FN_VI0_G7_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_D2, FN_MSIOF3_RXD_B, FN_VI3_DATA2, FN_VI0_G6, FN_VI0_G6_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_D1, FN_MSIOF3_SYNC_B, FN_VI3_DATA1, FN_VI0_G5, FN_VI0_G5_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_D0, FN_MSIOF3_SCK_B, FN_VI3_DATA0, FN_VI0_G4, FN_VI0_G4_B,\n\t\t0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR1\", 0xE6060024, 32,\n\t\t\t     GROUP(-2, 2, 2, 4, 4, 3, 3, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_A1, FN_PWM4, 0, 0,\n\t\t \n\t\tFN_A0, FN_PWM3, 0, 0,\n\t\t \n\t\tFN_D15, FN_SCIFB1_TXD_C, FN_AVB_TXD7, FN_TX1_B,\n\t\tFN_VI0_FIELD, FN_VI0_FIELD_B, FN_VI2_DATA7_VI2_B7,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_D14,\tFN_SCIFB1_RXD_C, FN_AVB_TXD6, FN_RX1_B,\n\t\tFN_VI0_CLKENB, FN_VI0_CLKENB_B, FN_VI2_DATA6_VI2_B6,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_D13, FN_AVB_TXD5, FN_VI0_VSYNC_N,\n\t\tFN_VI0_VSYNC_N_B, FN_VI2_DATA5_VI2_B5,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_D12, FN_SCIFA1_RTS_N_C, FN_AVB_TXD4,\n\t\tFN_VI0_HSYNC_N, FN_VI0_HSYNC_N_B, FN_VI2_DATA4_VI2_B4,\n\t\t0, 0,\n\t\t \n\t\tFN_D11, FN_SCIFA1_CTS_N_C, FN_AVB_TXD3, 0,\n\t\tFN_VI0_G3, FN_VI0_G3_B, FN_VI2_DATA3_VI2_B3,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_D10, FN_SCIFA1_TXD_C, FN_AVB_TXD2, 0,\n\t\tFN_VI0_G2, FN_VI0_G2_B, FN_VI2_DATA2_VI2_B2,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_D9, FN_SCIFA1_RXD_C, FN_AVB_TXD1, 0,\n\t\tFN_VI0_G1, FN_VI0_G1_B, FN_VI2_DATA1_VI2_B1,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR2\", 0xE6060028, 32,\n\t\t\t     GROUP(-3, 3, 4, 4, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_A10, FN_SSI_SDATA5_B, FN_MSIOF2_SYNC, FN_VI0_R6,\n\t\tFN_VI0_R6_B, FN_VI2_DATA2_VI2_B2_B, 0, 0,\n\t\t \n\t\tFN_A9, FN_SCIFA1_CTS_N_B, FN_SSI_WS5_B, FN_VI0_R5,\n\t\tFN_VI0_R5_B, FN_SCIFB2_TXD_C, FN_TX2_B, FN_VI2_DATA1_VI2_B1_B,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A8, FN_SCIFA1_RXD_B, FN_SSI_SCK5_B, FN_VI0_R4,\n\t\tFN_VI0_R4_B, FN_SCIFB2_RXD_C, FN_RX2_B, FN_VI2_DATA0_VI2_B0_B,\n\t\t0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A7, FN_SCIFA1_SCK_B, FN_AUDIO_CLKOUT_B, FN_TPU0TO3,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A6, FN_SCIFA1_RTS_N_B, FN_TPU0TO2, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A5, FN_SCIFA1_TXD_B, FN_TPU0TO1, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A4, FN_MSIOF1_TXD_B,\tFN_TPU0TO0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A3, FN_PWM6, FN_MSIOF1_SS2_B, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A2, FN_PWM5, FN_MSIOF1_SS1_B, 0, 0, 0, 0, 0,\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR3\", 0xE606002C, 32,\n\t\t\t     GROUP(3, 3, 3, 3, 2, 3, 3, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_A20, FN_SPCLK, FN_VI1_R3, FN_VI1_R3_B, FN_VI2_G4,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_A19, FN_AD_NCS_N_B, FN_ATACS01_N, FN_EX_WAIT0_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A18, FN_AD_CLK_B, FN_ATAG1_N, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A17, FN_AD_DO_B, FN_ATADIR1_N, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A16, FN_ATAWR1_N, 0, 0,\n\t\t \n\t\tFN_A15, FN_SCIFB2_SCK_B, FN_ATARD1_N, FN_MSIOF2_SS2,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A14, FN_SCIFB2_TXD_B, FN_ATACS11_N, FN_MSIOF2_SS1,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A13, FN_SCIFB2_RTS_N_B, FN_EX_WAIT2,\n\t\tFN_MSIOF2_RXD, FN_VI1_R2, FN_VI1_R2_B, FN_VI2_G2,\n\t\tFN_VI2_DATA5_VI2_B5_B, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A12, FN_SCIFB2_RXD_B, FN_MSIOF2_TXD, FN_VI1_R1,\n\t\tFN_VI1_R1_B, FN_VI2_G1, FN_VI2_DATA4_VI2_B4_B,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_A11, FN_SCIFB2_CTS_N_B, FN_MSIOF2_SCK, FN_VI1_R0,\n\t\tFN_VI1_R0_B, FN_VI2_G0, FN_VI2_DATA3_VI2_B3_B, 0,\n\t\t0, 0, 0, 0, 0, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR4\", 0xE6060030, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_EX_CS2_N, FN_GPS_SIGN, FN_HRTS1_N_B,\n\t\tFN_VI3_CLKENB, FN_VI1_G0, FN_VI1_G0_B, FN_VI2_R2, 0,\n\t\t \n\t\tFN_EX_CS1_N, FN_GPS_CLK, FN_HCTS1_N_B, FN_VI1_FIELD,\n\t\tFN_VI1_FIELD_B, FN_VI2_R1, 0, 0,\n\t\t \n\t\tFN_EX_CS0_N, FN_HRX1_B, FN_VI1_G5, FN_VI1_G5_B, FN_VI2_R0,\n\t\tFN_HTX0_B, FN_MSIOF0_SS1_B, 0,\n\t\t \n\t\tFN_CS1_N_A26, FN_SPEEDIN, FN_VI0_R7, FN_VI0_R7_B,\n\t\tFN_VI2_CLK, FN_VI2_CLK_B, 0, 0,\n\t\t \n\t\tFN_CS0_N, FN_VI1_R6, FN_VI1_R6_B, FN_VI2_G3, FN_MSIOF0_SS2_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_A25, FN_SSL, FN_VI1_G6, FN_VI1_G6_B, FN_VI2_FIELD,\n\t\tFN_VI2_FIELD_B, 0, 0,\n\t\t \n\t\tFN_A24, FN_IO3, FN_VI1_R7, FN_VI1_R7_B, FN_VI2_CLKENB,\n\t\tFN_VI2_CLKENB_B, 0, 0,\n\t\t \n\t\tFN_A23, FN_IO2, FN_VI1_G7, FN_VI1_G7_B, FN_VI2_G7, 0, 0, 0,\n\t\t \n\t\tFN_A22, FN_MISO_IO1, FN_VI1_R5, FN_VI1_R5_B, FN_VI2_G6, 0, 0, 0,\n\t\t \n\t\tFN_A21, FN_MOSI_IO0, FN_VI1_R4, FN_VI1_R4_B, FN_VI2_G5, 0, 0, 0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR5\", 0xE6060034, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 3, 3, 2, 3, 4, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_DREQ0_N, FN_VI1_HSYNC_N, FN_VI1_HSYNC_N_B, FN_VI2_R7,\n\t\tFN_SSI_SCK78_C, FN_SSI_WS78_B, 0, 0,\n\t\t \n\t\tFN_EX_WAIT0, FN_IRQ3, 0, FN_VI3_CLK, FN_SCIFA0_RTS_N_B,\n\t\tFN_HRX0_B, FN_MSIOF0_SCK_B, 0,\n\t\t \n\t\tFN_WE1_N, FN_IERX, FN_CAN1_RX, FN_VI1_G4,\n\t\tFN_VI1_G4_B, FN_VI2_R6, FN_SCIFA0_CTS_N_B, FN_IERX_C,\n\t\t \n\t\tFN_WE0_N, FN_IECLK, FN_CAN_CLK,\n\t\tFN_VI2_VSYNC_N, FN_SCIFA0_TXD_B, FN_VI2_VSYNC_N_B, 0, 0,\n\t\t \n\t\tFN_RD_WR_N, FN_VI1_G3, FN_VI1_G3_B, FN_VI2_R5, FN_SCIFA0_RXD_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_RD_N, FN_CAN0_TX, FN_SCIFA0_SCK_B, 0,\n\t\t \n\t\tFN_BS_N, FN_IETX, FN_HTX1_B, FN_CAN1_TX, FN_DRACK0, FN_IETX_C,\n\t\t0, 0,\n\t\t \n\t\tFN_EX_CS5_N, FN_CAN0_RX, FN_MSIOF1_RXD_B, FN_VI3_VSYNC_N,\n\t\tFN_VI1_G2, FN_VI1_G2_B, FN_VI2_R4, FN_IIC1_SDA, FN_INTC_EN1_N,\n\t\tFN_I2C1_SDA, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_EX_CS4_N, FN_MSIOF1_SCK_B, FN_VI3_HSYNC_N,\n\t\tFN_VI2_HSYNC_N, FN_IIC1_SCL, FN_VI2_HSYNC_N_B,\n\t\tFN_INTC_EN0_N, FN_I2C1_SCL,\n\t\t \n\t\tFN_EX_CS3_N, FN_GPS_MAG, FN_VI3_FIELD, FN_VI1_G1, FN_VI1_G1_B,\n\t\tFN_VI2_R3, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR6\", 0xE6060038, 32,\n\t\t\t     GROUP(3, 3, 3, 3, 3, 3, 3, 2, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_ETH_REF_CLK, 0, FN_HCTS0_N_E,\n\t\tFN_STP_IVCXO27_1_B, FN_HRX0_F, 0, 0, 0,\n\t\t \n\t\tFN_ETH_LINK, 0, FN_HTX0_E,\n\t\tFN_STP_IVCXO27_0_B, FN_SCIFB1_TXD_G, FN_TX1_E, 0, 0,\n\t\t \n\t\tFN_ETH_RXD1, 0, FN_HRX0_E, FN_STP_ISSYNC_0_B,\n\t\tFN_TS_SCK0_D, FN_GLO_I1_C, FN_SCIFB1_RXD_G, FN_RX1_E,\n\t\t \n\t\tFN_ETH_RXD0, 0, FN_STP_ISEN_0_B, FN_TS_SDAT0_D,\n\t\tFN_GLO_I0_C, FN_SCIFB1_SCK_G, FN_SCK1_E, 0,\n\t\t \n\t\tFN_ETH_RX_ER, 0, FN_STP_ISD_0_B,\n\t\tFN_TS_SPSYNC0_D, FN_GLO_Q1_C, FN_IIC2_SDA_E, FN_I2C2_SDA_E, 0,\n\t\t \n\t\tFN_ETH_CRS_DV, 0, FN_STP_ISCLK_0_B,\n\t\tFN_TS_SDEN0_D, FN_GLO_Q0_C, FN_IIC2_SCL_E,\n\t\tFN_I2C2_SCL_E, 0,\n\t\t \n\t\tFN_DACK2, FN_IRQ2, 0, FN_SSI_SDATA6_B, FN_HRTS0_N_B,\n\t\tFN_MSIOF0_RXD_B, 0, 0,\n\t\t \n\t\tFN_DREQ2_N, FN_HSCK1_B, FN_HCTS0_N_B, FN_MSIOF0_TXD_B,\n\t\t \n\t\tFN_DACK1, FN_IRQ1, 0, FN_SSI_WS6_B, FN_SSI_SDATA8_C, 0, 0, 0,\n\t\t \n\t\tFN_DREQ1_N, FN_VI1_CLKENB, FN_VI1_CLKENB_B,\n\t\tFN_SSI_SDATA7_C, FN_SSI_SCK78_B, 0, 0, 0,\n\t\t \n\t\tFN_DACK0, FN_IRQ0, 0, FN_SSI_SCK6_B, FN_VI1_VSYNC_N,\n\t\tFN_VI1_VSYNC_N_B, FN_SSI_WS78_C, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR7\", 0xE606003C, 32,\n\t\t\t     GROUP(-1, 2, 2, 2, 3, 3, 3, 3, 3, 2, 2, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_VI0_DATA0_VI0_B0, FN_ATACS10_N, FN_AVB_RXD2, 0,\n\t\t \n\t\tFN_VI0_CLK, FN_ATACS00_N, FN_AVB_RXD1, 0,\n\t\t \n\t\tFN_DU_DOTCLKIN1, FN_AUDIO_CLKC, FN_AUDIO_CLKOUT_C, 0,\n\t\t \n\t\tFN_PWM2, FN_PWMFSW0, FN_SCIFA2_RXD_C, FN_PCMWE_N, FN_IECLK_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_PWM1, FN_SCIFA2_TXD_C, FN_STP_ISSYNC_1_B, FN_TS_SCK1_C,\n\t\tFN_GLO_RFON_C, FN_PCMOE_N, 0, 0,\n\t\t \n\t\tFN_PWM0, FN_SCIFA2_SCK_C, FN_STP_ISEN_1_B, FN_TS_SDAT1_C,\n\t\tFN_GLO_SS_C, 0, 0, 0,\n\t\t \n\t\tFN_ETH_MDC, 0, FN_STP_ISD_1_B,\n\t\tFN_TS_SPSYNC1_C, FN_GLO_SDATA_C, 0, 0, 0,\n\t\t \n\t\tFN_ETH_TXD0, 0, FN_STP_ISCLK_1_B, FN_TS_SDEN1_C,\n\t\tFN_GLO_SCLK_C, 0, 0, 0,\n\t\t \n\t\tFN_ETH_MAGIC, 0, FN_SIM0_RST_C, 0,\n\t\t \n\t\tFN_ETH_TX_EN, 0, FN_SIM0_CLK_C, FN_HRTS0_N_F,\n\t\t \n\t\tFN_ETH_TXD1, 0, FN_HTX0_F, FN_BPFCLK_G, 0, 0, 0, 0,\n\t\t \n\t\tFN_ETH_MDIO, 0, FN_HRTS0_N_E,\n\t\tFN_SIM0_D_C, FN_HCTS0_N_F, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR8\", 0xE6060040, 32,\n\t\t\t     GROUP(-1, 2, 1, 1, 1, 2, 2, 2, 2, 2, 2, 2,\n\t\t\t\t   2, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SD0_CMD, FN_SCIFB1_SCK_B, FN_VI1_DATA1_VI1_B1_B, 0,\n\t\t \n\t\tFN_SD0_CLK, FN_VI1_DATA0_VI1_B0_B,\n\t\t \n\t\tFN_VI1_DATA6_VI1_B6, FN_AVB_GTXREFCLK,\n\t\t \n\t\tFN_VI1_DATA5_VI1_B5, FN_AVB_PHY_INT,\n\t\t \n\t\tFN_VI1_DATA4_VI1_B4, FN_SCIFA1_RTS_N_D,\n\t\tFN_AVB_MAGIC, 0,\n\t\t \n\t\tFN_VI1_DATA3_VI1_B3, FN_SCIFA1_CTS_N_D, FN_AVB_GTX_CLK, 0,\n\t\t \n\t\tFN_VI1_DATA2_VI1_B2, FN_SCIFA1_TXD_D, FN_AVB_MDIO, 0,\n\t\t \n\t\tFN_VI1_DATA1_VI1_B1, FN_SCIFA1_RXD_D, FN_AVB_MDC, 0,\n\t\t \n\t\tFN_VI1_DATA0_VI1_B0, FN_SCIFA1_SCK_D, FN_AVB_CRS, 0,\n\t\t \n\t\tFN_VI1_CLK, FN_AVB_RX_DV, 0, 0,\n\t\t \n\t\tFN_VI0_DATA7_VI0_B7, FN_AVB_RX_CLK, 0, 0,\n\t\t \n\t\tFN_VI0_DATA6_VI0_B6, FN_AVB_RX_ER, 0, 0,\n\t\t \n\t\tFN_VI0_DATA5_VI0_B5, FN_EX_WAIT1, FN_AVB_RXD7, 0,\n\t\t \n\t\tFN_VI0_DATA4_VI0_B4, FN_ATAG0_N, FN_AVB_RXD6, 0,\n\t\t \n\t\tFN_VI0_DATA3_VI0_B3, FN_ATADIR0_N, FN_AVB_RXD5, 0,\n\t\t \n\t\tFN_VI0_DATA2_VI0_B2, FN_ATAWR0_N, FN_AVB_RXD4, 0,\n\t\t \n\t\tFN_VI0_DATA1_VI0_B1, FN_ATARD0_N, FN_AVB_RXD3, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR9\", 0xE6060044, 32,\n\t\t\t     GROUP(4, 2, 2, 2, 2, 2, 2, 4, 4, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SD1_CD, FN_MMC1_D6, FN_TS_SDEN1, FN_USB1_EXTP,\n\t\tFN_GLO_SS, FN_VI0_CLK_B, FN_IIC2_SCL_D, FN_I2C2_SCL_D,\n\t\tFN_SIM0_CLK_B, FN_VI3_CLK_B, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD1_DAT3, FN_AVB_RXD0, 0, FN_SCIFB0_RTS_N_B,\n\t\t \n\t\tFN_SD1_DAT2, FN_AVB_COL, 0, FN_SCIFB0_CTS_N_B,\n\t\t \n\t\tFN_SD1_DAT1, FN_AVB_LINK, 0, FN_SCIFB0_TXD_B,\n\t\t \n\t\tFN_SD1_DAT0, FN_AVB_TX_CLK, 0, FN_SCIFB0_RXD_B,\n\t\t \n\t\tFN_SD1_CMD, FN_AVB_TX_ER, 0, FN_SCIFB0_SCK_B,\n\t\t \n\t\tFN_SD1_CLK, FN_AVB_TX_EN, 0, 0,\n\t\t \n\t\tFN_SD0_WP, FN_MMC0_D7, FN_TS_SPSYNC0_B, FN_USB0_IDIN,\n\t\tFN_GLO_SDATA, FN_VI1_DATA7_VI1_B7_B, FN_IIC1_SDA_B,\n\t\tFN_I2C1_SDA_B, FN_VI2_DATA7_VI2_B7_B, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD0_CD, FN_MMC0_D6, FN_TS_SDEN0_B, FN_USB0_EXTP,\n\t\tFN_GLO_SCLK, FN_VI1_DATA6_VI1_B6_B, FN_IIC1_SCL_B,\n\t\tFN_I2C1_SCL_B, FN_VI2_DATA6_VI2_B6_B, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD0_DAT3, FN_SCIFB1_RTS_N_B, FN_VI1_DATA5_VI1_B5_B, 0,\n\t\t \n\t\tFN_SD0_DAT2, FN_SCIFB1_CTS_N_B, FN_VI1_DATA4_VI1_B4_B, 0,\n\t\t \n\t\tFN_SD0_DAT1, FN_SCIFB1_TXD_B, FN_VI1_DATA3_VI1_B3_B, 0,\n\t\t \n\t\tFN_SD0_DAT0, FN_SCIFB1_RXD_B, FN_VI1_DATA2_VI1_B2_B, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR10\", 0xE6060048, 32,\n\t\t\t     GROUP(-2, 4, 3, 4, 4, 4, 4, 3, 4),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SD2_CD, FN_MMC0_D4, FN_TS_SDAT0_B, FN_USB2_EXTP, FN_GLO_I0,\n\t\tFN_VI0_DATA6_VI0_B6_B, FN_HCTS0_N_D, FN_TS_SDAT1_B,\n\t\tFN_GLO_I0_B, FN_VI3_DATA6_B, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD2_DAT3, FN_MMC0_D3, FN_SIM0_RST, FN_VI0_DATA5_VI0_B5_B,\n\t\tFN_HTX0_D, FN_TS_SPSYNC1_B, FN_GLO_Q1_B, FN_VI3_DATA5_B,\n\t\t \n\t\tFN_SD2_DAT2, FN_MMC0_D2, FN_BPFCLK_B, 0,\n\t\tFN_VI0_DATA4_VI0_B4_B, FN_HRX0_D, FN_TS_SDEN1_B,\n\t\tFN_GLO_Q0_B, FN_VI3_DATA4_B, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD2_DAT1, FN_MMC0_D1, FN_FMIN_B, 0,\n\t\tFN_VI0_DATA3_VI0_B3_B, FN_SCIFB1_TXD_E, FN_TX1_D,\n\t\tFN_TS_SCK0_C, FN_GLO_RFON_B, FN_VI3_DATA3_B,\n\t\t0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD2_DAT0, FN_MMC0_D0, FN_FMCLK_B,\n\t\tFN_VI0_DATA2_VI0_B2_B, FN_SCIFB1_RXD_E, FN_RX1_D,\n\t\tFN_TS_SDAT0_C, FN_GLO_SS_B, FN_VI3_DATA2_B,\n\t\t0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD2_CMD, FN_MMC0_CMD, FN_SIM0_D,\n\t\tFN_VI0_DATA1_VI0_B1_B, FN_SCIFB1_SCK_E, FN_SCK1_D,\n\t\tFN_TS_SPSYNC0_C, FN_GLO_SDATA_B, FN_VI3_DATA1_B,\n\t\t0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD2_CLK, FN_MMC0_CLK, FN_SIM0_CLK,\n\t\tFN_VI0_DATA0_VI0_B0_B, FN_TS_SDEN0_C, FN_GLO_SCLK_B,\n\t\tFN_VI3_DATA0_B, 0,\n\t\t \n\t\tFN_SD1_WP, FN_MMC1_D7, FN_TS_SPSYNC1, FN_USB1_IDIN,\n\t\tFN_GLO_RFON, FN_VI1_CLK_B, FN_IIC2_SDA_D, FN_I2C2_SDA_D,\n\t\tFN_SIM0_D_B, 0, 0, 0, 0, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR11\", 0xE606004C, 32,\n\t\t\t     GROUP(2, 3, 3, 2, 4, 3, 2, 2, 2, 2, 2, 1, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SSI_SCK0129, FN_CAN_CLK_B, FN_MOUT0, 0,\n\t\t \n\t\tFN_MLB_DAT, 0, FN_SCIFB1_TXD_D, FN_TX1_C, FN_BPFCLK_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_MLB_SIG, FN_SCIFB1_RXD_D, FN_RX1_C, FN_IIC2_SDA_B, FN_I2C2_SDA_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_MLB_CLK, FN_IIC2_SCL_B, FN_I2C2_SCL_B, 0,\n\t\t \n\t\tFN_SD3_WP, FN_MMC1_D5, FN_TS_SCK1, FN_GLO_Q1, FN_FMIN_C,\n\t\t0, FN_FMIN_E, 0, FN_FMIN_F, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SD3_CD, FN_MMC1_D4, FN_TS_SDAT1,\n\t\tFN_VSP, FN_GLO_Q0, FN_SIM0_RST_B, 0, 0,\n\t\t \n\t\tFN_SD3_DAT3, FN_MMC1_D3, FN_SCKZ, 0,\n\t\t \n\t\tFN_SD3_DAT2, FN_MMC1_D2, FN_SDATA, 0,\n\t\t \n\t\tFN_SD3_DAT1, FN_MMC1_D1, FN_MDATA, 0,\n\t\t \n\t\tFN_SD3_DAT0, FN_MMC1_D0, FN_STM_N, 0,\n\t\t \n\t\tFN_SD3_CMD, FN_MMC1_CMD, FN_MTS_N, 0,\n\t\t \n\t\tFN_SD3_CLK, FN_MMC1_CLK,\n\t\t \n\t\tFN_SD2_WP, FN_MMC0_D5, FN_TS_SCK0_B, FN_USB2_IDIN,\n\t\tFN_GLO_I1, FN_VI0_DATA7_VI0_B7_B, FN_HRTS0_N_D,\n\t\tFN_TS_SCK1_B, FN_GLO_I1_B, FN_VI3_DATA7_B, 0, 0, 0, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR12\", 0xE6060050, 32,\n\t\t\t     GROUP(-1, 3, 3, 2, 3, 3, 3, 3, 3, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SSI_WS5, FN_SCIFB1_RXD, FN_IECLK_B,\n\t\tFN_DU2_EXVSYNC_DU2_VSYNC, FN_QSTB_QHE,\n\t\tFN_CAN_DEBUGOUT4, 0, 0,\n\t\t \n\t\tFN_SSI_SCK5, FN_SCIFB1_SCK,\n\t\tFN_IERX_B, FN_DU2_EXHSYNC_DU2_HSYNC, FN_QSTH_QHS,\n\t\tFN_CAN_DEBUGOUT3, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA4, FN_STP_ISSYNC_0, FN_MSIOF1_RXD,\n\t\tFN_CAN_DEBUGOUT2,\n\t\t \n\t\tFN_SSI_WS4, FN_STP_ISEN_0, FN_SCIFB0_RTS_N,\n\t\tFN_MSIOF1_TXD, FN_SSI_WS5_C, FN_CAN_DEBUGOUT1, 0, 0,\n\t\t \n\t\tFN_SSI_SCK4, FN_STP_ISD_0, FN_SCIFB0_CTS_N,\n\t\tFN_MSIOF1_SS2, FN_SSI_SCK5_C, FN_CAN_DEBUGOUT0, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA3, FN_STP_ISCLK_0,\n\t\tFN_SCIFB0_TXD, FN_MSIOF1_SS1, FN_CAN_TXCLK, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS34, FN_STP_IVCXO27_0, FN_SCIFB0_RXD, FN_MSIOF1_SYNC,\n\t\tFN_CAN_STEP0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SCK34, FN_STP_OPWM_0, FN_SCIFB0_SCK,\n\t\tFN_MSIOF1_SCK, FN_CAN_DEBUG_HW_TRIGGER, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA2, FN_CAN1_RX_B, FN_SSI_SCK1, FN_MOUT6,\n\t\t \n\t\tFN_SSI_SDATA1, FN_CAN1_TX_B, FN_MOUT5, 0,\n\t\t \n\t\tFN_SSI_SDATA0, FN_CAN0_RX_B, FN_MOUT2, 0,\n\t\t \n\t\tFN_SSI_WS0129, FN_CAN0_TX_B, FN_MOUT1, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR13\", 0xE6060054, 32,\n\t\t\t     GROUP(-1, 2, 3, 3, 4, 3, 3, 3, 3, 4, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_AUDIO_CLKA, FN_SCIFB2_RTS_N, FN_CAN_DEBUGOUT14, 0,\n\t\t \n\t\tFN_SSI_SDATA9, FN_STP_ISSYNC_1, FN_SCIFB2_CTS_N, FN_SSI_WS1,\n\t\tFN_SSI_SDATA5_C, FN_CAN_DEBUGOUT13, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA8, FN_STP_ISEN_1, FN_SCIFB2_TXD, FN_CAN0_TX_C,\n\t\tFN_CAN_DEBUGOUT12, FN_SSI_SDATA8_B, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA7, FN_STP_ISD_1, FN_SCIFB2_RXD, FN_SCIFA2_RTS_N,\n\t\tFN_TCLK2, FN_QSTVA_QVS, FN_CAN_DEBUGOUT11, FN_BPFCLK_E,\n\t\t0, FN_SSI_SDATA7_B, FN_FMIN_G, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS78, FN_STP_ISCLK_1, FN_SCIFB2_SCK, FN_SCIFA2_CTS_N,\n\t\tFN_DU2_DR7, FN_LCDOUT7, FN_CAN_DEBUGOUT10, 0,\n\t\t \n\t\tFN_SSI_SCK78, FN_STP_IVCXO27_1, FN_SCK1, FN_SCIFA1_SCK,\n\t\tFN_DU2_DR6, FN_LCDOUT6, FN_CAN_DEBUGOUT9, 0,\n\t\t \n\t\tFN_SSI_SDATA6, FN_FMIN_D, 0, FN_DU2_DR5, FN_LCDOUT5,\n\t\tFN_CAN_DEBUGOUT8, 0, 0,\n\t\t \n\t\tFN_SSI_WS6, FN_SCIFB1_RTS_N, FN_CAN0_TX_D, FN_DU2_DR4,\n\t\tFN_LCDOUT4, FN_CAN_DEBUGOUT7, 0, 0,\n\t\t \n\t\tFN_SSI_SCK6, FN_SCIFB1_CTS_N, FN_BPFCLK_D, 0,\n\t\tFN_DU2_DR3, FN_LCDOUT3, FN_CAN_DEBUGOUT6,\n\t\tFN_BPFCLK_F, 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA5, FN_SCIFB1_TXD, FN_IETX_B, FN_DU2_DR2,\n\t\tFN_LCDOUT2, FN_CAN_DEBUGOUT5, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR14\", 0xE6060058, 32,\n\t\t\t     GROUP(-1, 3, 3, 3, 3, 3, 4, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SCIFA1_RTS_N, FN_AD_NCS_N, FN_RTS1_N,\n\t\tFN_MSIOF3_TXD, FN_DU1_DOTCLKOUT, FN_QSTVB_QVE,\n\t\tFN_HRTS0_N_C, 0,\n\t\t \n\t\tFN_SCIFA1_CTS_N, FN_AD_CLK, FN_CTS1_N, FN_MSIOF3_RXD,\n\t\tFN_DU0_DOTCLKOUT, FN_QCLK, 0, 0,\n\t\t \n\t\tFN_SCIFA1_TXD, FN_AD_DO, FN_TX1, FN_DU2_DG1,\n\t\tFN_LCDOUT9, 0, 0, 0,\n\t\t \n\t\tFN_SCIFA1_RXD, FN_AD_DI, FN_RX1,\n\t\tFN_DU2_EXODDF_DU2_ODDF_DISP_CDE, FN_QCPV_QDE, 0, 0, 0,\n\t\t \n\t\tFN_SCIFA0_RTS_N, FN_HRTS1_N, FN_RTS0_N,\n\t\tFN_MSIOF3_SS1, FN_DU2_DG0, FN_LCDOUT8, FN_PWM1_B, 0,\n\t\t \n\t\tFN_SCIFA0_CTS_N, FN_HCTS1_N, FN_CTS0_N, FN_MSIOF3_SYNC,\n\t\tFN_DU2_DG3, FN_LCDOUT11, FN_PWM0_B, FN_IIC1_SCL_C, FN_I2C1_SCL_C,\n\t\t0, 0, 0, 0, 0, 0, 0,\n\t\t \n\t\tFN_SCIFA0_TXD, FN_HTX1, FN_TX0, FN_DU2_DR1, FN_LCDOUT1,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SCIFA0_RXD, FN_HRX1, FN_RX0, FN_DU2_DR0, FN_LCDOUT0,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SCIFA0_SCK, FN_HSCK1, FN_SCK0, FN_MSIOF3_SS2, FN_DU2_DG2,\n\t\tFN_LCDOUT10, FN_IIC1_SDA_C, FN_I2C1_SDA_C,\n\t\t \n\t\tFN_AUDIO_CLKB, FN_SCIF_CLK, FN_CAN0_RX_D,\n\t\tFN_DVC_MUTE, FN_CAN0_RX_C, FN_CAN_DEBUGOUT15,\n\t\tFN_REMOCON, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR15\", 0xE606005C, 32,\n\t\t\t     GROUP(-2, 2, 2, 3, 3, 2, 2, 2, 2, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_MSIOF0_TXD, FN_ADICHS1, FN_DU2_DG6, FN_LCDOUT14,\n\t\t \n\t\tFN_MSIOF0_SS1, FN_ADICHS0, FN_DU2_DG5, FN_LCDOUT13,\n\t\t \n\t\tFN_MSIOF0_SYNC, FN_TS_SCK0, FN_SSI_SCK2, FN_ADIDATA,\n\t\tFN_DU2_DB7, FN_LCDOUT23, FN_HRX0_C, 0,\n\t\t \n\t\tFN_MSIOF0_SCK, FN_TS_SDAT0, FN_ADICLK,\n\t\tFN_DU2_DB6, FN_LCDOUT22, 0, 0, 0,\n\t\t \n\t\tFN_HRTS0_N, FN_SSI_WS9, FN_DU2_DB5, FN_LCDOUT21,\n\t\t \n\t\tFN_HCTS0_N, FN_SSI_SCK9, FN_DU2_DB4, FN_LCDOUT20,\n\t\t \n\t\tFN_HTX0, FN_DU2_DB3, FN_LCDOUT19, 0,\n\t\t \n\t\tFN_HRX0, FN_DU2_DB2, FN_LCDOUT18, 0,\n\t\t \n\t\tFN_HSCK0, FN_TS_SDEN0, FN_DU2_DG4, FN_LCDOUT12, FN_HCTS0_N_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_SCIFA2_TXD, FN_BPFCLK, FN_RX2, FN_DU2_DB1, FN_LCDOUT17,\n\t\tFN_IIC2_SDA, FN_I2C2_SDA, 0,\n\t\t \n\t\tFN_SCIFA2_RXD, FN_FMIN, FN_TX2, FN_DU2_DB0, FN_LCDOUT16,\n\t\tFN_IIC2_SCL, FN_I2C2_SCL, 0,\n\t\t \n\t\tFN_SCIFA2_SCK, FN_FMCLK, FN_SCK2, FN_MSIOF3_SCK, FN_DU2_DG7,\n\t\tFN_LCDOUT15, FN_SCIF_CLK_B, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR16\", 0xE6060160, 32,\n\t\t\t     GROUP(-24, 1, 1, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_USB1_OVC, FN_TCLK1_B,\n\t\t \n\t\tFN_USB1_PWEN, FN_AUDIO_CLKOUT_D,\n\t\t \n\t\tFN_MSIOF0_RXD, FN_TS_SPSYNC0, FN_SSI_WS2,\n\t\tFN_ADICS_SAMP, FN_DU2_CDE, FN_QPOLB, FN_SCIFA2_RXD_B, 0,\n\t\t \n\t\tFN_MSIOF0_SS2, FN_AUDIO_CLKOUT, FN_ADICHS2,\n\t\tFN_DU2_DISP, FN_QPOLA, FN_HTX0_C, FN_SCIFA2_TXD_B, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL\", 0xE6060090, 32,\n\t\t\t     GROUP(3, 2, 2, 3, 2, 1, 1, 1, 2, 1, 2, 1,\n\t\t\t\t   1, 1, 1, 2, -1, 1, 2, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, FN_SEL_SCIF1_3,\n\t\tFN_SEL_SCIF1_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_SCIFB_0, FN_SEL_SCIFB_1, FN_SEL_SCIFB_2, 0,\n\t\t \n\t\tFN_SEL_SCIFB2_0, FN_SEL_SCIFB2_1, FN_SEL_SCIFB2_2, 0,\n\t\t \n\t\tFN_SEL_SCIFB1_0, FN_SEL_SCIFB1_1, FN_SEL_SCIFB1_2,\n\t\tFN_SEL_SCIFB1_3, FN_SEL_SCIFB1_4, FN_SEL_SCIFB1_5,\n\t\tFN_SEL_SCIFB1_6, 0,\n\t\t \n\t\tFN_SEL_SCIFA1_0, FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2,\n\t\tFN_SEL_SCIFA1_3,\n\t\t \n\t\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1,\n\t\t \n\t\tFN_SEL_SCFA_0, FN_SEL_SCFA_1,\n\t\t \n\t\tFN_SEL_SOF1_0, FN_SEL_SOF1_1,\n\t\t \n\t\tFN_SEL_SSI7_0, FN_SEL_SSI7_1, FN_SEL_SSI7_2, 0,\n\t\t \n\t\tFN_SEL_SSI6_0, FN_SEL_SSI6_1,\n\t\t \n\t\tFN_SEL_SSI5_0, FN_SEL_SSI5_1, FN_SEL_SSI5_2, 0,\n\t\t \n\t\tFN_SEL_VI3_0, FN_SEL_VI3_1,\n\t\t \n\t\tFN_SEL_VI2_0, FN_SEL_VI2_1,\n\t\t \n\t\tFN_SEL_VI1_0, FN_SEL_VI1_1,\n\t\t \n\t\tFN_SEL_VI0_0, FN_SEL_VI0_1,\n\t\t \n\t\tFN_SEL_TSIF1_0, FN_SEL_TSIF1_1, FN_SEL_TSIF1_2, 0,\n\t\t \n\t\t \n\t\tFN_SEL_LBS_0, FN_SEL_LBS_1,\n\t\t \n\t\tFN_SEL_TSIF0_0, FN_SEL_TSIF0_1, FN_SEL_TSIF0_2, FN_SEL_TSIF0_3,\n\t\t \n\t\tFN_SEL_SOF3_0, FN_SEL_SOF3_1,\n\t\t \n\t\tFN_SEL_SOF0_0, FN_SEL_SOF0_1, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL2\", 0xE6060094, 32,\n\t\t\t     GROUP(-3, 1, 1, 1, 2, 1, 2, 1, -2, 1, 1, 1,\n\t\t\t\t   3, 3, 2, -3, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_TMU1_0, FN_SEL_TMU1_1,\n\t\t \n\t\tFN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,\n\t\t \n\t\tFN_SEL_SCIFCLK_0, FN_SEL_SCIFCLK_1,\n\t\t \n\t\tFN_SEL_CAN0_0, FN_SEL_CAN0_1, FN_SEL_CAN0_2, FN_SEL_CAN0_3,\n\t\t \n\t\tFN_SEL_CANCLK_0, FN_SEL_CANCLK_1,\n\t\t \n\t\tFN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1, FN_SEL_SCIFA2_2, 0,\n\t\t \n\t\tFN_SEL_CAN1_0, FN_SEL_CAN1_1,\n\t\t \n\t\t \n\t\tFN_SEL_SCIF2_0, FN_SEL_SCIF2_1,\n\t\t \n\t\tFN_SEL_ADI_0, FN_SEL_ADI_1,\n\t\t \n\t\tFN_SEL_SSP_0, FN_SEL_SSP_1,\n\t\t \n\t\tFN_SEL_FM_0, FN_SEL_FM_1, FN_SEL_FM_2, FN_SEL_FM_3,\n\t\tFN_SEL_FM_4, FN_SEL_FM_5, FN_SEL_FM_6, 0,\n\t\t \n\t\tFN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1, FN_SEL_HSCIF0_2,\n\t\tFN_SEL_HSCIF0_3, FN_SEL_HSCIF0_4, FN_SEL_HSCIF0_5, 0, 0,\n\t\t \n\t\tFN_SEL_GPS_0, FN_SEL_GPS_1, FN_SEL_GPS_2, 0,\n\t\t \n\t\t \n\t\tFN_SEL_SIM_0, FN_SEL_SIM_1, FN_SEL_SIM_2, 0,\n\t\t \n\t\tFN_SEL_SSI8_0, FN_SEL_SSI8_1, FN_SEL_SSI8_2, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL3\", 0xE6060098, 32,\n\t\t\t     GROUP(1, 1, -12, 2, -6, 3, 2, 3, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SEL_IICDVFS_0, FN_SEL_IICDVFS_1,\n\t\t \n\t\tFN_SEL_IIC0_0, FN_SEL_IIC0_1,\n\t\t \n\t\t \n\t\tFN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2, 0,\n\t\t \n\t\t \n\t\tFN_SEL_IIC2_0, FN_SEL_IIC2_1, FN_SEL_IIC2_2, FN_SEL_IIC2_3,\n\t\tFN_SEL_IIC2_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_IIC1_0, FN_SEL_IIC1_1, FN_SEL_IIC1_2, 0,\n\t\t \n\t\tFN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,\n\t\tFN_SEL_I2C2_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, 0, ))\n\t},\n\t{   }\n};\n\nstatic int r8a7790_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tif (pin < RCAR_GP_PIN(3, 0) || pin > RCAR_GP_PIN(3, 31))\n\t\treturn -EINVAL;\n\n\t*pocctrl = 0xe606008c;\n\n\treturn 31 - (pin & 0x1f);\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUPR0\", 0xe6060100, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0, 16),\t \n\t\t[ 1] = RCAR_GP_PIN(0, 17),\t \n\t\t[ 2] = RCAR_GP_PIN(0, 18),\t \n\t\t[ 3] = RCAR_GP_PIN(0, 19),\t \n\t\t[ 4] = RCAR_GP_PIN(0, 20),\t \n\t\t[ 5] = RCAR_GP_PIN(0, 21),\t \n\t\t[ 6] = RCAR_GP_PIN(0, 22),\t \n\t\t[ 7] = RCAR_GP_PIN(0, 23),\t \n\t\t[ 8] = RCAR_GP_PIN(0, 24),\t \n\t\t[ 9] = RCAR_GP_PIN(0, 25),\t \n\t\t[10] = RCAR_GP_PIN(0, 26),\t \n\t\t[11] = RCAR_GP_PIN(0, 27),\t \n\t\t[12] = RCAR_GP_PIN(0, 28),\t \n\t\t[13] = RCAR_GP_PIN(0, 29),\t \n\t\t[14] = RCAR_GP_PIN(0, 30),\t \n\t\t[15] = RCAR_GP_PIN(0, 31),\t \n\t\t[16] = RCAR_GP_PIN(1, 0),\t \n\t\t[17] = RCAR_GP_PIN(1, 1),\t \n\t\t[18] = RCAR_GP_PIN(1, 2),\t \n\t\t[19] = RCAR_GP_PIN(1, 3),\t \n\t\t[20] = RCAR_GP_PIN(1, 4),\t \n\t\t[21] = RCAR_GP_PIN(1, 5),\t \n\t\t[22] = RCAR_GP_PIN(1, 6),\t \n\t\t[23] = RCAR_GP_PIN(1, 7),\t \n\t\t[24] = RCAR_GP_PIN(1, 8),\t \n\t\t[25] = RCAR_GP_PIN(1, 9),\t \n\t\t[26] = RCAR_GP_PIN(1, 12),\t \n\t\t[27] = RCAR_GP_PIN(1, 13),\t \n\t\t[28] = RCAR_GP_PIN(1, 14),\t \n\t\t[29] = RCAR_GP_PIN(1, 15),\t \n\t\t[30] = RCAR_GP_PIN(1, 16),\t \n\t\t[31] = RCAR_GP_PIN(1, 17),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR1\", 0xe6060104, \"N/A\", 0) {\n\t\t \n\t\t[ 0] = RCAR_GP_PIN(1, 18),\t \n\t\t[ 1] = RCAR_GP_PIN(1, 19),\t \n\t\t[ 2] = RCAR_GP_PIN(1, 20),\t \n\t\t[ 3] = RCAR_GP_PIN(1, 21),\t \n\t\t[ 4] = RCAR_GP_PIN(1, 22),\t \n\t\t[ 5] = RCAR_GP_PIN(1, 23),\t \n\t\t[ 6] = RCAR_GP_PIN(5, 24),\t \n\t\t[ 7] = RCAR_GP_PIN(5, 25),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 10),\t \n\t\t[ 9] = RCAR_GP_PIN(1, 11),\t \n\t\t[10] = PIN_TRST_N,\t\t \n\t\t[11] = PIN_TCK,\t\t\t \n\t\t[12] = PIN_TMS,\t\t\t \n\t\t[13] = PIN_TDI,\t\t\t \n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = RCAR_GP_PIN(0, 0),\t \n\t\t[17] = RCAR_GP_PIN(0, 1),\t \n\t\t[18] = RCAR_GP_PIN(0, 2),\t \n\t\t[19] = RCAR_GP_PIN(0, 3),\t \n\t\t[20] = RCAR_GP_PIN(0, 4),\t \n\t\t[21] = RCAR_GP_PIN(0, 5),\t \n\t\t[22] = RCAR_GP_PIN(0, 6),\t \n\t\t[23] = RCAR_GP_PIN(0, 7),\t \n\t\t[24] = RCAR_GP_PIN(0, 8),\t \n\t\t[25] = RCAR_GP_PIN(0, 9),\t \n\t\t[26] = RCAR_GP_PIN(0, 10),\t \n\t\t[27] = RCAR_GP_PIN(0, 11),\t \n\t\t[28] = RCAR_GP_PIN(0, 12),\t \n\t\t[29] = RCAR_GP_PIN(0, 13),\t \n\t\t[30] = RCAR_GP_PIN(0, 14),\t \n\t\t[31] = RCAR_GP_PIN(0, 15),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"N/A\", 0, \"PUPR1\", 0xe6060104) {\n\t\t \n\t\t[ 0] = SH_PFC_PIN_NONE,\n\t\t[ 1] = SH_PFC_PIN_NONE,\n\t\t[ 2] = SH_PFC_PIN_NONE,\n\t\t[ 3] = SH_PFC_PIN_NONE,\n\t\t[ 4] = SH_PFC_PIN_NONE,\n\t\t[ 5] = SH_PFC_PIN_NONE,\n\t\t[ 6] = SH_PFC_PIN_NONE,\n\t\t[ 7] = SH_PFC_PIN_NONE,\n\t\t[ 8] = SH_PFC_PIN_NONE,\n\t\t[ 9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = PIN_ASEBRK_N_ACK,\t \n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR2\", 0xe6060108, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(5, 28),\t \n\t\t[ 1] = SH_PFC_PIN_NONE,\n\t\t[ 2] = SH_PFC_PIN_NONE,\n\t\t[ 3] = SH_PFC_PIN_NONE,\n\t\t[ 4] = SH_PFC_PIN_NONE,\n\t\t[ 5] = RCAR_GP_PIN(2, 0),\t \n\t\t[ 6] = RCAR_GP_PIN(2, 1),\t \n\t\t[ 7] = RCAR_GP_PIN(2, 2),\t \n\t\t[ 8] = RCAR_GP_PIN(2, 3),\t \n\t\t[ 9] = RCAR_GP_PIN(2, 4),\t \n\t\t[10] = RCAR_GP_PIN(2, 5),\t \n\t\t[11] = RCAR_GP_PIN(2, 6),\t \n\t\t[12] = RCAR_GP_PIN(2, 7),\t \n\t\t[13] = RCAR_GP_PIN(2, 8),\t \n\t\t[14] = RCAR_GP_PIN(2, 9),\t \n\t\t[15] = RCAR_GP_PIN(2, 10),\t \n\t\t[16] = RCAR_GP_PIN(2, 11),\t \n\t\t[17] = RCAR_GP_PIN(2, 12),\t \n\t\t[18] = RCAR_GP_PIN(2, 13),\t \n\t\t[19] = RCAR_GP_PIN(2, 14),\t \n\t\t[20] = RCAR_GP_PIN(2, 15),\t \n\t\t[21] = RCAR_GP_PIN(2, 16),\t \n\t\t[22] = RCAR_GP_PIN(2, 17),\t \n\t\t[23] = RCAR_GP_PIN(5, 27),\t \n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = RCAR_GP_PIN(4, 0),\t \n\t\t[28] = RCAR_GP_PIN(4, 1),\t \n\t\t[29] = RCAR_GP_PIN(4, 2),\t \n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = RCAR_GP_PIN(5, 26),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR3\", 0xe606010c, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(3, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(3, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(3, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(3, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(3, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(3, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(3, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(3, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(3, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(3, 9),\t \n\t\t[10] = RCAR_GP_PIN(3, 10),\t \n\t\t[11] = RCAR_GP_PIN(3, 11),\t \n\t\t[12] = RCAR_GP_PIN(3, 12),\t \n\t\t[13] = RCAR_GP_PIN(3, 13),\t \n\t\t[14] = RCAR_GP_PIN(3, 14),\t \n\t\t[15] = RCAR_GP_PIN(3, 15),\t \n\t\t[16] = RCAR_GP_PIN(3, 16),\t \n\t\t[17] = RCAR_GP_PIN(3, 17),\t \n\t\t[18] = RCAR_GP_PIN(3, 18),\t \n\t\t[19] = RCAR_GP_PIN(3, 19),\t \n\t\t[20] = RCAR_GP_PIN(3, 20),\t \n\t\t[21] = RCAR_GP_PIN(3, 21),\t \n\t\t[22] = RCAR_GP_PIN(3, 22),\t \n\t\t[23] = RCAR_GP_PIN(3, 23),\t \n\t\t[24] = RCAR_GP_PIN(3, 24),\t \n\t\t[25] = RCAR_GP_PIN(3, 25),\t \n\t\t[26] = RCAR_GP_PIN(3, 26),\t \n\t\t[27] = RCAR_GP_PIN(3, 27),\t \n\t\t[28] = RCAR_GP_PIN(3, 28),\t \n\t\t[29] = RCAR_GP_PIN(3, 29),\t \n\t\t[30] = RCAR_GP_PIN(3, 30),\t \n\t\t[31] = RCAR_GP_PIN(3, 31),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR4\", 0xe6060110, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(4, 3),\t \n\t\t[ 1] = RCAR_GP_PIN(4, 4),\t \n\t\t[ 2] = RCAR_GP_PIN(4, 5),\t \n\t\t[ 3] = RCAR_GP_PIN(4, 6),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 7),\t \n\t\t[ 5] = RCAR_GP_PIN(4, 8),\t \n\t\t[ 6] = RCAR_GP_PIN(4, 9),\t \n\t\t[ 7] = RCAR_GP_PIN(4, 10),\t \n\t\t[ 8] = RCAR_GP_PIN(4, 11),\t \n\t\t[ 9] = RCAR_GP_PIN(4, 12),\t \n\t\t[10] = RCAR_GP_PIN(4, 13),\t \n\t\t[11] = RCAR_GP_PIN(4, 14),\t \n\t\t[12] = RCAR_GP_PIN(4, 15),\t \n\t\t[13] = RCAR_GP_PIN(4, 16),\t \n\t\t[14] = RCAR_GP_PIN(4, 17),\t \n\t\t[15] = RCAR_GP_PIN(4, 18),\t \n\t\t[16] = RCAR_GP_PIN(4, 19),\t \n\t\t[17] = RCAR_GP_PIN(4, 20),\t \n\t\t[18] = RCAR_GP_PIN(4, 21),\t \n\t\t[19] = RCAR_GP_PIN(4, 22),\t \n\t\t[20] = RCAR_GP_PIN(4, 23),\t \n\t\t[21] = RCAR_GP_PIN(4, 24),\t \n\t\t[22] = RCAR_GP_PIN(4, 25),\t \n\t\t[23] = RCAR_GP_PIN(4, 26),\t \n\t\t[24] = RCAR_GP_PIN(1, 24),\t \n\t\t[25] = RCAR_GP_PIN(1, 25),\t \n\t\t[26] = RCAR_GP_PIN(1, 26),\t \n\t\t[27] = RCAR_GP_PIN(1, 27),\t \n\t\t[28] = RCAR_GP_PIN(1, 28),\t \n\t\t[29] = RCAR_GP_PIN(1, 29),\t \n\t\t[30] = RCAR_GP_PIN(2, 18),\t \n\t\t[31] = RCAR_GP_PIN(2, 19),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR5\", 0xe6060114, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(4, 27),\t \n\t\t[ 1] = RCAR_GP_PIN(4, 28),\t \n\t\t[ 2] = RCAR_GP_PIN(4, 29),\t \n\t\t[ 3] = RCAR_GP_PIN(4, 30),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 31),\t \n\t\t[ 5] = RCAR_GP_PIN(5, 0),\t \n\t\t[ 6] = RCAR_GP_PIN(5, 1),\t \n\t\t[ 7] = RCAR_GP_PIN(5, 2),\t \n\t\t[ 8] = RCAR_GP_PIN(5, 3),\t \n\t\t[ 9] = RCAR_GP_PIN(5, 4),\t \n\t\t[10] = RCAR_GP_PIN(5, 5),\t \n\t\t[11] = RCAR_GP_PIN(5, 6),\t \n\t\t[12] = RCAR_GP_PIN(5, 7),\t \n\t\t[13] = RCAR_GP_PIN(5, 8),\t \n\t\t[14] = RCAR_GP_PIN(5, 9),\t \n\t\t[15] = RCAR_GP_PIN(5, 10),\t \n\t\t[16] = RCAR_GP_PIN(5, 11),\t \n\t\t[17] = RCAR_GP_PIN(5, 12),\t \n\t\t[18] = RCAR_GP_PIN(5, 13),\t \n\t\t[19] = RCAR_GP_PIN(5, 14),\t \n\t\t[20] = RCAR_GP_PIN(5, 15),\t \n\t\t[21] = RCAR_GP_PIN(5, 16),\t \n\t\t[22] = RCAR_GP_PIN(5, 17),\t \n\t\t[23] = RCAR_GP_PIN(5, 18),\t \n\t\t[24] = RCAR_GP_PIN(5, 19),\t \n\t\t[25] = RCAR_GP_PIN(5, 20),\t \n\t\t[26] = RCAR_GP_PIN(5, 21),\t \n\t\t[27] = RCAR_GP_PIN(5, 22),\t \n\t\t[28] = RCAR_GP_PIN(5, 23),\t \n\t\t[29] = RCAR_GP_PIN(2, 20),\t \n\t\t[30] = RCAR_GP_PIN(2, 21),\t \n\t\t[31] = RCAR_GP_PIN(2, 22),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR6\", 0xe6060118, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(2, 23),\t \n\t\t[ 1] = RCAR_GP_PIN(2, 24),\t \n\t\t[ 2] = RCAR_GP_PIN(2, 25),\t \n\t\t[ 3] = RCAR_GP_PIN(2, 26),\t \n\t\t[ 4] = RCAR_GP_PIN(2, 27),\t \n\t\t[ 5] = RCAR_GP_PIN(2, 28),\t \n\t\t[ 6] = RCAR_GP_PIN(2, 29),\t \n\t\t[ 7] = RCAR_GP_PIN(5, 29),\t \n\t\t[ 8] = RCAR_GP_PIN(5, 30),\t \n\t\t[ 9] = RCAR_GP_PIN(5, 31),\t \n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct soc_device_attribute r8a7790_tdsel[] = {\n\t{ .soc_id = \"r8a7790\", .revision = \"ES1.0\" },\n\t{   }\n};\n\nstatic int r8a7790_pinmux_soc_init(struct sh_pfc *pfc)\n{\n\t \n\tif (soc_device_match(r8a7790_tdsel))\n\t\tsh_pfc_write(pfc, 0xe6060088, 0x00155554);\n\n\treturn 0;\n}\n\nstatic const struct sh_pfc_soc_operations r8a7790_pfc_ops = {\n\t.init = r8a7790_pinmux_soc_init,\n\t.pin_to_pocctrl = r8a7790_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7742\nconst struct sh_pfc_soc_info r8a7742_pinmux_info = {\n\t.name = \"r8a77420_pfc\",\n\t.ops = &r8a7790_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7790\nconst struct sh_pfc_soc_info r8a7790_pinmux_info = {\n\t.name = \"r8a77900_pfc\",\n\t.ops = &r8a7790_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups.common,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups.common) +\n\t\tARRAY_SIZE(pinmux_groups.automotive),\n\t.functions = pinmux_functions.common,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions.common) +\n\t\tARRAY_SIZE(pinmux_functions.automotive),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}