ISim log file
Running: /home/artmad/VLSI/VerilogLab/RippleCarryAdder/RippleCarryAdder/ripple_adder_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/artmad/VLSI/VerilogLab/RippleCarryAdder/RippleCarryAdder/ripple_adder_tb_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
a=0010 b=0101 sum is 0 0111
a=0011 b=0110 sum is 0 1001
a=0100 b=0111 sum is 0 1011
a=0101 b=1000 sum is 0 1101
a=0110 b=1001 sum is 0 1111
a=0111 b=1010 sum is 1 0001
a=1000 b=1011 sum is 1 0011
a=1001 b=1100 sum is 1 0101
a=1010 b=1101 sum is 1 0111
a=1011 b=1110 sum is 1 1001
a=1100 b=1111 sum is 1 1011
a=1101 b=0000 sum is 0 1101
a=1110 b=0001 sum is 0 1111
a=1111 b=0010 sum is 1 0001
a=0000 b=0011 sum is 0 0011
a=0001 b=0100 sum is 0 0101
a=0010 b=0101 sum is 0 0111
a=0011 b=0110 sum is 0 1001
a=0100 b=0111 sum is 0 1011
a=0101 b=1000 sum is 0 1101
a=0110 b=1001 sum is 0 1111
a=0111 b=1010 sum is 1 0001
a=1000 b=1011 sum is 1 0011
a=1001 b=1100 sum is 1 0101
a=1010 b=1101 sum is 1 0111
a=1011 b=1110 sum is 1 1001
a=1100 b=1111 sum is 1 1011
a=1101 b=0000 sum is 0 1101
a=1110 b=0001 sum is 0 1111
a=1111 b=0010 sum is 1 0001
a=0000 b=0011 sum is 0 0011
a=0001 b=0100 sum is 0 0101
a=0010 b=0101 sum is 0 0111
a=0011 b=0110 sum is 0 1001
a=0100 b=0111 sum is 0 1011
a=0101 b=1000 sum is 0 1101
a=0110 b=1001 sum is 0 1111
a=0111 b=1010 sum is 1 0001
a=1000 b=1011 sum is 1 0011
a=1001 b=1100 sum is 1 0101
a=1010 b=1101 sum is 1 0111
a=1011 b=1110 sum is 1 1001
a=1100 b=1111 sum is 1 1011
a=1101 b=0000 sum is 0 1101
a=1110 b=0001 sum is 0 1111
a=1111 b=0010 sum is 1 0001
a=0000 b=0011 sum is 0 0011
a=0001 b=0100 sum is 0 0101
a=0010 b=0101 sum is 0 0111
a=0011 b=0110 sum is 0 1001
Stopped at time : 800 ns : File "/home/artmad/VLSI/VerilogLab/RippleCarryAdder/tb/rippleCarry_tb.v" Line 19
